IP Upgrade report for DE0_CV
Thu Dec 14 21:54:22 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Dec 14 21:54:22 2017           ;
; Quartus Prime Version        ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                ; DE0_CV                                      ;
; Top-level Entity Name        ; DE0_CV_top                                  ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                        ;
+-------------+----------------+---------+---------------------------------------+----------------------+-----------------+-----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                  ; Generation File Path ; New Source File ; Message                                                   ;
+-------------+----------------+---------+---------------------------------------+----------------------+-----------------+-----------------------------------------------------------+
; DE0_CV_QSYS ; Qsys           ; 17.0    ; DE0_CV_QSYS/synthesis/DE0_CV_QSYS.qip ; DE0_CV_QSYS.qsys     ;                 ; Error upgrading Platform Designer file "DE0_CV_QSYS.qsys" ;
+-------------+----------------+---------+---------------------------------------+----------------------+-----------------+-----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "DE0_CV_QSYS.qsys" to "DE0_CV_QSYS.BAK.qsys"
Info (11902): Backing up file "DE0_CV_QSYS/synthesis/DE0_CV_QSYS.vhd" to "DE0_CV_QSYS.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "DE0_CV_QSYS.qsys"
Info: 2017.12.14.21:53:10 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2017.12.14.21:53:11 Info: Finished upgrading the ip cores
Info: 2017.12.14.21:53:21 Info: Saving generation log to G:/DE0_CV/DE0_CV_QSYS
Info: 2017.12.14.21:53:21 Info: Starting: Create simulation model
Info: 2017.12.14.21:53:21 Info: qsys-generate G:\DE0_CV\DE0_CV_QSYS.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=G:\DE0_CV\DE0_CV_QSYS\simulation --family="Cyclone V" --part=5CEBA4F23C7
Info: 2017.12.14.21:53:21 Info: Loading DE0_CV
Info: 2017.12.14.21:53:22 Info: Reading input file
Info: 2017.12.14.21:53:22 Info: Adding clk_50 [clock_source 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module clk_50
Info: 2017.12.14.21:53:22 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module jtag_uart
Info: 2017.12.14.21:53:22 Info: Adding keys [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module keys
Info: 2017.12.14.21:53:22 Info: Adding leds [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module leds
Info: 2017.12.14.21:53:22 Info: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module mm_clock_crossing_bridge_0
Info: 2017.12.14.21:53:22 Info: Adding nios2_qsys [altera_nios2_gen2 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module nios2_qsys
Info: 2017.12.14.21:53:22 Info: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module onchip_mem
Info: 2017.12.14.21:53:22 Info: Adding pll [altera_pll 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module pll
Info: 2017.12.14.21:53:22 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module sdram
Info: 2017.12.14.21:53:22 Info: Adding seg7_digits [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module seg7_digits
Info: 2017.12.14.21:53:22 Info: Adding switches [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module switches
Info: 2017.12.14.21:53:22 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module sysid_qsys
Info: 2017.12.14.21:53:22 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2017.12.14.21:53:22 Info: Parameterizing module timer
Info: 2017.12.14.21:53:22 Info: Adding transmitter [eln 1.0]
Info: 2017.12.14.21:53:22 Info: Parameterizing module transmitter
Info: 2017.12.14.21:53:22 Info: Building connections
Info: 2017.12.14.21:53:22 Info: Parameterizing connections
Info: 2017.12.14.21:53:22 Info: Validating
Info: 2017.12.14.21:53:22 Info: Done reading input file
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: 2017.12.14.21:53:23 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.12.14.21:53:23 Info: DE0_CV_QSYS: Generating DE0_CV_QSYS "DE0_CV_QSYS" for SIM_VHDL
Info: 2017.12.14.21:53:29 Info: jtag_uart: Starting RTL generation for module 'DE0_CV_QSYS_jtag_uart'
Info: 2017.12.14.21:53:29 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_CV_QSYS_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen//DE0_CV_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0002_jtag_uart_gen
Info: 2017.12.14.21:53:31 Info: jtag_uart: Done RTL generation for module 'DE0_CV_QSYS_jtag_uart'
Info: 2017.12.14.21:53:31 Info: jtag_uart: "DE0_CV_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2017.12.14.21:53:31 Info: keys: Starting RTL generation for module 'DE0_CV_QSYS_keys'
Info: 2017.12.14.21:53:31 Info: keys:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_keys --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen//DE0_CV_QSYS_keys_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0003_keys_gen
Info: 2017.12.14.21:53:31 Info: keys: Done RTL generation for module 'DE0_CV_QSYS_keys'
Info: 2017.12.14.21:53:31 Info: keys: "DE0_CV_QSYS" instantiated altera_avalon_pio "keys"
Info: 2017.12.14.21:53:31 Info: leds: Starting RTL generation for module 'DE0_CV_QSYS_leds'
Info: 2017.12.14.21:53:31 Info: leds:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen//DE0_CV_QSYS_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0004_leds_gen
Info: 2017.12.14.21:53:31 Info: leds: Done RTL generation for module 'DE0_CV_QSYS_leds'
Info: 2017.12.14.21:53:31 Info: leds: "DE0_CV_QSYS" instantiated altera_avalon_pio "leds"
Info: 2017.12.14.21:53:32 Info: mm_clock_crossing_bridge_0: "DE0_CV_QSYS" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: 2017.12.14.21:53:32 Info: nios2_qsys: "DE0_CV_QSYS" instantiated altera_nios2_gen2 "nios2_qsys"
Info: 2017.12.14.21:53:32 Info: onchip_mem: Starting RTL generation for module 'DE0_CV_QSYS_onchip_mem'
Info: 2017.12.14.21:53:32 Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_CV_QSYS_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen//DE0_CV_QSYS_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0006_onchip_mem_gen
Info: 2017.12.14.21:53:33 Info: onchip_mem: Done RTL generation for module 'DE0_CV_QSYS_onchip_mem'
Info: 2017.12.14.21:53:33 Info: onchip_mem: "DE0_CV_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: 2017.12.14.21:53:33 Info: pll: Generating simgen model
Info: 2017.12.14.21:53:51 Info: pll: Simgen was successful
Info: 2017.12.14.21:53:51 Info: pll: "DE0_CV_QSYS" instantiated altera_pll "pll"
Info: 2017.12.14.21:53:51 Info: sdram: Starting RTL generation for module 'DE0_CV_QSYS_sdram'
Info: 2017.12.14.21:53:51 Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_CV_QSYS_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen//DE0_CV_QSYS_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0008_sdram_gen
Info: 2017.12.14.21:53:51 Info: sdram: Done RTL generation for module 'DE0_CV_QSYS_sdram'
Info: 2017.12.14.21:53:51 Info: sdram: "DE0_CV_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2017.12.14.21:53:51 Info: seg7_digits: Starting RTL generation for module 'DE0_CV_QSYS_seg7_digits'
Info: 2017.12.14.21:53:51 Info: seg7_digits:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_seg7_digits --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen//DE0_CV_QSYS_seg7_digits_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0009_seg7_digits_gen
Info: 2017.12.14.21:53:52 Info: seg7_digits: Done RTL generation for module 'DE0_CV_QSYS_seg7_digits'
Info: 2017.12.14.21:53:52 Info: seg7_digits: "DE0_CV_QSYS" instantiated altera_avalon_pio "seg7_digits"
Info: 2017.12.14.21:53:52 Info: switches: Starting RTL generation for module 'DE0_CV_QSYS_switches'
Info: 2017.12.14.21:53:52 Info: switches:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_switches --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen//DE0_CV_QSYS_switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0010_switches_gen
Info: 2017.12.14.21:53:52 Info: switches: Done RTL generation for module 'DE0_CV_QSYS_switches'
Info: 2017.12.14.21:53:52 Info: switches: "DE0_CV_QSYS" instantiated altera_avalon_pio "switches"
Info: 2017.12.14.21:53:52 Info: sysid_qsys: "DE0_CV_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2017.12.14.21:53:52 Info: timer: Starting RTL generation for module 'DE0_CV_QSYS_timer'
Info: 2017.12.14.21:53:52 Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_CV_QSYS_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen//DE0_CV_QSYS_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0012_timer_gen
Info: 2017.12.14.21:53:52 Info: timer: Done RTL generation for module 'DE0_CV_QSYS_timer'
Info: 2017.12.14.21:53:52 Info: timer: "DE0_CV_QSYS" instantiated altera_avalon_timer "timer"
Error: 2017.12.14.21:53:52 Error: transmitter: eln does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: 2017.12.14.21:53:52 Error: Generation stopped, 12 or more modules remaining
Info: 2017.12.14.21:53:52 Info: DE0_CV_QSYS: Done "DE0_CV_QSYS" with 20 modules, 20 files
Error: 2017.12.14.21:53:52 Error: qsys-generate failed with exit code 1: 2 Errors, 1 Warning
Info: 2017.12.14.21:53:52 Info: Finished: Create simulation model
Info: 2017.12.14.21:53:52 Info: Starting: Create Modelsim Project.
Info: 2017.12.14.21:53:52 Info: sim-script-gen --spd=G:\DE0_CV\DE0_CV_QSYS\DE0_CV_QSYS.spd --output-directory=G:/DE0_CV/DE0_CV_QSYS/simulation
Info: 2017.12.14.21:53:52 Info: Doing: ip-make-simscript --spd=G:\DE0_CV\DE0_CV_QSYS\DE0_CV_QSYS.spd --output-directory=G:/DE0_CV/DE0_CV_QSYS/simulation
Info: 2017.12.14.21:53:53 Info: Generating the following file(s) for MODELSIM simulator in G:/DE0_CV/DE0_CV_QSYS/simulation
Info: 2017.12.14.21:53:53 Info:     mentor
Info: 2017.12.14.21:53:53 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2017.12.14.21:53:53 Info: Generating the following file(s) for VCSMX simulator in G:/DE0_CV/DE0_CV_QSYS/simulation
Info: 2017.12.14.21:53:53 Info:     synopsys/vcsmx
Info: 2017.12.14.21:53:54 Info:     synopsys/vcsmx
Info: 2017.12.14.21:53:54 Info: Generating the following file(s) for NCSIM simulator in G:/DE0_CV/DE0_CV_QSYS/simulation
Info: 2017.12.14.21:53:54 Info:     cadence
Info: 2017.12.14.21:53:54 Info:     cadence
Info: 2017.12.14.21:53:54 Info:     cadence
Info: 2017.12.14.21:53:54 Info:     12 .cds.lib files in cadence/cds_libs
Info: 2017.12.14.21:53:54 Info: Generating the following file(s) for RIVIERA simulator in G:/DE0_CV/DE0_CV_QSYS/simulation
Info: 2017.12.14.21:53:54 Info:     aldec
Info: 2017.12.14.21:53:54 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/DE0_CV/DE0_CV_QSYS/simulation
Info: 2017.12.14.21:53:54 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2017.12.14.21:53:54 Info: Finished: Create Modelsim Project.
Info: 2017.12.14.21:53:54 Info: Starting: Create block symbol file (.bsf)
Info: 2017.12.14.21:53:54 Info: qsys-generate G:\DE0_CV\DE0_CV_QSYS.qsys --block-symbol-file --output-directory=G:\DE0_CV\DE0_CV_QSYS --family="Cyclone V" --part=5CEBA4F23C7
Info: 2017.12.14.21:53:54 Info: Loading DE0_CV
Info: 2017.12.14.21:53:54 Info: Reading input file
Info: 2017.12.14.21:53:54 Info: Adding clk_50 [clock_source 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module clk_50
Info: 2017.12.14.21:53:54 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module jtag_uart
Info: 2017.12.14.21:53:54 Info: Adding keys [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module keys
Info: 2017.12.14.21:53:54 Info: Adding leds [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module leds
Info: 2017.12.14.21:53:54 Info: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module mm_clock_crossing_bridge_0
Info: 2017.12.14.21:53:54 Info: Adding nios2_qsys [altera_nios2_gen2 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module nios2_qsys
Info: 2017.12.14.21:53:54 Info: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module onchip_mem
Info: 2017.12.14.21:53:54 Info: Adding pll [altera_pll 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module pll
Info: 2017.12.14.21:53:54 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module sdram
Info: 2017.12.14.21:53:54 Info: Adding seg7_digits [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module seg7_digits
Info: 2017.12.14.21:53:54 Info: Adding switches [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module switches
Info: 2017.12.14.21:53:54 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module sysid_qsys
Info: 2017.12.14.21:53:54 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2017.12.14.21:53:54 Info: Parameterizing module timer
Info: 2017.12.14.21:53:54 Info: Adding transmitter [eln 1.0]
Info: 2017.12.14.21:53:54 Info: Parameterizing module transmitter
Info: 2017.12.14.21:53:54 Info: Building connections
Info: 2017.12.14.21:53:54 Info: Parameterizing connections
Info: 2017.12.14.21:53:54 Info: Validating
Info: 2017.12.14.21:53:54 Info: Done reading input file
Info: 2017.12.14.21:53:55 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.12.14.21:53:55 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.12.14.21:53:55 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: 2017.12.14.21:53:55 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: 2017.12.14.21:53:55 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2017.12.14.21:53:55 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.12.14.21:53:55 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.12.14.21:53:55 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.12.14.21:53:55 Info: qsys-generate succeeded.
Info: 2017.12.14.21:53:55 Info: Finished: Create block symbol file (.bsf)
Info: 2017.12.14.21:53:55 Info:
Info: 2017.12.14.21:53:55 Info: Starting: Create HDL design files for synthesis
Info: 2017.12.14.21:53:55 Info: qsys-generate G:\DE0_CV\DE0_CV_QSYS.qsys --synthesis=VHDL --output-directory=G:\DE0_CV\DE0_CV_QSYS\synthesis --family="Cyclone V" --part=5CEBA4F23C7
Info: 2017.12.14.21:53:55 Info: Loading DE0_CV
Info: 2017.12.14.21:53:55 Info: Reading input file
Info: 2017.12.14.21:53:55 Info: Adding clk_50 [clock_source 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module clk_50
Info: 2017.12.14.21:53:55 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module jtag_uart
Info: 2017.12.14.21:53:55 Info: Adding keys [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module keys
Info: 2017.12.14.21:53:55 Info: Adding leds [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module leds
Info: 2017.12.14.21:53:55 Info: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module mm_clock_crossing_bridge_0
Info: 2017.12.14.21:53:55 Info: Adding nios2_qsys [altera_nios2_gen2 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module nios2_qsys
Info: 2017.12.14.21:53:55 Info: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module onchip_mem
Info: 2017.12.14.21:53:55 Info: Adding pll [altera_pll 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module pll
Info: 2017.12.14.21:53:55 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module sdram
Info: 2017.12.14.21:53:55 Info: Adding seg7_digits [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module seg7_digits
Info: 2017.12.14.21:53:55 Info: Adding switches [altera_avalon_pio 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module switches
Info: 2017.12.14.21:53:55 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module sysid_qsys
Info: 2017.12.14.21:53:55 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2017.12.14.21:53:55 Info: Parameterizing module timer
Info: 2017.12.14.21:53:55 Info: Adding transmitter [eln 1.0]
Info: 2017.12.14.21:53:55 Info: Parameterizing module transmitter
Info: 2017.12.14.21:53:55 Info: Building connections
Info: 2017.12.14.21:53:55 Info: Parameterizing connections
Info: 2017.12.14.21:53:55 Info: Validating
Info: 2017.12.14.21:53:56 Info: Done reading input file
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: 2017.12.14.21:53:56 Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.12.14.21:53:56 Info: DE0_CV_QSYS: Generating DE0_CV_QSYS "DE0_CV_QSYS" for QUARTUS_SYNTH
Info: 2017.12.14.21:54:01 Info: jtag_uart: Starting RTL generation for module 'DE0_CV_QSYS_jtag_uart'
Info: 2017.12.14.21:54:01 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_CV_QSYS_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0014_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0014_jtag_uart_gen/
Info: 2017.12.14.21:54:01 Info: jtag_uart: Done RTL generation for module 'DE0_CV_QSYS_jtag_uart'
Info: 2017.12.14.21:54:01 Info: jtag_uart: "DE0_CV_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2017.12.14.21:54:01 Info: keys: Starting RTL generation for module 'DE0_CV_QSYS_keys'
Info: 2017.12.14.21:54:01 Info: keys:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_keys --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0015_keys_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0015_keys_gen/
Info: 2017.12.14.21:54:01 Info: keys: Done RTL generation for module 'DE0_CV_QSYS_keys'
Info: 2017.12.14.21:54:01 Info: keys: "DE0_CV_QSYS" instantiated altera_avalon_pio "keys"
Info: 2017.12.14.21:54:01 Info: leds: Starting RTL generation for module 'DE0_CV_QSYS_leds'
Info: 2017.12.14.21:54:01 Info: leds:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0016_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0016_leds_gen/
Info: 2017.12.14.21:54:02 Info: leds: Done RTL generation for module 'DE0_CV_QSYS_leds'
Info: 2017.12.14.21:54:02 Info: leds: "DE0_CV_QSYS" instantiated altera_avalon_pio "leds"
Info: 2017.12.14.21:54:02 Info: mm_clock_crossing_bridge_0: "DE0_CV_QSYS" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: 2017.12.14.21:54:02 Info: nios2_qsys: "DE0_CV_QSYS" instantiated altera_nios2_gen2 "nios2_qsys"
Info: 2017.12.14.21:54:02 Info: onchip_mem: Starting RTL generation for module 'DE0_CV_QSYS_onchip_mem'
Info: 2017.12.14.21:54:02 Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_CV_QSYS_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0018_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0018_onchip_mem_gen/
Info: 2017.12.14.21:54:03 Info: onchip_mem: Done RTL generation for module 'DE0_CV_QSYS_onchip_mem'
Info: 2017.12.14.21:54:03 Info: onchip_mem: "DE0_CV_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: 2017.12.14.21:54:03 Info: pll: "DE0_CV_QSYS" instantiated altera_pll "pll"
Info: 2017.12.14.21:54:03 Info: sdram: Starting RTL generation for module 'DE0_CV_QSYS_sdram'
Info: 2017.12.14.21:54:03 Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_CV_QSYS_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0020_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0020_sdram_gen/
Info: 2017.12.14.21:54:03 Info: sdram: Done RTL generation for module 'DE0_CV_QSYS_sdram'
Info: 2017.12.14.21:54:03 Info: sdram: "DE0_CV_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2017.12.14.21:54:03 Info: seg7_digits: Starting RTL generation for module 'DE0_CV_QSYS_seg7_digits'
Info: 2017.12.14.21:54:03 Info: seg7_digits:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_seg7_digits --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0021_seg7_digits_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0021_seg7_digits_gen/
Info: 2017.12.14.21:54:04 Info: seg7_digits: Done RTL generation for module 'DE0_CV_QSYS_seg7_digits'
Info: 2017.12.14.21:54:04 Info: seg7_digits: "DE0_CV_QSYS" instantiated altera_avalon_pio "seg7_digits"
Info: 2017.12.14.21:54:04 Info: switches: Starting RTL generation for module 'DE0_CV_QSYS_switches'
Info: 2017.12.14.21:54:04 Info: switches:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_switches --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0022_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0022_switches_gen/
Info: 2017.12.14.21:54:04 Info: switches: Done RTL generation for module 'DE0_CV_QSYS_switches'
Info: 2017.12.14.21:54:04 Info: switches: "DE0_CV_QSYS" instantiated altera_avalon_pio "switches"
Info: 2017.12.14.21:54:04 Info: sysid_qsys: "DE0_CV_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2017.12.14.21:54:04 Info: timer: Starting RTL generation for module 'DE0_CV_QSYS_timer'
Info: 2017.12.14.21:54:04 Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_CV_QSYS_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0024_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0024_timer_gen/
Info: 2017.12.14.21:54:04 Info: timer: Done RTL generation for module 'DE0_CV_QSYS_timer'
Info: 2017.12.14.21:54:04 Info: timer: "DE0_CV_QSYS" instantiated altera_avalon_timer "timer"
Info: 2017.12.14.21:54:04 Info: transmitter: "DE0_CV_QSYS" instantiated eln "transmitter"
Info: 2017.12.14.21:54:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:06 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:06 Info: mm_interconnect_0: "DE0_CV_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.12.14.21:54:07 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:07 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:08 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:08 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:08 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:08 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:08 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2017.12.14.21:54:09 Info: mm_interconnect_1: "DE0_CV_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2017.12.14.21:54:09 Info: irq_mapper: "DE0_CV_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: 2017.12.14.21:54:09 Info: irq_synchronizer: "DE0_CV_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: 2017.12.14.21:54:09 Info: rst_controller: "DE0_CV_QSYS" instantiated altera_reset_controller "rst_controller"
Info: 2017.12.14.21:54:09 Info: cpu: Starting RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'
Info: 2017.12.14.21:54:09 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_CV_QSYS_nios2_qsys_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0029_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7514_1196932760572310327.dir/0029_cpu_gen/
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*) Starting Nios II generation
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Checking for plaintext license.
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Plaintext license not found.
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:11 (*)   Checking for encrypted license (non-evaluation).
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Elaborating CPU configuration settings
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)   Creating all objects for CPU
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)     Testbench
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)     Instruction decoding
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)       Instruction fields
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:12 (*)       Instruction decodes
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)       Signals for RTL simulation waveforms
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)       Instruction controls
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)     Pipeline frontend
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:13 (*)     Pipeline backend
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:17 (*)   Generating RTL from CPU objects
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:19 (*)   Creating encrypted RTL
Info: 2017.12.14.21:54:20 Info: cpu: # 2017.12.14 21:54:20 (*) Done Nios II generation
Info: 2017.12.14.21:54:20 Info: cpu: Done RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'
Info: 2017.12.14.21:54:20 Info: cpu: "nios2_qsys" instantiated altera_nios2_gen2_unit "cpu"
Info: 2017.12.14.21:54:20 Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: 2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2017.12.14.21:54:20 Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: 2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2017.12.14.21:54:20 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2017.12.14.21:54:20 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.12.14.21:54:20 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2017.12.14.21:54:20 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.12.14.21:54:20 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2017.12.14.21:54:20 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2017.12.14.21:54:20 Info: nios2_qsys_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_data_master_limiter"
Info: 2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:20 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:20 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.12.14.21:54:20 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2017.12.14.21:54:20 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.12.14.21:54:20 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:20 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.12.14.21:54:20 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2017.12.14.21:54:20 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:20 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:20 Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: 2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:20 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:20 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.12.14.21:54:21 Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: 2017.12.14.21:54:21 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2017.12.14.21:54:21 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2017.12.14.21:54:21 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2017.12.14.21:54:21 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.12.14.21:54:21 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.12.14.21:54:21 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:21 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.12.14.21:54:21 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.12.14.21:54:21 Info: Reusing file G:/DE0_CV/DE0_CV_QSYS/synthesis/submodules
Info: 2017.12.14.21:54:21 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.12.14.21:54:21 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.12.14.21:54:21 Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: 2017.12.14.21:54:21 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.12.14.21:54:21 Info: DE0_CV_QSYS: Done "DE0_CV_QSYS" with 54 modules, 92 files
Info: 2017.12.14.21:54:21 Info: qsys-generate succeeded.
Info: 2017.12.14.21:54:21 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "DE0_CV_QSYS.BAK.qsys" to "DE0_CV_QSYS.qsys"
Error (14923): Error upgrading Platform Designer file "DE0_CV_QSYS.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "DE0_CV_QSYS.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 3 warnings
    Error: Peak virtual memory: 778 megabytes
    Error: Processing ended: Thu Dec 14 21:54:23 2017
    Error: Elapsed time: 00:01:43
    Error: Total CPU time (on all processors): 00:02:33


