// Seed: 2487482220
module module_0 (
    output supply1 id_0
    , id_24,
    output tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7,
    input uwire id_8,
    output wand id_9,
    input wand id_10,
    output wire id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    output wire id_15,
    input uwire id_16,
    input wor id_17,
    input tri id_18,
    input wor id_19,
    output supply0 id_20,
    input tri id_21,
    output tri id_22
);
  wire id_25;
  assign id_15 = id_7 - id_18;
  id_26(
      1 != 1, 1, {1{id_17}}, 1
  );
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1
);
  wire id_3, id_4;
  wire id_5, id_6;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.type_7 = 0;
  assign id_3 = id_4;
endmodule
