UIO_DFL => yes
FPGA_REGION => yes
FPGA_BRIDGE => yes
FPGA_DFL => yes
