Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 17:11:46 2024
| Host         : Vulcan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   414 |
|    Minimum number of control sets                        |   342 |
|    Addition due to synthesis replication                 |    72 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1263 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   414 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |   117 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     6 |
| >= 16              |   176 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1935 |          584 |
| No           | No                    | Yes                    |              65 |           33 |
| No           | Yes                   | No                     |            5198 |         1852 |
| Yes          | No                    | No                     |             861 |          244 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |            4957 |         1342 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                 Clock Signal                                                                |                                                                                     Enable Signal                                                                                     |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_0                                                                                      |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn10                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[3]_i_1_n_0                |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_2_n_0               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_1_n_0             |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_1                                                                                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i_0                                                                                      |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn1047_out                                                                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff0                              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[1]_i_1__0_n_0               |                1 |              1 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_6[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK1              |                                                                                                                                                                                       |                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK1              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg_0                                                                   |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_2[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/Q[0]                                                                                                           |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_phystatus_rst                                                     |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                                                             |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg_0                                                                   |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                       |                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_4[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i_i_1_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/clk_mrs_out_reg[2]                                                                  |                1 |              2 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_rdy_nn1_reg[1]_0[0]                                                                                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                1 |              3 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_4[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                1 |              3 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_2[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                1 |              3 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_6[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                1 |              3 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                        |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mpl_out_reg[2]_0[2]                                                                              |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mrs_out_reg[2]_0[0]                                                                              |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mrs_out_reg[2]_0[0]                                                                          |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mpl_out_reg[2]_0[0]                                                                          |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                         |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[4].inst/arbhist_ff[3]_i_1_n_0                                                          |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                        |                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/bufaddrout_pipe2_ff[3]_i_1_n_0                                  |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/reqid_pipe2_ff[7]                                               |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_12_out                                                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                         |                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1__0_n_0                            |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/int_src_stg2_vld14_out                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2[3][4]_i_1_n_0                          |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/int_src_stg2_vld8_out                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2[3][4]_i_1_n_0                          |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                         |                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_2_n_0                                                                                 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_1_n_0                                                                               |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                        |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_eod_nn1[31]_i_1_n_0                                |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_lbe_nxt                                                                               |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/int_src_stg2_vld11_out                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/gen_stg2_int_srcs[3].int_src_stg2[3][4]_i_1_n_0                          |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqIdq_ff[3]_i_1_n_0                                            |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                              |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_vld                                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_rdptr_ff[0]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/E[0]                                                                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_503_reg[0]                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_500_reg[0]                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg[0]                                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/pendCnt[0]                                                                                            |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0][0]                                                           | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/SR[0]                                                                             |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/FifoCntrRd[1]_i_1__7_n_0                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[63]_i_1__8_n_0                                                               |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_rd_dat_cnt_nn1[3]_i_1__0_n_0                                 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_0[0]                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg[0]                                                                 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_2[0]                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_1[0]                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                3 |              4 |         1.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[3]_i_2_n_0                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[3]_i_1_n_0                |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                         |                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                         |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wstrb_ff[3]_i_1_n_0    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dat_cnt_nn1[3]_i_1__0_n_0                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                         |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                           |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1_n_0                                 |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1_n_0                                 |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1_n_0                                |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1_n_0                                 |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1_n_0                                |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1_n_0                                |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                         |                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                         |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |              4 |         1.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                        |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              4 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dlast                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_3[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/pendCnt[4]_i_1_n_0                                                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[5].inst/arbhist_ff[4]_i_1_n_0                                                          |                3 |              5 |         1.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wdaxiptr_nxt                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[6]_2[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/FifoCntrRd[4]_i_1_n_0                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/int_src_stg3_vld2_out                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                           |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_noinc_last_500_i_1_n_0                                       |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn1_reg[4]_0[0]                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                        |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                3 |              5 |         1.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/init_tag_nn1_reg[4][0]                                                                                 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                    |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_cnt_ff[0][4]_i_1_n_0                                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreqsetcnt_nxt                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg_n_0_[1]                                                        |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_1                                                                                              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state[2]_i_1_n_0                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                           |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rresp_cnt_ff[0][4]_i_2_n_0                                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/p_3_out__0                                                      |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/bresp_vld_nxt                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/p_1_out                                                         |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500_i_1_n_0                                                                     |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/arb_rrq_rdy                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/init_tag_ld_nn1_reg[0]                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                    |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/E[0]                                                                                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                    |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/awaxiptr_ff[4]_i_1_n_0                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              5 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreqpndcnt_nxt                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              5 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__8_n_0                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |                1 |              6 |         6.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/E[0]                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                3 |              6 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/FSM_sequential_rdliteSM_cs_reg[1]_0[0]  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              6 |         6.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              6 |         6.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/ldbeat                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0 |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/lastsplit_ff_reg_0[0]        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                              |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[5]_i_1_n_0                                                                                 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_3[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                1 |              6 |         6.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_2[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_7[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |              6 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_5[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |              6 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_3[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[6].inst/arbhist_ff[5]_i_1_n_0                                                          |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/FifoCntrRd[2]_i_1__7_n_0                                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff[8]_i_2_n_0                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rdreqRunBufAddrq_ff[8]_i_1_n_0                                  |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__12_n_0                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wrreq_cnt_ff[5]_i_1_n_0                                           | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__11_n_0                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__14_n_0                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn10                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |                4 |              6 |         1.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_stp_nxt_nn1047_out                                                                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |                4 |              6 |         1.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |                3 |              6 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/FifoCntrRd[2]_i_1__9_n_0                                              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |                2 |              6 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                        | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                       |                2 |              7 |         3.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/done_lite_ff                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                1 |              7 |         7.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/msix_intr_addr                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                           |                2 |              7 |         3.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[7].inst/arbhist_ff[6]_i_1_n_0                                                          |                3 |              7 |         2.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][7]_i_1_n_0                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |                3 |              8 |         2.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01                                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[0][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1                                                    |                3 |              8 |         2.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wdlen_ff[7]_i_1__0_n_0                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                5 |              8 |         1.60 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_wr[1]                                                                                   |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/mascplready                             |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                4 |              8 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn0157_out                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[1][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/E[0]                                                                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                3 |              8 |         2.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_2_n_0                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[8].inst/arbhist_ff[7]_i_1_n_0                                                          |                4 |              8 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_2_n_0                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                       |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_wr[0]                                                                                   |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                    |                3 |              8 |         2.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcb64claim_en_reg_0                                                                       |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rc_flush_cntr[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wdataen_ff_reg_0[0]       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                3 |              8 |         2.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                2 |              8 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][7]_i_1_n_0                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |                4 |              8 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_5[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                                                                     |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_3[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[0][8]_i_1_n_0                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                       |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rdata_vld_ff_reg_0[0]                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                2 |              9 |         4.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/wrreq_cnt_ff_reg[4]                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                                        |                                                                                                                                                                                       |                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_chn_ff_reg[0]_0[0]                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                           |                2 |              9 |         4.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_31_0_0_i_2_n_0                                                      |                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wr                                                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                               |                2 |              9 |         4.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_rd                                                                 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                               |                2 |              9 |         4.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[9].inst/arbhist_ff[8]_i_1_n_0                                                          |                4 |              9 |         2.25 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                        | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                       |                6 |              9 |         1.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_srcbt_noinc_ff_reg_0[0]                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                        |                2 |              9 |         4.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_7[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[1][8]_i_1_n_0                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                       |                3 |              9 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[10].inst/arbhist_ff[9]_i_1_n_0                                                         |                3 |             10 |         3.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_init_cntr                                                       |                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_dstbt_rem_500[0]_i_1_n_0                                     |                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                2 |             10 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                2 |             10 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/wdataen_ff_reg[0]                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                4 |             10 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_bt_rem_500[9]_i_1_n_0                                                                  |                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                4 |             10 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0][0]                                                              |                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                2 |             10 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_1_n_0                                                       |                3 |             10 |         3.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_wr_reg[0]                                                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                               |                4 |             10 |         2.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dwa_rem_500[10]_i_1_n_0                                                                |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[11].inst/arbhist_ff[10]_i_1_n_0                                                        |                3 |             11 |         3.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn0                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                4 |             11 |         2.75 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[12].inst/arbhist_ff[11]_i_1_n_0                                                        |                4 |             12 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_rd_ff                                                                              |                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/E[0]                                                                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                5 |             12 |         2.40 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                4 |             13 |         3.25 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                              |                4 |             13 |         3.25 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                       |                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                              |                4 |             13 |         3.25 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[13].inst/arbhist_ff[12]_i_1_n_0                                                        |                5 |             13 |         2.60 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                            |                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[14].inst/arbhist_ff[13]_i_1_n_0                                                        |                6 |             14 |         2.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                5 |             14 |         2.80 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                4 |             14 |         3.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_dwlen_ff[10]_i_1_n_0                                                                  |                5 |             14 |         2.80 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[15].inst/arbhist_ff[14]_i_1_n_0                                                        |                7 |             15 |         2.14 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                7 |             16 |         2.29 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_rep_1[0]                                                                           | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                4 |             16 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                              |                5 |             16 |         3.20 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                              |                5 |             16 |         3.20 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[16].inst/p_0_in[16]                                                                    |                6 |             16 |         2.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                6 |             17 |         2.83 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                    |                5 |             17 |         3.40 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[17].inst/arbhist_ff[16]_i_1_n_0                                                        |                7 |             17 |         2.43 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wraddrsm_cs                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                5 |             17 |         3.40 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[0].inst/clk_sm_cur_reg[2]                                                                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |                6 |             18 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                           |                6 |             18 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset                                                                                                              |                6 |             18 |         3.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |               10 |             19 |         1.90 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                          |                9 |             19 |         2.11 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__0_n_0                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |                4 |             19 |         4.75 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_amt_101_reg_0_31_0_0_i_2_n_0                   |                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_0                                                |                6 |             20 |         3.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_vld_100                                            |                                                                                                                                                                                     |                3 |             20 |         6.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_info_ff_reg[0][tag][0]_1                                                |                5 |             20 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/Head[34]_i_1__2_n_0                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                4 |             21 |         5.25 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn0                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |                5 |             21 |         4.20 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                      | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0                                             |                6 |             22 |         3.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/pcie_h2c_rst_3ff_reg[0]_rep__4              |                8 |             22 |         2.75 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_c2h_rst_3ff_reg[0]_rep__4              |                7 |             22 |         3.14 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                                                                  |                6 |             22 |         3.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                9 |             23 |         2.56 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |               14 |             23 |         1.64 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/E[0]                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                |               11 |             23 |         2.09 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1[23]_i_1_n_0                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |                9 |             23 |         2.56 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0[0]                                                                  |                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0[1]                                                                  |                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |               10 |             24 |         2.40 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |               12 |             24 |         2.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpaddrh_nxt[14]          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                6 |             24 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_ff_2                                                                                                      |               14 |             24 |         1.71 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/req_fifo_wr_nn0                         |                                                                                                                                                                                     |                4 |             26 |         6.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head[32]_i_1__3_n_0                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                     |               14 |             27 |         1.93 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/wpl_ld                                                   |                                                                                                                                                                                     |                8 |             27 |         3.38 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |                7 |             27 |         3.86 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                5 |             28 |         5.60 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                7 |             28 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                8 |             28 |         3.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                6 |             28 |         4.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                6 |             28 |         4.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                6 |             28 |         4.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/wrq_adr_out_3030                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                              |                9 |             28 |         3.11 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                6 |             28 |         4.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                     |                9 |             28 |         3.11 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_araddr_ff[63]_i_1__0_n_0                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                8 |             30 |         3.75 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                6 |             32 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_dout[31]_i_1__2_n_0                                                                         |               21 |             32 |         1.52 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux0                                                  |                8 |             32 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_table_reg_mux[31]_i_1_n_0                                     |                6 |             32 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/reg_dout[31]_i_1_n_0                                                                                          |               12 |             32 |         2.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[31]_i_1__1_n_0                         |               21 |             32 |         1.52 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cpl_ld_nn0                                                                                         |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102_reg_1                               |                8 |             32 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[0]_rep__4[0]                    |               19 |             32 |         1.68 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_dout[31]_i_1_n_0                                                           |               10 |             32 |         3.20 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg_n_0_[5]                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                           |                6 |             32 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                8 |             32 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_row_nn1_reg_0[0]                                                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |                6 |             32 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg_n_0_[4]                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                           |                6 |             32 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/intr_msix_data                                                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                           |                6 |             32 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |                8 |             32 |         4.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_7[1]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                7 |             32 |         4.57 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_6[1]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |               10 |             32 |         3.20 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_set_ff                                                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msix_req                                                                                         |               13 |             32 |         2.46 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_10[0]                                                                              |                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/msix_table_reg_mux_reg[31]_i_3_n_0                                                                                           |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_7[0]                                                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                |                7 |             32 |         4.57 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wdata_ff[31]_i_1_n_0   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |                5 |             33 |         6.60 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                      |               23 |             35 |         1.52 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/dw_tlp_hdr_0[46]_i_1_n_0                                                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                8 |             35 |         4.38 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/wb_win_vld                                        |                                                                                                                                                                                     |                6 |             38 |         6.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/Head[119]_i_1__5_n_0                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |               18 |             40 |         2.22 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                             |                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[68]_i_1_n_0                                                                   | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |                7 |             40 |         5.71 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                             |                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_0_5_i_1__2_n_0                   |                                                                                                                                                                                     |                5 |             40 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               10 |             43 |         4.30 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_req_ld_nn1                                                                                         |                                                                                                                                                                                     |                9 |             45 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |               12 |             45 |         3.75 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1043_out                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |               13 |             45 |         3.46 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_302[63]_i_1__0_n_0                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                 |                9 |             45 |         5.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__1_n_0                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_c2h_rst_3ff_reg[0]_rep__4              |                8 |             46 |         5.75 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/Head[110]_i_1__8_n_0                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |               20 |             47 |         2.35 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/arb_rrq_rdy                                                       |                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/wrreq_cnt_ff_reg[4]                                      |                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/dat_fifo_wr_nn0                                                                           |                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset                                                                                                              |               27 |             50 |         1.85 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               13 |             51 |         3.92 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__8_n_0                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/pcie_h2c_rst_3ff_reg[0]_rep__4              |               10 |             52 |         5.20 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[radr][63]_i_1_n_0                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |               13 |             54 |         4.15 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dat_nn1[wadr][63]_i_1_n_0                                                     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |               16 |             54 |         3.38 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                         |               19 |             55 |         2.89 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/E[0]                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               17 |             57 |         3.35 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               17 |             59 |         3.47 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_adr_nn1[63]_i_1_n_0                                                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                    |               18 |             59 |         3.28 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff               |                                                                                                                                                                                     |                8 |             60 |         7.50 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               16 |             63 |         3.94 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1_n_0                           | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                              |               11 |             64 |         5.82 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[63]_i_1_n_0                                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               13 |             64 |         4.92 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                            |                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                 |               12 |             64 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                              |               15 |             64 |         4.27 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/user_reset                                                                                                              |               18 |             64 |         3.56 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[63].bram_wrdata_int[63]_i_1_n_0                                |                                                                                                                                                                                     |               11 |             64 |         5.82 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_0[0]                                                         | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               25 |             64 |         2.56 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                              | xdma_bram_wrapper_i/xdma_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0                    |               17 |             64 |         3.76 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_wadr_902[63]_i_1__0_n_0                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |               12 |             64 |         5.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                        |               30 |             64 |         2.13 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_vld_102_reg_0                               |               15 |             64 |         4.27 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/empty_ff_reg_0                                |                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axidma_wrq_arb/Fifowhead.fifoInfo/wmreqset                                                |                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa256_tdata_nxt              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               11 |             67 |         6.09 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/ld_pfch_2_stg1                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               20 |             69 |         3.45 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/reset_n_reg2_reg                                                                   |               25 |             71 |         2.84 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/pfch_do_ack0                                                                                | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               14 |             73 |         5.21 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_data_r[141]_i_1_n_0                                               | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               13 |             74 |         5.69 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]_0                                                                        |                                                                                                                                                                                     |               23 |             74 |         3.22 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                 |               27 |             76 |         2.81 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                            |                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               18 |             80 |         4.44 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/p_15_in                                       |                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[63]_i_2_n_0                                                                    | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[63]_i_1__8_n_0                                                               |               26 |             83 |         3.19 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[126]_i_1_n_0                                                               |                                                                                                                                                                                     |               22 |             83 |         3.77 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |               14 |             84 |         6.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                    |               24 |             86 |         3.58 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                    |               24 |             86 |         3.58 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504                                                                            |                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_504b_reg_0                                           |                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/dvalid                                                            |                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__5_n_0                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               30 |             89 |         2.97 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__1_n_0                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/pcie_c2h_rst_3ff_reg[0]_rep__4              |               18 |             92 |         5.11 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               27 |             92 |         3.41 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__1_n_0                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               47 |             93 |         1.98 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__3_n_0                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/pcie_h2c_rst_3ff_reg[0]_rep__4              |               15 |             94 |         6.27 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               31 |             96 |         3.10 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                      |                                                                                                                                                                                     |               32 |             97 |         3.03 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_pop00_out                                                                  |                                                                                                                                                                                     |               21 |            100 |         4.76 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                        | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               20 |            102 |         5.10 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/genblk_buf_dist_ram.pfch_dt_buf_reg_0_3_0_5_i_1_n_0                       |                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_ld_new_1                                                                  | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |               24 |            110 |         4.58 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                |               39 |            112 |         2.87 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                 |               56 |            119 |         2.12 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/rrq_vld_new                                                                  |                                                                                                                                                                                     |               15 |            120 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                            |                                                                                                                                                                                     |               16 |            128 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                            |                                                                                                                                                                                     |               16 |            128 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/empty_ff_reg_3                                |                                                                                                                                                                                     |               17 |            136 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500                                                                             |                                                                                                                                                                                     |               18 |            138 |         7.67 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                              |               39 |            140 |         3.59 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                              |               42 |            141 |         3.36 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_0          |                                                                                                                                                                                     |               19 |            142 |         7.47 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg                                                     |                                                                                                                                                                                     |               18 |            144 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                 |               58 |            147 |         2.53 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK                        |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                                                                      |               45 |            149 |         3.31 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                              |               50 |            153 |         3.06 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1__0_n_0                          | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                         |               29 |            158 |         5.45 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                      |               56 |            158 |         2.82 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1_n_0                             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                            |               28 |            158 |         5.64 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                 |               50 |            171 |         3.42 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                 |               60 |            179 |         2.98 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/base/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                           |               55 |            183 |         3.33 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                |               59 |            185 |         3.14 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                              |               61 |            196 |         3.21 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__3_n_0                                                              |               69 |            199 |         2.88 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[0]                                                                         |                                                                                                                                                                                     |               27 |            216 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[1]                                                                         |                                                                                                                                                                                     |               27 |            216 |         8.00 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                              |               58 |            217 |         3.74 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                              |               72 |            217 |         3.01 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                              |               61 |            218 |         3.57 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0 |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset                                                                          |               70 |            222 |         3.17 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WPL_FIFO/SR[0]                                                  |              149 |            287 |         1.93 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/SR[0]                                                                   |              261 |            649 |         2.49 |
|  xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/PIPE_USERCLK2              |                                                                                                                                                                                       |                                                                                                                                                                                     |              584 |           1993 |         3.41 |
+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


