
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c3540.ckt: 0.0s 0.0s
T'11110000000011111111010110101100101110000010101010 0'
T'01101100000011100010100000000010111110011011010110 1'
T'01111000000000110100100001100000001110010101010010 0'
T'01111000000010001100010101101111110000101011010000 1'
T'10110000000001110010000001011110110010000010001000 0'
T'11000000000000101110000000100100011011111001001010 0'
T'10101000000010110100110001110000100101101100111000 1'
T'10111000000011101010110000101001111101110110011100 1'
T'01001011111110100100010000100110100001111110101110 1'
T'11110101111111100100001001001111111100010010111110 1'
T'11010110111110000101100001101111111101010110110010 1'
T'11001101100111011110111100001110110110111100001110 1'
T'11110011000101011010100001010110100001001001111110 1'
T'11110000101100010000110011100000101110111000011000 1'
T'11100111111101110100111101010011111011111010111101 1'
T'11010000110111101110001011000101101011010111001110 1'
T'11001001100011100010000100111101111100000111000110 0'
T'10101011000010010011010001010111100001100100110110 1'
T'11010110000011001000000011110111111110011000001010 1'
T'11010111100010000000100011101110111101000001001010 1'
T'11010010100010001101100011011111011110000000001010 1'
T'11010111000010001101100011101111101110111001101000 1'
T'11010100000011100110000011111111110111110010001100 0'
T'11111110110110000100010111000010110010110000001101 1'
T'10111000000010011111010000110101110010011001001000 1'
T'11110111111110101000010011101011000000101100111100 1'
T'10111000000010101100110000110101010001110000001110 1'
T'11110000011011010010100001000110111010011110001100 1'
T'11000111011111101010000101011110000111001111100000 1'
T'10110111111110101000000110010110110000100011000000 1'
T'01001100001010000100100001000000100110101100111110 1'
T'11110010001110111111101110000111100100101101110010 0'
T'11010110010111000000110101001011010001011011100000 1'
T'00011111110110010011111100101100010001010101100110 1'
T'11111011100110111010110101001100100110101110001110 1'
T'11111010001110000000110101010010101000100011001101 1'
T'11110110100011011010100000101011111101110100000111 1'
T'11011011100000000001000001110001111111000100101100 1'
T'11110000101101010000010000101001110000111000111101 1'
T'11001011111111100100100011001111111111111010110000 1'
T'11110000100011111111110001010000101110100010011010 1'
T'11101111111000010101010111010110111000101011001010 0'
T'11011111100100100010110011100111101100110010011000 1'
T'11011110010111000000110011010000110110110010001100 1'
T'11011101110110111100110111010100001011100111011010 1'
T'00100110111010001101000110000010001101011001010001 1'
T'11010111111011100011011001000001000010110001111110 0'
T'11101001011111100110101010000110101111101101111011 0'
T'01011000000001000011010111101000001110100011101100 1'
T'00000111101111100111101100001110001110000100110110 0'
T'11110000101000001010101011100110001110100101111111 1'
T'11011011110101101110000100011001000101101000011110 1'
T'10111000000011011001101010011110001110010000111000 1'
T'11101100011001010100010101110101111110111010111111 1'
T'11111101000110010100101100011111110101001111100110 0'
T'00111000000000111001101010101111010100001110001010 1'
T'10000000000010010111101000101011000111111010110100 1'
T'11000111101101001011001101101010001100010101101000 1'
T'11101010011010101101100000101100101010110000110000 1'
T'11101110000000110011010001100000101010001011111110 1'
T'11010010110100001111000001011010010011110001111000 1'
T'11111011100111010110100001110011111010000100100110 1'
T'11011100000000010000100000001111001110100101100000 1'
T'11111111010000111011000001011011001101010110001000 1'
T'10011000010000110100100000100011000111001000100000 1'
T'10011000000100010000000000101101010100100010010100 1'
T'11000000001001000111100000101001011100011010111110 1'
T'11110100010001011101100001000111100111011110111010 1'
T'11111000101101000100000101000110001101001010001100 1'
T'11111011101010110110100000111110010010111110000101 1'
T'11111010011000010000101111111100101000011011111111 1'
T'11111001000010001001010001101001011000101010011001 1'
T'11111100100010100001010000101100011101101011110111 1'
T'11111101101001110000010000100010100000101010010101 1'
T'11111010001101011001000011100011111110101111111100 1'
T'11111001000000111110010001010101011110001101101011 1'
T'11111101101101110010000011110011100010101100111111 1'
T'11001111001010101101010000001011110000011001010110 1'
T'11000010000001010101100000101001100000100000000000 1'
T'10001101000101000100000000001111111010101100101100 1'
T'11010000101010101101000001100001110111110001000110 1'
T'11001100001111110001100101011111111100110100101011 1'
T'11110001000001100001100000011001010010101110001000 1'

# Result:
-----------------------
# number of calling podem1 = 6271
# total number of backtracks = 108949
# number of test vectors = 83
# total transition delay faults: 7910
# total detected faults: 1776
# fault coverage: 22.452592 %
#atpg: cputime for test pattern generation ../sample_circuits/c3540.ckt: 31.3s 31.3s
