---
layout: post
title: SiFive RISC-V CPU Pipelines
date:  2021-01-22 00:00:00 -1000
categories:
---

* TOC
{:toc}


# E20

* E2 core
* 32-bit
* 2-stage pipeline
* single issue, in-order
* 1.84/1.22 DMIPS/MHz (Best Effort/Legal)
* 2.51 CoreMark/MHz

# E21

* E2 core
* 32-bit
* 3-stage pipeline
* single issue, in-order
* 2.27/1.46 DMIPS/MHz (Best Effort/Legal)
* 3.1 CoreMark/MHz

![SiFive E21 CPU](/assets/sifive_cpus/SiFive_E21_Pipeline.png)

# E24

* E2 core
* 32-bit
* 3-stage pipeline
* single issue, in-order
* 2.27/1.46 DMIPS/MHz (Best Effort/Legal)
* 3.1 CoreMark/MHz
* single precision floating point

![SiFive E24 CPU](/assets/sifive_cpus/SiFive_E24_Pipeline.png)

# E31 & E34

* E3 core
* 32-bit
* 5-6 variable stage pipeline
* single issue, in-order
* 2.58/1.61 DMIPS/MHz (Best Effort/Legal)
* 3.01 CoreMark/MHz
* single precision floating point (E34 only)

![SiFive E34 CPU](/assets/sifive_cpus/SiFive_E34_Pipeline.png)

# E76 & E76-MC

* E7 core
* 32-bit
* 8-stage pipeline
* dual issue, in-order
* 3.73/2.3 DMIPS/MHz (Best Effort/Legal)
* 5.1 CoreMark/MHz
* single precision floating point 

![SiFive E76 CPU](/assets/sifive_cpus/SiFive_E76_Pipeline.png)

# S21

* S2 core
* 64-bit
* 3-stage pipeline
* in-order, single issue
* 2.54/1.6 DMIPS/MHz (Best Effort/Legal)
* 3.2 Coremarks/MHz

![SiFive S21 CPU](/assets/sifive_cpus/SiFive_S21_Pipeline.png)

# S51 & S54

* S5 core
* 64-bit
* 5-6 variable stage pipeline
* in-order, single issue
* 2.87/1.7 DMIPS/MHz (Best Effort/Legal)
* 3.01 CoreMark/MHz
* double precision floating point (S54 only)

![SiFive S51 CPU](/assets/sifive_cpus/SiFive_S51_Pipeline.png)


# S76 & S76-MC

* S7 core
* 64-bit
* 8-stage pipeline
* dual issue, in-order
* 4.27/2.5 DMIPS/MHz (Best Effort/Legal)
* 5.1 CoreMark/MHz
* double precision floating point 

![SiFive S76 CPU](/assets/sifive_cpus/SiFive_S76_Pipeline.png)

# U54

* U5 core
* 64-bit
* 5-6 variable stage pipeline
* in-order, single issue
* 2.87/1.7 DMIPS/MHz (Best Effort/Legal)
* 3.01 CoreMark/MHz
* double precision floating point (S54 only)
* MMU

![SiFive U54 CPU](/assets/sifive_cpus/SiFive_S54_Pipeline.png)


