Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Jul  7 00:46:23 2018
| Host         : iqayesha-OptiPlex-9010 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file ucecho_timing_summary_routed.rpt -rpx ucecho_timing_summary_routed.rpx -warn_on_violation
| Design       : ucecho
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.150        0.000                      0                17107        0.050        0.000                      0                17107        9.916        0.000                       0                  8551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
fxclk_in  {0.000 10.416}     20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fxclk_in           10.150        0.000                      0                17107        0.050        0.000                      0                17107        9.916        0.000                       0                  8551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fxclk_in
  To Clock:  fxclk_in

Setup :            0  Failing Endpoints,  Worst Slack       10.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.150ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        10.785ns  (logic 1.394ns (12.925%)  route 9.391ns (87.075%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 25.795 - 20.833 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.544     5.075    lsi_inst/fxclk
    SLICE_X35Y66         FDRE                                         r  lsi_inst/out_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  lsi_inst/out_addr_reg[3]_rep/Q
                         net (fo=128, routed)         8.635    14.166    lsi_inst/out_addr_reg[3]_rep_n_0
    SLICE_X17Y117        MUXF8 (Prop_muxf8_S_O)       0.273    14.439 r  lsi_inst/out_data_reg[18]_i_15/O
                         net (fo=1, routed)           0.756    15.195    lsi_inst/out_data_reg[18]_i_15_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I5_O)        0.316    15.511 r  lsi_inst/out_data[18]_i_5/O
                         net (fo=1, routed)           0.000    15.511    lsi_inst/out_data[18]_i_5_n_0
    SLICE_X11Y114        MUXF7 (Prop_muxf7_I1_O)      0.245    15.756 r  lsi_inst/out_data_reg[18]_i_2/O
                         net (fo=1, routed)           0.000    15.756    lsi_inst/out_data_reg[18]_i_2_n_0
    SLICE_X11Y114        MUXF8 (Prop_muxf8_I0_O)      0.104    15.860 r  lsi_inst/out_data_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    15.860    mem[18]
    SLICE_X11Y114        FDRE                                         r  out_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.610    25.795    fxclk
    SLICE_X11Y114        FDRE                                         r  out_data_reg[18]/C
                         clock pessimism              0.186    25.981    
                         clock uncertainty           -0.035    25.945    
    SLICE_X11Y114        FDRE (Setup_fdre_C_D)        0.064    26.009    out_data_reg[18]
  -------------------------------------------------------------------
                         required time                         26.009    
                         arrival time                         -15.860    
  -------------------------------------------------------------------
                         slack                                 10.150    

Slack (MET) :             10.713ns  (required time - arrival time)
  Source:                 lsi_inst/in_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[127][18]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 1.162ns (11.941%)  route 8.569ns (88.059%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 25.785 - 20.833 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.553     5.084    lsi_inst/fxclk
    SLICE_X34Y52         FDRE                                         r  lsi_inst/in_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     5.562 f  lsi_inst/in_addr_reg[7]/Q
                         net (fo=16, routed)          1.221     6.783    lsi_inst/in_addr[7]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.324     7.107 r  lsi_inst/mem[127][31]_i_2/O
                         net (fo=16, routed)          1.231     8.338    lsi_inst/mem[127][31]_i_2_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.360     8.698 r  lsi_inst/mem[127][31]_i_1/O
                         net (fo=32, routed)          6.118    14.815    lsi_inst_n_87
    SLICE_X13Y123        FDRE                                         r  mem_reg[127][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.600    25.785    fxclk
    SLICE_X13Y123        FDRE                                         r  mem_reg[127][18]/C
                         clock pessimism              0.186    25.971    
                         clock uncertainty           -0.035    25.935    
    SLICE_X13Y123        FDRE (Setup_fdre_C_CE)      -0.407    25.528    mem_reg[127][18]
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                 10.713    

Slack (MET) :             10.762ns  (required time - arrival time)
  Source:                 lsi_inst/in_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[113][18]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 0.842ns (8.482%)  route 9.084ns (91.518%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 25.789 - 20.833 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.551     5.082    lsi_inst/fxclk
    SLICE_X35Y58         FDRE                                         r  lsi_inst/in_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  lsi_inst/in_strobe_reg/Q
                         net (fo=16, routed)          1.358     6.859    lsi_inst/in_strobe
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.299     7.158 r  lsi_inst/mem[121][31]_i_2/O
                         net (fo=16, routed)          0.618     7.776    lsi_inst/mem[121][31]_i_2_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I0_O)        0.124     7.900 r  lsi_inst/mem[113][31]_i_1/O
                         net (fo=32, routed)          7.108    15.008    lsi_inst_n_65
    SLICE_X10Y120        FDRE                                         r  mem_reg[113][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.604    25.789    fxclk
    SLICE_X10Y120        FDRE                                         r  mem_reg[113][18]/C
                         clock pessimism              0.186    25.975    
                         clock uncertainty           -0.035    25.939    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    25.770    mem_reg[113][18]
  -------------------------------------------------------------------
                         required time                         25.770    
                         arrival time                         -15.008    
  -------------------------------------------------------------------
                         slack                                 10.762    

Slack (MET) :             10.851ns  (required time - arrival time)
  Source:                 lsi_inst/in_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[37][18]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 0.836ns (8.712%)  route 8.760ns (91.288%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 25.785 - 20.833 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.551     5.082    lsi_inst/fxclk
    SLICE_X35Y58         FDRE                                         r  lsi_inst/in_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  lsi_inst/in_strobe_reg/Q
                         net (fo=16, routed)          1.469     6.970    lsi_inst/in_strobe
    SLICE_X34Y51         LUT5 (Prop_lut5_I2_O)        0.299     7.269 r  lsi_inst/mem[125][31]_i_2/O
                         net (fo=16, routed)          0.629     7.898    lsi_inst/mem[125][31]_i_2_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.118     8.016 r  lsi_inst/mem[37][31]_i_1/O
                         net (fo=32, routed)          6.661    14.677    lsi_inst_n_201
    SLICE_X15Y123        FDRE                                         r  mem_reg[37][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.600    25.785    fxclk
    SLICE_X15Y123        FDRE                                         r  mem_reg[37][18]/C
                         clock pessimism              0.186    25.971    
                         clock uncertainty           -0.035    25.935    
    SLICE_X15Y123        FDRE (Setup_fdre_C_CE)      -0.407    25.528    mem_reg[37][18]
  -------------------------------------------------------------------
                         required time                         25.528    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                 10.851    

Slack (MET) :             10.927ns  (required time - arrival time)
  Source:                 lsi_inst/in_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[45][25]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.753ns  (logic 0.842ns (8.633%)  route 8.911ns (91.367%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 25.780 - 20.833 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.551     5.082    lsi_inst/fxclk
    SLICE_X35Y58         FDRE                                         r  lsi_inst/in_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  lsi_inst/in_strobe_reg/Q
                         net (fo=16, routed)          1.469     6.970    lsi_inst/in_strobe
    SLICE_X34Y51         LUT5 (Prop_lut5_I2_O)        0.299     7.269 r  lsi_inst/mem[125][31]_i_2/O
                         net (fo=16, routed)          0.853     8.122    lsi_inst/mem[125][31]_i_2_n_0
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.246 r  lsi_inst/mem[45][31]_i_1/O
                         net (fo=32, routed)          6.588    14.835    lsi_inst_n_202
    SLICE_X30Y122        FDRE                                         r  mem_reg[45][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.595    25.780    fxclk
    SLICE_X30Y122        FDRE                                         r  mem_reg[45][25]/C
                         clock pessimism              0.186    25.966    
                         clock uncertainty           -0.035    25.930    
    SLICE_X30Y122        FDRE (Setup_fdre_C_CE)      -0.169    25.761    mem_reg[45][25]
  -------------------------------------------------------------------
                         required time                         25.761    
                         arrival time                         -14.835    
  -------------------------------------------------------------------
                         slack                                 10.927    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 lsi_inst/in_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[65][18]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 0.871ns (9.172%)  route 8.625ns (90.828%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 25.793 - 20.833 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.551     5.082    lsi_inst/fxclk
    SLICE_X35Y58         FDRE                                         r  lsi_inst/in_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  lsi_inst/in_strobe_reg/Q
                         net (fo=16, routed)          1.358     6.859    lsi_inst/in_strobe
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.299     7.158 r  lsi_inst/mem[121][31]_i_2/O
                         net (fo=16, routed)          0.776     7.934    lsi_inst/mem[121][31]_i_2_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.153     8.087 r  lsi_inst/mem[65][31]_i_1/O
                         net (fo=32, routed)          6.490    14.577    lsi_inst_n_186
    SLICE_X15Y116        FDRE                                         r  mem_reg[65][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.608    25.793    fxclk
    SLICE_X15Y116        FDRE                                         r  mem_reg[65][18]/C
                         clock pessimism              0.186    25.979    
                         clock uncertainty           -0.035    25.943    
    SLICE_X15Y116        FDRE (Setup_fdre_C_CE)      -0.408    25.535    mem_reg[65][18]
  -------------------------------------------------------------------
                         required time                         25.535    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 lsi_inst/in_strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[65][27]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 0.871ns (9.172%)  route 8.625ns (90.828%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 25.793 - 20.833 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.551     5.082    lsi_inst/fxclk
    SLICE_X35Y58         FDRE                                         r  lsi_inst/in_strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.419     5.501 r  lsi_inst/in_strobe_reg/Q
                         net (fo=16, routed)          1.358     6.859    lsi_inst/in_strobe
    SLICE_X36Y51         LUT5 (Prop_lut5_I2_O)        0.299     7.158 r  lsi_inst/mem[121][31]_i_2/O
                         net (fo=16, routed)          0.776     7.934    lsi_inst/mem[121][31]_i_2_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I0_O)        0.153     8.087 r  lsi_inst/mem[65][31]_i_1/O
                         net (fo=32, routed)          6.490    14.577    lsi_inst_n_186
    SLICE_X15Y116        FDRE                                         r  mem_reg[65][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.608    25.793    fxclk
    SLICE_X15Y116        FDRE                                         r  mem_reg[65][27]/C
                         clock pessimism              0.186    25.979    
                         clock uncertainty           -0.035    25.943    
    SLICE_X15Y116        FDRE (Setup_fdre_C_CE)      -0.408    25.535    mem_reg[65][27]
  -------------------------------------------------------------------
                         required time                         25.535    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.985ns  (required time - arrival time)
  Source:                 lsi_inst/out_addr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            out_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.948ns  (logic 1.387ns (13.942%)  route 8.561ns (86.058%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 25.794 - 20.833 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.544     5.075    lsi_inst/fxclk
    SLICE_X35Y66         FDRE                                         r  lsi_inst/out_addr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  lsi_inst/out_addr_reg[3]_rep/Q
                         net (fo=128, routed)         7.696    13.226    lsi_inst/out_addr_reg[3]_rep_n_0
    SLICE_X25Y106        MUXF8 (Prop_muxf8_S_O)       0.273    13.499 r  lsi_inst/out_data_reg[16]_i_10/O
                         net (fo=1, routed)           0.866    14.365    lsi_inst/out_data_reg[16]_i_10_n_0
    SLICE_X33Y106        LUT6 (Prop_lut6_I3_O)        0.316    14.681 r  lsi_inst/out_data[16]_i_4/O
                         net (fo=1, routed)           0.000    14.681    lsi_inst/out_data[16]_i_4_n_0
    SLICE_X33Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    14.919 r  lsi_inst/out_data_reg[16]_i_2/O
                         net (fo=1, routed)           0.000    14.919    lsi_inst/out_data_reg[16]_i_2_n_0
    SLICE_X33Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    15.023 r  lsi_inst/out_data_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    15.023    mem[16]
    SLICE_X33Y106        FDRE                                         r  out_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.609    25.794    fxclk
    SLICE_X33Y106        FDRE                                         r  out_data_reg[16]/C
                         clock pessimism              0.186    25.980    
                         clock uncertainty           -0.035    25.944    
    SLICE_X33Y106        FDRE (Setup_fdre_C_D)        0.064    26.008    out_data_reg[16]
  -------------------------------------------------------------------
                         required time                         26.008    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 10.985    

Slack (MET) :             10.991ns  (required time - arrival time)
  Source:                 lsi_inst/in_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[95][18]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 1.134ns (11.742%)  route 8.524ns (88.258%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 25.787 - 20.833 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.553     5.084    lsi_inst/fxclk
    SLICE_X34Y52         FDRE                                         r  lsi_inst/in_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     5.562 f  lsi_inst/in_addr_reg[7]/Q
                         net (fo=16, routed)          1.221     6.783    lsi_inst/in_addr[7]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.324     7.107 r  lsi_inst/mem[127][31]_i_2/O
                         net (fo=16, routed)          0.297     7.404    lsi_inst/mem[127][31]_i_2_n_0
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.736 r  lsi_inst/mem[95][31]_i_1/O
                         net (fo=32, routed)          7.005    14.741    lsi_inst_n_135
    SLICE_X22Y120        FDRE                                         r  mem_reg[95][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.602    25.787    fxclk
    SLICE_X22Y120        FDRE                                         r  mem_reg[95][18]/C
                         clock pessimism              0.186    25.973    
                         clock uncertainty           -0.035    25.937    
    SLICE_X22Y120        FDRE (Setup_fdre_C_CE)      -0.205    25.732    mem_reg[95][18]
  -------------------------------------------------------------------
                         required time                         25.732    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                 10.991    

Slack (MET) :             10.991ns  (required time - arrival time)
  Source:                 lsi_inst/in_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[95][25]/CE
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (fxclk_in rise@20.833ns - fxclk_in rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 1.134ns (11.742%)  route 8.524ns (88.258%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 25.787 - 20.833 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.435    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.531 r  fxclk_buf/O
                         net (fo=8550, routed)        1.553     5.084    lsi_inst/fxclk
    SLICE_X34Y52         FDRE                                         r  lsi_inst/in_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     5.562 f  lsi_inst/in_addr_reg[7]/Q
                         net (fo=16, routed)          1.221     6.783    lsi_inst/in_addr[7]
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.324     7.107 r  lsi_inst/mem[127][31]_i_2/O
                         net (fo=16, routed)          0.297     7.404    lsi_inst/mem[127][31]_i_2_n_0
    SLICE_X37Y51         LUT5 (Prop_lut5_I0_O)        0.332     7.736 r  lsi_inst/mem[95][31]_i_1/O
                         net (fo=32, routed)          7.005    14.741    lsi_inst_n_135
    SLICE_X22Y120        FDRE                                         r  mem_reg[95][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                     20.833    20.833 r  
    P15                                               0.000    20.833 r  fxclk_in (IN)
                         net (fo=0)                   0.000    20.833    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    22.226 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.868    24.094    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.185 r  fxclk_buf/O
                         net (fo=8550, routed)        1.602    25.787    fxclk
    SLICE_X22Y120        FDRE                                         r  mem_reg[95][25]/C
                         clock pessimism              0.186    25.973    
                         clock uncertainty           -0.035    25.937    
    SLICE_X22Y120        FDRE (Setup_fdre_C_CE)      -0.205    25.732    mem_reg[95][25]
  -------------------------------------------------------------------
                         required time                         25.732    
                         arrival time                         -14.741    
  -------------------------------------------------------------------
                         slack                                 10.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[68][16]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.697%)  route 0.143ns (50.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.644     1.535    lsi_inst/fxclk
    SLICE_X40Y100        FDRE                                         r  lsi_inst/in_data_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.676 r  lsi_inst/in_data_reg[16]_rep/Q
                         net (fo=64, routed)          0.143     1.819    lsi_inst_n_368
    SLICE_X38Y99         FDRE                                         r  mem_reg[68][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.830     1.967    fxclk
    SLICE_X38Y99         FDRE                                         r  mem_reg[68][16]/C
                         clock pessimism             -0.250     1.717    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.052     1.769    mem_reg[68][16]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lsi_inst/read_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            lsi_inst/in_addr_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.157%)  route 0.249ns (63.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.562     1.453    lsi_inst/fxclk
    SLICE_X33Y52         FDRE                                         r  lsi_inst/read_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  lsi_inst/read_reg_reg[37]/Q
                         net (fo=6, routed)           0.249     1.843    lsi_inst/read_reg_reg_n_0_[37]
    SLICE_X36Y52         FDRE                                         r  lsi_inst/in_addr_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.830     1.967    lsi_inst/fxclk
    SLICE_X36Y52         FDRE                                         r  lsi_inst/in_addr_reg[5]_rep/C
                         clock pessimism             -0.250     1.717    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.071     1.788    lsi_inst/in_addr_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[62][10]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.508%)  route 0.256ns (64.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.565     1.456    lsi_inst/fxclk
    SLICE_X51Y50         FDRE                                         r  lsi_inst/in_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  lsi_inst/in_data_reg[10]/Q
                         net (fo=64, routed)          0.256     1.853    in_data1[2]
    SLICE_X49Y44         FDRE                                         r  mem_reg[62][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.836     1.972    fxclk
    SLICE_X49Y44         FDRE                                         r  mem_reg[62][10]/C
                         clock pessimism             -0.245     1.727    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.070     1.797    mem_reg[62][10]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[53][10]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.992%)  route 0.262ns (65.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.565     1.456    lsi_inst/fxclk
    SLICE_X51Y50         FDRE                                         r  lsi_inst/in_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  lsi_inst/in_data_reg[10]/Q
                         net (fo=64, routed)          0.262     1.859    in_data1[2]
    SLICE_X48Y44         FDRE                                         r  mem_reg[53][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.836     1.972    fxclk
    SLICE_X48Y44         FDRE                                         r  mem_reg[53][10]/C
                         clock pessimism             -0.245     1.727    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.070     1.797    mem_reg[53][10]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[16]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[165][16]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.145%)  route 0.239ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.644     1.535    lsi_inst/fxclk
    SLICE_X40Y100        FDRE                                         r  lsi_inst/in_data_reg[16]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.676 r  lsi_inst/in_data_reg[16]_rep__0/Q
                         net (fo=64, routed)          0.239     1.915    lsi_inst_n_336
    SLICE_X34Y100        FDRE                                         r  mem_reg[165][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.917     2.054    fxclk
    SLICE_X34Y100        FDRE                                         r  mem_reg[165][16]/C
                         clock pessimism             -0.254     1.799    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.052     1.851    mem_reg[165][16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[48][10]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.728%)  route 0.265ns (65.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.565     1.456    lsi_inst/fxclk
    SLICE_X51Y50         FDRE                                         r  lsi_inst/in_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  lsi_inst/in_data_reg[10]/Q
                         net (fo=64, routed)          0.265     1.862    in_data1[2]
    SLICE_X48Y46         FDRE                                         r  mem_reg[48][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.836     1.972    fxclk
    SLICE_X48Y46         FDRE                                         r  mem_reg[48][10]/C
                         clock pessimism             -0.245     1.727    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.070     1.797    mem_reg[48][10]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[17]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[207][17]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.858%)  route 0.252ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.560     1.451    lsi_inst/fxclk
    SLICE_X32Y92         FDRE                                         r  lsi_inst/in_data_reg[17]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  lsi_inst/in_data_reg[17]_rep__1/Q
                         net (fo=64, routed)          0.252     1.844    lsi_inst_n_407
    SLICE_X38Y92         FDRE                                         r  mem_reg[207][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.828     1.965    fxclk
    SLICE_X38Y92         FDRE                                         r  mem_reg[207][17]/C
                         clock pessimism             -0.250     1.715    
    SLICE_X38Y92         FDRE (Hold_fdre_C_D)         0.063     1.778    mem_reg[207][17]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 lsi_inst/read_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            lsi_inst/in_data_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.189%)  route 0.260ns (64.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.558     1.449    lsi_inst/fxclk
    SLICE_X36Y62         FDRE                                         r  lsi_inst/read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  lsi_inst/read_reg_reg[0]/Q
                         net (fo=4, routed)           0.260     1.850    lsi_inst/read_reg_reg_n_0_[0]
    SLICE_X34Y56         FDRE                                         r  lsi_inst/in_data_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.828     1.965    lsi_inst/fxclk
    SLICE_X34Y56         FDRE                                         r  lsi_inst/in_data_reg[0]_rep__1/C
                         clock pessimism             -0.250     1.715    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.060     1.775    lsi_inst/in_data_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[123][10]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.995%)  route 0.246ns (60.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.565     1.456    lsi_inst/fxclk
    SLICE_X50Y50         FDRE                                         r  lsi_inst/in_data_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  lsi_inst/in_data_reg[10]_rep/Q
                         net (fo=64, routed)          0.246     1.866    lsi_inst_n_374
    SLICE_X50Y47         FDRE                                         r  mem_reg[123][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.838     1.974    fxclk
    SLICE_X50Y47         FDRE                                         r  mem_reg[123][10]/C
                         clock pessimism             -0.245     1.729    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.059     1.788    mem_reg[123][10]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 lsi_inst/in_data_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            mem_reg[36][7]/D
                            (rising edge-triggered cell FDRE clocked by fxclk_in  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             fxclk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fxclk_in rise@0.000ns - fxclk_in rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.597%)  route 0.250ns (60.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.865    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  fxclk_buf/O
                         net (fo=8550, routed)        0.558     1.449    lsi_inst/fxclk
    SLICE_X38Y62         FDRE                                         r  lsi_inst/in_data_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  lsi_inst/in_data_reg[7]_rep__1/Q
                         net (fo=64, routed)          0.250     1.863    lsi_inst_n_385
    SLICE_X34Y61         FDRE                                         r  mem_reg[36][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock fxclk_in rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  fxclk_in (IN)
                         net (fo=0)                   0.000     0.000    fxclk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  fxclk_in_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.107    fxclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.136 r  fxclk_buf/O
                         net (fo=8550, routed)        0.826     1.963    fxclk
    SLICE_X34Y61         FDRE                                         r  mem_reg[36][7]/C
                         clock pessimism             -0.250     1.713    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.063     1.776    mem_reg[36][7]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fxclk_in
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { fxclk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0  fxclk_buf/I
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X30Y39   lsi_inst/data_clk_buf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X34Y63   lsi_inst/data_clk_buf_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X34Y63   lsi_inst/data_clk_buf_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X35Y58   lsi_inst/dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X34Y63   lsi_inst/do_write_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X34Y52   lsi_inst/in_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X36Y52   lsi_inst/in_addr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X36Y55   lsi_inst/in_addr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.833      19.833     SLICE_X36Y55   lsi_inst/in_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X41Y75   mem_reg[112][14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X16Y122  mem_reg[112][18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X41Y75   mem_reg[112][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X41Y75   mem_reg[112][22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X41Y75   mem_reg[112][24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X26Y122  mem_reg[112][25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X16Y122  mem_reg[112][27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X47Y51   mem_reg[152][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X47Y51   mem_reg[152][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X5Y109   mem_reg[193][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X55Y56   mem_reg[112][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X44Y46   mem_reg[112][20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X55Y56   mem_reg[112][21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X60Y89   mem_reg[112][26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X60Y89   mem_reg[112][28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X60Y89   mem_reg[112][30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X31Y117  mem_reg[152][25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X59Y85   mem_reg[152][26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X31Y117  mem_reg[152][27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.416      9.916      SLICE_X59Y85   mem_reg[152][28]/C



