SIM:= iverilog
EG_NAME:=vectorfifo
TB_BSV:=vfifo_testbench
TB_BSV_TOP:=mk_${TB_BSV}
