#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 25 20:53:46 2019
# Process ID: 18148
# Current directory: D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/top.vds
# Journal file: D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 357.324 ; gain = 100.949
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:28]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'bram' of component 'blk_mem_gen_0' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:115]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/realtime/blk_mem_gen_0_stub.vhdl:18]
WARNING: [Synth 8-5640] Port 'locked' is missing in component declaration [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:56]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk' of component 'clk_wiz_0' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:126]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'ov5640_capture' declared at 'D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_capture.vhd:5' bound to instance 'capture' of component 'ov5640_capture' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:135]
INFO: [Synth 8-638] synthesizing module 'ov5640_capture' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_capture.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ov5640_capture' (1#1) [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_capture.vhd:17]
INFO: [Synth 8-3491] module 'ov5640_vga' declared at 'D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_vga.vhd:6' bound to instance 'vga' of component 'ov5640_vga' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:148]
INFO: [Synth 8-638] synthesizing module 'ov5640_vga' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_vga.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ov5640_vga' (2#1) [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_vga.vhd:19]
INFO: [Synth 8-3491] module 'power_on_delay' declared at 'D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:2' bound to instance 'power' of component 'power_on_delay' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:160]
INFO: [Synth 8-638] synthesizing module 'power_on_delay' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:2]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:24]
INFO: [Synth 8-256] done synthesizing module 'power_on_delay' (3#1) [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:2]
INFO: [Synth 8-3491] module 'reg_config' declared at 'D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/reg_config.v:2' bound to instance 'config' of component 'reg_config' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:169]
INFO: [Synth 8-638] synthesizing module 'reg_config' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/reg_config.v:2]
INFO: [Synth 8-638] synthesizing module 'i2c_com' [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/i2c_com.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/i2c_com.v:59]
INFO: [Synth 8-256] done synthesizing module 'i2c_com' (4#1) [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/i2c_com.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/reg_config.v:61]
WARNING: [Synth 8-5788] Register i2c_data_reg in module reg_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/reg_config.v:26]
INFO: [Synth 8-256] done synthesizing module 'reg_config' (5#1) [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/reg_config.v:2]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/top.vhd:28]
WARNING: [Synth 8-3331] design reg_config has unconnected port initial_en
WARNING: [Synth 8-3331] design top has unconnected port i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 409.828 ; gain = 153.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 409.828 ; gain = 153.453
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Finished Parsing XDC File [D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/dcp2/blk_mem_gen_0_in_context.xdc] for cell 'bram'
Parsing XDC File [D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk'
Parsing XDC File [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/constrs_1/new/vga_cons.xdc]
WARNING: [Vivado 12-507] No nets matched 'pclk_IBUF'. [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/constrs_1/new/vga_cons.xdc:74]
Finished Parsing XDC File [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/constrs_1/new/vga_cons.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/constrs_1/new/vga_cons.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/constrs_1/new/vga_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 765.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 765.180 ; gain = 508.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 765.180 ; gain = 508.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/dcp3/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/.Xil/Vivado-18148-DESKTOP-YujiangGuan/dcp3/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 765.180 ; gain = 508.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'd_latch_reg' and it is trimmed from '16' to '12' bits. [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_capture.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element address_next_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_capture.vhd:38]
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_vga.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element cnt2_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:39]
WARNING: [Synth 8-6014] Unused sequential element cnt3_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:55]
WARNING: [Synth 8-6014] Unused sequential element cyc_count_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/i2c_com.v:30]
WARNING: [Synth 8-6014] Unused sequential element reg_index_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/reg_config.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 765.180 ; gain = 508.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  43 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov5640_capture 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ov5640_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module power_on_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module i2c_com 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  43 Input      1 Bit        Muxes := 7     
Module reg_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element power/initial_en_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:56]
INFO: [Synth 8-5546] ROM "vga/vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element capture/address_next_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_capture.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element vga/address_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/ov5640_vga.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element power/cnt2_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:39]
WARNING: [Synth 8-6014] Unused sequential element power/cnt3_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/power_on_delay.v:55]
WARNING: [Synth 8-6014] Unused sequential element config/u1/cyc_count_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/i2c_com.v:30]
WARNING: [Synth 8-6014] Unused sequential element config/reg_index_reg was removed.  [D:/OneDrive/EE332_Lab/Camera/Camera.srcs/sources_1/new/reg_config.v:55]
WARNING: [Synth 8-3331] design top has unconnected port i
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[14]' (FDE) to 'config/i2c_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[27]' (FDE) to 'config/i2c_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[28]' (FDE) to 'config/i2c_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[29]' (FDE) to 'config/i2c_data_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\config/i2c_data_reg[30] )
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[31]' (FDE) to 'config/i2c_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[23]' (FDE) to 'config/i2c_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[24]' (FDE) to 'config/i2c_data_reg[25]'
INFO: [Synth 8-3886] merging instance 'config/i2c_data_reg[25]' (FDE) to 'config/i2c_data_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\config/i2c_data_reg[26] )
INFO: [Synth 8-3886] merging instance 'config/clock_20k_cnt_reg[13]' (FDC) to 'config/clock_20k_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'config/clock_20k_cnt_reg[15]' (FDC) to 'config/clock_20k_cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'config/clock_20k_cnt_reg[11]' (FDC) to 'config/clock_20k_cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'config/clock_20k_cnt_reg[12]' (FDC) to 'config/clock_20k_cnt_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\config/clock_20k_cnt_reg[14] )
WARNING: [Synth 8-3332] Sequential element (capture/address_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (power/cnt3_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (config/clock_20k_cnt_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (config/u1/ack2_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (config/u1/ack3_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (config/u1/ack1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (config/i2c_data_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (config/i2c_data_reg[26]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 765.180 ; gain = 508.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|reg_config  | reg_data        | 512x23        | LUT            | 
|top         | config/reg_data | 512x23        | LUT            | 
+------------+-----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out2' to pin 'clk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out3' to pin 'clk/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 765.180 ; gain = 508.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 781.738 ; gain = 525.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |clk_wiz_0_bbox_1     |     1|
|3     |BUFG                 |     2|
|4     |CARRY4               |    14|
|5     |LUT1                 |     8|
|6     |LUT2                 |    11|
|7     |LUT3                 |    18|
|8     |LUT4                 |    21|
|9     |LUT5                 |    40|
|10    |LUT6                 |   184|
|11    |MUXF7                |    53|
|12    |MUXF8                |     2|
|13    |FDCE                 |    35|
|14    |FDPE                 |     8|
|15    |FDRE                 |   158|
|16    |IBUF                 |    12|
|17    |OBUF                 |    19|
|18    |OBUFT                |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   602|
|2     |  capture  |ov5640_capture |    72|
|3     |  \config  |reg_config     |   353|
|4     |    u1     |i2c_com        |    36|
|5     |  power    |power_on_delay |    32|
|6     |  vga      |ov5640_vga     |    95|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 786.406 ; gain = 174.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 786.406 ; gain = 530.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 786.406 ; gain = 541.500
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive/EE332_Lab/Camera/Camera.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.098 . Memory (MB): peak = 786.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 25 20:55:03 2019...
