Partition Merge report for HDMI
Tue Mar 29 16:58:41 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Tue Mar 29 16:58:41 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; HDMI                                        ;
; Top-level Entity Name           ; HDMI                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 518                                         ;
; Total pins                      ; 11                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 384                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                 ; Details                                                                                                                                                        ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CLOCK_50                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; TMDSn_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk~_wirecell ; N/A                                                                                                                                                            ;
; TMDSn_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk~_wirecell ; N/A                                                                                                                                                            ;
; TMDSp_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk           ; N/A                                                                                                                                                            ;
; TMDSp_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_stp_external_clock_0 ; dynamic pin   ; connected ; Top                            ; post-synthesis    ; auto_stp_external_clock_0                                                                         ; N/A                                                                                                                                                            ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                    ;
+---------------------------------------------+------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top  ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 115  ; 61               ; 186                            ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 209  ; 91               ; 207                            ; 0                              ;
;     -- 7 input functions                    ; 1    ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 48   ; 12               ; 57                             ; 0                              ;
;     -- 5 input functions                    ; 59   ; 23               ; 27                             ; 0                              ;
;     -- 4 input functions                    ; 43   ; 16               ; 23                             ; 0                              ;
;     -- <=3 input functions                  ; 58   ; 39               ; 100                            ; 0                              ;
; Memory ALUT usage                           ; 0    ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0    ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0    ; 0                ; 0                              ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 123  ; 90               ; 305                            ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
;                                             ;      ;                  ;                                ;                                ;
; I/O pins                                    ; 8    ; 0                ; 0                              ; 3                              ;
; I/O registers                               ; 0    ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 0    ; 0                ; 384                            ; 0                              ;
; Total block memory implementation bits      ; 0    ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0    ; 0                ; 0                              ; 1                              ;
;                                             ;      ;                  ;                                ;                                ;
; Connections                                 ;      ;                  ;                                ;                                ;
;     -- Input Connections                    ; 124  ; 133              ; 564                            ; 1                              ;
;     -- Registered Input Connections         ; 123  ; 109              ; 330                            ; 0                              ;
;     -- Output Connections                   ; 131  ; 220              ; 34                             ; 437                            ;
;     -- Registered Output Connections        ; 0    ; 220              ; 0                              ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Internal Connections                        ;      ;                  ;                                ;                                ;
;     -- Total Connections                    ; 1422 ; 862              ; 2023                           ; 455                            ;
;     -- Registered Connections               ; 597  ; 685              ; 1077                           ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; External Connections                        ;      ;                  ;                                ;                                ;
;     -- Top                                  ; 0    ; 0                ; 131                            ; 124                            ;
;     -- sld_hub:auto_hub                     ; 0    ; 20               ; 211                            ; 122                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 131  ; 211              ; 64                             ; 192                            ;
;     -- hard_block:auto_generated_inst       ; 124  ; 122              ; 192                            ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Partition Interface                         ;      ;                  ;                                ;                                ;
;     -- Input Ports                          ; 6    ; 45               ; 78                             ; 5                              ;
;     -- Output Ports                         ; 9    ; 62               ; 21                             ; 13                             ;
;     -- Bidir Ports                          ; 0    ; 0                ; 0                              ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Registered Ports                            ;      ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0    ; 13               ; 11                             ; 0                              ;
;     -- Registered Output Ports              ; 0    ; 29               ; 7                              ; 0                              ;
;                                             ;      ;                  ;                                ;                                ;
; Port Connectivity                           ;      ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0    ; 0                ; 13                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0    ; 28               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0    ; 0                ; 21                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0    ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0    ; 25               ; 7                              ; 0                              ;
;     -- Output Ports with no Source          ; 0    ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0    ; 30               ; 21                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0    ; 29               ; 9                              ; 0                              ;
+---------------------------------------------+------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+
; Name                                          ; Partition                      ; Type          ; Location ; Status      ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+
; FPGA_CLOCK1_50                                ; Top                            ; Input Port    ; n/a      ;             ;
;     -- FPGA_CLOCK1_50                         ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- FPGA_CLOCK1_50~input                   ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSn[0]                                      ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSn[0]                               ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSn[0]~output                        ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSn[1]                                      ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSn[1]                               ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSn[1]~output                        ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSn[2]                                      ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSn[2]                               ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSn[2]~output                        ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSn_clock                                   ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSn_clock                            ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSn_clock~output                     ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSp[0]                                      ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSp[0]                               ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSp[0]~output                        ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSp[1]                                      ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSp[1]                               ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSp[1]~output                        ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSp[2]                                      ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSp[2]                               ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSp[2]~output                        ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; TMDSp_clock                                   ; Top                            ; Output Port   ; n/a      ;             ;
;     -- TMDSp_clock                            ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- TMDSp_clock~output                     ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tck                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tdi                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tdo                           ; Top                            ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                    ; Top                            ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output             ; Top                            ; Output Buffer ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; altera_reserved_tms                           ; Top                            ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                    ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input              ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
; auto_stp_external_clock_0                     ; Top                            ; Input Port    ; n/a      ;             ;
;     -- auto_stp_external_clock_0              ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- auto_stp_external_clock_0~input        ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;     -- sld_signaltap:auto_signaltap_0|acq_clk ; sld_signaltap:auto_signaltap_0 ; Input Port    ; n/a      ;             ;
;                                               ;                                ;               ;          ;             ;
; reset_n                                       ; Top                            ; Input Port    ; n/a      ;             ;
;     -- reset_n                                ; Top                            ; Input Pad     ; Unplaced ; Synthesized ;
;     -- reset_n~input                          ; Top                            ; Input Buffer  ; Unplaced ; Synthesized ;
;                                               ;                                ;               ;          ;             ;
+-----------------------------------------------+--------------------------------+---------------+----------+-------------+


+------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                 ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 368                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 507                      ;
;     -- 7 input functions                    ; 2                        ;
;     -- 6 input functions                    ; 117                      ;
;     -- 5 input functions                    ; 109                      ;
;     -- 4 input functions                    ; 82                       ;
;     -- <=3 input functions                  ; 197                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 518                      ;
;                                             ;                          ;
; I/O pins                                    ; 11                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 384                      ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 300                      ;
; Total fan-out                               ; 3950                     ;
; Average fan-out                             ; 3.72                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 3            ; 128          ; 3            ; 384  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Mar 29 16:58:40 2022
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off HDMI -c HDMI --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 37 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning: RST port on the PLL is not properly connected on instance pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll.v Line: 61
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance HDMI_test:HDMI_test_0|pll_two:pll_two_0|altpll:altpll_component|lab1clk_altpll1:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll1.v Line: 61
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset_n" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 7
Info (21057): Implemented 787 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 766 logic cells
    Info (21064): Implemented 3 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Tue Mar 29 16:58:41 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


