// Seed: 491706039
module module_0 (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply1 id_4,
    output uwire id_5,
    output wand id_6
    , id_13,
    output tri1 id_7,
    input wand id_8,
    input wire id_9,
    output uwire id_10,
    input tri1 id_11
);
  supply0 id_14 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  wire  id_2,
    output tri1  id_3,
    output tri0  id_4
);
  assign id_4 = 1 & 1 & id_2;
  wire id_6;
  module_0(
      id_2, id_2, id_0, id_1, id_2, id_3, id_4, id_4, id_2, id_2, id_4, id_2
  );
  wire id_7 = ~id_2;
endmodule
