Running: g:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Users/inf/Desktop/uni/term 211/COE 203/Project/PingPongVerilog/Proj1/PingPong_isim_beh.exe -prj F:/Users/inf/Desktop/uni/term 211/COE 203/Project/PingPongVerilog/Proj1/PingPong_beh.prj work.PingPong work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Users/inf/Desktop/uni/term 211/COE 203/Project/PingPongVerilog/Proj1/DISP7SEG.v" into library work
Analyzing Verilog file "F:/Users/inf/Desktop/uni/term 211/COE 203/Project/PingPongVerilog/Proj1/PingPong.v" into library work
Analyzing Verilog file "g:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "F:/Users/inf/Desktop/uni/term 211/COE 203/Project/PingPongVerilog/Proj1/PingPong.v" Line 38: Size mismatch in connection of port <D1>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module bcd7seg
Compiling module slowclock
Compiling module my_counter
Compiling module mux4to1
Compiling module decoder2to4
Compiling module DISP7SEG
Compiling module PingPong
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\PingPong_isim_beh.exe.sim\libPortability.dll".
Compiled 8 Verilog Units
Built simulation executable F:/Users/inf/Desktop/uni/term 211/COE 203/Project/PingPongVerilog/Proj1/PingPong_isim_beh.exe
Fuse Memory Usage: 28264 KB
Fuse CPU Usage: 249 ms
