ModuleName DTB_BCD0
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 32
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 48 ,Y1: 96 ,X2: 88 ,Y2: 96
Edge X1: 88 ,Y1: 96 ,X2: 88 ,Y2: 176
End
Branches
Branch Left: 88 ,Top: 112
BranchStrList
0
End
Branch Left: 88 ,Top: 128
BranchStrList
1
End
Branch Left: 88 ,Top: 144
BranchStrList
2
End
Branch Left: 88 ,Top: 160
BranchStrList
3
End
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 112 ,X2: 216 ,Y2: 112
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 112 ,X2: 128 ,Y2: 112
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 128 ,X2: 128 ,Y2: 128
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 144 ,X2: 128 ,Y2: 144
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 88 ,Y1: 160 ,X2: 128 ,Y2: 160
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 128 ,X2: 216 ,Y2: 128
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 144 ,X2: 216 ,Y2: 144
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 160 ,X2: 216 ,Y2: 160
End
Branches
End
Wire Name: b9
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 216 ,Y1: 96 ,X2: 256 ,Y2: 96
Edge X1: 216 ,Y1: 96 ,X2: 216 ,Y2: 200
End
Branches
Branch Left: 216 ,Top: 112
BranchStrList
0
End
Branch Left: 216 ,Top: 128
BranchStrList
1
End
Branch Left: 216 ,Top: 144
BranchStrList
2
End
Branch Left: 216 ,Top: 160
BranchStrList
3
End
Branch Left: 216 ,Top: 192
BranchStrList
[31:4]
End
End
Wire Name: b10
LV: 27
RV: 0
Width: 28
Edges
Edge X1: 192 ,Y1: 192 ,X2: 216 ,Y2: 192
End
Branches
End
End
Ports
Port Left: 48 Top: 96 ,Orientation: 0
Portname: BCD0 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 256 Top: 96 ,Orientation: 0
Portname: binaryout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
End
Symbols
Symbol Left: 128 Top: 104
Name: s1
LibraryName: gtlib
IpName: GT_BUF
SymbolParameters
End
Symbol Left: 128 Top: 120
Name: s2
LibraryName: gtlib
IpName: GT_BUF
SymbolParameters
End
Symbol Left: 128 Top: 136
Name: s3
LibraryName: gtlib
IpName: GT_BUF
SymbolParameters
End
Symbol Left: 128 Top: 152
Name: s4
LibraryName: gtlib
IpName: GT_BUF
SymbolParameters
End
Symbol Left: 16 Top: 184
Name: s5
LibraryName: (NoLibraryName)
IpName: GT_ZERO28Bit
SymbolParameters
End
End
Texts
Text Left: 184 Top: 96
Text:
no shift
,Width: 40 ,Height: 15 ,FontSize: 8 ,TextColor: 0 ,BackgroundColor: 16777215
End
Links
End
