# ç¬¬ä¸€éƒ¨åˆ†ï¼šAssassyn CPU é¡¹ç›®æ¶æ„

### 1. ç›®å½•ç»“æ„è§„èŒƒ

```text
riscv_cpu/
â”œâ”€â”€ docs/                 # è®¾è®¡æ–‡æ¡£ä¸è¯­è¨€è¯´æ˜
â”‚   â”œâ”€â”€ Module/
â”‚   â”‚   â”œâ”€â”€ DataHazard.md
â”‚   â”‚   â”œâ”€â”€ ControlHazard.md
â”‚   â”‚   â”œâ”€â”€ ID.md
â”‚   â”‚   â”œâ”€â”€ EX.md
â”‚   â”‚   â”œâ”€â”€ IF.md
â”‚   â”‚   â”œâ”€â”€ MEM.md
â”‚   â”‚   â””â”€â”€ WB.md
â”‚   â”œâ”€â”€ Assassyn.md
â”‚   â””â”€â”€ Agent.md          # è‡´ AI Agent çš„å¼€å‘æŒ‡å¯¼æ–‡æ¡£
â”‚
â”œâ”€â”€ src/                  # æºä»£ç ç›®å½•
â”‚   â”œâ”€â”€ control_signals.py         # Decoderä½¿ç”¨å¸¸é‡ä¸æ§åˆ¶åŒ…å®šä¹‰ (1)
â”‚   â”œâ”€â”€ fetch.py          # IF é˜¶æ®µ (3)
â”‚   â”œâ”€â”€ decode.py         # ID é˜¶æ®µ (1)
â”‚   â”œâ”€â”€ DataHazardUnit.py # bypass ç½‘ç»œ (2)
â”‚   â”œâ”€â”€ execute.py        # EX é˜¶æ®µ (5)
â”‚   â”œâ”€â”€ memory.py         # MEM é˜¶æ®µ (6)
â”‚   â”œâ”€â”€ writeback.py      # WB é˜¶æ®µ (7)
â”‚   â””â”€â”€ top.py            # é¡¶å±‚é›†æˆ
â”œâ”€â”€ tests/                # æµ‹è¯•ä»£ç ç›®å½•
â”‚   â”œâ”€â”€ common.py         # é€šç”¨æµ‹è¯•å·¥å…· (Logè§£æ, è¿™é‡Œçš„ Driver)
â”‚   â”œâ”€â”€ test_fetch.py     # IF å•å…ƒæµ‹è¯•
â”‚   â”œâ”€â”€ test_decode.py    # ID å•å…ƒæµ‹è¯•
â”‚   â”œâ”€â”€ test_execute.py   # EX å•å…ƒæµ‹è¯•
â”‚   â”œâ”€â”€ ...
â”‚   â””â”€â”€ test_integration.py # å…¨ç³»ç»Ÿæµ‹è¯• (è·‘ hex æ–‡ä»¶)
â””â”€â”€ workload/             # æµ‹è¯•ç¨‹åºäºŒè¿›åˆ¶æ–‡ä»¶
```

(1)å…·ä½“å†…å®¹åœ¨ [IDè®¾è®¡æ–‡æ¡£](MyCPU/docs/Module/ID.md)
(2)å…·ä½“å†…å®¹åœ¨ [DataHazardUnitè®¾è®¡æ–‡æ¡£](MyCPU/docs/Module/DataHazard.md)
(3)å…·ä½“å†…å®¹åœ¨ [ControlHazardUnitè®¾è®¡æ–‡æ¡£](MyCPU/docs/Module/ControlHazard.md)
(4)å…·ä½“å†…å®¹åœ¨ [IFè®¾è®¡æ–‡æ¡£](MyCPU/docs/Module/IF.md)
(5)å…·ä½“å†…å®¹åœ¨ [EXè®¾è®¡æ–‡æ¡£](MyCPU/docs/Module/EX.md)
(6)å…·ä½“å†…å®¹åœ¨ [MEMè®¾è®¡æ–‡æ¡£](MyCPU/docs/Module/MEM.md)
(7)å…·ä½“å†…å®¹åœ¨ [WBè®¾è®¡æ–‡æ¡£](MyCPU/docs/Module/WB.md)

### 2. é€šç”¨æµ‹è¯•é©±åŠ¨ (`tests/common.py`)

æˆ‘ä»¬éœ€è¦ä¸€ä¸ªé€šç”¨çš„ `TestDriver`ï¼Œç”¨äºç»™è¢«æµ‹æ¨¡å—ï¼ˆDUTï¼‰çŒå…¥æ•°æ®ã€‚

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

# é€šç”¨ä»¿çœŸè¿è¡Œå™¨
def run_test_module(sys_builder, check_func, cycles=100):
    print(f"ğŸš€ Compiling system: {sys_builder.name}...")
    # ç¼–è¯‘
    sim_path, _ = elaborate(sys_builder, verilog=False) # ä»…ç”ŸæˆäºŒè¿›åˆ¶ç”¨äºå¿«é€Ÿæµ‹è¯•
    # è¿è¡Œ
    print(f"ğŸƒ Running simulation ({cycles} cycles)...")
    raw_output = utils.run_simulator(sim_path, cycles=cycles)
    # éªŒè¯
    print("ğŸ” Verifying output...")
    try:
        check_func(raw_output)
        print(f"âœ… {sys_builder.name} Passed!")
    except AssertionError as e:
        print(f"âŒ {sys_builder.name} Failed: {e}")
        # print(raw_output) # å‡ºé”™æ—¶æ‰“å°å®Œæ•´æ—¥å¿—

# åŸºç¡€ Mock æ¨¡å—ï¼šç”¨äºæ¨¡æ‹Ÿä¸Šä¸‹æ¸¸
class MockModule(Module):
    def __init__(self, ports):
        super().__init__(ports=ports)
    
    @module.combinational
    def build(self):
        # ç®€å•åœ°æ¶ˆè€—æ‰æ‰€æœ‰è¾“å…¥ï¼Œé˜²æ­¢ FIFO å µå¡
        self.pop_all_ports(False)
```

# Agent æŒ‡å¯¼æ–‡æ¡£ï¼šAssassyn RV32I äº”çº§æµæ°´çº¿ CPU å®ç°æŒ‡å—

**è§’è‰²å®šä¹‰**ï¼šä½ æ˜¯ä¸€åç²¾é€š Python å…ƒç¼–ç¨‹å’Œè®¡ç®—æœºä½“ç³»ç»“æ„çš„ç¡¬ä»¶å·¥ç¨‹å¸ˆã€‚
**ä»»åŠ¡ç›®æ ‡**ï¼šåŸºäº `Assassyn` æ¡†æ¶ï¼ŒæŒ‰ç…§è®¾è®¡æ–‡æ¡£é€æ­¥å®ç°ä¸€ä¸ª RV32I å¤„ç†å™¨ï¼Œå¹¶ä¸ºæ¯ä¸ªé˜¶æ®µç¼–å†™å•å…ƒæµ‹è¯•ã€‚ä»»åŠ¡éœ€è¦çš„æ‰€æœ‰é Apptainer å†…å®¹éƒ½åœ¨ MyCpu/ æ–‡ä»¶å¤¹ä¸‹ã€‚ç‰¹åˆ«æ³¨æ„ï¼šæ‰€æœ‰ä»£ç çš„æ‰§è¡Œã€ä»¿çœŸä¸éªŒè¯å¿…é¡»åœ¨ Apptainer å®¹å™¨ç¯å¢ƒä¸­è¿›è¡Œã€‚

## 0. ç¯å¢ƒä¸å®¹å™¨é…ç½® (Environment & Container)

æœ¬é¡¹ç›®ä¾èµ– Apptainer å®¹å™¨æ¥æä¾›ç»Ÿä¸€çš„ Assassyn è¿è¡Œæ—¶ä¾èµ–ã€‚

1.  **å®¹å™¨é•œåƒä½ç½®**ï¼š
    *   å‡è®¾ `assassyn.sif` (å®¹å™¨é•œåƒ) ä½äºé¡¹ç›®æ ¹ç›®å½•æˆ–ç¯å¢ƒå˜é‡å¯è®¿é—®çš„è·¯å¾„ã€‚
    *   å¦‚æœé•œåƒä¸å­˜åœ¨ï¼Œéœ€åœ¨ Assassyn æ ¹ç›®å½•æ‰§è¡Œ `make build-apptainer` ç”Ÿæˆã€‚

2.  **è·¯å¾„æŒ‚è½½è§„åˆ™**ï¼š
    *   ä»£ç ç¼–å†™åœ¨å®¿ä¸»æœºï¼ˆHostï¼‰è¿›è¡Œã€‚
    *   ä»£ç è¿è¡Œåœ¨å®¹å™¨ï¼ˆContainerï¼‰å†…éƒ¨ã€‚

## 1. æ ¸å¿ƒè®¾è®¡æ–‡æ¡£ä½ç½® (Context)

åœ¨è¿›è¡Œä»£ç ç¼–å†™å‰ï¼Œè¯·ä¸¥æ ¼å‚è€ƒä»¥ä¸‹å·²ç¡®è®¤çš„è®¾è®¡é€»è¾‘ï¼ˆContextï¼‰ï¼š
*   **IF é˜¶æ®µ**ï¼šå…³æ³¨ `Flush > Stall > Normal` ä¼˜å…ˆçº§ã€‚
*   **ID é˜¶æ®µ**ï¼šå…³æ³¨ `Record` åˆ†å±‚æ‰“åŒ…ã€`DataHazardUnit` çš„çœŸå€¼å›ä¼ æœºåˆ¶ã€ä»¥åŠ `decoder_logic` çš„æŸ¥è¡¨å®ç°ã€‚
*   **EX é˜¶æ®µ**ï¼šå…³æ³¨ `Main ALU` å’Œ `PC Adder` çš„è°ƒåº¦ã€ä»¥åŠ `Next_PC` çš„é¢„æµ‹éªŒè¯ã€‚
*   **MEM é˜¶æ®µ**ï¼šå…³æ³¨ `pop_all_ports` è§£åŒ…ã€SRAM æ•°æ®å¯¹é½é€»è¾‘ã€‚
*   **WB é˜¶æ®µ**ï¼šå…³æ³¨æç®€æ¥å£ä¸ `x0` å†™ä¿æŠ¤ã€‚

## 2. ç›®æ ‡ä»£ç å†™å…¥åœ°å€ (File Structure)

æ‰€æœ‰ä»£ç å¿…é¡»ä¸¥æ ¼å†™å…¥ä»¥ä¸‹è·¯å¾„ï¼š

*   **å¸¸é‡ä¸æ¥å£**ï¼š
    *   `src/consts.py`: å­˜æ”¾ `ALUOp`, `Op1Sel` ç­‰æšä¸¾å¸¸é‡ã€‚
    *   `src/control_signals.py`: å­˜æ”¾ `mem_ctrl_signals`, `ex_ctrl_signals`ç­‰ `Record` å®šä¹‰ã€‚
*   **æ¨¡å—å®ç°**ï¼š
    *   `src/fetch.py`: `Fetcher`, `FetcherImpl`
    *   `src/decode.py`: `Decoder`, `instructions_table`
    *   `src/DataHazardUnit.py`: `DataHazardUnit`
    *   `src/execute.py`: `Execution`
    *   `src/memory.py`: `MemoryAccess`
    *   `src/writeback.py`: `WriteBack`
*   **æµ‹è¯•è„šæœ¬**ï¼š
    *   `tests/test_{module_name}.py`: å¯¹åº”æ¨¡å—çš„å•å…ƒæµ‹è¯•ã€‚

## 3. å¦‚ä½•ä½¿ç”¨æµ‹è¯•å¹³å° (Workflow)

å¯¹äºæ¯ä¸€ä¸ªæ¨¡å—çš„å¼€å‘ï¼Œå¿…é¡»éµå¾ª **â€œå®šä¹‰ -> å®ç° -> æµ‹è¯•â€** çš„é—­ç¯ï¼š

### ç¬¬ä¸€æ­¥ï¼šå®ç°æ¨¡å—
åœ¨ `src/` ä¸‹ç¼–å†™ä»£ç ã€‚ç¡®ä¿ä½¿ç”¨ `from assassyn.frontend import *`ã€‚

### ç¬¬äºŒæ­¥ï¼šç¼–å†™å•å…ƒæµ‹è¯•
åœ¨ `tests/` ä¸‹åˆ›å»ºä¸€ä¸ªæµ‹è¯•è„šæœ¬ã€‚
*   **Mock ä¸Šæ¸¸**ï¼šåˆ›å»ºä¸€ä¸ª `Driver` æ¨¡å—ï¼Œæ„é€ ç‰¹å®šçš„ `Record` åŒ…å¹¶é€šè¿‡ `async_called` å‘é€ç»™ DUTï¼ˆè¢«æµ‹æ¨¡å—ï¼‰ã€‚
*   **Mock ä¸‹æ¸¸**ï¼šåˆ›å»ºä¸€ä¸ª `Sink` æ¨¡å—ï¼Œæ¥æ”¶ DUT çš„è¾“å‡ºã€‚
*   **Check å‡½æ•°**ï¼šç¼–å†™ Python å‡½æ•°è§£æ `log()` è¾“å‡ºï¼ŒéªŒè¯é€»è¾‘æ˜¯å¦ç¬¦åˆé¢„æœŸã€‚

**æµ‹è¯•æ¨¡æ¿ç¤ºä¾‹ (ä»¥ EX ä¸ºä¾‹)ï¼š**
```python
# tests/test_execute.py
from src.execute import Execution
from tests.common import run_test_module

class ExDriver(Module):
    def build(self, dut):
        # æ„é€ ä¸€ä¸ªæµ‹è¯•åŒ… (ADD æŒ‡ä»¤)
        # å‘é€ç»™ dut
        dut.async_called(packet=test_packet)

def check(output):
    # æ£€æŸ¥æ—¥å¿—ä¸­æ˜¯å¦æœ‰ "ALU Result: 30"
    assert "ALU_Res: 30" in output

if __name__ == "__main__":
    sys = SysBuilder('test_ex')
    with sys:
        dut = Execution()
        driver = ExDriver()
        driver.build(dut)
        # ... æ„å»ºä¸‹æ¸¸ Mock ...
    run_test_module(sys, check)
```

### ç¬¬ä¸‰æ­¥ï¼šè¿è¡ŒéªŒè¯

**è¿™æ˜¯ä¸ä¼ ç»Ÿå¼€å‘æœ€å¤§çš„ä¸åŒç‚¹ã€‚** ä½ ä¸èƒ½ç›´æ¥ä½¿ç”¨ `python` å‘½ä»¤ï¼Œå¿…é¡»é€šè¿‡ `apptainer` åŒ…è£…å™¨ã€‚

### 3.1 ç¼–å†™æµ‹è¯•é©±åŠ¨ (`tests/common.py`)
ä»£ç ç¼–å†™é€»è¾‘ä¸å˜ï¼Œä¾ç„¶ä½¿ç”¨ `run_simulator`ã€‚Assassyn åº“åœ¨å®¹å™¨å†…ä¼šè‡ªåŠ¨è°ƒç”¨å®¹å™¨å†…çš„ Verilatorã€‚

### 3.2 è¿è¡Œæµ‹è¯• (Execution Command)

å½“ä½ éœ€è¦è¿è¡Œæµ‹è¯•è„šæœ¬ï¼ˆä¾‹å¦‚ `tests/test_fetch.py`ï¼‰æ—¶ï¼Œè¯·ä½¿ç”¨ä»¥ä¸‹æŒ‡ä»¤æ ¼å¼ï¼š

```bash
# æ ¼å¼ï¼šapptainer exec --bind <å®¿ä¸»æœºä»£ç ç›®å½•> <é•œåƒè·¯å¾„> python <è„šæœ¬è·¯å¾„>

# ç¤ºä¾‹ï¼ˆå‡è®¾åœ¨ riscv_cpu æ ¹ç›®å½•ä¸‹è¿è¡Œï¼‰ï¼š
apptainer exec --bind $(pwd) /assassyn.sif python tests/test_fetch.py
```

*   **`--bind $(pwd)`**: æå…¶é‡è¦ï¼è¿™å°†å½“å‰ç›®å½•æŒ‚è½½åˆ°å®¹å™¨å†…ï¼Œç¡®ä¿ Python èƒ½æ‰¾åˆ° `src` å’Œ `tests` æ¨¡å—ã€‚
*   **éªŒè¯æ ‡å‡†**ï¼šå¦‚æœç»ˆç«¯è¾“å‡ºäº† Assassyn çš„ Logo å’Œä»¿çœŸæ—¥å¿—ï¼ˆ`log()` å†…å®¹ï¼‰ï¼Œè¯´æ˜å®¹å™¨è°ƒç”¨æˆåŠŸã€‚

## 4. åˆ†æ­¥å¼€å‘è·¯çº¿å›¾ (Roadmap)

è¯·æŒ‰ä»¥ä¸‹é¡ºåºæ‰§è¡Œå¼€å‘ï¼Œ**æ¯å®Œæˆä¸€æ­¥ï¼Œå¿…é¡»ç”Ÿæˆå¯¹åº”çš„æµ‹è¯•ä»£ç å¹¶éªŒè¯**ã€‚

### Phase 1: åŸºç¡€è®¾æ–½ (Infrastructure)
1.  **å®šä¹‰å¸¸é‡ (`src/consts.py`)**ï¼šæ ¹æ®è®¾è®¡æ–‡æ¡£ï¼Œå®šä¹‰ `ALUOp`, `Op1Sel`, `ImmType` ç­‰ã€‚
2.  **å®šä¹‰æ¥å£ (`src/interfaces.py`)**ï¼šå®ç° `wb_ctrl_t` -> `mem_ctrl_t` -> `ex_ctrl_t` -> `decode_packet_t` çš„åµŒå¥— Record ç»“æ„ã€‚

### Phase 2: å–æŒ‡ä¸çŠ¶æ€ (Fetch & Feedback)
1.  **å®ç° IF (`src/fetch.py`)**ï¼šç¼–å†™ `Fetcher` å’Œ `FetcherImpl`ã€‚
2.  **æµ‹è¯• IF**ï¼š
    *   **Case 1**: æ­£å¸¸è®¡æ•° (PC, PC+4, PC+8...)ã€‚
    *   **Case 2**: æ¨¡æ‹Ÿ Flush ä¿¡å·ï¼ŒéªŒè¯ PC æ˜¯å¦è·³å˜ã€‚

### Phase 3: è¯‘ç ä¸å†’é™© (Decode & Hazard)
1.  **å®ç° ID (`src/decode.py`)**ï¼šç¼–å†™ `Decoder`ï¼Œé›†æˆæŒ‡ä»¤çœŸå€¼è¡¨å’Œ Hazard Unitã€‚
2.  **æµ‹è¯• ID**ï¼š
    *   **Case 1**: è¾“å…¥ `ADD` æœºå™¨ç ï¼ŒéªŒè¯è¾“å‡ºçš„æ§åˆ¶åŒ… (`alu_func`, `op_sel`) æ˜¯å¦æ­£ç¡®ã€‚
    *   **Case 2**: æ„é€  RAW å†’é™© (rs1 å†²çª)ï¼ŒéªŒè¯ `stall` ä¿¡å·æ˜¯å¦ç”Ÿæˆã€‚
3. **å®ç° Data Hazard Unit (`src/DataHazardUnit.py`)**ï¼šç¼–å†™ `DataHazardUnit`ï¼Œå®ç°æ—è·¯é€»è¾‘ã€‚

### Phase 4: æ‰§è¡Œ (Execute)
1.  **å®ç° EX (`src/execute.py`)**ï¼šç¼–å†™ `Execution`ï¼Œå®ç°æ“ä½œæ•° Muxã€ALUã€PC Adder å’Œ Forwarding Muxã€‚
2.  **æµ‹è¯• EX**ï¼š
    *   **Case 1**: ç®—æœ¯è¿ç®— (`10 + 20 = 30`)ã€‚
    *   **Case 2**: Forwarding æµ‹è¯• (æ¨¡æ‹Ÿä» MEM/WB æ—è·¯æ‹¿åˆ°æ•°æ®)ã€‚
    *   **Case 3**: åˆ†æ”¯æµ‹è¯• (æ¨¡æ‹Ÿ `BEQ` Takenï¼ŒéªŒè¯ `flush` ä¿¡å·)ã€‚

### Phase 5: è®¿å­˜ä¸å†™å› (Mem & WB)
1.  **å®ç° MEM (`src/memory.py`)**ï¼šå®ç°æ•°æ®å¯¹é½å’Œ Muxã€‚
2.  **å®ç° WB (`src/writeback.py`)**ï¼šå®ç°å¯„å­˜å™¨å†™å…¥ã€‚
3.  **æµ‹è¯• MEM/WB**ï¼šæ¨¡æ‹Ÿ Load æ•°æ®è·¯å¾„ï¼ŒéªŒè¯æ•°æ®èƒ½å¦æ­£ç¡®ä¼ é€’ã€‚

### Phase 6: ç³»ç»Ÿé›†æˆ (Top)
1.  **å®ç° Top (`src/top.py`)**ï¼šå®ä¾‹åŒ–æ‰€æœ‰æ¨¡å—ï¼Œè¿æ¥å…¨å±€å¯„å­˜å™¨ (`branch_flush_reg`, `bypass_regs`) å’Œæ¨¡å—æ¥å£ã€‚
2.  **é›†æˆæµ‹è¯•**ï¼šè¿è¡Œ `rv32ui-p-add` ç­‰æ ‡å‡†æµ‹è¯•é›†ã€‚

---

**è¯·ç¡®è®¤ä½ å·²ç†è§£ä¸Šè¿°è®¾è®¡çº¦æŸä¸å¼€å‘æµç¨‹ï¼Œå†æ ¹æ®æŒ‡ä»¤è¿›è¡Œå·¥ä½œ**