$date
	Thu Apr 17 15:23:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fourtotwoencoder_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var wire 1 # v $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 # v $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
x"
x!
$end
#10
1"
0#
0!
0'
0&
0%
0$
#20
0"
1#
1'
#30
1"
0'
1&
#40
1'
#50
0"
1!
0'
0&
1%
#60
1'
#70
0'
1&
#80
1'
#90
1"
0'
0&
0%
1$
#100
1'
#110
0'
1&
#120
1'
#130
0'
0&
1%
#140
1'
#150
0'
1&
#160
1'
#170
