<h1 align="center">Hi ğŸ‘‹, I'm Varjula Balakrishna</h1>
<h3 align="center">Digital Design | RISC-V | ASIC / FPGA | Verification Enthusiast</h3>

---

ğŸ¯ **Aspiring Digital / RTL / Verification Engineer**  
Passionate about building **high-performance digital systems**, understanding **chip architecture**, and designing **robust testbench environments**.  
Focused on RTL development, verification, RISC-V architecture, and ASIC design flows.

---

## ğŸš€ What I Do

- ğŸ”§ **RTL Design** using Verilog & SystemVerilog  
- ğŸ§ª **Verification** using SystemVerilog, UVM  
- âš™ï¸ **ASIC & SoC Flow Understanding** â€“ Synthesis â†’ STA â†’ PnR â†’ DFT  
- ğŸ–¥ **RISC-V microarchitecture implementation**  
- ğŸ§© **Digital logic design & protocol implementation**  
- ğŸ› **FPGA design & prototyping**  
- ğŸ›  **Tool Automation** using Python, TCL, Makefiles  

---

## ğŸ§  Skills & Tools

### **Hardware Design**
- Verilog HDL  
- SystemVerilog (RTL + Assertions + Testbench)  
- RISC-V ISA & Microarchitecture  
- Low-Power Design Concepts  
- FSM, Pipelining, CDC, Reset Strategies  

### **Verification**
- UVM Methodology  
- Constrained Random Testing  
- Coverage Driven Verification (CDV)  
- SystemVerilog Assertions (SVA)  
- Scoreboards, Functional Coverage  

### **ASIC / VLSI Flow**
- Synthesis (Design Compiler)  
- Static Timing Analysis (PrimeTime)  
- Physical Design Basics (PnR, Floorplan, CTS, Routing)  
- DFT, Scan, ATPG Concepts  

### **Simulation / EDA Tools**
- Synopsys VCS  
- Cadence Xcelium (planned)  
- ModelSim / QuestaSim  
- Vivado, Quartus Prime  

### **Scripting & Automation**
- Python  
- TCL  
- Bash / Shell  
- Makefiles  

---

## ğŸ› ï¸ Projects (Current & Upcoming)

Here are the projects designed to reflect what **Intel / NVIDIA / Qualcomm** expect:

### ğŸ”¥ **RISC-V Based Projects (High-Impact)**
- ğŸš€ **5-Stage Pipelined RISC-V Processor (RV32I)**
  - Hazard detection & forwarding  
  - Branch prediction (static / dynamic)  
  - Instruction & data memory interface  
- ğŸ§ª **UVM Testbench for RISC-V Core with Coverage Collection**

---

### ğŸ“¡ **Communication Protocols**
- ğŸ”— **AXI4-Lite Slave Interface (Synthesizable RTL)**
- ğŸ” **UVM Agent for AXI4 / APB / SPI (Configurable)**
- ğŸ“¶ **UART + SPI + I2C Controller Implementations**

---

### ğŸ“¦ **Memory & FIFO Designs**
- ğŸ“¥ **Synchronous FIFO (Parameterized)**
- ğŸ“¤ **Asynchronous FIFO with Gray Code Pointers**
- ğŸ§ª **UVM Testbench with Coverage + Assertions for FIFO**

---

### ğŸ’¡ **FPGA / Digital System Designs**
- â± **Stopwatch using FSM (FPGA Implementation)**  
- ğŸ”¢ **ALU Design with Pipeline Stages**  
- ğŸ§© **Traffic Light Controller (Moore/Mealy FSM)**  

---

### âš™ï¸ **Verification & Automation**
- ğŸ§ª **Reusable UVM Verification Environment Template**  
- ğŸ›  **Python-Based Waveform Analyzer (planned)**  
- ğŸ”„ **Automation Scripts for Simulation & Regression**

---

## ğŸ“« Connect With Me

- ğŸ“§ Email: **varjulabalakrishna2002@gmail.com**  
- ğŸ’¼ LinkedIn: https://www.linkedin.com/in/varjula-balakrishna-5422861a6/  
- ğŸ“ Resume: *Coming Soon*  

---


![](https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=VBK0-0&theme=radical)
![](https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=VBK0-0&theme=radical)
![](https://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=VBK0-0&theme=radical)
![](https://github-profile-summary-cards.vercel.app/api/cards/stats?username=VBK0-0&theme=radical)
![](https://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=VBK0-0&theme=radical)

![trophy](https://github-profile-trophy.vercel.app/?username=VBK0-0&theme=radical&no-frame=true&no-bg=false)


### ğŸ“Š GitHub Stats

<p align="center">
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=VBK0-0&theme=radical" />
</p>

<p align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=VBK0-0&theme=radical&no-frame=true&no-bg=false" />
</p>


---

## âš¡ Fun Fact

I enjoy debugging waveforms, optimizing pipelines, and writing assertions more than most people enjoy Netflix ğŸ˜„

---

<p align="center">ğŸš€ Building digital systems, one line of HDL at a time.</p>
