// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_all_scores (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        num_of_nodes,
        scores_source_V_address0,
        scores_source_V_ce0,
        scores_source_V_q0,
        scores_target_V_address0,
        scores_target_V_ce0,
        scores_target_V_q0,
        all_scores_V_address1,
        all_scores_V_ce1,
        all_scores_V_we1,
        all_scores_V_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] num_of_nodes;
output  [8:0] scores_source_V_address0;
output   scores_source_V_ce0;
input  [27:0] scores_source_V_q0;
output  [8:0] scores_target_V_address0;
output   scores_target_V_ce0;
input  [27:0] scores_target_V_q0;
output  [15:0] all_scores_V_address1;
output   all_scores_V_ce1;
output   all_scores_V_we1;
output  [27:0] all_scores_V_d1;

reg ap_idle;
reg scores_source_V_ce0;
reg scores_target_V_ce0;
reg all_scores_V_ce1;
reg all_scores_V_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln91_fu_210_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] bound_fu_155_p2;
reg   [63:0] bound_reg_590;
wire   [65:0] tmp_fu_161_p3;
reg   [65:0] tmp_reg_595;
wire   [0:0] icmp_ln93_1_fu_169_p2;
reg   [0:0] icmp_ln93_1_reg_600;
reg   [0:0] icmp_ln91_reg_610;
reg   [0:0] icmp_ln91_reg_610_pp0_iter2_reg;
reg   [0:0] icmp_ln91_reg_610_pp0_iter3_reg;
wire   [2:0] add_ln91_fu_224_p2;
reg   [2:0] add_ln91_reg_614;
reg   [2:0] add_ln91_reg_614_pp0_iter2_reg;
reg   [2:0] add_ln91_reg_614_pp0_iter3_reg;
wire   [0:0] icmp_ln92_fu_230_p2;
reg   [0:0] icmp_ln92_reg_619;
reg   [0:0] icmp_ln92_reg_619_pp0_iter2_reg;
reg   [0:0] icmp_ln92_reg_619_pp0_iter3_reg;
wire   [2:0] select_ln91_1_fu_235_p3;
reg   [2:0] select_ln91_1_reg_628;
reg   [2:0] select_ln91_1_reg_628_pp0_iter2_reg;
wire   [0:0] select_ln91_4_fu_326_p3;
reg   [0:0] select_ln91_4_reg_638;
wire   [15:0] select_ln92_fu_343_p3;
reg   [15:0] select_ln92_reg_643;
reg   [15:0] select_ln92_reg_643_pp0_iter4_reg;
wire   [8:0] empty_101_fu_359_p2;
reg   [8:0] empty_101_reg_648;
wire   [8:0] add_ln712_fu_385_p2;
reg   [8:0] add_ln712_reg_653;
wire   [26:0] add_ln95_fu_451_p2;
reg   [26:0] add_ln95_reg_668;
reg   [26:0] add_ln95_reg_668_pp0_iter6_reg;
reg   [26:0] add_ln95_reg_668_pp0_iter7_reg;
wire   [0:0] icmp_ln1548_fu_457_p2;
reg   [0:0] icmp_ln1548_reg_673;
reg   [0:0] icmp_ln1548_reg_673_pp0_iter6_reg;
reg   [0:0] icmp_ln1548_reg_673_pp0_iter7_reg;
wire   [15:0] grp_fu_534_p4;
reg  signed [15:0] add_ln98_1_reg_683;
reg  signed [15:0] add_ln98_1_reg_683_pp0_iter7_reg;
reg    ap_condition_exit_pp0_iter4_stage0;
wire   [63:0] select_ln92_2_cast_fu_428_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln712_fu_433_p1;
wire   [63:0] zext_ln98_1_fu_483_p1;
reg   [15:0] n2_fu_82;
wire   [15:0] add_ln93_fu_391_p2;
wire    ap_loop_init;
reg   [31:0] n1_fu_86;
wire   [31:0] select_ln92_3_fu_373_p3;
reg   [63:0] indvar_flatten_fu_90;
wire   [63:0] select_ln92_4_fu_249_p3;
reg   [2:0] nh_fu_94;
reg   [65:0] indvar_flatten22_fu_98;
wire   [65:0] add_ln91_1_fu_215_p2;
wire   [31:0] bound_fu_155_p0;
wire   [63:0] cast_fu_151_p1;
wire   [31:0] bound_fu_155_p1;
wire   [63:0] add_ln92_1_fu_243_p2;
wire   [31:0] zext_ln93_fu_286_p1;
wire   [2:0] mul_ln98_fu_305_p0;
wire   [7:0] mul_ln98_fu_305_p1;
wire   [9:0] mul_ln98_fu_305_p2;
wire   [15:0] empty_fu_278_p1;
wire   [0:0] icmp_ln93_fu_290_p2;
wire   [31:0] select_ln91_fu_295_p3;
wire   [0:0] or_ln92_fu_338_p2;
wire   [31:0] add_ln92_fu_332_p2;
wire   [8:0] trunc_ln91_fu_315_p1;
wire   [8:0] empty_100_fu_355_p1;
wire   [15:0] empty_99_fu_351_p1;
wire   [15:0] select_ln91_2_fu_319_p3;
wire   [8:0] trunc_ln98_fu_381_p1;
wire   [2:0] mul_ln91_1_fu_410_p0;
wire   [7:0] mul_ln91_1_fu_410_p1;
wire   [8:0] mul_ln91_1_fu_410_p2;
wire   [8:0] grp_fu_525_p3;
wire   [8:0] select_ln91_3_fu_416_p3;
wire   [8:0] select_ln92_2_fu_422_p3;
wire   [26:0] trunc_ln712_fu_441_p1;
wire   [26:0] trunc_ln92_fu_437_p1;
wire   [27:0] temp_V_fu_445_p2;
wire   [0:0] tmp_18_fu_463_p3;
wire  signed [27:0] min_V_fu_471_p3;
wire   [26:0] select_ln96_fu_487_p3;
wire   [44:0] lhs_fu_493_p3;
wire  signed [44:0] grp_fu_543_p2;
wire   [45:0] zext_ln1245_fu_501_p1;
wire  signed [45:0] sext_ln712_fu_505_p1;
wire   [45:0] ret_V_fu_508_p2;
wire   [2:0] grp_fu_525_p0;
wire   [6:0] grp_fu_525_p1;
wire   [8:0] grp_fu_525_p2;
wire   [9:0] grp_fu_534_p0;
wire   [15:0] grp_fu_534_p1;
wire   [6:0] grp_fu_534_p2;
wire   [15:0] grp_fu_543_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_525_p00;
wire   [15:0] grp_fu_534_p00;
wire   [8:0] mul_ln91_1_fu_410_p00;
wire   [9:0] mul_ln98_fu_305_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U5800(
    .din0(bound_fu_155_p0),
    .din1(bound_fu_155_p1),
    .dout(bound_fu_155_p2)
);

GAT_compute_one_graph_mul_3ns_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_3ns_8ns_10_1_1_U5801(
    .din0(mul_ln98_fu_305_p0),
    .din1(mul_ln98_fu_305_p1),
    .dout(mul_ln98_fu_305_p2)
);

GAT_compute_one_graph_mul_3ns_8ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mul_3ns_8ns_9_1_1_U5802(
    .din0(mul_ln91_1_fu_410_p0),
    .din1(mul_ln91_1_fu_410_p1),
    .dout(mul_ln91_1_fu_410_p2)
);

GAT_compute_one_graph_mac_muladd_3ns_7ns_9ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_9ns_9_4_1_U5803(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_525_p0),
    .din1(grp_fu_525_p1),
    .din2(grp_fu_525_p2),
    .ce(1'b1),
    .dout(grp_fu_525_p3)
);

GAT_compute_one_graph_ama_addmuladd_10ns_16ns_7ns_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 7 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
ama_addmuladd_10ns_16ns_7ns_16ns_16_4_1_U5804(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_534_p0),
    .din1(grp_fu_534_p1),
    .din2(grp_fu_534_p2),
    .din3(select_ln92_reg_643_pp0_iter4_reg),
    .ce(1'b1),
    .dout(grp_fu_534_p4)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U5805(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(min_V_fu_471_p3),
    .din1(grp_fu_543_p1),
    .ce(1'b1),
    .dout(grp_fu_543_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten22_fu_98 <= 66'd0;
        end else if (((icmp_ln91_fu_210_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten22_fu_98 <= add_ln91_1_fu_215_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_90 <= 64'd0;
        end else if (((icmp_ln91_fu_210_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_90 <= select_ln92_4_fu_249_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            n1_fu_86 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln91_reg_610_pp0_iter2_reg == 1'd0))) begin
            n1_fu_86 <= select_ln92_3_fu_373_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            n2_fu_82 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln91_reg_610_pp0_iter2_reg == 1'd0))) begin
            n2_fu_82 <= add_ln93_fu_391_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            nh_fu_94 <= 3'd0;
        end else if (((icmp_ln91_fu_210_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            nh_fu_94 <= select_ln91_1_fu_235_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln91_reg_610_pp0_iter2_reg == 1'd0))) begin
        add_ln712_reg_653 <= add_ln712_fu_385_p2;
        empty_101_reg_648 <= empty_101_fu_359_p2;
        select_ln91_4_reg_638 <= select_ln91_4_fu_326_p3;
        select_ln92_reg_643 <= select_ln92_fu_343_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_fu_210_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln91_reg_614 <= add_ln91_fu_224_p2;
        icmp_ln92_reg_619 <= icmp_ln92_fu_230_p2;
        select_ln91_1_reg_628 <= select_ln91_1_fu_235_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln91_reg_614_pp0_iter2_reg <= add_ln91_reg_614;
        add_ln91_reg_614_pp0_iter3_reg <= add_ln91_reg_614_pp0_iter2_reg;
        add_ln95_reg_668 <= add_ln95_fu_451_p2;
        add_ln95_reg_668_pp0_iter6_reg <= add_ln95_reg_668;
        add_ln95_reg_668_pp0_iter7_reg <= add_ln95_reg_668_pp0_iter6_reg;
        add_ln98_1_reg_683_pp0_iter7_reg <= add_ln98_1_reg_683;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln1548_reg_673 <= icmp_ln1548_fu_457_p2;
        icmp_ln1548_reg_673_pp0_iter6_reg <= icmp_ln1548_reg_673;
        icmp_ln1548_reg_673_pp0_iter7_reg <= icmp_ln1548_reg_673_pp0_iter6_reg;
        icmp_ln91_reg_610_pp0_iter2_reg <= icmp_ln91_reg_610;
        icmp_ln91_reg_610_pp0_iter3_reg <= icmp_ln91_reg_610_pp0_iter2_reg;
        icmp_ln92_reg_619_pp0_iter2_reg <= icmp_ln92_reg_619;
        icmp_ln92_reg_619_pp0_iter3_reg <= icmp_ln92_reg_619_pp0_iter2_reg;
        select_ln91_1_reg_628_pp0_iter2_reg <= select_ln91_1_reg_628;
        select_ln92_reg_643_pp0_iter4_reg <= select_ln92_reg_643;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        add_ln98_1_reg_683 <= grp_fu_534_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        bound_reg_590 <= bound_fu_155_p2;
        icmp_ln91_reg_610 <= icmp_ln91_fu_210_p2;
        icmp_ln93_1_reg_600 <= icmp_ln93_1_fu_169_p2;
        tmp_reg_595[65 : 2] <= tmp_fu_161_p3[65 : 2];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        all_scores_V_ce1 = 1'b1;
    end else begin
        all_scores_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        all_scores_V_we1 = 1'b1;
    end else begin
        all_scores_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln91_fu_210_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln91_reg_610_pp0_iter3_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scores_source_V_ce0 = 1'b1;
    end else begin
        scores_source_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scores_target_V_ce0 = 1'b1;
    end else begin
        scores_target_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln712_fu_385_p2 = (trunc_ln91_fu_315_p1 + trunc_ln98_fu_381_p1);

assign add_ln91_1_fu_215_p2 = (indvar_flatten22_fu_98 + 66'd1);

assign add_ln91_fu_224_p2 = (nh_fu_94 + 3'd1);

assign add_ln92_1_fu_243_p2 = (indvar_flatten_fu_90 + 64'd1);

assign add_ln92_fu_332_p2 = (select_ln91_fu_295_p3 + 32'd1);

assign add_ln93_fu_391_p2 = (select_ln92_fu_343_p3 + 16'd1);

assign add_ln95_fu_451_p2 = (trunc_ln712_fu_441_p1 + trunc_ln92_fu_437_p1);

assign all_scores_V_address1 = zext_ln98_1_fu_483_p1;

assign all_scores_V_d1 = {{ret_V_fu_508_p2[45:18]}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bound_fu_155_p0 = cast_fu_151_p1;

assign bound_fu_155_p1 = cast_fu_151_p1;

assign cast_fu_151_p1 = num_of_nodes;

assign empty_100_fu_355_p1 = add_ln92_fu_332_p2[8:0];

assign empty_101_fu_359_p2 = (trunc_ln91_fu_315_p1 + empty_100_fu_355_p1);

assign empty_99_fu_351_p1 = add_ln92_fu_332_p2[15:0];

assign empty_fu_278_p1 = n1_fu_86[15:0];

assign grp_fu_525_p0 = grp_fu_525_p00;

assign grp_fu_525_p00 = nh_fu_94;

assign grp_fu_525_p1 = 9'd100;

assign grp_fu_525_p2 = n1_fu_86[8:0];

assign grp_fu_534_p0 = grp_fu_534_p00;

assign grp_fu_534_p00 = mul_ln98_fu_305_p2;

assign grp_fu_534_p1 = ((select_ln91_4_fu_326_p3[0:0] == 1'b1) ? empty_99_fu_351_p1 : select_ln91_2_fu_319_p3);

assign grp_fu_534_p2 = 16'd100;

assign grp_fu_543_p1 = 45'd52428;

assign icmp_ln1548_fu_457_p2 = (($signed(temp_V_fu_445_p2) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_210_p2 = ((indvar_flatten22_fu_98 == tmp_reg_595) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_230_p2 = ((indvar_flatten_fu_90 == bound_reg_590) ? 1'b1 : 1'b0);

assign icmp_ln93_1_fu_169_p2 = ((num_of_nodes == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_290_p2 = ((zext_ln93_fu_286_p1 == num_of_nodes) ? 1'b1 : 1'b0);

assign lhs_fu_493_p3 = {{select_ln96_fu_487_p3}, {18'd0}};

assign min_V_fu_471_p3 = ((tmp_18_fu_463_p3[0:0] == 1'b1) ? temp_V_fu_445_p2 : 28'd0);

assign mul_ln91_1_fu_410_p0 = mul_ln91_1_fu_410_p00;

assign mul_ln91_1_fu_410_p00 = add_ln91_reg_614_pp0_iter3_reg;

assign mul_ln91_1_fu_410_p1 = 9'd100;

assign mul_ln98_fu_305_p0 = mul_ln98_fu_305_p00;

assign mul_ln98_fu_305_p00 = select_ln91_1_reg_628_pp0_iter2_reg;

assign mul_ln98_fu_305_p1 = 10'd100;

assign or_ln92_fu_338_p2 = (select_ln91_4_fu_326_p3 | icmp_ln92_reg_619_pp0_iter2_reg);

assign ret_V_fu_508_p2 = ($signed(zext_ln1245_fu_501_p1) + $signed(sext_ln712_fu_505_p1));

assign scores_source_V_address0 = select_ln92_2_cast_fu_428_p1;

assign scores_target_V_address0 = zext_ln712_fu_433_p1;

assign select_ln91_1_fu_235_p3 = ((icmp_ln92_fu_230_p2[0:0] == 1'b1) ? add_ln91_fu_224_p2 : nh_fu_94);

assign select_ln91_2_fu_319_p3 = ((icmp_ln92_reg_619_pp0_iter2_reg[0:0] == 1'b1) ? 16'd0 : empty_fu_278_p1);

assign select_ln91_3_fu_416_p3 = ((icmp_ln92_reg_619_pp0_iter3_reg[0:0] == 1'b1) ? mul_ln91_1_fu_410_p2 : grp_fu_525_p3);

assign select_ln91_4_fu_326_p3 = ((icmp_ln92_reg_619_pp0_iter2_reg[0:0] == 1'b1) ? icmp_ln93_1_reg_600 : icmp_ln93_fu_290_p2);

assign select_ln91_fu_295_p3 = ((icmp_ln92_reg_619_pp0_iter2_reg[0:0] == 1'b1) ? 32'd0 : n1_fu_86);

assign select_ln92_2_cast_fu_428_p1 = select_ln92_2_fu_422_p3;

assign select_ln92_2_fu_422_p3 = ((select_ln91_4_reg_638[0:0] == 1'b1) ? empty_101_reg_648 : select_ln91_3_fu_416_p3);

assign select_ln92_3_fu_373_p3 = ((select_ln91_4_fu_326_p3[0:0] == 1'b1) ? add_ln92_fu_332_p2 : select_ln91_fu_295_p3);

assign select_ln92_4_fu_249_p3 = ((icmp_ln92_fu_230_p2[0:0] == 1'b1) ? 64'd1 : add_ln92_1_fu_243_p2);

assign select_ln92_fu_343_p3 = ((or_ln92_fu_338_p2[0:0] == 1'b1) ? 16'd0 : n2_fu_82);

assign select_ln96_fu_487_p3 = ((icmp_ln1548_reg_673_pp0_iter7_reg[0:0] == 1'b1) ? add_ln95_reg_668_pp0_iter7_reg : 27'd0);

assign sext_ln712_fu_505_p1 = grp_fu_543_p2;

assign temp_V_fu_445_p2 = (scores_target_V_q0 + scores_source_V_q0);

assign tmp_18_fu_463_p3 = temp_V_fu_445_p2[32'd27];

assign tmp_fu_161_p3 = {{bound_fu_155_p2}, {2'd0}};

assign trunc_ln712_fu_441_p1 = scores_target_V_q0[26:0];

assign trunc_ln91_fu_315_p1 = mul_ln98_fu_305_p2[8:0];

assign trunc_ln92_fu_437_p1 = scores_source_V_q0[26:0];

assign trunc_ln98_fu_381_p1 = select_ln92_fu_343_p3[8:0];

assign zext_ln1245_fu_501_p1 = lhs_fu_493_p3;

assign zext_ln712_fu_433_p1 = add_ln712_reg_653;

assign zext_ln93_fu_286_p1 = n2_fu_82;

assign zext_ln98_1_fu_483_p1 = $unsigned(add_ln98_1_reg_683_pp0_iter7_reg);

always @ (posedge ap_clk) begin
    tmp_reg_595[1:0] <= 2'b00;
end

endmodule //GAT_compute_one_graph_compute_all_scores
