Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> 
Reading design: VGA_ent.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_ent.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_ent"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : VGA_ent
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/hsync_ent.vhd" in Library work.
Entity <hsync_ent> compiled.
Entity <hsync_ent> (Architecture <hsync_behav>) compiled.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/vsync_ent.vhd" in Library work.
Architecture vsync_behav of Entity vsync_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/sync_gen.vhd" in Library work.
Architecture sync_gen_struct of Entity sync_gen_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/pixel_gen.vhd" in Library work.
Architecture pixel_gen_behav of Entity pixel_gen_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/rgb_assign_ent.vhd" in Library work.
Architecture rgb_assign_behav of Entity rgb_assign_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/VGA.vhd" in Library work.
Architecture vga_struct of Entity vga_ent is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGA_ent> in library <work> (architecture <vga_struct>).

Analyzing hierarchy for entity <sync_gen_ent> in library <work> (architecture <sync_gen_struct>).

Analyzing hierarchy for entity <pixel_gen_ent> in library <work> (architecture <pixel_gen_behav>).

Analyzing hierarchy for entity <rgb_assign_ent> in library <work> (architecture <rgb_assign_behav>).

Analyzing hierarchy for entity <hsync_ent> in library <work> (architecture <hsync_behav>).

Analyzing hierarchy for entity <vsync_ent> in library <work> (architecture <vsync_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGA_ent> in library <work> (Architecture <vga_struct>).
Entity <VGA_ent> analyzed. Unit <VGA_ent> generated.

Analyzing Entity <sync_gen_ent> in library <work> (Architecture <sync_gen_struct>).
Entity <sync_gen_ent> analyzed. Unit <sync_gen_ent> generated.

Analyzing Entity <hsync_ent> in library <work> (Architecture <hsync_behav>).
Entity <hsync_ent> analyzed. Unit <hsync_ent> generated.

Analyzing Entity <vsync_ent> in library <work> (Architecture <vsync_behav>).
Entity <vsync_ent> analyzed. Unit <vsync_ent> generated.

Analyzing Entity <pixel_gen_ent> in library <work> (Architecture <pixel_gen_behav>).
INFO:Xst:1749 - "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/pixel_gen.vhd" line 27: report: Report statement with non static report message
INFO:Xst:1749 - "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/pixel_gen.vhd" line 28: report: Report statement with non static report message
Entity <pixel_gen_ent> analyzed. Unit <pixel_gen_ent> generated.

Analyzing Entity <rgb_assign_ent> in library <work> (Architecture <rgb_assign_behav>).
Entity <rgb_assign_ent> analyzed. Unit <rgb_assign_ent> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
WARNING:Xst:51 - Detected potential name conflict between port <green_assign> and port <green_assign_0> in unit <rgb_assign_ent>. Port <green_assign_0> is renamed to <green_assign_0_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <green_assign> and port <green_assign_1> in unit <rgb_assign_ent>. Port <green_assign_1> is renamed to <green_assign_1_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <green_assign> and port <green_assign_2> in unit <rgb_assign_ent>. Port <green_assign_2> is renamed to <green_assign_2_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <green_assign> and port <green_assign_3> in unit <rgb_assign_ent>. Port <green_assign_3> is renamed to <green_assign_3_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <blue_assign> and port <blue_assign_0> in unit <rgb_assign_ent>. Port <blue_assign_0> is renamed to <blue_assign_0_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <blue_assign> and port <blue_assign_1> in unit <rgb_assign_ent>. Port <blue_assign_1> is renamed to <blue_assign_1_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <blue_assign> and port <blue_assign_2> in unit <rgb_assign_ent>. Port <blue_assign_2> is renamed to <blue_assign_2_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <blue_assign> and port <blue_assign_3> in unit <rgb_assign_ent>. Port <blue_assign_3> is renamed to <blue_assign_3_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <red_assign> and port <red_assign_0> in unit <rgb_assign_ent>. Port <red_assign_0> is renamed to <red_assign_0_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <red_assign> and port <red_assign_1> in unit <rgb_assign_ent>. Port <red_assign_1> is renamed to <red_assign_1_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <red_assign> and port <red_assign_2> in unit <rgb_assign_ent>. Port <red_assign_2> is renamed to <red_assign_2_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.
WARNING:Xst:51 - Detected potential name conflict between port <red_assign> and port <red_assign_3> in unit <rgb_assign_ent>. Port <red_assign_3> is renamed to <red_assign_3_ren>, changing the interface of this block. Please update your source code accordingly or choose a different name.

Synthesizing Unit <pixel_gen_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/pixel_gen.vhd".
Unit <pixel_gen_ent> synthesized.


Synthesizing Unit <rgb_assign_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/rgb_assign_ent.vhd".
Unit <rgb_assign_ent> synthesized.


Synthesizing Unit <hsync_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/hsync_ent.vhd".
    Found 10-bit register for signal <col_hsync>.
    Found 9-bit register for signal <row_hsync>.
    Found 1-bit register for signal <hsync_out>.
    Found 10-bit up counter for signal <cnt_col>.
    Found 10-bit comparator greatequal for signal <cnt_col$cmp_ge0000> created at line 66.
    Found 10-bit comparator greatequal for signal <cnt_col$cmp_ge0001> created at line 66.
    Found 10-bit comparator less for signal <cnt_col$cmp_lt0000> created at line 66.
    Found 10-bit comparator less for signal <cnt_col$cmp_lt0001> created at line 66.
    Found 10-bit up counter for signal <cnt_high>.
    Found 7-bit up counter for signal <cnt_low>.
    Found 9-bit up counter for signal <cnt_row>.
    Found 10-bit register for signal <cnt_times>.
    Found 10-bit adder for signal <cnt_times$addsub0000> created at line 59.
    Found 10-bit adder for signal <col_hsync$addsub0000> created at line 70.
    Found 10-bit comparator greatequal for signal <row_hsync$cmp_ge0000> created at line 66.
    Found 10-bit comparator greatequal for signal <row_hsync$cmp_ge0001> created at line 66.
    Found 10-bit comparator less for signal <row_hsync$cmp_lt0000> created at line 66.
    Found 10-bit comparator less for signal <row_hsync$cmp_lt0001> created at line 66.
    Found 1-bit register for signal <set_0>.
    Summary:
	inferred   4 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <hsync_ent> synthesized.


Synthesizing Unit <vsync_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/vsync_ent.vhd".
    Found 1-bit register for signal <vsync_out>.
    Found 10-bit up counter for signal <cnt_high>.
    Found 1-bit register for signal <set_0>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <vsync_ent> synthesized.


Synthesizing Unit <sync_gen_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/sync_gen.vhd".
Unit <sync_gen_ent> synthesized.


Synthesizing Unit <VGA_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet2/VGA2/VGA.vhd".
Unit <VGA_ent> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 3
 7-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 4
 10-bit register                                       : 2
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 3
 7-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 8
 10-bit comparator greatequal                          : 4
 10-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <VGA_ent> ...

Optimizing unit <vsync_ent> ...

Optimizing unit <hsync_ent> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA_ent, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA_ent.ngr
Top Level Output File Name         : VGA_ent
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 308
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 53
#      LUT2                        : 72
#      LUT3                        : 9
#      LUT3_D                      : 2
#      LUT4                        : 31
#      LUT4_D                      : 8
#      LUT4_L                      : 7
#      MUXCY                       : 53
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 79
#      FDCE                        : 64
#      FDE                         : 9
#      FDP                         : 2
#      FDPE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                      107  out of  16640     0%  
 Number of Slice Flip Flops:             79  out of  33280     0%  
 Number of 4 input LUTs:                192  out of  33280     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    519     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
sync/hsync/hsync_out               | NONE(sync/vsync/cnt_high_9)| 12    |
clk                                | BUFGP                      | 67    |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------+---------------------------+-------+
Control Signal                                                  | Buffer(FF name)           | Load  |
----------------------------------------------------------------+---------------------------+-------+
sync/hsync/cnt_times_Acst_inv(sync/vsync/rst_vsync_inv1_INV_0:O)| NONE(sync/hsync/cnt_col_0)| 70    |
----------------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.247ns (Maximum Frequency: 137.988MHz)
   Minimum input arrival time before clock: 3.219ns
   Maximum output required time after clock: 10.744ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sync/hsync/hsync_out'
  Clock period: 5.223ns (frequency: 191.461MHz)
  Total number of paths / destination ports: 178 / 23
-------------------------------------------------------------------------
Delay:               5.223ns (Levels of Logic = 11)
  Source:            sync/vsync/cnt_high_1 (FF)
  Destination:       sync/vsync/cnt_high_9 (FF)
  Source Clock:      sync/hsync/hsync_out rising
  Destination Clock: sync/hsync/hsync_out rising

  Data Path: sync/vsync/cnt_high_1 to sync/vsync/cnt_high_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.590  sync/vsync/cnt_high_1 (sync/vsync/cnt_high_1)
     LUT1:I0->O            1   0.648   0.000  sync/vsync/Mcount_cnt_high_cy<1>_rt (sync/vsync/Mcount_cnt_high_cy<1>_rt)
     MUXCY:S->O            1   0.632   0.000  sync/vsync/Mcount_cnt_high_cy<1> (sync/vsync/Mcount_cnt_high_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  sync/vsync/Mcount_cnt_high_cy<2> (sync/vsync/Mcount_cnt_high_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  sync/vsync/Mcount_cnt_high_cy<3> (sync/vsync/Mcount_cnt_high_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  sync/vsync/Mcount_cnt_high_cy<4> (sync/vsync/Mcount_cnt_high_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  sync/vsync/Mcount_cnt_high_cy<5> (sync/vsync/Mcount_cnt_high_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  sync/vsync/Mcount_cnt_high_cy<6> (sync/vsync/Mcount_cnt_high_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  sync/vsync/Mcount_cnt_high_cy<7> (sync/vsync/Mcount_cnt_high_cy<7>)
     MUXCY:CI->O           0   0.065   0.000  sync/vsync/Mcount_cnt_high_cy<8> (sync/vsync/Mcount_cnt_high_cy<8>)
     XORCY:CI->O           1   0.844   0.563  sync/vsync/Mcount_cnt_high_xor<9> (sync/vsync/Result<9>)
     LUT2:I0->O            1   0.648   0.000  sync/vsync/Mcount_cnt_high_eqn_91 (sync/vsync/Mcount_cnt_high_eqn_9)
     FDCE:D                    0.252          sync/vsync/cnt_high_9
    ----------------------------------------
    Total                      5.223ns (4.070ns logic, 1.153ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.247ns (frequency: 137.988MHz)
  Total number of paths / destination ports: 2807 / 133
-------------------------------------------------------------------------
Delay:               7.247ns (Levels of Logic = 4)
  Source:            sync/hsync/cnt_high_2 (FF)
  Destination:       sync/hsync/row_hsync_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sync/hsync/cnt_high_2 to sync/hsync/row_hsync_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.730  sync/hsync/cnt_high_2 (sync/hsync/cnt_high_2)
     LUT4_D:I0->O          2   0.648   0.527  sync/hsync/cnt_col_cmp_eq0000115 (sync/hsync/cnt_col_cmp_eq0000115)
     LUT2:I1->O            6   0.643   0.672  sync/hsync/cnt_col_cmp_eq0000116 (sync/hsync/N6)
     LUT4:I3->O           11   0.648   1.013  sync/hsync/row_hsync_and000011 (sync/hsync/col_hsync_not0001)
     LUT2:I1->O            9   0.643   0.820  sync/hsync/row_hsync_and00002 (sync/hsync/row_hsync_and0000)
     FDE:CE                    0.312          sync/hsync/row_hsync_0
    ----------------------------------------
    Total                      7.247ns (3.485ns logic, 3.762ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.219ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       sync/hsync/row_hsync_8 (FF)
  Destination Clock: clk rising

  Data Path: rst to sync/hsync/row_hsync_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.849   0.590  rst_IBUF (rst_IBUF)
     LUT2:I0->O            9   0.648   0.820  sync/hsync/row_hsync_and00002 (sync/hsync/row_hsync_and0000)
     FDE:CE                    0.312          sync/hsync/row_hsync_0
    ----------------------------------------
    Total                      3.219ns (1.809ns logic, 1.410ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sync/hsync/hsync_out'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            sync/vsync/vsync_out (FF)
  Destination:       vsync (PAD)
  Source Clock:      sync/hsync/hsync_out rising

  Data Path: sync/vsync/vsync_out to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.591   0.420  sync/vsync/vsync_out (sync/vsync/vsync_out)
     OBUF:I->O                 4.520          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 445 / 13
-------------------------------------------------------------------------
Offset:              10.744ns (Levels of Logic = 5)
  Source:            sync/hsync/col_hsync_3 (FF)
  Destination:       blue_0 (PAD)
  Source Clock:      clk rising

  Data Path: sync/hsync/col_hsync_3 to blue_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.590  sync/hsync/col_hsync_3 (sync/hsync/col_hsync_3)
     LUT3:I0->O            1   0.648   0.423  pixel/blue_and000034_SW0 (N19)
     LUT4:I3->O            1   0.648   0.563  pixel/blue_and000034 (pixel/blue_and000034)
     LUT4:I0->O            5   0.648   0.713  pixel/blue_and000048 (red_fwd<0>)
     LUT3:I1->O            8   0.643   0.757  pixel/blue<1>156 (blue_fwd<0>)
     OBUF:I->O                 4.520          blue_0_OBUF (blue_0)
    ----------------------------------------
    Total                     10.744ns (7.698ns logic, 3.046ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 16.24 secs
 
--> 


Total memory usage is 173612 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    3 (   0 filtered)

