INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:12:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.639ns  (required time - arrival time)
  Source:                 load1/data_tehb/dataReg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/expDiff_c1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.423ns (36.924%)  route 2.431ns (63.076%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=999, unset)          0.508     0.508    load1/data_tehb/clk
    SLICE_X6Y98          FDRE                                         r  load1/data_tehb/dataReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.254     0.762 f  load1/data_tehb/dataReg_reg[24]/Q
                         net (fo=1, routed)           0.344     1.106    load1/data_tehb/control/signX_c1_reg[24]
    SLICE_X6Y98          LUT5 (Prop_lut5_I0_O)        0.043     1.149 f  load1/data_tehb/control/expX_c1[1]_i_2/O
                         net (fo=6, routed)           0.343     1.492    load1/data_tehb/control/dataReg_reg[24]
    SLICE_X6Y97          LUT4 (Prop_lut4_I0_O)        0.043     1.535 r  load1/data_tehb/control/newY_c1[22]_i_10/O
                         net (fo=1, routed)           0.168     1.704    load1/data_tehb/control/newY_c1[22]_i_10_n_0
    SLICE_X6Y96          LUT5 (Prop_lut5_I4_O)        0.043     1.747 r  load1/data_tehb/control/newY_c1[22]_i_7/O
                         net (fo=3, routed)           0.174     1.921    load1/data_tehb/control/newY_c1[22]_i_7_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.043     1.964 r  load1/data_tehb/control/newY_c1[21]_i_6/O
                         net (fo=22, routed)          0.437     2.401    load1/data_tehb/control/newY_c1[21]_i_6_n_0
    SLICE_X3Y93          LUT3 (Prop_lut3_I1_O)        0.043     2.444 r  load1/data_tehb/control/newY_c1[10]_i_3/O
                         net (fo=4, routed)           0.142     2.585    load5/data_tehb/control/newY_c1_reg[10]
    SLICE_X3Y93          LUT6 (Prop_lut6_I4_O)        0.043     2.628 r  load5/data_tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.268     2.897    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X5Y95          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     3.139 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.139    addf0/operator/ltOp_carry__0_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.188 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.188    addf0/operator/ltOp_carry__1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.237 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.237    addf0/operator/ltOp_carry__2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.364 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.383     3.747    load5/data_tehb/control/CO[0]
    SLICE_X5Y100         LUT6 (Prop_lut6_I0_O)        0.130     3.877 r  load5/data_tehb/control/i__carry__0_i_3/O
                         net (fo=1, routed)           0.171     4.048    addf0/operator/expDiff_c1_reg[7]_0[0]
    SLICE_X6Y100         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     4.362 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     4.362    addf0/operator/expDiff_c0[7]
    SLICE_X6Y100         FDRE                                         r  addf0/operator/expDiff_c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=999, unset)          0.483     3.683    addf0/operator/clk
    SLICE_X6Y100         FDRE                                         r  addf0/operator/expDiff_c1_reg[7]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.076     3.723    addf0/operator/expDiff_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -4.362    
  -------------------------------------------------------------------
                         slack                                 -0.639    




