# 计算机组成与体系结构期末考试样题

## 一、单项选择题

### The part of machine instruction, which tells the central processor what was to be done. _____

A. operation code   B. address   C. operand   D. none of the above

**答案**：A。

### Which of the following is not the basic I/O method in a computer system? _____

A. DMA approach              B. interrupt-driven

C. event-driven                D. program-controlled I/O

**答案**：C。

### In carry-lookahead adder, the expression _____ is called the propagate function $P_i$ for stage i.

A. $x_i+y_i$  B. $x_i\oplus y_i$     C. $x_iy_i$  D. $x_i\oplus y_i\oplus c_i$

**答案**：B。

### In hardwired control unit, the required control signals are determined by the following information except _____.

A. contents of the control step counter  B. contents of the instruction register

C. contents of the condition code flags  D. contents of the program counter

**答案**：D。

### When I/O devices and the memory share the same address space, the arrangement is called _____.

A. memory-mapped I/O  B. mixed I/O  C. separated I/O  D. relative I/O

**答案**：A。

### Suppose that a 2M x 16 main memory is built using 256K x 8 RAM chips and memory is word-addressable. How many RAM chips are necessary? ______.

A. 4       B. 8           C. 16          D. 32

**答案**：C。

## 二、简答题

### What are the differences between memory access time and memory cycle time?

#### **存取时间与周期时间的区别：**

1. **存取时间（Memory Access Time）：**
   - **定义：** 从发出内存请求到数据被返回所需的时间。
   - **包含：** 存储器的延迟时间以及读取或写入数据所需的时间。
   - **测量：** 从内存接收到请求到数据返回的时间间隔。
   - **重要性：** 影响内存密集型操作的性能。
2. **周期时间（Memory Cycle Time）：**
   - **定义：** 两次连续内存访问之间的最短时间间隔。
   - **包含：** 存取时间加上内存重置或准备下一次访问所需的额外时间。
   - **测量：** 从一次内存操作开始到下一次内存操作开始的时间间隔。
   - **重要性：** 决定了内存能够处理请求的频率。

**主要区别：** 存取时间关注的是一次数据获取所需的时间，而周期时间强调的是内存连续访问的频率。

### What is the usual step of interrupt-service routine? 

#### **中断服务程序（ISR）的通常步骤：**

1. **保存上下文：**
   - CPU 保存当前进程的状态（如寄存器值和程序计数器），确保中断处理完成后可以恢复原进程。
2. **确定中断源：**
   - 确定引发中断的设备或事件，通常通过中断向量或优先级检查来实现。
3. **执行中断服务程序：**
   - 执行特定的中断服务程序（ISR），如从 I/O 设备读取数据或处理其他事件。
4. **中断确认：**
   - 通知中断源其请求已被处理，防止重复触发中断。
5. **恢复上下文：**
   - 恢复被中断进程的上下文，CPU 继续执行原来的任务而不受影响。

## 三、综合题

### Consider the memory system with the following specifications: 

- ### Byte-addressable

- ### Virtual address space: 4G bytes

- ### Main memory size: 16M bytes

- ### Cache size: 256K bytes

- ### Page size: 64K bytes

- ### Block size: 128bytes

- ### Mapping Strategies:Main Memory to Cache: 4-way set associative; Hard Disk to Main Memory: fully associative

### Virtual address is first translated to physical address. Then, it accesses the cache memory using the physical address.

### (1)   How many sets are there in the cache memory?

**答案**：一组4个块。每个块的大小是128字节，Cache有256K字节，计算可得到：$256K \div 128 = 2K$块。

对应的一共有$2K \div 4 = 512$个组。

### (2)   How long is the tag field of the cache? 

Byte字段：$log_2 128= 7$位。

Set字段：$log_2512= 9$位。

由于Main Memory容量是256K字节，所以可以得到$log_2 16M=24$位。

所以剩下$24-7-9=8$位用于Tag字段。

### (3)   Given a virtual address 0B45DA12 (hexadecimal), its corresponding virtual page is stored in physical page 3E (hexadecimal).

- ###   What is its physical address under such mapping?

- ### Which set can this address be possibly found in the cache?

- ### Which byte does this address point to out of the 128 bytes in a block?

**答案**：

- 因为虚存的大小为$4GB$，而页的大小为$64KB$，所以计算可以得到一共有$4GB \div 64KB = 2^{16}$个页面，由于虚存是32位地址空间，所以剩下$32-16=16$位表示页面编号，最低16位用于表示偏移量。

  提供的虚存地址为0B45DA12，所以最高的四位对应的是页面编号，最低四位对应的是偏移量。

  使用的是fully associative映射法，且其对应页面存储在物理页面3E中，所以其物理地址为3EDA12。

- 转化为二进制：

  ```cpp
  0011 1110 1101 1100 0001 0010
  ```

  所以从15-7位对应的是set字段：1101 1100 0，计算得到是436或者1B4组。

- ```cpp
  0011 1110 1101 1100 0001 0010
  ```

  这个地址在块中的128个字节中指向哪一个字节？问的是这个，所以我们看最低7位即可。

  对应的是 001 0010，也就是字节18。



### Give the sequence of steps needed to fetch and execute the instruction

```assembly
SUB   R1, R2, R3
```

### on a 5-stage RISC processor. Assume 32-bit operands.

```CPP
1	Memory address <- [PC], Read Memory, IR <- Memory Data, PC <- [PC] + 4
2	Decode Instruction, RA <- R2, RB <- R3
3	RZ <- [RA] - [RB]
4	RY <- [RZ]
5	R1 <- [R1]
```



### Consider the following instructions at the given addresses in the memory:

```assembly
1000 Add R3, R2, #20

1004 Subtract R5, R4, #3

1008 And R6, R3, #0x3A

1012 Add R7, R2, R4
```

### Assume that the pipeline provides forwarding paths to the ALU from registers RY and RZ and that the processor uses forwarding of operands.

### (1)  Draw a diagram that represents the flow of the instructions throughthe pipeline.

### (2)  Describe the contents of registers IR, PC, RA RB, RY, and RZ in the pipeline during cycles 2 to 8.

**补充条件：R2和R4的初始值分别为2000和50**

![](https://cdn.jsdelivr.net/gh/BomLook/blog-pic@main/img/202412251629519.webp)

 