[N
4
2
13 ieee754_adder
4
1 N
3
10 behavioral
1
58 D:/RTL_FPGA/VHDL/aula33_ponto_flutuante/sim_flutuante/work
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
