<?xml version="1.0"?>
<rvx>
	<platform>
		<name>test_conv_hw</name>
		<status>described</status>
		<spec>
			<define>
				<name>sram_size</name>
				<value>64kB</value>
			</define>
			<define>
				<name>include_timer</name>
				<value type="bool">True</value>
			</define>
			<define>
				<name>include_spi_flash</name>
				<value type="bool">False</value>
			</define>
			<define>
				<name>num_led_checker</name>
				<value>1</value>
			</define>
      <define>
				<name>include_slow_dram</name>
				<value type="bool">True</value>
      </define>
		</spec>

		<ip_instance>
			<name>i_main_core</name>
			<library_name>rvc_orca_plus</library_name>
    </ip_instance>

    <ip_instance>
			<name>i_dca_matrix_conv00</name>
      <library_name>dca_matrix_conv2d_mmiox_mlsu</library_name>
      <parameter>
        <id>INPUT_MATRIX_SIZE</id>
        <value>18</value>
      </parameter>
      <parameter>
        <id>KERNEL_MATRIX_SIZE</id>
        <value>7</value>
      </parameter>
      <parameter>
        <id>OUTPUT_MATRIX_SIZE</id>
        <value>16</value>
      </parameter>
      <parameter>
        <id>TENSOR_PARA</id>
        <value>32</value>
      </parameter>
    </ip_instance>

    <clock_info>
			<define>
				<name>clk_system</name>
				<value type="dec">100000000</value>
			</define>
			<define>
				<name>clk_dca_core</name>
				<value type="dec">100000000</value>
			</define>
    </clock_info>

    <sim_define>
      <record_top>"depth=20",i_platform.i_rtl.i_dca_matrix_conv00</record_top>
    </sim_define>

	</platform>
</rvx>
