<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Escomips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoriaPrograma_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoriaPrograma_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PrincipalEscomips.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PrincipalEscomips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PrincipalEscomips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PrincipalEscomips.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PrincipalEscomips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PrincipalEscomips.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PrincipalEscomips.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PrincipalEscomips.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PrincipalEscomips.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PrincipalEscomips.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PrincipalEscomips.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PrincipalEscomips.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PrincipalEscomips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PrincipalEscomips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PrincipalEscomips.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PrincipalEscomips.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PrincipalEscomips.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PrincipalEscomips.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PrincipalEscomips.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PrincipalEscomips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PrincipalEscomips_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PrincipalEscomips_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PrincipalEscomips_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PrincipalEscomips_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PrincipalEscomips_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PrincipalEscomips_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PrincipalEscomips_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PrincipalEscomips_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PrincipalEscomips_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PrincipalEscomips_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PrincipalEscomips_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PrincipalEscomips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PrincipalEscomips_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PrincipalEscomips_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PrincipalEscomips_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PrincipalEscomips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulacion_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Simulacion_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Simulacion_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Simulacion_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="principalescomips.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="principalescomips.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="principalescomips.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1425599195" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1425599195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425599195" xil_pn:in_ck="6245606438080709369" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1425599195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ArchivoRegistro.vhd"/>
      <outfile xil_pn:name="DetectorNivel.vhd"/>
      <outfile xil_pn:name="Divisor_Escomips.vhd"/>
      <outfile xil_pn:name="FSM_control.vhd"/>
      <outfile xil_pn:name="Memoria.vhd"/>
      <outfile xil_pn:name="MemoriaDatos.vhd"/>
      <outfile xil_pn:name="MemoriaFuncion.vhd"/>
      <outfile xil_pn:name="MemoriraOPCODE.vhd"/>
      <outfile xil_pn:name="PaqueteControl.vhd"/>
      <outfile xil_pn:name="PaqueteEscomips.vhd"/>
      <outfile xil_pn:name="Pila.vhd"/>
      <outfile xil_pn:name="PrincipalControl.vhd"/>
      <outfile xil_pn:name="PrincipalEscomips.vhd"/>
      <outfile xil_pn:name="RegEdo.vhd"/>
      <outfile xil_pn:name="Simulacion.vhd"/>
      <outfile xil_pn:name="condicion.vhd"/>
      <outfile xil_pn:name="deco_instru.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1425599195" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5442986231497145514" xil_pn:start_ts="1425599195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425599195" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5149186653677430056" xil_pn:start_ts="1425599195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425599195" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4609823002262946165" xil_pn:start_ts="1425599195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425599195" xil_pn:in_ck="6245606438080709369" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1425599195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ArchivoRegistro.vhd"/>
      <outfile xil_pn:name="DetectorNivel.vhd"/>
      <outfile xil_pn:name="Divisor_Escomips.vhd"/>
      <outfile xil_pn:name="FSM_control.vhd"/>
      <outfile xil_pn:name="Memoria.vhd"/>
      <outfile xil_pn:name="MemoriaDatos.vhd"/>
      <outfile xil_pn:name="MemoriaFuncion.vhd"/>
      <outfile xil_pn:name="MemoriraOPCODE.vhd"/>
      <outfile xil_pn:name="PaqueteControl.vhd"/>
      <outfile xil_pn:name="PaqueteEscomips.vhd"/>
      <outfile xil_pn:name="Pila.vhd"/>
      <outfile xil_pn:name="PrincipalControl.vhd"/>
      <outfile xil_pn:name="PrincipalEscomips.vhd"/>
      <outfile xil_pn:name="RegEdo.vhd"/>
      <outfile xil_pn:name="Simulacion.vhd"/>
      <outfile xil_pn:name="condicion.vhd"/>
      <outfile xil_pn:name="deco_instru.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1425599201" xil_pn:in_ck="6245606438080709369" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9101240934870070604" xil_pn:start_ts="1425599195">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulacion_beh.prj"/>
      <outfile xil_pn:name="Simulacion_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1425599201" xil_pn:in_ck="-6940430320951694411" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9133774786252162801" xil_pn:start_ts="1425599201">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulacion_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1425598162" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1425598162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425598162" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3554670296085520090" xil_pn:start_ts="1425598162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425598162" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4609823002262946165" xil_pn:start_ts="1425598162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425598162" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1425598162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425598162" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7742587235045617896" xil_pn:start_ts="1425598162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425598162" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1425598162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425598162" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="887141552443810623" xil_pn:start_ts="1425598162">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425684685" xil_pn:in_ck="2566293924528055029" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8752063851706365646" xil_pn:start_ts="1425684642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PrincipalEscomips.lso"/>
      <outfile xil_pn:name="PrincipalEscomips.ngc"/>
      <outfile xil_pn:name="PrincipalEscomips.ngr"/>
      <outfile xil_pn:name="PrincipalEscomips.prj"/>
      <outfile xil_pn:name="PrincipalEscomips.stx"/>
      <outfile xil_pn:name="PrincipalEscomips.syr"/>
      <outfile xil_pn:name="PrincipalEscomips.xst"/>
      <outfile xil_pn:name="PrincipalEscomips_stx_beh.prj"/>
      <outfile xil_pn:name="PrincipalEscomips_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1425599638" xil_pn:in_ck="1490714487547075857" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5937740536132709405" xil_pn:start_ts="1425599638">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425684700" xil_pn:in_ck="-7276556008379405892" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3933516964446755200" xil_pn:start_ts="1425684693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PrincipalEscomips.bld"/>
      <outfile xil_pn:name="PrincipalEscomips.ngd"/>
      <outfile xil_pn:name="PrincipalEscomips_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1425684728" xil_pn:in_ck="4243239927224726621" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1425684700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PrincipalEscomips.pcf"/>
      <outfile xil_pn:name="PrincipalEscomips_map.map"/>
      <outfile xil_pn:name="PrincipalEscomips_map.mrp"/>
      <outfile xil_pn:name="PrincipalEscomips_map.ncd"/>
      <outfile xil_pn:name="PrincipalEscomips_map.ngm"/>
      <outfile xil_pn:name="PrincipalEscomips_map.xrpt"/>
      <outfile xil_pn:name="PrincipalEscomips_summary.xml"/>
      <outfile xil_pn:name="PrincipalEscomips_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1425684756" xil_pn:in_ck="-2427905420715919594" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1425684728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PrincipalEscomips.ncd"/>
      <outfile xil_pn:name="PrincipalEscomips.pad"/>
      <outfile xil_pn:name="PrincipalEscomips.par"/>
      <outfile xil_pn:name="PrincipalEscomips.ptwx"/>
      <outfile xil_pn:name="PrincipalEscomips.unroutes"/>
      <outfile xil_pn:name="PrincipalEscomips.xpi"/>
      <outfile xil_pn:name="PrincipalEscomips_pad.csv"/>
      <outfile xil_pn:name="PrincipalEscomips_pad.txt"/>
      <outfile xil_pn:name="PrincipalEscomips_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1425684816" xil_pn:in_ck="1490714487547068232" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1425684797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PrincipalEscomips.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="principalescomips.bgn"/>
      <outfile xil_pn:name="principalescomips.bit"/>
      <outfile xil_pn:name="principalescomips.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1425599711" xil_pn:in_ck="303966989822478674" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1425599711">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1425684756" xil_pn:in_ck="-3736809528337532583" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1425684750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PrincipalEscomips.twr"/>
      <outfile xil_pn:name="PrincipalEscomips.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
