<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::VLIWResourceModel Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::VLIWResourceModel Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::VLIWResourceModel" -->
<p><code>#include &lt;<a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>&gt;</code></p>

<p><a href="classllvm_1_1VLIWResourceModel-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#abe16a088e6b4361a349ba0257e9d5c60">VLIWResourceModel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SM)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">~VLIWResourceModel</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">resetPacketState</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">resetDFA</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">reset</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#a3acc2bf707b1258fdded78d3109c057c">isResourceAvailable</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if scheduling of this SU is possible in the current packet.  <a href="#a3acc2bf707b1258fdded78d3109c057c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#a2d393065622aba07648b534f561ea4b9">reserveResources</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep track of available resources.  <a href="#a2d393065622aba07648b534f561ea4b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1VLIWResourceModel.html#af31c8099fa75a4978d627f8b63147d1a">getTotalPackets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00041">41</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="abe16a088e6b4361a349ba0257e9d5c60"></a><!-- doxytag: member="llvm::VLIWResourceModel::VLIWResourceModel" ref="abe16a088e6b4361a349ba0257e9d5c60" args="(const TargetSubtargetInfo &amp;STI, const TargetSchedModel *SM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VLIWResourceModel.html#abe16a088e6b4361a349ba0257e9d5c60">llvm::VLIWResourceModel::VLIWResourceModel</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td>
          <td class="paramname"><em>SM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00057">57</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

<p>References <a class="el" href="TargetInstrInfo_8h_source.html#l01243">llvm::TargetInstrInfo::CreateTargetScheduleState()</a>, and <a class="el" href="TargetSubtargetInfo_8h_source.html#l00068">llvm::TargetSubtargetInfo::getInstrInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a51adaf51cddfbfc9dd633f0ae2158d76"></a><!-- doxytag: member="llvm::VLIWResourceModel::~VLIWResourceModel" ref="a51adaf51cddfbfc9dd633f0ae2158d76" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VLIWResourceModel.html#a51adaf51cddfbfc9dd633f0ae2158d76">llvm::VLIWResourceModel::~VLIWResourceModel</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00070">70</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="af31c8099fa75a4978d627f8b63147d1a"></a><!-- doxytag: member="llvm::VLIWResourceModel::getTotalPackets" ref="af31c8099fa75a4978d627f8b63147d1a" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1VLIWResourceModel.html#af31c8099fa75a4978d627f8b63147d1a">llvm::VLIWResourceModel::getTotalPackets</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00089">89</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3acc2bf707b1258fdded78d3109c057c"></a><!-- doxytag: member="llvm::VLIWResourceModel::isResourceAvailable" ref="a3acc2bf707b1258fdded78d3109c057c" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1VLIWResourceModel.html#a3acc2bf707b1258fdded78d3109c057c">VLIWResourceModel::isResourceAvailable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Check if scheduling of this SU is possible in the current packet. </p>
<p>It is _not_ precise (statefull), it is more like another heuristic. Many corner cases are figured empirically. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00043">43</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="DFAPacketizer_8cpp_source.html#l00066">llvm::DFAPacketizer::canReserveResources()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00041">llvm::TargetOpcode::EXTRACT_SUBREG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00027">llvm::TargetOpcode::INLINEASM</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00058">llvm::TargetOpcode::SUBREG_TO_REG</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00083">reserveResources()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d393065622aba07648b534f561ea4b9"></a><!-- doxytag: member="llvm::VLIWResourceModel::reserveResources" ref="a2d393065622aba07648b534f561ea4b9" args="(SUnit *SU)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1VLIWResourceModel.html#a2d393065622aba07648b534f561ea4b9">VLIWResourceModel::reserveResources</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Keep track of available resources. </p>

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00083">83</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00028">llvm::TargetOpcode::CFI_INSTRUCTION</a>, <a class="el" href="DFAPacketizer_8h_source.html#l00062">llvm::DFAPacketizer::clearResources()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="SparseBitVector_8h_source.html#l00863">llvm::dump()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00029">llvm::TargetOpcode::EH_LABEL</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00041">llvm::TargetOpcode::EXTRACT_SUBREG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00088">llvm::TargetSchedModel::getIssueWidth()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00027">llvm::TargetOpcode::INLINEASM</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00049">llvm::TargetOpcode::INSERT_SUBREG</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00043">isResourceAvailable()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00035">llvm::TargetOpcode::KILL</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00082">llvm::TargetOpcode::REG_SEQUENCE</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00078">llvm::DFAPacketizer::reserveResources()</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00058">llvm::TargetOpcode::SUBREG_TO_REG</a>.</p>

</div>
</div>
<a class="anchor" id="a7809a7226c009c9d34b2bf76dce72611"></a><!-- doxytag: member="llvm::VLIWResourceModel::reset" ref="a7809a7226c009c9d34b2bf76dce72611" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VLIWResourceModel.html#a7809a7226c009c9d34b2bf76dce72611">llvm::VLIWResourceModel::reset</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00082">82</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a11ebc1aee3c0b7d60e7ca58053df7b"></a><!-- doxytag: member="llvm::VLIWResourceModel::resetDFA" ref="a4a11ebc1aee3c0b7d60e7ca58053df7b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VLIWResourceModel.html#a4a11ebc1aee3c0b7d60e7ca58053df7b">llvm::VLIWResourceModel::resetDFA</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00078">78</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1dd62910616ff22e9dafc08dca41e076"></a><!-- doxytag: member="llvm::VLIWResourceModel::resetPacketState" ref="a1dd62910616ff22e9dafc08dca41e076" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1VLIWResourceModel.html#a1dd62910616ff22e9dafc08dca41e076">llvm::VLIWResourceModel::resetPacketState</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00074">74</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a></li>
<li><a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:10 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
