-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LLSSineReconstruction is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    buffer_in_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_0_ce0 : OUT STD_LOGIC;
    buffer_in_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_1_ce0 : OUT STD_LOGIC;
    buffer_in_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_2_ce0 : OUT STD_LOGIC;
    buffer_in_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_3_ce0 : OUT STD_LOGIC;
    buffer_in_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_4_ce0 : OUT STD_LOGIC;
    buffer_in_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_5_ce0 : OUT STD_LOGIC;
    buffer_in_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_6_ce0 : OUT STD_LOGIC;
    buffer_in_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_7_ce0 : OUT STD_LOGIC;
    buffer_in_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_8_ce0 : OUT STD_LOGIC;
    buffer_in_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_9_ce0 : OUT STD_LOGIC;
    buffer_in_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_10_ce0 : OUT STD_LOGIC;
    buffer_in_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buffer_in_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    buffer_in_11_ce0 : OUT STD_LOGIC;
    buffer_in_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    sines_buffer_out_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    sines_buffer_out_ce0 : OUT STD_LOGIC;
    sines_buffer_out_we0 : OUT STD_LOGIC;
    sines_buffer_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    sines_buffer_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    samples_buffer_out_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    samples_buffer_out_ce0 : OUT STD_LOGIC;
    samples_buffer_out_we0 : OUT STD_LOGIC;
    samples_buffer_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    samples_buffer_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of LLSSineReconstruction is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "LLSSineReconstruction_LLSSineReconstruction,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.288000,HLS_SYN_LAT=358352,HLS_SYN_TPT=none,HLS_SYN_MEM=95,HLS_SYN_DSP=0,HLS_SYN_FF=32189,HLS_SYN_LUT=79160,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv60_FFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (59 downto 0) := "111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv60_1 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_15 : STD_LOGIC_VECTOR (7 downto 0) := "00010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sliding_window_front_ptr_s : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal sliding_window_buffer_samples_sample_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal sliding_window_buffer_samples_sample_V_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_sample_V_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_sample_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sliding_window_buffer_samples_sample_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sliding_window_buffer_samples_sample_V_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_sample_V_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_sample_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_0_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_0_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_0_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_0_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_0_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_0_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_1_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_1_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_1_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_1_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_1_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_1_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_2_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_2_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_2_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_2_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_2_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_2_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_3_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_3_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_3_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_3_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_3_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_3_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_4_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_4_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_4_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_4_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_4_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_4_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_5_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_5_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_5_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_5_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_5_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_5_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_6_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_6_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_6_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_6_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_6_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_6_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_7_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_7_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_7_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_7_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_7_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_7_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_8_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_8_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_8_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_8_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_8_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_8_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_9_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_9_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_9_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_9_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_9_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_9_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_9_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_10_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_10_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_10_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_10_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_10_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_10_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_11_ce0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_11_we0 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_11_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sliding_window_buffer_samples_timestamp_V_11_ce1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_11_we1 : STD_LOGIC;
    signal sliding_window_buffer_samples_timestamp_V_11_q1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sliding_window_back_ptr_s : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal i_reg_445 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_20_reg_456 : STD_LOGIC_VECTOR (3 downto 0);
    signal samples_buffer_out_addr_reg_1092 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln55_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_1097 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sines_buffer_out_addr_reg_1101 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln63_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_1106 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sine_reconstructor_phase_ref_idx_s_reg_1110 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln183_fu_684_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln183_reg_1115 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln183_1_fu_692_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln183_1_reg_1120 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln935_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln935_reg_1125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_Result_296_fu_702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_296_reg_1130 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_41_fu_716_p3 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_V_41_reg_1135 : STD_LOGIC_VECTOR (59 downto 0);
    signal sub_ln944_fu_754_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln944_reg_1141 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln954_fu_852_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln954_reg_1147 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln954_fu_872_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln954_reg_1152 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln943_fu_880_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln943_reg_1157 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln935_fu_996_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln935_reg_1162 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln194_fu_1003_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state11_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln194_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln194_reg_1172 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_cast_fu_1015_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_cast_reg_1176 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln141_fu_1026_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln141_reg_1186 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state14_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln139_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln139_reg_1192 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln142_fu_1048_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln142_reg_1206 : STD_LOGIC_VECTOR (4 downto 0);
    signal phases_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal phases_i_load_reg_1211 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state15_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state11 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state14 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal phases_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal phases_i_ce0 : STD_LOGIC;
    signal phases_i_we0 : STD_LOGIC;
    signal amplitudes_i_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal amplitudes_i_ce0 : STD_LOGIC;
    signal amplitudes_i_we0 : STD_LOGIC;
    signal amplitudes_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal amplitudes_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sine_reconstructor_times_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sine_reconstructor_times_V_ce0 : STD_LOGIC;
    signal sine_reconstructor_times_V_we0 : STD_LOGIC;
    signal sine_reconstructor_times_V_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sine_reconstructor_6_ce0 : STD_LOGIC;
    signal sine_reconstructor_6_we0 : STD_LOGIC;
    signal sine_reconstructor_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sine_reconstructor_8_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_9_q0 : STD_LOGIC_VECTOR (50 downto 0);
    signal sine_reconstructor_x_V_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_x_V_q1 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_11_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_12_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_S_V_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_14_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_15_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_0_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_0_0_q1 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_1_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_2_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_2_0_q1 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_3_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_4_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_V_i_V_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_V_j_V_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_sigma_V_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_14_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_15_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_16_0_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_17_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_17_q1 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_18_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_18_q1 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_19_q0 : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_16_19_q1 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_ap_start : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_ap_done : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_ap_idle : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_ap_ready : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_read : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_din : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_write : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_read : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_din : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_write : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_read : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_din : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_write : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_read : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_din : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_write : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_read : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_din : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_write : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_read : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_din : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_write : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_times_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_times_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_offsets_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_offsets_s_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_offsets_s_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_offsets_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_amplitudes_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_amplitudes_s_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_amplitudes_s_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_amplitudes_s_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_A_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_A_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_A_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_A_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_A_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_A_ce1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_A_we1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_A_d1 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_b_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_b_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_b_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_b_d0 : STD_LOGIC_VECTOR (50 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_x_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_x_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_x_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_x_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_x_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_x_ce1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_U_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_U_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_U_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_U_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_V_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_V_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_V_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_S_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_S_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_S_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_S_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_UT_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_UT_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_UT_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_UT_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_A_pinv_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_A_pinv_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_A_pinv_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_A_pinv_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_ce1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matU_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matU_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matU_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matU_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_ce1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_sigma_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_sigma_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_sigma_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_sigma_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_ce1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_ce1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_we0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_ce1 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_ce0 : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_ap_return : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_grp_fu_1216_p_din0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_grp_fu_1216_p_din1 : STD_LOGIC_VECTOR (126 downto 0);
    signal grp_computeRemainingChannels_fu_467_grp_fu_1216_p_dout0 : STD_LOGIC_VECTOR (176 downto 0);
    signal grp_computeRemainingChannels_fu_467_grp_fu_1216_p_ce : STD_LOGIC;
    signal grp_computeRemainingChannels_fu_467_grp_fu_1220_p_din0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_computeRemainingChannels_fu_467_grp_fu_1220_p_din1 : STD_LOGIC_VECTOR (126 downto 0);
    signal grp_computeRemainingChannels_fu_467_grp_fu_1220_p_dout0 : STD_LOGIC_VECTOR (176 downto 0);
    signal grp_computeRemainingChannels_fu_467_grp_fu_1220_p_ce : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_ap_start : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_ap_done : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_ap_idle : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_ap_ready : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_0_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_1_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_2_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_3_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_4_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_5_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_6_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_7_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_8_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_9_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_10_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_buffer_in_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadSlidingWindow_fu_533_buffer_in_11_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_front_ptr_s_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_front_ptr_s_o_ap_vld : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_d1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we0 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_d0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we1 : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_d1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_back_ptr_s_o : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_loadSlidingWindow_fu_533_sliding_window_back_ptr_s_o_ap_vld : STD_LOGIC;
    signal grp_loadData_fu_593_ap_start : STD_LOGIC;
    signal grp_loadData_fu_593_ap_done : STD_LOGIC;
    signal grp_loadData_fu_593_ap_idle : STD_LOGIC;
    signal grp_loadData_fu_593_ap_ready : STD_LOGIC;
    signal grp_loadData_fu_593_this_times_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_this_times_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_this_times_we0 : STD_LOGIC;
    signal grp_loadData_fu_593_this_times_d0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce0 : STD_LOGIC;
    signal grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce1 : STD_LOGIC;
    signal grp_loadData_fu_593_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loadData_fu_593_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loadData_fu_593_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_writeSamplesToRAM_fu_628_ap_start : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_ap_done : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_ap_idle : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_ap_ready : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_samples_buffer_out_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_writeSamplesToRAM_fu_628_samples_buffer_out_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_samples_buffer_out_we0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_samples_buffer_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce0 : STD_LOGIC;
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce1 : STD_LOGIC;
    signal ap_phi_mux_i_20_phi_fu_460_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal grp_computeRemainingChannels_fu_467_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sine_reconstructor_gesvj_alpha_strm_dout : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_alpha_strm_empty_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_alpha_strm_read : STD_LOGIC;
    signal sine_reconstructor_gesvj_alpha_strm_full_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_alpha_strm_write : STD_LOGIC;
    signal sine_reconstructor_gesvj_beta_strm_dout : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_beta_strm_empty_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_beta_strm_read : STD_LOGIC;
    signal sine_reconstructor_gesvj_beta_strm_full_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_beta_strm_write : STD_LOGIC;
    signal sine_reconstructor_gesvj_gamma_strm_dout : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_gamma_strm_empty_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_gamma_strm_read : STD_LOGIC;
    signal sine_reconstructor_gesvj_gamma_strm_full_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_gamma_strm_write : STD_LOGIC;
    signal sine_reconstructor_gesvj_s_strm_dout : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_s_strm_empty_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_s_strm_read : STD_LOGIC;
    signal sine_reconstructor_gesvj_s_strm_full_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_s_strm_write : STD_LOGIC;
    signal sine_reconstructor_gesvj_c_strm_dout : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_c_strm_empty_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_c_strm_read : STD_LOGIC;
    signal sine_reconstructor_gesvj_c_strm_full_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_c_strm_write : STD_LOGIC;
    signal sine_reconstructor_gesvj_conv_strm_dout : STD_LOGIC_VECTOR (59 downto 0);
    signal sine_reconstructor_gesvj_conv_strm_empty_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_conv_strm_read : STD_LOGIC;
    signal sine_reconstructor_gesvj_conv_strm_full_n : STD_LOGIC;
    signal sine_reconstructor_gesvj_conv_strm_write : STD_LOGIC;
    signal grp_loadSlidingWindow_fu_533_ap_start_reg : STD_LOGIC := '0';
    signal grp_loadData_fu_593_ap_start_reg : STD_LOGIC := '0';
    signal grp_writeSamplesToRAM_fu_628_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_24_cast9_fu_1038_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln141_fu_1054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal zext_ln142_fu_1058_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal tmp_V_fu_710_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal p_Result_s_fu_724_p4 : STD_LOGIC_VECTOR (59 downto 0);
    signal p_Result_297_fu_734_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_742_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal l_fu_750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_166_fu_766_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln947_fu_782_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln947_fu_786_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln947_fu_792_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln949_fu_802_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal lshr_ln947_fu_796_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal shl_ln949_fu_806_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal or_ln949_16_fu_812_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln949_fu_818_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal tmp_167_fu_830_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_298_fu_844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln949_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln946_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln949_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln946_fu_864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln949_17_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln955_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln955_fu_889_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln954_fu_898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln954_fu_903_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal lshr_ln954_fu_907_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal shl_ln955_fu_893_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal m_fu_912_p3 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln951_fu_919_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal zext_ln961_fu_923_p1 : STD_LOGIC_VECTOR (60 downto 0);
    signal m_64_fu_926_p2 : STD_LOGIC_VECTOR (60 downto 0);
    signal m_s_fu_932_p4 : STD_LOGIC_VECTOR (59 downto 0);
    signal p_Result_294_fu_946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln964_fu_962_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln943_fu_954_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln964_fu_967_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln951_15_fu_942_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_973_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_299_fu_980_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_992_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_24_cast_fu_1044_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1216_p2 : STD_LOGIC_VECTOR (176 downto 0);
    signal grp_fu_1216_p0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_fu_1216_p1 : STD_LOGIC_VECTOR (126 downto 0);
    signal grp_fu_1216_ce : STD_LOGIC;
    signal grp_fu_1220_p2 : STD_LOGIC_VECTOR (176 downto 0);
    signal grp_fu_1220_p0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_fu_1220_p1 : STD_LOGIC_VECTOR (126 downto 0);
    signal grp_fu_1220_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component LLSSineReconstruction_computeRemainingChannels IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sine_reconstructor_16_873_dout : IN STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_873_empty_n : IN STD_LOGIC;
        sine_reconstructor_16_873_read : OUT STD_LOGIC;
        sine_reconstructor_16_873_din : OUT STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_873_full_n : IN STD_LOGIC;
        sine_reconstructor_16_873_write : OUT STD_LOGIC;
        sine_reconstructor_16_974_dout : IN STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_974_empty_n : IN STD_LOGIC;
        sine_reconstructor_16_974_read : OUT STD_LOGIC;
        sine_reconstructor_16_974_din : OUT STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_974_full_n : IN STD_LOGIC;
        sine_reconstructor_16_974_write : OUT STD_LOGIC;
        sine_reconstructor_16_1075_dout : IN STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1075_empty_n : IN STD_LOGIC;
        sine_reconstructor_16_1075_read : OUT STD_LOGIC;
        sine_reconstructor_16_1075_din : OUT STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1075_full_n : IN STD_LOGIC;
        sine_reconstructor_16_1075_write : OUT STD_LOGIC;
        sine_reconstructor_16_1176_dout : IN STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1176_empty_n : IN STD_LOGIC;
        sine_reconstructor_16_1176_read : OUT STD_LOGIC;
        sine_reconstructor_16_1176_din : OUT STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1176_full_n : IN STD_LOGIC;
        sine_reconstructor_16_1176_write : OUT STD_LOGIC;
        sine_reconstructor_16_1277_dout : IN STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1277_empty_n : IN STD_LOGIC;
        sine_reconstructor_16_1277_read : OUT STD_LOGIC;
        sine_reconstructor_16_1277_din : OUT STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1277_full_n : IN STD_LOGIC;
        sine_reconstructor_16_1277_write : OUT STD_LOGIC;
        sine_reconstructor_16_1378_dout : IN STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1378_empty_n : IN STD_LOGIC;
        sine_reconstructor_16_1378_read : OUT STD_LOGIC;
        sine_reconstructor_16_1378_din : OUT STD_LOGIC_VECTOR (59 downto 0);
        sine_reconstructor_16_1378_full_n : IN STD_LOGIC;
        sine_reconstructor_16_1378_write : OUT STD_LOGIC;
        this_times_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        this_times_ce0 : OUT STD_LOGIC;
        this_times_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (6 downto 0);
        this_offsets_s_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_offsets_s_ce0 : OUT STD_LOGIC;
        this_offsets_s_we0 : OUT STD_LOGIC;
        this_offsets_s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_amplitudes_s_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_amplitudes_s_ce0 : OUT STD_LOGIC;
        this_amplitudes_s_we0 : OUT STD_LOGIC;
        this_amplitudes_s_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_A_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_A_ce0 : OUT STD_LOGIC;
        this_A_we0 : OUT STD_LOGIC;
        this_A_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_A_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_A_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_A_ce1 : OUT STD_LOGIC;
        this_A_we1 : OUT STD_LOGIC;
        this_A_d1 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_b_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        this_b_ce0 : OUT STD_LOGIC;
        this_b_we0 : OUT STD_LOGIC;
        this_b_d0 : OUT STD_LOGIC_VECTOR (50 downto 0);
        this_b_q0 : IN STD_LOGIC_VECTOR (50 downto 0);
        this_x_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        this_x_ce0 : OUT STD_LOGIC;
        this_x_we0 : OUT STD_LOGIC;
        this_x_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_x_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_x_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        this_x_ce1 : OUT STD_LOGIC;
        this_x_q1 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_U_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        this_U_ce0 : OUT STD_LOGIC;
        this_U_we0 : OUT STD_LOGIC;
        this_U_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_U_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_V_ce0 : OUT STD_LOGIC;
        this_V_we0 : OUT STD_LOGIC;
        this_V_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_V_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_S_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        this_S_ce0 : OUT STD_LOGIC;
        this_S_we0 : OUT STD_LOGIC;
        this_S_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_S_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_UT_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_UT_ce0 : OUT STD_LOGIC;
        this_UT_we0 : OUT STD_LOGIC;
        this_UT_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_UT_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_A_pinv_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_A_pinv_ce0 : OUT STD_LOGIC;
        this_A_pinv_we0 : OUT STD_LOGIC;
        this_A_pinv_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_A_pinv_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matA_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_gesvj_matA_0_ce0 : OUT STD_LOGIC;
        this_gesvj_matA_0_we0 : OUT STD_LOGIC;
        this_gesvj_matA_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matA_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matA_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        this_gesvj_matA_0_ce1 : OUT STD_LOGIC;
        this_gesvj_matA_0_q1 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matU_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        this_gesvj_matU_ce0 : OUT STD_LOGIC;
        this_gesvj_matU_we0 : OUT STD_LOGIC;
        this_gesvj_matU_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matU_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matV_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_matV_0_ce0 : OUT STD_LOGIC;
        this_gesvj_matV_0_we0 : OUT STD_LOGIC;
        this_gesvj_matV_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matV_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_matV_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_matV_0_ce1 : OUT STD_LOGIC;
        this_gesvj_matV_0_q1 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_A_i_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        this_gesvj_A_i_0_ce0 : OUT STD_LOGIC;
        this_gesvj_A_i_0_we0 : OUT STD_LOGIC;
        this_gesvj_A_i_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_A_i_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_A_j_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        this_gesvj_A_j_0_ce0 : OUT STD_LOGIC;
        this_gesvj_A_j_0_we0 : OUT STD_LOGIC;
        this_gesvj_A_j_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_A_j_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_V_i_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        this_gesvj_V_i_0_ce0 : OUT STD_LOGIC;
        this_gesvj_V_i_0_we0 : OUT STD_LOGIC;
        this_gesvj_V_i_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_V_i_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_V_j_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        this_gesvj_V_j_0_ce0 : OUT STD_LOGIC;
        this_gesvj_V_j_0_we0 : OUT STD_LOGIC;
        this_gesvj_V_j_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_V_j_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_sigma_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        this_gesvj_sigma_ce0 : OUT STD_LOGIC;
        this_gesvj_sigma_we0 : OUT STD_LOGIC;
        this_gesvj_sigma_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_sigma_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_alpha_acc_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_alpha_acc_0_ce0 : OUT STD_LOGIC;
        this_gesvj_alpha_acc_0_we0 : OUT STD_LOGIC;
        this_gesvj_alpha_acc_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_alpha_acc_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_beta_acc_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_beta_acc_0_ce0 : OUT STD_LOGIC;
        this_gesvj_beta_acc_0_we0 : OUT STD_LOGIC;
        this_gesvj_beta_acc_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_beta_acc_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_gamma_acc_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_gamma_acc_0_ce0 : OUT STD_LOGIC;
        this_gesvj_gamma_acc_0_we0 : OUT STD_LOGIC;
        this_gesvj_gamma_acc_0_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_gamma_acc_0_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_alpha_sum_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_alpha_sum_ce0 : OUT STD_LOGIC;
        this_gesvj_alpha_sum_we0 : OUT STD_LOGIC;
        this_gesvj_alpha_sum_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_alpha_sum_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_alpha_sum_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_alpha_sum_ce1 : OUT STD_LOGIC;
        this_gesvj_alpha_sum_q1 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_beta_sum_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_beta_sum_ce0 : OUT STD_LOGIC;
        this_gesvj_beta_sum_we0 : OUT STD_LOGIC;
        this_gesvj_beta_sum_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_beta_sum_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_beta_sum_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_beta_sum_ce1 : OUT STD_LOGIC;
        this_gesvj_beta_sum_q1 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_gamma_sum_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_gamma_sum_ce0 : OUT STD_LOGIC;
        this_gesvj_gamma_sum_we0 : OUT STD_LOGIC;
        this_gesvj_gamma_sum_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_gamma_sum_q0 : IN STD_LOGIC_VECTOR (59 downto 0);
        this_gesvj_gamma_sum_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        this_gesvj_gamma_sum_ce1 : OUT STD_LOGIC;
        this_gesvj_gamma_sum_q1 : IN STD_LOGIC_VECTOR (59 downto 0);
        sliding_window_front_ptr_s : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_back_ptr_s : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_buffer_samples_sample_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sliding_window_buffer_samples_sample_V_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (59 downto 0);
        grp_fu_1216_p_din0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        grp_fu_1216_p_din1 : OUT STD_LOGIC_VECTOR (126 downto 0);
        grp_fu_1216_p_dout0 : IN STD_LOGIC_VECTOR (176 downto 0);
        grp_fu_1216_p_ce : OUT STD_LOGIC;
        grp_fu_1220_p_din0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        grp_fu_1220_p_din1 : OUT STD_LOGIC_VECTOR (126 downto 0);
        grp_fu_1220_p_dout0 : IN STD_LOGIC_VECTOR (176 downto 0);
        grp_fu_1220_p_ce : OUT STD_LOGIC );
    end component;


    component LLSSineReconstruction_loadSlidingWindow IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buffer_in_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_0_ce0 : OUT STD_LOGIC;
        buffer_in_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_1_ce0 : OUT STD_LOGIC;
        buffer_in_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_2_ce0 : OUT STD_LOGIC;
        buffer_in_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_3_ce0 : OUT STD_LOGIC;
        buffer_in_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_4_ce0 : OUT STD_LOGIC;
        buffer_in_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_5_ce0 : OUT STD_LOGIC;
        buffer_in_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_6_ce0 : OUT STD_LOGIC;
        buffer_in_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_7_ce0 : OUT STD_LOGIC;
        buffer_in_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_8_ce0 : OUT STD_LOGIC;
        buffer_in_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_9_ce0 : OUT STD_LOGIC;
        buffer_in_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_10_ce0 : OUT STD_LOGIC;
        buffer_in_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_in_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_in_11_ce0 : OUT STD_LOGIC;
        buffer_in_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sliding_window_front_ptr_s_i : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_front_ptr_s_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_front_ptr_s_o_ap_vld : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sliding_window_buffer_samples_sample_V_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        sliding_window_buffer_samples_sample_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sliding_window_buffer_samples_sample_V_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_d1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_0_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_0_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_0_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_0_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_1_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_1_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_1_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_1_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_2_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_2_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_2_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_2_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_3_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_3_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_3_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_3_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_4_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_4_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_4_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_4_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_5_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_5_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_5_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_5_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_6_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_6_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_6_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_6_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_7_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_7_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_7_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_7_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_8_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_8_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_8_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_8_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_9_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_9_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_9_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_9_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_10_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_10_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_10_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_10_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_11_we0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_11_d0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_11_we1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_11_d1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_back_ptr_s_i : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_back_ptr_s_o : OUT STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_back_ptr_s_o_ap_vld : OUT STD_LOGIC );
    end component;


    component LLSSineReconstruction_loadData IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_times_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        this_times_ce0 : OUT STD_LOGIC;
        this_times_we0 : OUT STD_LOGIC;
        this_times_d0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        sliding_window_front_ptr_s : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_back_ptr_s : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_11_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_11_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_10_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_10_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_9_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_9_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_8_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_8_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_7_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_7_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_6_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_6_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_5_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_5_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_4_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_4_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_3_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_3_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_2_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_2_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_1_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_1_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_0_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_0_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_sample_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sliding_window_buffer_samples_sample_V_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sliding_window_buffer_samples_sample_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sliding_window_buffer_samples_sample_V_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LLSSineReconstruction_writeSamplesToRAM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        samples_buffer_out_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        samples_buffer_out_ce0 : OUT STD_LOGIC;
        samples_buffer_out_we0 : OUT STD_LOGIC;
        samples_buffer_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        sliding_window_front_ptr_s : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_back_ptr_s : IN STD_LOGIC_VECTOR (4 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_11_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_11_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_10_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_10_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_9_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_9_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_8_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_8_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_7_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_7_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_6_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_6_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_5_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_5_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_4_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_4_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_3_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_3_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_2_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_2_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_1_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_1_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        sliding_window_buffer_samples_timestamp_V_0_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_timestamp_V_0_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
        sliding_window_buffer_samples_sample_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sliding_window_buffer_samples_sample_V_ce0 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        sliding_window_buffer_samples_sample_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        sliding_window_buffer_samples_sample_V_ce1 : OUT STD_LOGIC;
        sliding_window_buffer_samples_sample_V_q1 : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component LLSSineReconstruction_mul_60s_127ns_177_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (59 downto 0);
        din1 : IN STD_LOGIC_VECTOR (126 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (176 downto 0) );
    end component;


    component LLSSineReconstruction_sliding_window_buffer_samples_sample_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (11 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (19 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (19 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component LLSSineReconstruction_phases_i IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_times_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_9 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (50 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (50 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_x_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_11 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_12 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_S_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_14 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_16_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_16_2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_sine_reconstructor_16_14_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_gesvj_AUS_accu_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (59 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (59 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component LLSSineReconstruction_fifo_w60_d16_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (59 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (59 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    sliding_window_buffer_samples_sample_V_U : component LLSSineReconstruction_sliding_window_buffer_samples_sample_V
    generic map (
        DataWidth => 12,
        AddressRange => 960,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_sample_V_address0,
        ce0 => sliding_window_buffer_samples_sample_V_ce0,
        we0 => sliding_window_buffer_samples_sample_V_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_d0,
        q0 => sliding_window_buffer_samples_sample_V_q0,
        address1 => sliding_window_buffer_samples_sample_V_address1,
        ce1 => sliding_window_buffer_samples_sample_V_ce1,
        we1 => sliding_window_buffer_samples_sample_V_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_d1,
        q1 => sliding_window_buffer_samples_sample_V_q1);

    sliding_window_buffer_samples_timestamp_V_0_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_0_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_0_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_0_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_0_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_0_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_0_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_0_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_0_q1);

    sliding_window_buffer_samples_timestamp_V_1_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_1_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_1_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_1_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_1_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_1_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_1_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_1_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_1_q1);

    sliding_window_buffer_samples_timestamp_V_2_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_2_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_2_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_2_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_2_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_2_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_2_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_2_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_2_q1);

    sliding_window_buffer_samples_timestamp_V_3_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_3_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_3_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_3_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_3_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_3_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_3_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_3_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_3_q1);

    sliding_window_buffer_samples_timestamp_V_4_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_4_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_4_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_4_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_4_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_4_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_4_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_4_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_4_q1);

    sliding_window_buffer_samples_timestamp_V_5_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_5_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_5_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_5_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_5_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_5_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_5_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_5_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_5_q1);

    sliding_window_buffer_samples_timestamp_V_6_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_6_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_6_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_6_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_6_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_6_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_6_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_6_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_6_q1);

    sliding_window_buffer_samples_timestamp_V_7_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_7_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_7_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_7_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_7_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_7_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_7_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_7_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_7_q1);

    sliding_window_buffer_samples_timestamp_V_8_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_8_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_8_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_8_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_8_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_8_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_8_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_8_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_8_q1);

    sliding_window_buffer_samples_timestamp_V_9_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_9_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_9_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_9_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_9_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_9_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_9_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_9_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_9_q1);

    sliding_window_buffer_samples_timestamp_V_10_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_10_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_10_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_10_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_10_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_10_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_10_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_10_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_10_q1);

    sliding_window_buffer_samples_timestamp_V_11_U : component LLSSineReconstruction_sliding_window_buffer_samples_timestamp_V_0
    generic map (
        DataWidth => 20,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sliding_window_buffer_samples_timestamp_V_11_address0,
        ce0 => sliding_window_buffer_samples_timestamp_V_11_ce0,
        we0 => sliding_window_buffer_samples_timestamp_V_11_we0,
        d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_d0,
        q0 => sliding_window_buffer_samples_timestamp_V_11_q0,
        address1 => sliding_window_buffer_samples_timestamp_V_11_address1,
        ce1 => sliding_window_buffer_samples_timestamp_V_11_ce1,
        we1 => sliding_window_buffer_samples_timestamp_V_11_we1,
        d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_d1,
        q1 => sliding_window_buffer_samples_timestamp_V_11_q1);

    phases_i_U : component LLSSineReconstruction_phases_i
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => phases_i_address0,
        ce0 => phases_i_ce0,
        we0 => phases_i_we0,
        d0 => select_ln935_reg_1162,
        q0 => phases_i_q0);

    amplitudes_i_U : component LLSSineReconstruction_phases_i
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => amplitudes_i_address0,
        ce0 => amplitudes_i_ce0,
        we0 => amplitudes_i_we0,
        d0 => amplitudes_i_d0,
        q0 => amplitudes_i_q0);

    sine_reconstructor_times_V_U : component LLSSineReconstruction_sine_reconstructor_times_V
    generic map (
        DataWidth => 60,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sine_reconstructor_times_V_address0,
        ce0 => sine_reconstructor_times_V_ce0,
        we0 => sine_reconstructor_times_V_we0,
        d0 => grp_loadData_fu_593_this_times_d0,
        q0 => sine_reconstructor_times_V_q0);

    sine_reconstructor_5_U : component LLSSineReconstruction_sine_reconstructor_5
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_offsets_s_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_offsets_s_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_offsets_s_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_offsets_s_d0);

    sine_reconstructor_6_U : component LLSSineReconstruction_phases_i
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sine_reconstructor_6_address0,
        ce0 => sine_reconstructor_6_ce0,
        we0 => sine_reconstructor_6_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_amplitudes_s_d0,
        q0 => sine_reconstructor_6_q0);

    sine_reconstructor_8_U : component LLSSineReconstruction_sine_reconstructor_8
    generic map (
        DataWidth => 60,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_A_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_A_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_A_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_A_d0,
        q0 => sine_reconstructor_8_q0,
        address1 => grp_computeRemainingChannels_fu_467_this_A_address1,
        ce1 => grp_computeRemainingChannels_fu_467_this_A_ce1,
        we1 => grp_computeRemainingChannels_fu_467_this_A_we1,
        d1 => grp_computeRemainingChannels_fu_467_this_A_d1);

    sine_reconstructor_9_U : component LLSSineReconstruction_sine_reconstructor_9
    generic map (
        DataWidth => 51,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_b_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_b_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_b_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_b_d0,
        q0 => sine_reconstructor_9_q0);

    sine_reconstructor_x_V_U : component LLSSineReconstruction_sine_reconstructor_x_V
    generic map (
        DataWidth => 60,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_x_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_x_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_x_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_x_d0,
        q0 => sine_reconstructor_x_V_q0,
        address1 => grp_computeRemainingChannels_fu_467_this_x_address1,
        ce1 => grp_computeRemainingChannels_fu_467_this_x_ce1,
        q1 => sine_reconstructor_x_V_q1);

    sine_reconstructor_11_U : component LLSSineReconstruction_sine_reconstructor_11
    generic map (
        DataWidth => 60,
        AddressRange => 6400,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_U_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_U_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_U_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_U_d0,
        q0 => sine_reconstructor_11_q0);

    sine_reconstructor_12_U : component LLSSineReconstruction_sine_reconstructor_12
    generic map (
        DataWidth => 60,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_V_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_V_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_V_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_V_d0,
        q0 => sine_reconstructor_12_q0);

    sine_reconstructor_S_V_U : component LLSSineReconstruction_sine_reconstructor_S_V
    generic map (
        DataWidth => 60,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_S_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_S_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_S_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_S_d0,
        q0 => sine_reconstructor_S_V_q0);

    sine_reconstructor_14_U : component LLSSineReconstruction_sine_reconstructor_14
    generic map (
        DataWidth => 60,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_UT_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_UT_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_UT_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_UT_d0,
        q0 => sine_reconstructor_14_q0);

    sine_reconstructor_15_U : component LLSSineReconstruction_sine_reconstructor_14
    generic map (
        DataWidth => 60,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_A_pinv_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_A_pinv_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_A_pinv_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_A_pinv_d0,
        q0 => sine_reconstructor_15_q0);

    sine_reconstructor_16_0_0_U : component LLSSineReconstruction_sine_reconstructor_16_0_0
    generic map (
        DataWidth => 60,
        AddressRange => 240,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_d0,
        q0 => sine_reconstructor_16_0_0_q0,
        address1 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_address1,
        ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_ce1,
        q1 => sine_reconstructor_16_0_0_q1);

    sine_reconstructor_16_1_U : component LLSSineReconstruction_sine_reconstructor_11
    generic map (
        DataWidth => 60,
        AddressRange => 6400,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_d0,
        q0 => sine_reconstructor_16_1_q0);

    sine_reconstructor_16_2_0_U : component LLSSineReconstruction_sine_reconstructor_16_2_0
    generic map (
        DataWidth => 60,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_d0,
        q0 => sine_reconstructor_16_2_0_q0,
        address1 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_address1,
        ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_ce1,
        q1 => sine_reconstructor_16_2_0_q1);

    sine_reconstructor_16_3_0_U : component LLSSineReconstruction_sine_reconstructor_times_V
    generic map (
        DataWidth => 60,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_d0,
        q0 => sine_reconstructor_16_3_0_q0);

    sine_reconstructor_16_4_0_U : component LLSSineReconstruction_sine_reconstructor_times_V
    generic map (
        DataWidth => 60,
        AddressRange => 80,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_d0,
        q0 => sine_reconstructor_16_4_0_q0);

    sine_reconstructor_gesvj_V_i_V_0_U : component LLSSineReconstruction_sine_reconstructor_S_V
    generic map (
        DataWidth => 60,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_d0,
        q0 => sine_reconstructor_gesvj_V_i_V_0_q0);

    sine_reconstructor_gesvj_V_j_V_0_U : component LLSSineReconstruction_sine_reconstructor_S_V
    generic map (
        DataWidth => 60,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_d0,
        q0 => sine_reconstructor_gesvj_V_j_V_0_q0);

    sine_reconstructor_gesvj_sigma_V_U : component LLSSineReconstruction_sine_reconstructor_S_V
    generic map (
        DataWidth => 60,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_d0,
        q0 => sine_reconstructor_gesvj_sigma_V_q0);

    sine_reconstructor_16_14_0_U : component LLSSineReconstruction_sine_reconstructor_16_14_0
    generic map (
        DataWidth => 60,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_d0,
        q0 => sine_reconstructor_16_14_0_q0);

    sine_reconstructor_16_15_0_U : component LLSSineReconstruction_sine_reconstructor_16_14_0
    generic map (
        DataWidth => 60,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_d0,
        q0 => sine_reconstructor_16_15_0_q0);

    sine_reconstructor_16_16_0_U : component LLSSineReconstruction_sine_reconstructor_16_14_0
    generic map (
        DataWidth => 60,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_d0,
        q0 => sine_reconstructor_16_16_0_q0);

    sine_reconstructor_16_17_U : component LLSSineReconstruction_gesvj_AUS_accu_V
    generic map (
        DataWidth => 60,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_d0,
        q0 => sine_reconstructor_16_17_q0,
        address1 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_address1,
        ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_ce1,
        q1 => sine_reconstructor_16_17_q1);

    sine_reconstructor_16_18_U : component LLSSineReconstruction_gesvj_AUS_accu_V
    generic map (
        DataWidth => 60,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_d0,
        q0 => sine_reconstructor_16_18_q0,
        address1 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_address1,
        ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_ce1,
        q1 => sine_reconstructor_16_18_q1);

    sine_reconstructor_16_19_U : component LLSSineReconstruction_gesvj_AUS_accu_V
    generic map (
        DataWidth => 60,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_address0,
        ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_ce0,
        we0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_we0,
        d0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_d0,
        q0 => sine_reconstructor_16_19_q0,
        address1 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_address1,
        ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_ce1,
        q1 => sine_reconstructor_16_19_q1);

    grp_computeRemainingChannels_fu_467 : component LLSSineReconstruction_computeRemainingChannels
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_computeRemainingChannels_fu_467_ap_start,
        ap_done => grp_computeRemainingChannels_fu_467_ap_done,
        ap_idle => grp_computeRemainingChannels_fu_467_ap_idle,
        ap_ready => grp_computeRemainingChannels_fu_467_ap_ready,
        sine_reconstructor_16_873_dout => sine_reconstructor_gesvj_alpha_strm_dout,
        sine_reconstructor_16_873_empty_n => sine_reconstructor_gesvj_alpha_strm_empty_n,
        sine_reconstructor_16_873_read => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_read,
        sine_reconstructor_16_873_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_din,
        sine_reconstructor_16_873_full_n => sine_reconstructor_gesvj_alpha_strm_full_n,
        sine_reconstructor_16_873_write => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_write,
        sine_reconstructor_16_974_dout => sine_reconstructor_gesvj_beta_strm_dout,
        sine_reconstructor_16_974_empty_n => sine_reconstructor_gesvj_beta_strm_empty_n,
        sine_reconstructor_16_974_read => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_read,
        sine_reconstructor_16_974_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_din,
        sine_reconstructor_16_974_full_n => sine_reconstructor_gesvj_beta_strm_full_n,
        sine_reconstructor_16_974_write => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_write,
        sine_reconstructor_16_1075_dout => sine_reconstructor_gesvj_gamma_strm_dout,
        sine_reconstructor_16_1075_empty_n => sine_reconstructor_gesvj_gamma_strm_empty_n,
        sine_reconstructor_16_1075_read => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_read,
        sine_reconstructor_16_1075_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_din,
        sine_reconstructor_16_1075_full_n => sine_reconstructor_gesvj_gamma_strm_full_n,
        sine_reconstructor_16_1075_write => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_write,
        sine_reconstructor_16_1176_dout => sine_reconstructor_gesvj_s_strm_dout,
        sine_reconstructor_16_1176_empty_n => sine_reconstructor_gesvj_s_strm_empty_n,
        sine_reconstructor_16_1176_read => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_read,
        sine_reconstructor_16_1176_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_din,
        sine_reconstructor_16_1176_full_n => sine_reconstructor_gesvj_s_strm_full_n,
        sine_reconstructor_16_1176_write => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_write,
        sine_reconstructor_16_1277_dout => sine_reconstructor_gesvj_c_strm_dout,
        sine_reconstructor_16_1277_empty_n => sine_reconstructor_gesvj_c_strm_empty_n,
        sine_reconstructor_16_1277_read => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_read,
        sine_reconstructor_16_1277_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_din,
        sine_reconstructor_16_1277_full_n => sine_reconstructor_gesvj_c_strm_full_n,
        sine_reconstructor_16_1277_write => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_write,
        sine_reconstructor_16_1378_dout => sine_reconstructor_gesvj_conv_strm_dout,
        sine_reconstructor_16_1378_empty_n => sine_reconstructor_gesvj_conv_strm_empty_n,
        sine_reconstructor_16_1378_read => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_read,
        sine_reconstructor_16_1378_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_din,
        sine_reconstructor_16_1378_full_n => sine_reconstructor_gesvj_conv_strm_full_n,
        sine_reconstructor_16_1378_write => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_write,
        this_times_address0 => grp_computeRemainingChannels_fu_467_this_times_address0,
        this_times_ce0 => grp_computeRemainingChannels_fu_467_this_times_ce0,
        this_times_q0 => sine_reconstructor_times_V_q0,
        p_read => sine_reconstructor_phase_ref_idx_s_reg_1110,
        p_read1 => trunc_ln183_reg_1115,
        p_read2 => trunc_ln183_1_reg_1120,
        this_offsets_s_address0 => grp_computeRemainingChannels_fu_467_this_offsets_s_address0,
        this_offsets_s_ce0 => grp_computeRemainingChannels_fu_467_this_offsets_s_ce0,
        this_offsets_s_we0 => grp_computeRemainingChannels_fu_467_this_offsets_s_we0,
        this_offsets_s_d0 => grp_computeRemainingChannels_fu_467_this_offsets_s_d0,
        this_amplitudes_s_address0 => grp_computeRemainingChannels_fu_467_this_amplitudes_s_address0,
        this_amplitudes_s_ce0 => grp_computeRemainingChannels_fu_467_this_amplitudes_s_ce0,
        this_amplitudes_s_we0 => grp_computeRemainingChannels_fu_467_this_amplitudes_s_we0,
        this_amplitudes_s_d0 => grp_computeRemainingChannels_fu_467_this_amplitudes_s_d0,
        this_A_address0 => grp_computeRemainingChannels_fu_467_this_A_address0,
        this_A_ce0 => grp_computeRemainingChannels_fu_467_this_A_ce0,
        this_A_we0 => grp_computeRemainingChannels_fu_467_this_A_we0,
        this_A_d0 => grp_computeRemainingChannels_fu_467_this_A_d0,
        this_A_q0 => sine_reconstructor_8_q0,
        this_A_address1 => grp_computeRemainingChannels_fu_467_this_A_address1,
        this_A_ce1 => grp_computeRemainingChannels_fu_467_this_A_ce1,
        this_A_we1 => grp_computeRemainingChannels_fu_467_this_A_we1,
        this_A_d1 => grp_computeRemainingChannels_fu_467_this_A_d1,
        this_b_address0 => grp_computeRemainingChannels_fu_467_this_b_address0,
        this_b_ce0 => grp_computeRemainingChannels_fu_467_this_b_ce0,
        this_b_we0 => grp_computeRemainingChannels_fu_467_this_b_we0,
        this_b_d0 => grp_computeRemainingChannels_fu_467_this_b_d0,
        this_b_q0 => sine_reconstructor_9_q0,
        this_x_address0 => grp_computeRemainingChannels_fu_467_this_x_address0,
        this_x_ce0 => grp_computeRemainingChannels_fu_467_this_x_ce0,
        this_x_we0 => grp_computeRemainingChannels_fu_467_this_x_we0,
        this_x_d0 => grp_computeRemainingChannels_fu_467_this_x_d0,
        this_x_q0 => sine_reconstructor_x_V_q0,
        this_x_address1 => grp_computeRemainingChannels_fu_467_this_x_address1,
        this_x_ce1 => grp_computeRemainingChannels_fu_467_this_x_ce1,
        this_x_q1 => sine_reconstructor_x_V_q1,
        this_U_address0 => grp_computeRemainingChannels_fu_467_this_U_address0,
        this_U_ce0 => grp_computeRemainingChannels_fu_467_this_U_ce0,
        this_U_we0 => grp_computeRemainingChannels_fu_467_this_U_we0,
        this_U_d0 => grp_computeRemainingChannels_fu_467_this_U_d0,
        this_U_q0 => sine_reconstructor_11_q0,
        this_V_address0 => grp_computeRemainingChannels_fu_467_this_V_address0,
        this_V_ce0 => grp_computeRemainingChannels_fu_467_this_V_ce0,
        this_V_we0 => grp_computeRemainingChannels_fu_467_this_V_we0,
        this_V_d0 => grp_computeRemainingChannels_fu_467_this_V_d0,
        this_V_q0 => sine_reconstructor_12_q0,
        this_S_address0 => grp_computeRemainingChannels_fu_467_this_S_address0,
        this_S_ce0 => grp_computeRemainingChannels_fu_467_this_S_ce0,
        this_S_we0 => grp_computeRemainingChannels_fu_467_this_S_we0,
        this_S_d0 => grp_computeRemainingChannels_fu_467_this_S_d0,
        this_S_q0 => sine_reconstructor_S_V_q0,
        this_UT_address0 => grp_computeRemainingChannels_fu_467_this_UT_address0,
        this_UT_ce0 => grp_computeRemainingChannels_fu_467_this_UT_ce0,
        this_UT_we0 => grp_computeRemainingChannels_fu_467_this_UT_we0,
        this_UT_d0 => grp_computeRemainingChannels_fu_467_this_UT_d0,
        this_UT_q0 => sine_reconstructor_14_q0,
        this_A_pinv_address0 => grp_computeRemainingChannels_fu_467_this_A_pinv_address0,
        this_A_pinv_ce0 => grp_computeRemainingChannels_fu_467_this_A_pinv_ce0,
        this_A_pinv_we0 => grp_computeRemainingChannels_fu_467_this_A_pinv_we0,
        this_A_pinv_d0 => grp_computeRemainingChannels_fu_467_this_A_pinv_d0,
        this_A_pinv_q0 => sine_reconstructor_15_q0,
        this_gesvj_matA_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_address0,
        this_gesvj_matA_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_ce0,
        this_gesvj_matA_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_we0,
        this_gesvj_matA_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_d0,
        this_gesvj_matA_0_q0 => sine_reconstructor_16_0_0_q0,
        this_gesvj_matA_0_address1 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_address1,
        this_gesvj_matA_0_ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_matA_0_ce1,
        this_gesvj_matA_0_q1 => sine_reconstructor_16_0_0_q1,
        this_gesvj_matU_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_address0,
        this_gesvj_matU_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_ce0,
        this_gesvj_matU_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_we0,
        this_gesvj_matU_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_matU_d0,
        this_gesvj_matU_q0 => sine_reconstructor_16_1_q0,
        this_gesvj_matV_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_address0,
        this_gesvj_matV_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_ce0,
        this_gesvj_matV_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_we0,
        this_gesvj_matV_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_d0,
        this_gesvj_matV_0_q0 => sine_reconstructor_16_2_0_q0,
        this_gesvj_matV_0_address1 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_address1,
        this_gesvj_matV_0_ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_matV_0_ce1,
        this_gesvj_matV_0_q1 => sine_reconstructor_16_2_0_q1,
        this_gesvj_A_i_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_address0,
        this_gesvj_A_i_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_ce0,
        this_gesvj_A_i_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_we0,
        this_gesvj_A_i_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_i_0_d0,
        this_gesvj_A_i_0_q0 => sine_reconstructor_16_3_0_q0,
        this_gesvj_A_j_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_address0,
        this_gesvj_A_j_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_ce0,
        this_gesvj_A_j_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_we0,
        this_gesvj_A_j_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_A_j_0_d0,
        this_gesvj_A_j_0_q0 => sine_reconstructor_16_4_0_q0,
        this_gesvj_V_i_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_address0,
        this_gesvj_V_i_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_ce0,
        this_gesvj_V_i_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_we0,
        this_gesvj_V_i_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_i_0_d0,
        this_gesvj_V_i_0_q0 => sine_reconstructor_gesvj_V_i_V_0_q0,
        this_gesvj_V_j_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_address0,
        this_gesvj_V_j_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_ce0,
        this_gesvj_V_j_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_we0,
        this_gesvj_V_j_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_V_j_0_d0,
        this_gesvj_V_j_0_q0 => sine_reconstructor_gesvj_V_j_V_0_q0,
        this_gesvj_sigma_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_address0,
        this_gesvj_sigma_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_ce0,
        this_gesvj_sigma_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_we0,
        this_gesvj_sigma_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_sigma_d0,
        this_gesvj_sigma_q0 => sine_reconstructor_gesvj_sigma_V_q0,
        this_gesvj_alpha_acc_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_address0,
        this_gesvj_alpha_acc_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_ce0,
        this_gesvj_alpha_acc_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_we0,
        this_gesvj_alpha_acc_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_acc_0_d0,
        this_gesvj_alpha_acc_0_q0 => sine_reconstructor_16_14_0_q0,
        this_gesvj_beta_acc_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_address0,
        this_gesvj_beta_acc_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_ce0,
        this_gesvj_beta_acc_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_we0,
        this_gesvj_beta_acc_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_acc_0_d0,
        this_gesvj_beta_acc_0_q0 => sine_reconstructor_16_15_0_q0,
        this_gesvj_gamma_acc_0_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_address0,
        this_gesvj_gamma_acc_0_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_ce0,
        this_gesvj_gamma_acc_0_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_we0,
        this_gesvj_gamma_acc_0_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_acc_0_d0,
        this_gesvj_gamma_acc_0_q0 => sine_reconstructor_16_16_0_q0,
        this_gesvj_alpha_sum_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_address0,
        this_gesvj_alpha_sum_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_ce0,
        this_gesvj_alpha_sum_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_we0,
        this_gesvj_alpha_sum_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_d0,
        this_gesvj_alpha_sum_q0 => sine_reconstructor_16_17_q0,
        this_gesvj_alpha_sum_address1 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_address1,
        this_gesvj_alpha_sum_ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_alpha_sum_ce1,
        this_gesvj_alpha_sum_q1 => sine_reconstructor_16_17_q1,
        this_gesvj_beta_sum_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_address0,
        this_gesvj_beta_sum_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_ce0,
        this_gesvj_beta_sum_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_we0,
        this_gesvj_beta_sum_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_d0,
        this_gesvj_beta_sum_q0 => sine_reconstructor_16_18_q0,
        this_gesvj_beta_sum_address1 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_address1,
        this_gesvj_beta_sum_ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_beta_sum_ce1,
        this_gesvj_beta_sum_q1 => sine_reconstructor_16_18_q1,
        this_gesvj_gamma_sum_address0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_address0,
        this_gesvj_gamma_sum_ce0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_ce0,
        this_gesvj_gamma_sum_we0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_we0,
        this_gesvj_gamma_sum_d0 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_d0,
        this_gesvj_gamma_sum_q0 => sine_reconstructor_16_19_q0,
        this_gesvj_gamma_sum_address1 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_address1,
        this_gesvj_gamma_sum_ce1 => grp_computeRemainingChannels_fu_467_this_gesvj_gamma_sum_ce1,
        this_gesvj_gamma_sum_q1 => sine_reconstructor_16_19_q1,
        sliding_window_front_ptr_s => sliding_window_front_ptr_s,
        sliding_window_back_ptr_s => sliding_window_back_ptr_s,
        sliding_window_buffer_samples_sample_V_address0 => grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_address0,
        sliding_window_buffer_samples_sample_V_ce0 => grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_ce0,
        sliding_window_buffer_samples_sample_V_q0 => sliding_window_buffer_samples_sample_V_q0,
        ap_return => grp_computeRemainingChannels_fu_467_ap_return,
        grp_fu_1216_p_din0 => grp_computeRemainingChannels_fu_467_grp_fu_1216_p_din0,
        grp_fu_1216_p_din1 => grp_computeRemainingChannels_fu_467_grp_fu_1216_p_din1,
        grp_fu_1216_p_dout0 => grp_computeRemainingChannels_fu_467_grp_fu_1216_p_dout0,
        grp_fu_1216_p_ce => grp_computeRemainingChannels_fu_467_grp_fu_1216_p_ce,
        grp_fu_1220_p_din0 => grp_computeRemainingChannels_fu_467_grp_fu_1220_p_din0,
        grp_fu_1220_p_din1 => grp_computeRemainingChannels_fu_467_grp_fu_1220_p_din1,
        grp_fu_1220_p_dout0 => grp_computeRemainingChannels_fu_467_grp_fu_1220_p_dout0,
        grp_fu_1220_p_ce => grp_computeRemainingChannels_fu_467_grp_fu_1220_p_ce);

    grp_loadSlidingWindow_fu_533 : component LLSSineReconstruction_loadSlidingWindow
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_loadSlidingWindow_fu_533_ap_start,
        ap_done => grp_loadSlidingWindow_fu_533_ap_done,
        ap_idle => grp_loadSlidingWindow_fu_533_ap_idle,
        ap_ready => grp_loadSlidingWindow_fu_533_ap_ready,
        buffer_in_0_address0 => grp_loadSlidingWindow_fu_533_buffer_in_0_address0,
        buffer_in_0_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_0_ce0,
        buffer_in_0_q0 => buffer_in_0_q0,
        buffer_in_1_address0 => grp_loadSlidingWindow_fu_533_buffer_in_1_address0,
        buffer_in_1_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_1_ce0,
        buffer_in_1_q0 => buffer_in_1_q0,
        buffer_in_2_address0 => grp_loadSlidingWindow_fu_533_buffer_in_2_address0,
        buffer_in_2_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_2_ce0,
        buffer_in_2_q0 => buffer_in_2_q0,
        buffer_in_3_address0 => grp_loadSlidingWindow_fu_533_buffer_in_3_address0,
        buffer_in_3_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_3_ce0,
        buffer_in_3_q0 => buffer_in_3_q0,
        buffer_in_4_address0 => grp_loadSlidingWindow_fu_533_buffer_in_4_address0,
        buffer_in_4_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_4_ce0,
        buffer_in_4_q0 => buffer_in_4_q0,
        buffer_in_5_address0 => grp_loadSlidingWindow_fu_533_buffer_in_5_address0,
        buffer_in_5_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_5_ce0,
        buffer_in_5_q0 => buffer_in_5_q0,
        buffer_in_6_address0 => grp_loadSlidingWindow_fu_533_buffer_in_6_address0,
        buffer_in_6_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_6_ce0,
        buffer_in_6_q0 => buffer_in_6_q0,
        buffer_in_7_address0 => grp_loadSlidingWindow_fu_533_buffer_in_7_address0,
        buffer_in_7_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_7_ce0,
        buffer_in_7_q0 => buffer_in_7_q0,
        buffer_in_8_address0 => grp_loadSlidingWindow_fu_533_buffer_in_8_address0,
        buffer_in_8_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_8_ce0,
        buffer_in_8_q0 => buffer_in_8_q0,
        buffer_in_9_address0 => grp_loadSlidingWindow_fu_533_buffer_in_9_address0,
        buffer_in_9_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_9_ce0,
        buffer_in_9_q0 => buffer_in_9_q0,
        buffer_in_10_address0 => grp_loadSlidingWindow_fu_533_buffer_in_10_address0,
        buffer_in_10_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_10_ce0,
        buffer_in_10_q0 => buffer_in_10_q0,
        buffer_in_11_address0 => grp_loadSlidingWindow_fu_533_buffer_in_11_address0,
        buffer_in_11_ce0 => grp_loadSlidingWindow_fu_533_buffer_in_11_ce0,
        buffer_in_11_q0 => buffer_in_11_q0,
        sliding_window_front_ptr_s_i => sliding_window_front_ptr_s,
        sliding_window_front_ptr_s_o => grp_loadSlidingWindow_fu_533_sliding_window_front_ptr_s_o,
        sliding_window_front_ptr_s_o_ap_vld => grp_loadSlidingWindow_fu_533_sliding_window_front_ptr_s_o_ap_vld,
        sliding_window_buffer_samples_sample_V_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address0,
        sliding_window_buffer_samples_sample_V_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce0,
        sliding_window_buffer_samples_sample_V_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we0,
        sliding_window_buffer_samples_sample_V_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_d0,
        sliding_window_buffer_samples_sample_V_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address1,
        sliding_window_buffer_samples_sample_V_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce1,
        sliding_window_buffer_samples_sample_V_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we1,
        sliding_window_buffer_samples_sample_V_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_d1,
        sliding_window_buffer_samples_timestamp_V_0_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address0,
        sliding_window_buffer_samples_timestamp_V_0_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce0,
        sliding_window_buffer_samples_timestamp_V_0_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we0,
        sliding_window_buffer_samples_timestamp_V_0_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_d0,
        sliding_window_buffer_samples_timestamp_V_0_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address1,
        sliding_window_buffer_samples_timestamp_V_0_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce1,
        sliding_window_buffer_samples_timestamp_V_0_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we1,
        sliding_window_buffer_samples_timestamp_V_0_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_d1,
        sliding_window_buffer_samples_timestamp_V_1_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address0,
        sliding_window_buffer_samples_timestamp_V_1_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce0,
        sliding_window_buffer_samples_timestamp_V_1_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we0,
        sliding_window_buffer_samples_timestamp_V_1_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_d0,
        sliding_window_buffer_samples_timestamp_V_1_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address1,
        sliding_window_buffer_samples_timestamp_V_1_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce1,
        sliding_window_buffer_samples_timestamp_V_1_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we1,
        sliding_window_buffer_samples_timestamp_V_1_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_d1,
        sliding_window_buffer_samples_timestamp_V_2_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address0,
        sliding_window_buffer_samples_timestamp_V_2_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce0,
        sliding_window_buffer_samples_timestamp_V_2_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we0,
        sliding_window_buffer_samples_timestamp_V_2_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_d0,
        sliding_window_buffer_samples_timestamp_V_2_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address1,
        sliding_window_buffer_samples_timestamp_V_2_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce1,
        sliding_window_buffer_samples_timestamp_V_2_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we1,
        sliding_window_buffer_samples_timestamp_V_2_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_d1,
        sliding_window_buffer_samples_timestamp_V_3_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address0,
        sliding_window_buffer_samples_timestamp_V_3_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce0,
        sliding_window_buffer_samples_timestamp_V_3_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we0,
        sliding_window_buffer_samples_timestamp_V_3_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_d0,
        sliding_window_buffer_samples_timestamp_V_3_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address1,
        sliding_window_buffer_samples_timestamp_V_3_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce1,
        sliding_window_buffer_samples_timestamp_V_3_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we1,
        sliding_window_buffer_samples_timestamp_V_3_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_d1,
        sliding_window_buffer_samples_timestamp_V_4_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address0,
        sliding_window_buffer_samples_timestamp_V_4_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce0,
        sliding_window_buffer_samples_timestamp_V_4_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we0,
        sliding_window_buffer_samples_timestamp_V_4_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_d0,
        sliding_window_buffer_samples_timestamp_V_4_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address1,
        sliding_window_buffer_samples_timestamp_V_4_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce1,
        sliding_window_buffer_samples_timestamp_V_4_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we1,
        sliding_window_buffer_samples_timestamp_V_4_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_d1,
        sliding_window_buffer_samples_timestamp_V_5_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address0,
        sliding_window_buffer_samples_timestamp_V_5_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce0,
        sliding_window_buffer_samples_timestamp_V_5_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we0,
        sliding_window_buffer_samples_timestamp_V_5_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_d0,
        sliding_window_buffer_samples_timestamp_V_5_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address1,
        sliding_window_buffer_samples_timestamp_V_5_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce1,
        sliding_window_buffer_samples_timestamp_V_5_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we1,
        sliding_window_buffer_samples_timestamp_V_5_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_d1,
        sliding_window_buffer_samples_timestamp_V_6_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address0,
        sliding_window_buffer_samples_timestamp_V_6_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce0,
        sliding_window_buffer_samples_timestamp_V_6_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we0,
        sliding_window_buffer_samples_timestamp_V_6_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_d0,
        sliding_window_buffer_samples_timestamp_V_6_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address1,
        sliding_window_buffer_samples_timestamp_V_6_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce1,
        sliding_window_buffer_samples_timestamp_V_6_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we1,
        sliding_window_buffer_samples_timestamp_V_6_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_d1,
        sliding_window_buffer_samples_timestamp_V_7_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address0,
        sliding_window_buffer_samples_timestamp_V_7_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce0,
        sliding_window_buffer_samples_timestamp_V_7_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we0,
        sliding_window_buffer_samples_timestamp_V_7_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_d0,
        sliding_window_buffer_samples_timestamp_V_7_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address1,
        sliding_window_buffer_samples_timestamp_V_7_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce1,
        sliding_window_buffer_samples_timestamp_V_7_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we1,
        sliding_window_buffer_samples_timestamp_V_7_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_d1,
        sliding_window_buffer_samples_timestamp_V_8_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address0,
        sliding_window_buffer_samples_timestamp_V_8_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce0,
        sliding_window_buffer_samples_timestamp_V_8_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we0,
        sliding_window_buffer_samples_timestamp_V_8_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_d0,
        sliding_window_buffer_samples_timestamp_V_8_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address1,
        sliding_window_buffer_samples_timestamp_V_8_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce1,
        sliding_window_buffer_samples_timestamp_V_8_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we1,
        sliding_window_buffer_samples_timestamp_V_8_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_d1,
        sliding_window_buffer_samples_timestamp_V_9_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address0,
        sliding_window_buffer_samples_timestamp_V_9_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce0,
        sliding_window_buffer_samples_timestamp_V_9_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we0,
        sliding_window_buffer_samples_timestamp_V_9_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_d0,
        sliding_window_buffer_samples_timestamp_V_9_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address1,
        sliding_window_buffer_samples_timestamp_V_9_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce1,
        sliding_window_buffer_samples_timestamp_V_9_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we1,
        sliding_window_buffer_samples_timestamp_V_9_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_d1,
        sliding_window_buffer_samples_timestamp_V_10_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address0,
        sliding_window_buffer_samples_timestamp_V_10_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce0,
        sliding_window_buffer_samples_timestamp_V_10_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we0,
        sliding_window_buffer_samples_timestamp_V_10_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_d0,
        sliding_window_buffer_samples_timestamp_V_10_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address1,
        sliding_window_buffer_samples_timestamp_V_10_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce1,
        sliding_window_buffer_samples_timestamp_V_10_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we1,
        sliding_window_buffer_samples_timestamp_V_10_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_d1,
        sliding_window_buffer_samples_timestamp_V_11_address0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address0,
        sliding_window_buffer_samples_timestamp_V_11_ce0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce0,
        sliding_window_buffer_samples_timestamp_V_11_we0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we0,
        sliding_window_buffer_samples_timestamp_V_11_d0 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_d0,
        sliding_window_buffer_samples_timestamp_V_11_address1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address1,
        sliding_window_buffer_samples_timestamp_V_11_ce1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce1,
        sliding_window_buffer_samples_timestamp_V_11_we1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we1,
        sliding_window_buffer_samples_timestamp_V_11_d1 => grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_d1,
        sliding_window_back_ptr_s_i => sliding_window_back_ptr_s,
        sliding_window_back_ptr_s_o => grp_loadSlidingWindow_fu_533_sliding_window_back_ptr_s_o,
        sliding_window_back_ptr_s_o_ap_vld => grp_loadSlidingWindow_fu_533_sliding_window_back_ptr_s_o_ap_vld);

    grp_loadData_fu_593 : component LLSSineReconstruction_loadData
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_loadData_fu_593_ap_start,
        ap_done => grp_loadData_fu_593_ap_done,
        ap_idle => grp_loadData_fu_593_ap_idle,
        ap_ready => grp_loadData_fu_593_ap_ready,
        this_times_address0 => grp_loadData_fu_593_this_times_address0,
        this_times_ce0 => grp_loadData_fu_593_this_times_ce0,
        this_times_we0 => grp_loadData_fu_593_this_times_we0,
        this_times_d0 => grp_loadData_fu_593_this_times_d0,
        sliding_window_front_ptr_s => sliding_window_front_ptr_s,
        sliding_window_back_ptr_s => sliding_window_back_ptr_s,
        sliding_window_buffer_samples_timestamp_V_11_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address0,
        sliding_window_buffer_samples_timestamp_V_11_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce0,
        sliding_window_buffer_samples_timestamp_V_11_q0 => sliding_window_buffer_samples_timestamp_V_11_q0,
        sliding_window_buffer_samples_timestamp_V_11_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address1,
        sliding_window_buffer_samples_timestamp_V_11_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce1,
        sliding_window_buffer_samples_timestamp_V_11_q1 => sliding_window_buffer_samples_timestamp_V_11_q1,
        sliding_window_buffer_samples_timestamp_V_10_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address0,
        sliding_window_buffer_samples_timestamp_V_10_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce0,
        sliding_window_buffer_samples_timestamp_V_10_q0 => sliding_window_buffer_samples_timestamp_V_10_q0,
        sliding_window_buffer_samples_timestamp_V_10_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address1,
        sliding_window_buffer_samples_timestamp_V_10_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce1,
        sliding_window_buffer_samples_timestamp_V_10_q1 => sliding_window_buffer_samples_timestamp_V_10_q1,
        sliding_window_buffer_samples_timestamp_V_9_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address0,
        sliding_window_buffer_samples_timestamp_V_9_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce0,
        sliding_window_buffer_samples_timestamp_V_9_q0 => sliding_window_buffer_samples_timestamp_V_9_q0,
        sliding_window_buffer_samples_timestamp_V_9_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address1,
        sliding_window_buffer_samples_timestamp_V_9_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce1,
        sliding_window_buffer_samples_timestamp_V_9_q1 => sliding_window_buffer_samples_timestamp_V_9_q1,
        sliding_window_buffer_samples_timestamp_V_8_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address0,
        sliding_window_buffer_samples_timestamp_V_8_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce0,
        sliding_window_buffer_samples_timestamp_V_8_q0 => sliding_window_buffer_samples_timestamp_V_8_q0,
        sliding_window_buffer_samples_timestamp_V_8_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address1,
        sliding_window_buffer_samples_timestamp_V_8_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce1,
        sliding_window_buffer_samples_timestamp_V_8_q1 => sliding_window_buffer_samples_timestamp_V_8_q1,
        sliding_window_buffer_samples_timestamp_V_7_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address0,
        sliding_window_buffer_samples_timestamp_V_7_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce0,
        sliding_window_buffer_samples_timestamp_V_7_q0 => sliding_window_buffer_samples_timestamp_V_7_q0,
        sliding_window_buffer_samples_timestamp_V_7_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address1,
        sliding_window_buffer_samples_timestamp_V_7_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce1,
        sliding_window_buffer_samples_timestamp_V_7_q1 => sliding_window_buffer_samples_timestamp_V_7_q1,
        sliding_window_buffer_samples_timestamp_V_6_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address0,
        sliding_window_buffer_samples_timestamp_V_6_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce0,
        sliding_window_buffer_samples_timestamp_V_6_q0 => sliding_window_buffer_samples_timestamp_V_6_q0,
        sliding_window_buffer_samples_timestamp_V_6_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address1,
        sliding_window_buffer_samples_timestamp_V_6_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce1,
        sliding_window_buffer_samples_timestamp_V_6_q1 => sliding_window_buffer_samples_timestamp_V_6_q1,
        sliding_window_buffer_samples_timestamp_V_5_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address0,
        sliding_window_buffer_samples_timestamp_V_5_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce0,
        sliding_window_buffer_samples_timestamp_V_5_q0 => sliding_window_buffer_samples_timestamp_V_5_q0,
        sliding_window_buffer_samples_timestamp_V_5_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address1,
        sliding_window_buffer_samples_timestamp_V_5_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce1,
        sliding_window_buffer_samples_timestamp_V_5_q1 => sliding_window_buffer_samples_timestamp_V_5_q1,
        sliding_window_buffer_samples_timestamp_V_4_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address0,
        sliding_window_buffer_samples_timestamp_V_4_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce0,
        sliding_window_buffer_samples_timestamp_V_4_q0 => sliding_window_buffer_samples_timestamp_V_4_q0,
        sliding_window_buffer_samples_timestamp_V_4_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address1,
        sliding_window_buffer_samples_timestamp_V_4_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce1,
        sliding_window_buffer_samples_timestamp_V_4_q1 => sliding_window_buffer_samples_timestamp_V_4_q1,
        sliding_window_buffer_samples_timestamp_V_3_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address0,
        sliding_window_buffer_samples_timestamp_V_3_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce0,
        sliding_window_buffer_samples_timestamp_V_3_q0 => sliding_window_buffer_samples_timestamp_V_3_q0,
        sliding_window_buffer_samples_timestamp_V_3_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address1,
        sliding_window_buffer_samples_timestamp_V_3_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce1,
        sliding_window_buffer_samples_timestamp_V_3_q1 => sliding_window_buffer_samples_timestamp_V_3_q1,
        sliding_window_buffer_samples_timestamp_V_2_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address0,
        sliding_window_buffer_samples_timestamp_V_2_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce0,
        sliding_window_buffer_samples_timestamp_V_2_q0 => sliding_window_buffer_samples_timestamp_V_2_q0,
        sliding_window_buffer_samples_timestamp_V_2_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address1,
        sliding_window_buffer_samples_timestamp_V_2_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce1,
        sliding_window_buffer_samples_timestamp_V_2_q1 => sliding_window_buffer_samples_timestamp_V_2_q1,
        sliding_window_buffer_samples_timestamp_V_1_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address0,
        sliding_window_buffer_samples_timestamp_V_1_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce0,
        sliding_window_buffer_samples_timestamp_V_1_q0 => sliding_window_buffer_samples_timestamp_V_1_q0,
        sliding_window_buffer_samples_timestamp_V_1_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address1,
        sliding_window_buffer_samples_timestamp_V_1_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce1,
        sliding_window_buffer_samples_timestamp_V_1_q1 => sliding_window_buffer_samples_timestamp_V_1_q1,
        sliding_window_buffer_samples_timestamp_V_0_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address0,
        sliding_window_buffer_samples_timestamp_V_0_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce0,
        sliding_window_buffer_samples_timestamp_V_0_q0 => sliding_window_buffer_samples_timestamp_V_0_q0,
        sliding_window_buffer_samples_timestamp_V_0_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address1,
        sliding_window_buffer_samples_timestamp_V_0_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce1,
        sliding_window_buffer_samples_timestamp_V_0_q1 => sliding_window_buffer_samples_timestamp_V_0_q1,
        sliding_window_buffer_samples_sample_V_address0 => grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address0,
        sliding_window_buffer_samples_sample_V_ce0 => grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce0,
        sliding_window_buffer_samples_sample_V_q0 => sliding_window_buffer_samples_sample_V_q0,
        sliding_window_buffer_samples_sample_V_address1 => grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address1,
        sliding_window_buffer_samples_sample_V_ce1 => grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce1,
        sliding_window_buffer_samples_sample_V_q1 => sliding_window_buffer_samples_sample_V_q1,
        ap_return_0 => grp_loadData_fu_593_ap_return_0,
        ap_return_1 => grp_loadData_fu_593_ap_return_1,
        ap_return_2 => grp_loadData_fu_593_ap_return_2);

    grp_writeSamplesToRAM_fu_628 : component LLSSineReconstruction_writeSamplesToRAM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_writeSamplesToRAM_fu_628_ap_start,
        ap_done => grp_writeSamplesToRAM_fu_628_ap_done,
        ap_idle => grp_writeSamplesToRAM_fu_628_ap_idle,
        ap_ready => grp_writeSamplesToRAM_fu_628_ap_ready,
        samples_buffer_out_address0 => grp_writeSamplesToRAM_fu_628_samples_buffer_out_address0,
        samples_buffer_out_ce0 => grp_writeSamplesToRAM_fu_628_samples_buffer_out_ce0,
        samples_buffer_out_we0 => grp_writeSamplesToRAM_fu_628_samples_buffer_out_we0,
        samples_buffer_out_d0 => grp_writeSamplesToRAM_fu_628_samples_buffer_out_d0,
        sliding_window_front_ptr_s => sliding_window_front_ptr_s,
        sliding_window_back_ptr_s => sliding_window_back_ptr_s,
        sliding_window_buffer_samples_timestamp_V_11_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_address0,
        sliding_window_buffer_samples_timestamp_V_11_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_ce0,
        sliding_window_buffer_samples_timestamp_V_11_q0 => sliding_window_buffer_samples_timestamp_V_11_q0,
        sliding_window_buffer_samples_timestamp_V_10_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_address0,
        sliding_window_buffer_samples_timestamp_V_10_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_ce0,
        sliding_window_buffer_samples_timestamp_V_10_q0 => sliding_window_buffer_samples_timestamp_V_10_q0,
        sliding_window_buffer_samples_timestamp_V_9_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_address0,
        sliding_window_buffer_samples_timestamp_V_9_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_ce0,
        sliding_window_buffer_samples_timestamp_V_9_q0 => sliding_window_buffer_samples_timestamp_V_9_q0,
        sliding_window_buffer_samples_timestamp_V_8_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_address0,
        sliding_window_buffer_samples_timestamp_V_8_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_ce0,
        sliding_window_buffer_samples_timestamp_V_8_q0 => sliding_window_buffer_samples_timestamp_V_8_q0,
        sliding_window_buffer_samples_timestamp_V_7_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_address0,
        sliding_window_buffer_samples_timestamp_V_7_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_ce0,
        sliding_window_buffer_samples_timestamp_V_7_q0 => sliding_window_buffer_samples_timestamp_V_7_q0,
        sliding_window_buffer_samples_timestamp_V_6_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_address0,
        sliding_window_buffer_samples_timestamp_V_6_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_ce0,
        sliding_window_buffer_samples_timestamp_V_6_q0 => sliding_window_buffer_samples_timestamp_V_6_q0,
        sliding_window_buffer_samples_timestamp_V_5_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_address0,
        sliding_window_buffer_samples_timestamp_V_5_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_ce0,
        sliding_window_buffer_samples_timestamp_V_5_q0 => sliding_window_buffer_samples_timestamp_V_5_q0,
        sliding_window_buffer_samples_timestamp_V_4_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_address0,
        sliding_window_buffer_samples_timestamp_V_4_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_ce0,
        sliding_window_buffer_samples_timestamp_V_4_q0 => sliding_window_buffer_samples_timestamp_V_4_q0,
        sliding_window_buffer_samples_timestamp_V_3_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_address0,
        sliding_window_buffer_samples_timestamp_V_3_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_ce0,
        sliding_window_buffer_samples_timestamp_V_3_q0 => sliding_window_buffer_samples_timestamp_V_3_q0,
        sliding_window_buffer_samples_timestamp_V_2_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_address0,
        sliding_window_buffer_samples_timestamp_V_2_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_ce0,
        sliding_window_buffer_samples_timestamp_V_2_q0 => sliding_window_buffer_samples_timestamp_V_2_q0,
        sliding_window_buffer_samples_timestamp_V_1_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_address0,
        sliding_window_buffer_samples_timestamp_V_1_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_ce0,
        sliding_window_buffer_samples_timestamp_V_1_q0 => sliding_window_buffer_samples_timestamp_V_1_q0,
        sliding_window_buffer_samples_timestamp_V_0_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_address0,
        sliding_window_buffer_samples_timestamp_V_0_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_ce0,
        sliding_window_buffer_samples_timestamp_V_0_q0 => sliding_window_buffer_samples_timestamp_V_0_q0,
        sliding_window_buffer_samples_sample_V_address0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address0,
        sliding_window_buffer_samples_sample_V_ce0 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce0,
        sliding_window_buffer_samples_sample_V_q0 => sliding_window_buffer_samples_sample_V_q0,
        sliding_window_buffer_samples_sample_V_address1 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address1,
        sliding_window_buffer_samples_sample_V_ce1 => grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce1,
        sliding_window_buffer_samples_sample_V_q1 => sliding_window_buffer_samples_sample_V_q1);

    mul_60s_127ns_177_2_1_U416 : component LLSSineReconstruction_mul_60s_127ns_177_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 60,
        din1_WIDTH => 127,
        dout_WIDTH => 177)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1216_p0,
        din1 => grp_fu_1216_p1,
        ce => grp_fu_1216_ce,
        dout => grp_fu_1216_p2);

    mul_60s_127ns_177_2_1_U417 : component LLSSineReconstruction_mul_60s_127ns_177_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 60,
        din1_WIDTH => 127,
        dout_WIDTH => 177)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1220_p0,
        din1 => grp_fu_1220_p1,
        ce => grp_fu_1220_ce,
        dout => grp_fu_1220_p2);

    sine_reconstructor_gesvj_alpha_strm_fifo_U : component LLSSineReconstruction_fifo_w60_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_din,
        if_full_n => sine_reconstructor_gesvj_alpha_strm_full_n,
        if_write => sine_reconstructor_gesvj_alpha_strm_write,
        if_dout => sine_reconstructor_gesvj_alpha_strm_dout,
        if_empty_n => sine_reconstructor_gesvj_alpha_strm_empty_n,
        if_read => sine_reconstructor_gesvj_alpha_strm_read);

    sine_reconstructor_gesvj_beta_strm_fifo_U : component LLSSineReconstruction_fifo_w60_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_din,
        if_full_n => sine_reconstructor_gesvj_beta_strm_full_n,
        if_write => sine_reconstructor_gesvj_beta_strm_write,
        if_dout => sine_reconstructor_gesvj_beta_strm_dout,
        if_empty_n => sine_reconstructor_gesvj_beta_strm_empty_n,
        if_read => sine_reconstructor_gesvj_beta_strm_read);

    sine_reconstructor_gesvj_gamma_strm_fifo_U : component LLSSineReconstruction_fifo_w60_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_din,
        if_full_n => sine_reconstructor_gesvj_gamma_strm_full_n,
        if_write => sine_reconstructor_gesvj_gamma_strm_write,
        if_dout => sine_reconstructor_gesvj_gamma_strm_dout,
        if_empty_n => sine_reconstructor_gesvj_gamma_strm_empty_n,
        if_read => sine_reconstructor_gesvj_gamma_strm_read);

    sine_reconstructor_gesvj_s_strm_fifo_U : component LLSSineReconstruction_fifo_w60_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_din,
        if_full_n => sine_reconstructor_gesvj_s_strm_full_n,
        if_write => sine_reconstructor_gesvj_s_strm_write,
        if_dout => sine_reconstructor_gesvj_s_strm_dout,
        if_empty_n => sine_reconstructor_gesvj_s_strm_empty_n,
        if_read => sine_reconstructor_gesvj_s_strm_read);

    sine_reconstructor_gesvj_c_strm_fifo_U : component LLSSineReconstruction_fifo_w60_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_din,
        if_full_n => sine_reconstructor_gesvj_c_strm_full_n,
        if_write => sine_reconstructor_gesvj_c_strm_write,
        if_dout => sine_reconstructor_gesvj_c_strm_dout,
        if_empty_n => sine_reconstructor_gesvj_c_strm_empty_n,
        if_read => sine_reconstructor_gesvj_c_strm_read);

    sine_reconstructor_gesvj_conv_strm_fifo_U : component LLSSineReconstruction_fifo_w60_d16_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_din,
        if_full_n => sine_reconstructor_gesvj_conv_strm_full_n,
        if_write => sine_reconstructor_gesvj_conv_strm_write,
        if_dout => sine_reconstructor_gesvj_conv_strm_dout,
        if_empty_n => sine_reconstructor_gesvj_conv_strm_empty_n,
        if_read => sine_reconstructor_gesvj_conv_strm_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state11))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state11);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state14) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_computeRemainingChannels_fu_467_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_computeRemainingChannels_fu_467_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_computeRemainingChannels_fu_467_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_computeRemainingChannels_fu_467_ap_ready = ap_const_logic_1)) then 
                    grp_computeRemainingChannels_fu_467_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_loadData_fu_593_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_loadData_fu_593_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln63_fu_670_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_loadData_fu_593_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_loadData_fu_593_ap_ready = ap_const_logic_1)) then 
                    grp_loadData_fu_593_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_loadSlidingWindow_fu_533_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_loadSlidingWindow_fu_533_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_loadSlidingWindow_fu_533_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_loadSlidingWindow_fu_533_ap_ready = ap_const_logic_1)) then 
                    grp_loadSlidingWindow_fu_533_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_writeSamplesToRAM_fu_628_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_writeSamplesToRAM_fu_628_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_writeSamplesToRAM_fu_628_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_writeSamplesToRAM_fu_628_ap_ready = ap_const_logic_1)) then 
                    grp_writeSamplesToRAM_fu_628_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_20_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_20_reg_456 <= ap_const_lv4_0;
            elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln139_reg_1192 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                i_20_reg_456 <= add_ln141_reg_1186;
            end if; 
        end if;
    end process;

    i_reg_445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i_reg_445 <= ap_const_lv4_0;
            elsif (((icmp_ln194_fu_1009_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_reg_445 <= add_ln194_fu_1003_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln141_reg_1186 <= add_ln141_fu_1026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln139_fu_1032_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln142_reg_1206 <= add_ln142_fu_1048_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln194_fu_1009_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    i_cast_reg_1176(3 downto 0) <= i_cast_fu_1015_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln139_reg_1192 <= icmp_ln139_fu_1032_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln194_reg_1172 <= icmp_ln194_fu_1009_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln55_reg_1097 <= icmp_ln55_fu_664_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln63_reg_1106 <= icmp_ln63_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                icmp_ln935_reg_1125 <= icmp_ln935_fu_696_p2;
                icmp_ln954_reg_1147 <= icmp_ln954_fu_852_p2;
                p_Result_296_reg_1130 <= grp_computeRemainingChannels_fu_467_ap_return(59 downto 59);
                select_ln954_reg_1152 <= select_ln954_fu_872_p3;
                sub_ln944_reg_1141 <= sub_ln944_fu_754_p2;
                tmp_V_41_reg_1135 <= tmp_V_41_fu_716_p3;
                trunc_ln943_reg_1157 <= trunc_ln943_fu_880_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln139_reg_1192 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                phases_i_load_reg_1211 <= phases_i_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                select_ln935_reg_1162 <= select_ln935_fu_996_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                sine_reconstructor_phase_ref_idx_s_reg_1110 <= grp_loadData_fu_593_ap_return_0;
                trunc_ln183_1_reg_1120 <= trunc_ln183_1_fu_692_p1;
                trunc_ln183_reg_1115 <= trunc_ln183_fu_684_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_loadSlidingWindow_fu_533_sliding_window_back_ptr_s_o_ap_vld = ap_const_logic_1))) then
                sliding_window_back_ptr_s <= grp_loadSlidingWindow_fu_533_sliding_window_back_ptr_s_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_loadSlidingWindow_fu_533_sliding_window_front_ptr_s_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                sliding_window_front_ptr_s <= grp_loadSlidingWindow_fu_533_sliding_window_front_ptr_s_o;
            end if;
        end if;
    end process;
    i_cast_reg_1176(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln55_fu_664_p2, ap_CS_fsm_state2, icmp_ln63_fu_670_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_enable_reg_pp0_iter0, icmp_ln194_fu_1009_p2, ap_enable_reg_pp1_iter0, icmp_ln139_fu_1032_p2, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp1_stage1_subdone, grp_computeRemainingChannels_fu_467_ap_done, grp_loadSlidingWindow_fu_533_ap_done, grp_loadData_fu_593_ap_done, grp_writeSamplesToRAM_fu_628_ap_done, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_loadSlidingWindow_fu_533_ap_done = ap_const_logic_1) and (icmp_ln55_fu_664_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((grp_loadSlidingWindow_fu_533_ap_done = ap_const_logic_1) and (icmp_ln55_fu_664_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_writeSamplesToRAM_fu_628_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln63_fu_670_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_loadData_fu_593_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_computeRemainingChannels_fu_467_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln194_fu_1009_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln194_fu_1009_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((icmp_ln139_fu_1032_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((icmp_ln139_fu_1032_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    LD_fu_992_p1 <= p_Result_299_fu_980_p5(32 - 1 downto 0);
    add_ln141_fu_1026_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_20_phi_fu_460_p4) + unsigned(ap_const_lv4_1));
    add_ln142_fu_1048_p2 <= std_logic_vector(unsigned(i_24_cast_fu_1044_p1) + unsigned(ap_const_lv5_D));
    add_ln194_fu_1003_p2 <= std_logic_vector(unsigned(i_reg_445) + unsigned(ap_const_lv4_1));
    add_ln954_fu_898_p2 <= std_logic_vector(unsigned(sub_ln944_reg_1141) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln964_fu_967_p2 <= std_logic_vector(unsigned(sub_ln964_fu_962_p2) + unsigned(select_ln943_fu_954_p3));

    amplitudes_i_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, i_cast_reg_1176, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter1, ap_block_pp1_stage0, ap_block_pp0_stage0, i_24_cast9_fu_1038_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            amplitudes_i_address0 <= i_24_cast9_fu_1038_p1(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            amplitudes_i_address0 <= i_cast_reg_1176(4 - 1 downto 0);
        else 
            amplitudes_i_address0 <= "XXXX";
        end if; 
    end process;


    amplitudes_i_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            amplitudes_i_ce0 <= ap_const_logic_1;
        else 
            amplitudes_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    amplitudes_i_d0 <= sine_reconstructor_6_q0;

    amplitudes_i_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln194_reg_1172, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln194_reg_1172 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            amplitudes_i_we0 <= ap_const_logic_1;
        else 
            amplitudes_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln949_17_fu_858_p2 <= (xor_ln949_fu_838_p2 and p_Result_298_fu_844_p3);
    and_ln949_fu_818_p2 <= (tmp_V_41_fu_716_p3 and or_ln949_16_fu_812_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(13);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state17 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state11_assign_proc : process(icmp_ln194_fu_1009_p2)
    begin
        if ((icmp_ln194_fu_1009_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state14_assign_proc : process(icmp_ln139_fu_1032_p2)
    begin
        if ((icmp_ln139_fu_1032_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_20_phi_fu_460_p4_assign_proc : process(i_20_reg_456, add_ln141_reg_1186, ap_CS_fsm_pp1_stage0, icmp_ln139_reg_1192, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln139_reg_1192 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_i_20_phi_fu_460_p4 <= add_ln141_reg_1186;
        else 
            ap_phi_mux_i_20_phi_fu_460_p4 <= i_20_reg_456;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    buffer_in_0_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_0_address0;
    buffer_in_0_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_0_ce0;
    buffer_in_10_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_10_address0;
    buffer_in_10_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_10_ce0;
    buffer_in_11_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_11_address0;
    buffer_in_11_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_11_ce0;
    buffer_in_1_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_1_address0;
    buffer_in_1_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_1_ce0;
    buffer_in_2_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_2_address0;
    buffer_in_2_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_2_ce0;
    buffer_in_3_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_3_address0;
    buffer_in_3_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_3_ce0;
    buffer_in_4_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_4_address0;
    buffer_in_4_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_4_ce0;
    buffer_in_5_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_5_address0;
    buffer_in_5_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_5_ce0;
    buffer_in_6_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_6_address0;
    buffer_in_6_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_6_ce0;
    buffer_in_7_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_7_address0;
    buffer_in_7_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_7_ce0;
    buffer_in_8_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_8_address0;
    buffer_in_8_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_8_ce0;
    buffer_in_9_address0 <= grp_loadSlidingWindow_fu_533_buffer_in_9_address0;
    buffer_in_9_ce0 <= grp_loadSlidingWindow_fu_533_buffer_in_9_ce0;
    grp_computeRemainingChannels_fu_467_ap_start <= grp_computeRemainingChannels_fu_467_ap_start_reg;
    grp_computeRemainingChannels_fu_467_grp_fu_1216_p_dout0 <= grp_fu_1216_p2;
    grp_computeRemainingChannels_fu_467_grp_fu_1220_p_dout0 <= grp_fu_1220_p2;

    grp_fu_1216_ce_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_grp_fu_1216_p_ce, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1216_ce <= grp_computeRemainingChannels_fu_467_grp_fu_1216_p_ce;
        else 
            grp_fu_1216_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1216_p0 <= grp_computeRemainingChannels_fu_467_grp_fu_1216_p_din0;
    grp_fu_1216_p1 <= grp_computeRemainingChannels_fu_467_grp_fu_1216_p_din1;

    grp_fu_1220_ce_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_grp_fu_1220_p_ce, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1220_ce <= grp_computeRemainingChannels_fu_467_grp_fu_1220_p_ce;
        else 
            grp_fu_1220_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1220_p0 <= grp_computeRemainingChannels_fu_467_grp_fu_1220_p_din0;
    grp_fu_1220_p1 <= grp_computeRemainingChannels_fu_467_grp_fu_1220_p_din1;
    grp_loadData_fu_593_ap_start <= grp_loadData_fu_593_ap_start_reg;
    grp_loadSlidingWindow_fu_533_ap_start <= grp_loadSlidingWindow_fu_533_ap_start_reg;
    grp_writeSamplesToRAM_fu_628_ap_start <= grp_writeSamplesToRAM_fu_628_ap_start_reg;
    i_24_cast9_fu_1038_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_20_phi_fu_460_p4),64));
    i_24_cast_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_20_phi_fu_460_p4),5));
    i_cast_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_445),64));
    icmp_ln139_fu_1032_p2 <= "1" when (ap_phi_mux_i_20_phi_fu_460_p4 = ap_const_lv4_C) else "0";
    icmp_ln194_fu_1009_p2 <= "1" when (i_reg_445 = ap_const_lv4_C) else "0";
    icmp_ln55_fu_664_p2 <= "1" when (samples_buffer_out_q0 = ap_const_lv32_1) else "0";
    icmp_ln63_fu_670_p2 <= "1" when (sines_buffer_out_q0 = ap_const_lv32_1) else "0";
    icmp_ln935_fu_696_p2 <= "1" when (grp_computeRemainingChannels_fu_467_ap_return = ap_const_lv60_0) else "0";
    icmp_ln946_fu_776_p2 <= "1" when (signed(tmp_166_fu_766_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln949_fu_824_p2 <= "0" when (and_ln949_fu_818_p2 = ap_const_lv60_0) else "1";
    icmp_ln954_fu_852_p2 <= "1" when (signed(lsb_index_fu_760_p2) > signed(ap_const_lv32_0)) else "0";
    l_fu_750_p1 <= tmp_fu_742_p3(32 - 1 downto 0);
    lsb_index_fu_760_p2 <= std_logic_vector(unsigned(sub_ln944_fu_754_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln947_fu_796_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv60_FFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln947_fu_792_p1(31-1 downto 0)))));
    lshr_ln954_fu_907_p2 <= std_logic_vector(shift_right(unsigned(tmp_V_41_reg_1135),to_integer(unsigned('0' & zext_ln954_fu_903_p1(31-1 downto 0)))));
    m_64_fu_926_p2 <= std_logic_vector(unsigned(zext_ln951_fu_919_p1) + unsigned(zext_ln961_fu_923_p1));
    m_fu_912_p3 <= 
        lshr_ln954_fu_907_p2 when (icmp_ln954_reg_1147(0) = '1') else 
        shl_ln955_fu_893_p2;
    m_s_fu_932_p4 <= m_64_fu_926_p2(60 downto 1);
    or_ln949_16_fu_812_p2 <= (shl_ln949_fu_806_p2 or lshr_ln947_fu_796_p2);
    p_Result_294_fu_946_p3 <= m_64_fu_926_p2(25 downto 25);
    p_Result_296_fu_702_p3 <= grp_computeRemainingChannels_fu_467_ap_return(59 downto 59);
    p_Result_297_fu_734_p3 <= (ap_const_lv4_F & p_Result_s_fu_724_p4);
    p_Result_298_fu_844_p3 <= tmp_V_41_fu_716_p3(to_integer(unsigned(lsb_index_fu_760_p2)) downto to_integer(unsigned(lsb_index_fu_760_p2))) when (to_integer(unsigned(lsb_index_fu_760_p2))>= 0 and to_integer(unsigned(lsb_index_fu_760_p2))<=59) else "-";
    p_Result_299_fu_980_p5 <= (zext_ln951_15_fu_942_p1(63 downto 32) & tmp_s_fu_973_p3 & zext_ln951_15_fu_942_p1(22 downto 0));
    
    p_Result_s_fu_724_p4_proc : process(tmp_V_41_fu_716_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(60+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(60+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(60 - 1 downto 0);
    variable p_Result_s_fu_724_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(60 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(60 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(60 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3B(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := tmp_V_41_fu_716_p3;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(60-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(60-1-unsigned(ap_const_lv32_3B(6-1 downto 0)));
            for p_Result_s_fu_724_p4_i in 0 to 60-1 loop
                v0_cpy(p_Result_s_fu_724_p4_i) := tmp_V_41_fu_716_p3(60-1-p_Result_s_fu_724_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(60-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_724_p4 <= resvalue(60-1 downto 0);
    end process;


    phases_i_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, i_cast_fu_1015_p1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0, ap_block_pp0_stage0, i_24_cast9_fu_1038_p1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            phases_i_address0 <= i_24_cast9_fu_1038_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            phases_i_address0 <= i_cast_fu_1015_p1(4 - 1 downto 0);
        else 
            phases_i_address0 <= "XXXX";
        end if; 
    end process;


    phases_i_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            phases_i_ce0 <= ap_const_logic_1;
        else 
            phases_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    phases_i_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, icmp_ln194_fu_1009_p2)
    begin
        if (((icmp_ln194_fu_1009_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            phases_i_we0 <= ap_const_logic_1;
        else 
            phases_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    samples_buffer_out_addr_reg_1092 <= ap_const_lv64_0(10 - 1 downto 0);

    samples_buffer_out_address0_assign_proc : process(ap_CS_fsm_state1, samples_buffer_out_addr_reg_1092, ap_CS_fsm_state5, grp_writeSamplesToRAM_fu_628_samples_buffer_out_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            samples_buffer_out_address0 <= samples_buffer_out_addr_reg_1092;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            samples_buffer_out_address0 <= ap_const_lv64_0(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            samples_buffer_out_address0 <= grp_writeSamplesToRAM_fu_628_samples_buffer_out_address0;
        else 
            samples_buffer_out_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    samples_buffer_out_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, grp_writeSamplesToRAM_fu_628_samples_buffer_out_ce0, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            samples_buffer_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            samples_buffer_out_ce0 <= grp_writeSamplesToRAM_fu_628_samples_buffer_out_ce0;
        else 
            samples_buffer_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    samples_buffer_out_d0_assign_proc : process(ap_CS_fsm_state5, grp_writeSamplesToRAM_fu_628_samples_buffer_out_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            samples_buffer_out_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            samples_buffer_out_d0 <= grp_writeSamplesToRAM_fu_628_samples_buffer_out_d0;
        else 
            samples_buffer_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    samples_buffer_out_we0_assign_proc : process(icmp_ln55_reg_1097, ap_CS_fsm_state5, grp_writeSamplesToRAM_fu_628_samples_buffer_out_we0, ap_CS_fsm_state4)
    begin
        if (((icmp_ln55_reg_1097 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            samples_buffer_out_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            samples_buffer_out_we0 <= grp_writeSamplesToRAM_fu_628_samples_buffer_out_we0;
        else 
            samples_buffer_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln935_fu_996_p3 <= 
        ap_const_lv32_0 when (icmp_ln935_reg_1125(0) = '1') else 
        LD_fu_992_p1;
    select_ln943_fu_954_p3 <= 
        ap_const_lv8_7F when (p_Result_294_fu_946_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln946_fu_864_p3 <= 
        icmp_ln949_fu_824_p2 when (icmp_ln946_fu_776_p2(0) = '1') else 
        p_Result_298_fu_844_p3;
    select_ln954_fu_872_p3 <= 
        select_ln946_fu_864_p3 when (icmp_ln954_fu_852_p2(0) = '1') else 
        and_ln949_17_fu_858_p2;
    shl_ln949_fu_806_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv60_1),to_integer(unsigned('0' & zext_ln949_fu_802_p1(31-1 downto 0)))));
    shl_ln955_fu_893_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_41_reg_1135),to_integer(unsigned('0' & zext_ln955_fu_889_p1(31-1 downto 0)))));

    sine_reconstructor_6_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, i_cast_fu_1015_p1, grp_computeRemainingChannels_fu_467_this_amplitudes_s_address0, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sine_reconstructor_6_address0 <= i_cast_fu_1015_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_6_address0 <= grp_computeRemainingChannels_fu_467_this_amplitudes_s_address0;
        else 
            sine_reconstructor_6_address0 <= "XXXX";
        end if; 
    end process;


    sine_reconstructor_6_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, grp_computeRemainingChannels_fu_467_this_amplitudes_s_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sine_reconstructor_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_6_ce0 <= grp_computeRemainingChannels_fu_467_this_amplitudes_s_ce0;
        else 
            sine_reconstructor_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_6_we0_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_this_amplitudes_s_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_6_we0 <= grp_computeRemainingChannels_fu_467_this_amplitudes_s_we0;
        else 
            sine_reconstructor_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_alpha_strm_read_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_alpha_strm_read <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_read;
        else 
            sine_reconstructor_gesvj_alpha_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_alpha_strm_write_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_alpha_strm_write <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_873_write;
        else 
            sine_reconstructor_gesvj_alpha_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_beta_strm_read_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_beta_strm_read <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_read;
        else 
            sine_reconstructor_gesvj_beta_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_beta_strm_write_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_beta_strm_write <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_974_write;
        else 
            sine_reconstructor_gesvj_beta_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_c_strm_read_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_c_strm_read <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_read;
        else 
            sine_reconstructor_gesvj_c_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_c_strm_write_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_c_strm_write <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1277_write;
        else 
            sine_reconstructor_gesvj_c_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_conv_strm_read_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_conv_strm_read <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_read;
        else 
            sine_reconstructor_gesvj_conv_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_conv_strm_write_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_conv_strm_write <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1378_write;
        else 
            sine_reconstructor_gesvj_conv_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_gamma_strm_read_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_gamma_strm_read <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_read;
        else 
            sine_reconstructor_gesvj_gamma_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_gamma_strm_write_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_gamma_strm_write <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1075_write;
        else 
            sine_reconstructor_gesvj_gamma_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_s_strm_read_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_s_strm_read <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_read;
        else 
            sine_reconstructor_gesvj_s_strm_read <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_gesvj_s_strm_write_assign_proc : process(ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_gesvj_s_strm_write <= grp_computeRemainingChannels_fu_467_sine_reconstructor_16_1176_write;
        else 
            sine_reconstructor_gesvj_s_strm_write <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_times_V_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_this_times_address0, grp_loadData_fu_593_this_times_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sine_reconstructor_times_V_address0 <= grp_loadData_fu_593_this_times_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_times_V_address0 <= grp_computeRemainingChannels_fu_467_this_times_address0;
        else 
            sine_reconstructor_times_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    sine_reconstructor_times_V_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_this_times_ce0, grp_loadData_fu_593_this_times_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sine_reconstructor_times_V_ce0 <= grp_loadData_fu_593_this_times_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sine_reconstructor_times_V_ce0 <= grp_computeRemainingChannels_fu_467_this_times_ce0;
        else 
            sine_reconstructor_times_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sine_reconstructor_times_V_we0_assign_proc : process(ap_CS_fsm_state7, grp_loadData_fu_593_this_times_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sine_reconstructor_times_V_we0 <= grp_loadData_fu_593_this_times_we0;
        else 
            sine_reconstructor_times_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sines_buffer_out_addr_reg_1101 <= ap_const_lv64_0(5 - 1 downto 0);

    sines_buffer_out_address0_assign_proc : process(sines_buffer_out_addr_reg_1101, ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln141_fu_1054_p1, ap_block_pp1_stage1, zext_ln142_fu_1058_p1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            sines_buffer_out_address0 <= sines_buffer_out_addr_reg_1101;
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            sines_buffer_out_address0 <= zext_ln142_fu_1058_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            sines_buffer_out_address0 <= zext_ln141_fu_1054_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            sines_buffer_out_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            sines_buffer_out_address0 <= "XXXXX";
        end if; 
    end process;


    sines_buffer_out_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            sines_buffer_out_ce0 <= ap_const_logic_1;
        else 
            sines_buffer_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sines_buffer_out_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, phases_i_load_reg_1211, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, amplitudes_i_q0, ap_block_pp1_stage0, ap_block_pp1_stage1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            sines_buffer_out_d0 <= ap_const_lv32_0;
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            sines_buffer_out_d0 <= phases_i_load_reg_1211;
        elsif (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            sines_buffer_out_d0 <= amplitudes_i_q0;
        else 
            sines_buffer_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    sines_buffer_out_we0_assign_proc : process(icmp_ln63_reg_1106, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001, icmp_ln139_reg_1192, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state17)
    begin
        if ((((icmp_ln139_reg_1192 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((icmp_ln63_reg_1106 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln139_reg_1192 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            sines_buffer_out_we0 <= ap_const_logic_1;
        else 
            sines_buffer_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_sample_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_address0, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address0, grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_sample_V_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_sample_V_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_sample_V_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sliding_window_buffer_samples_sample_V_address0 <= grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_address0;
        else 
            sliding_window_buffer_samples_sample_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_sample_V_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address1, grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address1, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_sample_V_address1 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_sample_V_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_sample_V_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_address1;
        else 
            sliding_window_buffer_samples_sample_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_sample_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state9, grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_ce0, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_sample_V_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_sample_V_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_sample_V_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            sliding_window_buffer_samples_sample_V_ce0 <= grp_computeRemainingChannels_fu_467_sliding_window_buffer_samples_sample_V_ce0;
        else 
            sliding_window_buffer_samples_sample_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_sample_V_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce1, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_sample_V_ce1 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_sample_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_sample_V_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_sample_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_sample_V_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_ce1;
        else 
            sliding_window_buffer_samples_sample_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_sample_V_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_sample_V_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we0;
        else 
            sliding_window_buffer_samples_sample_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_sample_V_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_sample_V_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_sample_V_we1;
        else 
            sliding_window_buffer_samples_sample_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_0_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_0_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_0_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_0_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_0_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_0_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_0_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_0_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_0_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_0_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_0_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_0_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_0_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_0_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_0_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_0_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_0_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_0_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_0_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_10_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_10_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_10_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_10_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_10_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_10_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_10_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_10_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_10_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_10_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_10_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_10_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_10_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_10_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_10_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_10_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_10_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_10_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_10_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_10_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_10_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_11_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_11_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_11_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_11_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_11_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_11_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_11_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_11_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_11_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_11_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_11_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_11_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_11_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_11_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_11_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_11_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_11_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_11_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_11_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_11_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_11_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_1_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_1_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_1_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_1_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_1_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_1_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_1_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_1_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_1_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_1_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_1_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_1_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_1_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_1_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_1_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_1_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_1_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_2_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_2_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_2_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_2_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_2_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_2_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_2_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_2_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_2_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_2_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_2_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_2_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_2_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_2_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_2_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_2_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_2_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_2_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_3_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_3_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_3_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_3_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_3_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_3_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_3_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_3_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_3_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_3_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_3_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_3_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_3_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_3_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_3_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_3_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_3_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_3_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_3_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_4_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_4_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_4_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_4_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_4_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_4_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_4_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_4_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_4_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_4_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_4_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_4_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_4_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_4_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_4_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_4_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_4_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_4_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_4_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_5_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_5_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_5_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_5_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_5_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_5_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_5_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_5_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_5_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_5_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_5_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_5_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_5_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_5_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_5_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_5_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_5_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_5_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_5_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_5_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_6_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_6_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_6_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_6_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_6_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_6_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_6_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_6_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_6_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_6_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_6_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_6_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_6_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_6_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_6_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_6_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_6_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_6_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_6_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_6_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_7_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_7_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_7_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_7_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_7_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_7_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_7_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_7_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_7_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_7_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_7_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_7_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_7_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_7_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_7_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_7_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_7_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_7_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_7_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_7_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_8_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_8_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_8_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_8_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_8_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_8_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_8_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_8_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_8_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_8_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_8_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_8_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_8_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_8_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_8_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_8_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_8_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_8_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_8_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_8_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_9_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_9_address0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_9_address0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_9_address0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address0;
        else 
            sliding_window_buffer_samples_timestamp_V_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_9_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_9_address1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_9_address1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_address1;
        else 
            sliding_window_buffer_samples_timestamp_V_9_address1 <= "XXXXXXX";
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_9_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce0, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce0, grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            sliding_window_buffer_samples_timestamp_V_9_ce0 <= grp_writeSamplesToRAM_fu_628_sliding_window_buffer_samples_timestamp_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_9_ce0 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_9_ce0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce0;
        else 
            sliding_window_buffer_samples_timestamp_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_9_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce1, grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            sliding_window_buffer_samples_timestamp_V_9_ce1 <= grp_loadData_fu_593_sliding_window_buffer_samples_timestamp_V_9_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_9_ce1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_ce1;
        else 
            sliding_window_buffer_samples_timestamp_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_9_we0_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_9_we0 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we0;
        else 
            sliding_window_buffer_samples_timestamp_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sliding_window_buffer_samples_timestamp_V_9_we1_assign_proc : process(ap_CS_fsm_state2, grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            sliding_window_buffer_samples_timestamp_V_9_we1 <= grp_loadSlidingWindow_fu_533_sliding_window_buffer_samples_timestamp_V_9_we1;
        else 
            sliding_window_buffer_samples_timestamp_V_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln944_fu_754_p2 <= std_logic_vector(unsigned(ap_const_lv32_3C) - unsigned(l_fu_750_p1));
    sub_ln947_fu_786_p2 <= std_logic_vector(unsigned(ap_const_lv6_15) - unsigned(trunc_ln947_fu_782_p1));
    sub_ln955_fu_884_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln944_reg_1141));
    sub_ln964_fu_962_p2 <= std_logic_vector(unsigned(ap_const_lv8_15) - unsigned(trunc_ln943_reg_1157));
    tmp_166_fu_766_p4 <= lsb_index_fu_760_p2(31 downto 1);
    tmp_167_fu_830_p3 <= lsb_index_fu_760_p2(31 downto 31);
    tmp_V_41_fu_716_p3 <= 
        tmp_V_fu_710_p2 when (p_Result_296_fu_702_p3(0) = '1') else 
        grp_computeRemainingChannels_fu_467_ap_return;
    tmp_V_fu_710_p2 <= std_logic_vector(unsigned(ap_const_lv60_0) - unsigned(grp_computeRemainingChannels_fu_467_ap_return));
    
    tmp_fu_742_p3_proc : process(p_Result_297_fu_734_p3)
    begin
        tmp_fu_742_p3 <= std_logic_vector(to_unsigned(64, 64));
        for i in 0 to 64 - 1 loop
            if p_Result_297_fu_734_p3(i) = '1' then
                tmp_fu_742_p3 <= std_logic_vector(to_unsigned(i,64));
                exit;
            end if;
        end loop;
    end process;

    tmp_s_fu_973_p3 <= (p_Result_296_reg_1130 & add_ln964_fu_967_p2);
    trunc_ln183_1_fu_692_p1 <= grp_loadData_fu_593_ap_return_2(7 - 1 downto 0);
    trunc_ln183_fu_684_p1 <= grp_loadData_fu_593_ap_return_1(4 - 1 downto 0);
    trunc_ln943_fu_880_p1 <= tmp_fu_742_p3(8 - 1 downto 0);
    trunc_ln947_fu_782_p1 <= sub_ln944_fu_754_p2(6 - 1 downto 0);
    xor_ln949_fu_838_p2 <= (tmp_167_fu_830_p3 xor ap_const_lv1_1);
    zext_ln141_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln141_reg_1186),64));
    zext_ln142_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln142_reg_1206),64));
    zext_ln947_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln947_fu_786_p2),60));
    zext_ln949_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lsb_index_fu_760_p2),60));
    zext_ln951_15_fu_942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_s_fu_932_p4),64));
    zext_ln951_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_912_p3),61));
    zext_ln954_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln954_fu_898_p2),60));
    zext_ln955_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln955_fu_884_p2),60));
    zext_ln961_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln954_reg_1152),61));
end behav;
