Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 4853135e2b5e4ef496a64c5cd4a3044a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port I1 [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:82]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSource [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:169]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port Addr [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:182]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port DatatoReg [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:186]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port I1 [C:/Users/Frey/Desktop/Lab1/core/RV32core.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.IBUFGDS
Compiling module xil_defaultlib.clk_diff
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.my_clk_gen
Compiling module xil_defaultlib.btn_scan(CLK_FREQ=25)
Compiling module xil_defaultlib.parallel2serial(P_CLK_FREQ=25,S_...
Compiling module xil_defaultlib.parallel2serial(P_CLK_FREQ=25,S_...
Compiling module xil_defaultlib.display_default
Compiling module xil_defaultlib.debug_clk
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.CtrlUnit
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.cmp_32
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.REG_ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.REG_EX_MEM
Compiling module xil_defaultlib.RAM_B
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.CPUTEST
Compiling module xil_defaultlib.RV32core
Compiling module xil_defaultlib.Code2Inst
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111010...
Compiling module unisims_ver.RAMB16_S1(INIT_00=256'b011111101...
Compiling module xil_defaultlib.FONT8_16
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.VGA_TESTP
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
