|apf_top
clk_74a => clk_74a.IN3
clk_74b => clk_74b.IN1
cart_tran_bank2[0] <> core_top:ic.cart_tran_bank2
cart_tran_bank2[1] <> core_top:ic.cart_tran_bank2
cart_tran_bank2[2] <> core_top:ic.cart_tran_bank2
cart_tran_bank2[3] <> core_top:ic.cart_tran_bank2
cart_tran_bank2[4] <> core_top:ic.cart_tran_bank2
cart_tran_bank2[5] <> core_top:ic.cart_tran_bank2
cart_tran_bank2[6] <> core_top:ic.cart_tran_bank2
cart_tran_bank2[7] <> core_top:ic.cart_tran_bank2
cart_tran_bank2_dir <= core_top:ic.cart_tran_bank2_dir
cart_tran_bank3[0] <> core_top:ic.cart_tran_bank3
cart_tran_bank3[1] <> core_top:ic.cart_tran_bank3
cart_tran_bank3[2] <> core_top:ic.cart_tran_bank3
cart_tran_bank3[3] <> core_top:ic.cart_tran_bank3
cart_tran_bank3[4] <> core_top:ic.cart_tran_bank3
cart_tran_bank3[5] <> core_top:ic.cart_tran_bank3
cart_tran_bank3[6] <> core_top:ic.cart_tran_bank3
cart_tran_bank3[7] <> core_top:ic.cart_tran_bank3
cart_tran_bank3_dir <= core_top:ic.cart_tran_bank3_dir
cart_tran_bank1[0] <> core_top:ic.cart_tran_bank1
cart_tran_bank1[1] <> core_top:ic.cart_tran_bank1
cart_tran_bank1[2] <> core_top:ic.cart_tran_bank1
cart_tran_bank1[3] <> core_top:ic.cart_tran_bank1
cart_tran_bank1[4] <> core_top:ic.cart_tran_bank1
cart_tran_bank1[5] <> core_top:ic.cart_tran_bank1
cart_tran_bank1[6] <> core_top:ic.cart_tran_bank1
cart_tran_bank1[7] <> core_top:ic.cart_tran_bank1
cart_tran_bank1_dir <= core_top:ic.cart_tran_bank1_dir
cart_tran_bank0[4] <> core_top:ic.cart_tran_bank0
cart_tran_bank0[5] <> core_top:ic.cart_tran_bank0
cart_tran_bank0[6] <> core_top:ic.cart_tran_bank0
cart_tran_bank0[7] <> core_top:ic.cart_tran_bank0
cart_tran_bank0_dir <= core_top:ic.cart_tran_bank0_dir
cart_tran_pin30 <> core_top:ic.cart_tran_pin30
cart_tran_pin30_dir <= core_top:ic.cart_tran_pin30_dir
cart_pin30_pwroff_reset <= core_top:ic.cart_pin30_pwroff_reset
cart_tran_pin31 <> core_top:ic.cart_tran_pin31
cart_tran_pin31_dir <= core_top:ic.cart_tran_pin31_dir
port_ir_rx => port_ir_rx.IN1
port_ir_tx <= core_top:ic.port_ir_tx
port_ir_rx_disable <= core_top:ic.port_ir_rx_disable
port_tran_si <> core_top:ic.port_tran_si
port_tran_si_dir <= core_top:ic.port_tran_si_dir
port_tran_so <> core_top:ic.port_tran_so
port_tran_so_dir <= core_top:ic.port_tran_so_dir
port_tran_sck <> core_top:ic.port_tran_sck
port_tran_sck_dir <= core_top:ic.port_tran_sck_dir
port_tran_sd <> core_top:ic.port_tran_sd
port_tran_sd_dir <= core_top:ic.port_tran_sd_dir
scal_vid[0] <> scal_vid[0]
scal_vid[1] <> scal_vid[1]
scal_vid[2] <> scal_vid[2]
scal_vid[3] <> scal_vid[3]
scal_vid[4] <> scal_vid[4]
scal_vid[5] <> scal_vid[5]
scal_vid[6] <> scal_vid[6]
scal_vid[7] <> scal_vid[7]
scal_vid[8] <> scal_vid[8]
scal_vid[9] <> scal_vid[9]
scal_vid[10] <> scal_vid[10]
scal_vid[11] <> scal_vid[11]
scal_clk <> mf_ddio_bidir_12:isclk.padio
scal_de <> scal_de
scal_skip <> scal_skip
scal_vs <> scal_vs
scal_hs <> scal_hs
scal_audmclk <= core_top:ic.audio_mclk
scal_audadc => scal_audadc.IN1
scal_auddac <= core_top:ic.audio_dac
scal_audlrck <= core_top:ic.audio_lrck
bridge_spimosi <> io_bridge_peripheral:ibs.phy_spimosi
bridge_spimiso <> io_bridge_peripheral:ibs.phy_spimiso
bridge_spiclk <> io_bridge_peripheral:ibs.phy_spiclk
bridge_spiss => bridge_spiss.IN1
bridge_1wire <> io_pad_controller:ipm.pad_1wire
cram0_a[16] <= core_top:ic.cram0_a
cram0_a[17] <= core_top:ic.cram0_a
cram0_a[18] <= core_top:ic.cram0_a
cram0_a[19] <= core_top:ic.cram0_a
cram0_a[20] <= core_top:ic.cram0_a
cram0_a[21] <= core_top:ic.cram0_a
cram0_dq[0] <> core_top:ic.cram0_dq
cram0_dq[1] <> core_top:ic.cram0_dq
cram0_dq[2] <> core_top:ic.cram0_dq
cram0_dq[3] <> core_top:ic.cram0_dq
cram0_dq[4] <> core_top:ic.cram0_dq
cram0_dq[5] <> core_top:ic.cram0_dq
cram0_dq[6] <> core_top:ic.cram0_dq
cram0_dq[7] <> core_top:ic.cram0_dq
cram0_dq[8] <> core_top:ic.cram0_dq
cram0_dq[9] <> core_top:ic.cram0_dq
cram0_dq[10] <> core_top:ic.cram0_dq
cram0_dq[11] <> core_top:ic.cram0_dq
cram0_dq[12] <> core_top:ic.cram0_dq
cram0_dq[13] <> core_top:ic.cram0_dq
cram0_dq[14] <> core_top:ic.cram0_dq
cram0_dq[15] <> core_top:ic.cram0_dq
cram0_wait => cram0_wait.IN1
cram0_clk <= core_top:ic.cram0_clk
cram0_adv_n <= core_top:ic.cram0_adv_n
cram0_cre <= core_top:ic.cram0_cre
cram0_ce0_n <= core_top:ic.cram0_ce0_n
cram0_ce1_n <= core_top:ic.cram0_ce1_n
cram0_oe_n <= core_top:ic.cram0_oe_n
cram0_we_n <= core_top:ic.cram0_we_n
cram0_ub_n <= core_top:ic.cram0_ub_n
cram0_lb_n <= core_top:ic.cram0_lb_n
cram1_a[16] <= core_top:ic.cram1_a
cram1_a[17] <= core_top:ic.cram1_a
cram1_a[18] <= core_top:ic.cram1_a
cram1_a[19] <= core_top:ic.cram1_a
cram1_a[20] <= core_top:ic.cram1_a
cram1_a[21] <= core_top:ic.cram1_a
cram1_dq[0] <> core_top:ic.cram1_dq
cram1_dq[1] <> core_top:ic.cram1_dq
cram1_dq[2] <> core_top:ic.cram1_dq
cram1_dq[3] <> core_top:ic.cram1_dq
cram1_dq[4] <> core_top:ic.cram1_dq
cram1_dq[5] <> core_top:ic.cram1_dq
cram1_dq[6] <> core_top:ic.cram1_dq
cram1_dq[7] <> core_top:ic.cram1_dq
cram1_dq[8] <> core_top:ic.cram1_dq
cram1_dq[9] <> core_top:ic.cram1_dq
cram1_dq[10] <> core_top:ic.cram1_dq
cram1_dq[11] <> core_top:ic.cram1_dq
cram1_dq[12] <> core_top:ic.cram1_dq
cram1_dq[13] <> core_top:ic.cram1_dq
cram1_dq[14] <> core_top:ic.cram1_dq
cram1_dq[15] <> core_top:ic.cram1_dq
cram1_wait => cram1_wait.IN1
cram1_clk <= core_top:ic.cram1_clk
cram1_adv_n <= core_top:ic.cram1_adv_n
cram1_cre <= core_top:ic.cram1_cre
cram1_ce0_n <= core_top:ic.cram1_ce0_n
cram1_ce1_n <= core_top:ic.cram1_ce1_n
cram1_oe_n <= core_top:ic.cram1_oe_n
cram1_we_n <= core_top:ic.cram1_we_n
cram1_ub_n <= core_top:ic.cram1_ub_n
cram1_lb_n <= core_top:ic.cram1_lb_n
dram_a[0] <= core_top:ic.dram_a
dram_a[1] <= core_top:ic.dram_a
dram_a[2] <= core_top:ic.dram_a
dram_a[3] <= core_top:ic.dram_a
dram_a[4] <= core_top:ic.dram_a
dram_a[5] <= core_top:ic.dram_a
dram_a[6] <= core_top:ic.dram_a
dram_a[7] <= core_top:ic.dram_a
dram_a[8] <= core_top:ic.dram_a
dram_a[9] <= core_top:ic.dram_a
dram_a[10] <= core_top:ic.dram_a
dram_a[11] <= core_top:ic.dram_a
dram_a[12] <= core_top:ic.dram_a
dram_ba[0] <= core_top:ic.dram_ba
dram_ba[1] <= core_top:ic.dram_ba
dram_dq[0] <> core_top:ic.dram_dq
dram_dq[1] <> core_top:ic.dram_dq
dram_dq[2] <> core_top:ic.dram_dq
dram_dq[3] <> core_top:ic.dram_dq
dram_dq[4] <> core_top:ic.dram_dq
dram_dq[5] <> core_top:ic.dram_dq
dram_dq[6] <> core_top:ic.dram_dq
dram_dq[7] <> core_top:ic.dram_dq
dram_dq[8] <> core_top:ic.dram_dq
dram_dq[9] <> core_top:ic.dram_dq
dram_dq[10] <> core_top:ic.dram_dq
dram_dq[11] <> core_top:ic.dram_dq
dram_dq[12] <> core_top:ic.dram_dq
dram_dq[13] <> core_top:ic.dram_dq
dram_dq[14] <> core_top:ic.dram_dq
dram_dq[15] <> core_top:ic.dram_dq
dram_dqm[0] <= core_top:ic.dram_dqm
dram_dqm[1] <= core_top:ic.dram_dqm
dram_clk <= core_top:ic.dram_clk
dram_cke <= core_top:ic.dram_cke
dram_ras_n <= core_top:ic.dram_ras_n
dram_cas_n <= core_top:ic.dram_cas_n
dram_we_n <= core_top:ic.dram_we_n
sram_a[0] <= core_top:ic.sram_a
sram_a[1] <= core_top:ic.sram_a
sram_a[2] <= core_top:ic.sram_a
sram_a[3] <= core_top:ic.sram_a
sram_a[4] <= core_top:ic.sram_a
sram_a[5] <= core_top:ic.sram_a
sram_a[6] <= core_top:ic.sram_a
sram_a[7] <= core_top:ic.sram_a
sram_a[8] <= core_top:ic.sram_a
sram_a[9] <= core_top:ic.sram_a
sram_a[10] <= core_top:ic.sram_a
sram_a[11] <= core_top:ic.sram_a
sram_a[12] <= core_top:ic.sram_a
sram_a[13] <= core_top:ic.sram_a
sram_a[14] <= core_top:ic.sram_a
sram_a[15] <= core_top:ic.sram_a
sram_a[16] <= core_top:ic.sram_a
sram_dq[0] <> core_top:ic.sram_dq
sram_dq[1] <> core_top:ic.sram_dq
sram_dq[2] <> core_top:ic.sram_dq
sram_dq[3] <> core_top:ic.sram_dq
sram_dq[4] <> core_top:ic.sram_dq
sram_dq[5] <> core_top:ic.sram_dq
sram_dq[6] <> core_top:ic.sram_dq
sram_dq[7] <> core_top:ic.sram_dq
sram_dq[8] <> core_top:ic.sram_dq
sram_dq[9] <> core_top:ic.sram_dq
sram_dq[10] <> core_top:ic.sram_dq
sram_dq[11] <> core_top:ic.sram_dq
sram_dq[12] <> core_top:ic.sram_dq
sram_dq[13] <> core_top:ic.sram_dq
sram_dq[14] <> core_top:ic.sram_dq
sram_dq[15] <> core_top:ic.sram_dq
sram_oe_n <= core_top:ic.sram_oe_n
sram_we_n <= core_top:ic.sram_we_n
sram_ub_n <= core_top:ic.sram_ub_n
sram_lb_n <= core_top:ic.sram_lb_n
vblank => vblank.IN1
dbg_tx <= core_top:ic.dbg_tx
dbg_rx => dbg_rx.IN1
user1 <= core_top:ic.user1
user2 => user2.IN1
bist <> bist
vpll_feed <= core_top:ic.vpll_feed
aux_sda <> core_top:ic.aux_sda
aux_scl <= core_top:ic.aux_scl


|apf_top|mf_ddio_bidir_12:isco
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_h[4] => datain_h[4].IN1
datain_h[5] => datain_h[5].IN1
datain_h[6] => datain_h[6].IN1
datain_h[7] => datain_h[7].IN1
datain_h[8] => datain_h[8].IN1
datain_h[9] => datain_h[9].IN1
datain_h[10] => datain_h[10].IN1
datain_h[11] => datain_h[11].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
datain_l[4] => datain_l[4].IN1
datain_l[5] => datain_l[5].IN1
datain_l[6] => datain_l[6].IN1
datain_l[7] => datain_l[7].IN1
datain_l[8] => datain_l[8].IN1
datain_l[9] => datain_l[9].IN1
datain_l[10] => datain_l[10].IN1
datain_l[11] => datain_l[11].IN1
inclock => inclock.IN1
oe => oe.IN1
outclock => outclock.IN1
dataout_h[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[1] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[2] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[3] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[4] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[5] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[6] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[7] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[8] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[9] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[10] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[11] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_l[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[1] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[2] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[3] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[4] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[5] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[6] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[7] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[8] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[9] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[10] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[11] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
padio[0] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[1] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[2] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[3] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[4] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[5] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[6] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[7] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[8] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[9] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[10] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[11] <> altddio_bidir:ALTDDIO_BIDIR_component.padio


|apf_top|mf_ddio_bidir_12:isco|altddio_bidir:ALTDDIO_BIDIR_component
datain_h[0] => ddio_bidir_euo:auto_generated.datain_h[0]
datain_h[1] => ddio_bidir_euo:auto_generated.datain_h[1]
datain_h[2] => ddio_bidir_euo:auto_generated.datain_h[2]
datain_h[3] => ddio_bidir_euo:auto_generated.datain_h[3]
datain_h[4] => ddio_bidir_euo:auto_generated.datain_h[4]
datain_h[5] => ddio_bidir_euo:auto_generated.datain_h[5]
datain_h[6] => ddio_bidir_euo:auto_generated.datain_h[6]
datain_h[7] => ddio_bidir_euo:auto_generated.datain_h[7]
datain_h[8] => ddio_bidir_euo:auto_generated.datain_h[8]
datain_h[9] => ddio_bidir_euo:auto_generated.datain_h[9]
datain_h[10] => ddio_bidir_euo:auto_generated.datain_h[10]
datain_h[11] => ddio_bidir_euo:auto_generated.datain_h[11]
datain_l[0] => ddio_bidir_euo:auto_generated.datain_l[0]
datain_l[1] => ddio_bidir_euo:auto_generated.datain_l[1]
datain_l[2] => ddio_bidir_euo:auto_generated.datain_l[2]
datain_l[3] => ddio_bidir_euo:auto_generated.datain_l[3]
datain_l[4] => ddio_bidir_euo:auto_generated.datain_l[4]
datain_l[5] => ddio_bidir_euo:auto_generated.datain_l[5]
datain_l[6] => ddio_bidir_euo:auto_generated.datain_l[6]
datain_l[7] => ddio_bidir_euo:auto_generated.datain_l[7]
datain_l[8] => ddio_bidir_euo:auto_generated.datain_l[8]
datain_l[9] => ddio_bidir_euo:auto_generated.datain_l[9]
datain_l[10] => ddio_bidir_euo:auto_generated.datain_l[10]
datain_l[11] => ddio_bidir_euo:auto_generated.datain_l[11]
inclock => ddio_bidir_euo:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_euo:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => ddio_bidir_euo:auto_generated.oe
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_euo:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_bidir_euo:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_bidir_euo:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_bidir_euo:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_bidir_euo:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_bidir_euo:auto_generated.dataout_h[5]
dataout_h[6] <= ddio_bidir_euo:auto_generated.dataout_h[6]
dataout_h[7] <= ddio_bidir_euo:auto_generated.dataout_h[7]
dataout_h[8] <= ddio_bidir_euo:auto_generated.dataout_h[8]
dataout_h[9] <= ddio_bidir_euo:auto_generated.dataout_h[9]
dataout_h[10] <= ddio_bidir_euo:auto_generated.dataout_h[10]
dataout_h[11] <= ddio_bidir_euo:auto_generated.dataout_h[11]
dataout_l[0] <= ddio_bidir_euo:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_bidir_euo:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_bidir_euo:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_bidir_euo:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_bidir_euo:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_bidir_euo:auto_generated.dataout_l[5]
dataout_l[6] <= ddio_bidir_euo:auto_generated.dataout_l[6]
dataout_l[7] <= ddio_bidir_euo:auto_generated.dataout_l[7]
dataout_l[8] <= ddio_bidir_euo:auto_generated.dataout_l[8]
dataout_l[9] <= ddio_bidir_euo:auto_generated.dataout_l[9]
dataout_l[10] <= ddio_bidir_euo:auto_generated.dataout_l[10]
dataout_l[11] <= ddio_bidir_euo:auto_generated.dataout_l[11]
combout[0] <= <GND>
combout[1] <= <GND>
combout[2] <= <GND>
combout[3] <= <GND>
combout[4] <= <GND>
combout[5] <= <GND>
combout[6] <= <GND>
combout[7] <= <GND>
combout[8] <= <GND>
combout[9] <= <GND>
combout[10] <= <GND>
combout[11] <= <GND>
dqsundelayedout[0] <= <GND>
dqsundelayedout[1] <= <GND>
dqsundelayedout[2] <= <GND>
dqsundelayedout[3] <= <GND>
dqsundelayedout[4] <= <GND>
dqsundelayedout[5] <= <GND>
dqsundelayedout[6] <= <GND>
dqsundelayedout[7] <= <GND>
dqsundelayedout[8] <= <GND>
dqsundelayedout[9] <= <GND>
dqsundelayedout[10] <= <GND>
dqsundelayedout[11] <= <GND>
padio[0] <> ddio_bidir_euo:auto_generated.padio[0]
padio[1] <> ddio_bidir_euo:auto_generated.padio[1]
padio[2] <> ddio_bidir_euo:auto_generated.padio[2]
padio[3] <> ddio_bidir_euo:auto_generated.padio[3]
padio[4] <> ddio_bidir_euo:auto_generated.padio[4]
padio[5] <> ddio_bidir_euo:auto_generated.padio[5]
padio[6] <> ddio_bidir_euo:auto_generated.padio[6]
padio[7] <> ddio_bidir_euo:auto_generated.padio[7]
padio[8] <> ddio_bidir_euo:auto_generated.padio[8]
padio[9] <> ddio_bidir_euo:auto_generated.padio[9]
padio[10] <> ddio_bidir_euo:auto_generated.padio[10]
padio[11] <> ddio_bidir_euo:auto_generated.padio[11]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>
oe_out[5] <= <GND>
oe_out[6] <= <GND>
oe_out[7] <= <GND>
oe_out[8] <= <GND>
oe_out[9] <= <GND>
oe_out[10] <= <GND>
oe_out[11] <= <GND>


|apf_top|mf_ddio_bidir_12:isco|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_euo:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_h[5] => ddio_outa[5].DATAINHI
datain_h[6] => ddio_outa[6].DATAINHI
datain_h[7] => ddio_outa[7].DATAINHI
datain_h[8] => ddio_outa[8].DATAINHI
datain_h[9] => ddio_outa[9].DATAINHI
datain_h[10] => ddio_outa[10].DATAINHI
datain_h[11] => ddio_outa[11].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
datain_l[5] => ddio_outa[5].DATAINLO
datain_l[6] => ddio_outa[6].DATAINLO
datain_l[7] => ddio_outa[7].DATAINLO
datain_l[8] => ddio_outa[8].DATAINLO
datain_l[9] => ddio_outa[9].DATAINLO
datain_l[10] => ddio_outa[10].DATAINLO
datain_l[11] => ddio_outa[11].DATAINLO
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_h[6] <= ddio_ina[6].REGOUTHI
dataout_h[7] <= ddio_ina[7].REGOUTHI
dataout_h[8] <= ddio_ina[8].REGOUTHI
dataout_h[9] <= ddio_ina[9].REGOUTHI
dataout_h[10] <= ddio_ina[10].REGOUTHI
dataout_h[11] <= ddio_ina[11].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
dataout_l[6] <= ddio_ina[6].REGOUTLO
dataout_l[7] <= ddio_ina[7].REGOUTLO
dataout_l[8] <= ddio_ina[8].REGOUTLO
dataout_l[9] <= ddio_ina[9].REGOUTLO
dataout_l[10] <= ddio_ina[10].REGOUTLO
dataout_l[11] <= ddio_ina[11].REGOUTLO
inclock => ddio_ina[11].CLK
inclock => ddio_ina[10].CLK
inclock => ddio_ina[9].CLK
inclock => ddio_ina[8].CLK
inclock => ddio_ina[7].CLK
inclock => ddio_ina[6].CLK
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK
oe => tri_buf1a[11].OE
oe => tri_buf1a[10].OE
oe => tri_buf1a[9].OE
oe => tri_buf1a[8].OE
oe => tri_buf1a[7].OE
oe => tri_buf1a[6].OE
oe => tri_buf1a[5].OE
oe => tri_buf1a[4].OE
oe => tri_buf1a[3].OE
oe => tri_buf1a[2].OE
oe => tri_buf1a[1].OE
oe => tri_buf1a[0].OE
outclock => ddio_outa[11].CLKHI
outclock => ddio_outa[11].CLKLO
outclock => ddio_outa[11].MUXSEL
outclock => ddio_outa[10].CLKHI
outclock => ddio_outa[10].CLKLO
outclock => ddio_outa[10].MUXSEL
outclock => ddio_outa[9].CLKHI
outclock => ddio_outa[9].CLKLO
outclock => ddio_outa[9].MUXSEL
outclock => ddio_outa[8].CLKHI
outclock => ddio_outa[8].CLKLO
outclock => ddio_outa[8].MUXSEL
outclock => ddio_outa[7].CLKHI
outclock => ddio_outa[7].CLKLO
outclock => ddio_outa[7].MUXSEL
outclock => ddio_outa[6].CLKHI
outclock => ddio_outa[6].CLKLO
outclock => ddio_outa[6].MUXSEL
outclock => ddio_outa[5].CLKHI
outclock => ddio_outa[5].CLKLO
outclock => ddio_outa[5].MUXSEL
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]
padio[1] <> tri_buf1a[1]
padio[2] <> tri_buf1a[2]
padio[3] <> tri_buf1a[3]
padio[4] <> tri_buf1a[4]
padio[5] <> tri_buf1a[5]
padio[6] <> tri_buf1a[6]
padio[7] <> tri_buf1a[7]
padio[8] <> tri_buf1a[8]
padio[9] <> tri_buf1a[9]
padio[10] <> tri_buf1a[10]
padio[11] <> tri_buf1a[11]


|apf_top|mf_ddio_bidir_12:iscc
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_h[4] => datain_h[4].IN1
datain_h[5] => datain_h[5].IN1
datain_h[6] => datain_h[6].IN1
datain_h[7] => datain_h[7].IN1
datain_h[8] => datain_h[8].IN1
datain_h[9] => datain_h[9].IN1
datain_h[10] => datain_h[10].IN1
datain_h[11] => datain_h[11].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
datain_l[4] => datain_l[4].IN1
datain_l[5] => datain_l[5].IN1
datain_l[6] => datain_l[6].IN1
datain_l[7] => datain_l[7].IN1
datain_l[8] => datain_l[8].IN1
datain_l[9] => datain_l[9].IN1
datain_l[10] => datain_l[10].IN1
datain_l[11] => datain_l[11].IN1
inclock => inclock.IN1
oe => oe.IN1
outclock => outclock.IN1
dataout_h[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[1] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[2] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[3] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[4] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[5] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[6] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[7] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[8] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[9] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[10] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[11] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_l[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[1] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[2] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[3] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[4] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[5] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[6] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[7] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[8] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[9] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[10] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[11] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
padio[0] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[1] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[2] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[3] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[4] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[5] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[6] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[7] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[8] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[9] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[10] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[11] <> altddio_bidir:ALTDDIO_BIDIR_component.padio


|apf_top|mf_ddio_bidir_12:iscc|altddio_bidir:ALTDDIO_BIDIR_component
datain_h[0] => ddio_bidir_euo:auto_generated.datain_h[0]
datain_h[1] => ddio_bidir_euo:auto_generated.datain_h[1]
datain_h[2] => ddio_bidir_euo:auto_generated.datain_h[2]
datain_h[3] => ddio_bidir_euo:auto_generated.datain_h[3]
datain_h[4] => ddio_bidir_euo:auto_generated.datain_h[4]
datain_h[5] => ddio_bidir_euo:auto_generated.datain_h[5]
datain_h[6] => ddio_bidir_euo:auto_generated.datain_h[6]
datain_h[7] => ddio_bidir_euo:auto_generated.datain_h[7]
datain_h[8] => ddio_bidir_euo:auto_generated.datain_h[8]
datain_h[9] => ddio_bidir_euo:auto_generated.datain_h[9]
datain_h[10] => ddio_bidir_euo:auto_generated.datain_h[10]
datain_h[11] => ddio_bidir_euo:auto_generated.datain_h[11]
datain_l[0] => ddio_bidir_euo:auto_generated.datain_l[0]
datain_l[1] => ddio_bidir_euo:auto_generated.datain_l[1]
datain_l[2] => ddio_bidir_euo:auto_generated.datain_l[2]
datain_l[3] => ddio_bidir_euo:auto_generated.datain_l[3]
datain_l[4] => ddio_bidir_euo:auto_generated.datain_l[4]
datain_l[5] => ddio_bidir_euo:auto_generated.datain_l[5]
datain_l[6] => ddio_bidir_euo:auto_generated.datain_l[6]
datain_l[7] => ddio_bidir_euo:auto_generated.datain_l[7]
datain_l[8] => ddio_bidir_euo:auto_generated.datain_l[8]
datain_l[9] => ddio_bidir_euo:auto_generated.datain_l[9]
datain_l[10] => ddio_bidir_euo:auto_generated.datain_l[10]
datain_l[11] => ddio_bidir_euo:auto_generated.datain_l[11]
inclock => ddio_bidir_euo:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_euo:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => ddio_bidir_euo:auto_generated.oe
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_euo:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_bidir_euo:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_bidir_euo:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_bidir_euo:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_bidir_euo:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_bidir_euo:auto_generated.dataout_h[5]
dataout_h[6] <= ddio_bidir_euo:auto_generated.dataout_h[6]
dataout_h[7] <= ddio_bidir_euo:auto_generated.dataout_h[7]
dataout_h[8] <= ddio_bidir_euo:auto_generated.dataout_h[8]
dataout_h[9] <= ddio_bidir_euo:auto_generated.dataout_h[9]
dataout_h[10] <= ddio_bidir_euo:auto_generated.dataout_h[10]
dataout_h[11] <= ddio_bidir_euo:auto_generated.dataout_h[11]
dataout_l[0] <= ddio_bidir_euo:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_bidir_euo:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_bidir_euo:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_bidir_euo:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_bidir_euo:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_bidir_euo:auto_generated.dataout_l[5]
dataout_l[6] <= ddio_bidir_euo:auto_generated.dataout_l[6]
dataout_l[7] <= ddio_bidir_euo:auto_generated.dataout_l[7]
dataout_l[8] <= ddio_bidir_euo:auto_generated.dataout_l[8]
dataout_l[9] <= ddio_bidir_euo:auto_generated.dataout_l[9]
dataout_l[10] <= ddio_bidir_euo:auto_generated.dataout_l[10]
dataout_l[11] <= ddio_bidir_euo:auto_generated.dataout_l[11]
combout[0] <= <GND>
combout[1] <= <GND>
combout[2] <= <GND>
combout[3] <= <GND>
combout[4] <= <GND>
combout[5] <= <GND>
combout[6] <= <GND>
combout[7] <= <GND>
combout[8] <= <GND>
combout[9] <= <GND>
combout[10] <= <GND>
combout[11] <= <GND>
dqsundelayedout[0] <= <GND>
dqsundelayedout[1] <= <GND>
dqsundelayedout[2] <= <GND>
dqsundelayedout[3] <= <GND>
dqsundelayedout[4] <= <GND>
dqsundelayedout[5] <= <GND>
dqsundelayedout[6] <= <GND>
dqsundelayedout[7] <= <GND>
dqsundelayedout[8] <= <GND>
dqsundelayedout[9] <= <GND>
dqsundelayedout[10] <= <GND>
dqsundelayedout[11] <= <GND>
padio[0] <> ddio_bidir_euo:auto_generated.padio[0]
padio[1] <> ddio_bidir_euo:auto_generated.padio[1]
padio[2] <> ddio_bidir_euo:auto_generated.padio[2]
padio[3] <> ddio_bidir_euo:auto_generated.padio[3]
padio[4] <> ddio_bidir_euo:auto_generated.padio[4]
padio[5] <> ddio_bidir_euo:auto_generated.padio[5]
padio[6] <> ddio_bidir_euo:auto_generated.padio[6]
padio[7] <> ddio_bidir_euo:auto_generated.padio[7]
padio[8] <> ddio_bidir_euo:auto_generated.padio[8]
padio[9] <> ddio_bidir_euo:auto_generated.padio[9]
padio[10] <> ddio_bidir_euo:auto_generated.padio[10]
padio[11] <> ddio_bidir_euo:auto_generated.padio[11]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>
oe_out[5] <= <GND>
oe_out[6] <= <GND>
oe_out[7] <= <GND>
oe_out[8] <= <GND>
oe_out[9] <= <GND>
oe_out[10] <= <GND>
oe_out[11] <= <GND>


|apf_top|mf_ddio_bidir_12:iscc|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_euo:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_h[5] => ddio_outa[5].DATAINHI
datain_h[6] => ddio_outa[6].DATAINHI
datain_h[7] => ddio_outa[7].DATAINHI
datain_h[8] => ddio_outa[8].DATAINHI
datain_h[9] => ddio_outa[9].DATAINHI
datain_h[10] => ddio_outa[10].DATAINHI
datain_h[11] => ddio_outa[11].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
datain_l[5] => ddio_outa[5].DATAINLO
datain_l[6] => ddio_outa[6].DATAINLO
datain_l[7] => ddio_outa[7].DATAINLO
datain_l[8] => ddio_outa[8].DATAINLO
datain_l[9] => ddio_outa[9].DATAINLO
datain_l[10] => ddio_outa[10].DATAINLO
datain_l[11] => ddio_outa[11].DATAINLO
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_h[6] <= ddio_ina[6].REGOUTHI
dataout_h[7] <= ddio_ina[7].REGOUTHI
dataout_h[8] <= ddio_ina[8].REGOUTHI
dataout_h[9] <= ddio_ina[9].REGOUTHI
dataout_h[10] <= ddio_ina[10].REGOUTHI
dataout_h[11] <= ddio_ina[11].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
dataout_l[6] <= ddio_ina[6].REGOUTLO
dataout_l[7] <= ddio_ina[7].REGOUTLO
dataout_l[8] <= ddio_ina[8].REGOUTLO
dataout_l[9] <= ddio_ina[9].REGOUTLO
dataout_l[10] <= ddio_ina[10].REGOUTLO
dataout_l[11] <= ddio_ina[11].REGOUTLO
inclock => ddio_ina[11].CLK
inclock => ddio_ina[10].CLK
inclock => ddio_ina[9].CLK
inclock => ddio_ina[8].CLK
inclock => ddio_ina[7].CLK
inclock => ddio_ina[6].CLK
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK
oe => tri_buf1a[11].OE
oe => tri_buf1a[10].OE
oe => tri_buf1a[9].OE
oe => tri_buf1a[8].OE
oe => tri_buf1a[7].OE
oe => tri_buf1a[6].OE
oe => tri_buf1a[5].OE
oe => tri_buf1a[4].OE
oe => tri_buf1a[3].OE
oe => tri_buf1a[2].OE
oe => tri_buf1a[1].OE
oe => tri_buf1a[0].OE
outclock => ddio_outa[11].CLKHI
outclock => ddio_outa[11].CLKLO
outclock => ddio_outa[11].MUXSEL
outclock => ddio_outa[10].CLKHI
outclock => ddio_outa[10].CLKLO
outclock => ddio_outa[10].MUXSEL
outclock => ddio_outa[9].CLKHI
outclock => ddio_outa[9].CLKLO
outclock => ddio_outa[9].MUXSEL
outclock => ddio_outa[8].CLKHI
outclock => ddio_outa[8].CLKLO
outclock => ddio_outa[8].MUXSEL
outclock => ddio_outa[7].CLKHI
outclock => ddio_outa[7].CLKLO
outclock => ddio_outa[7].MUXSEL
outclock => ddio_outa[6].CLKHI
outclock => ddio_outa[6].CLKLO
outclock => ddio_outa[6].MUXSEL
outclock => ddio_outa[5].CLKHI
outclock => ddio_outa[5].CLKLO
outclock => ddio_outa[5].MUXSEL
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]
padio[1] <> tri_buf1a[1]
padio[2] <> tri_buf1a[2]
padio[3] <> tri_buf1a[3]
padio[4] <> tri_buf1a[4]
padio[5] <> tri_buf1a[5]
padio[6] <> tri_buf1a[6]
padio[7] <> tri_buf1a[7]
padio[8] <> tri_buf1a[8]
padio[9] <> tri_buf1a[9]
padio[10] <> tri_buf1a[10]
padio[11] <> tri_buf1a[11]


|apf_top|mf_ddio_bidir_12:isclk
datain_h[0] => datain_h[0].IN1
datain_h[1] => datain_h[1].IN1
datain_h[2] => datain_h[2].IN1
datain_h[3] => datain_h[3].IN1
datain_h[4] => datain_h[4].IN1
datain_h[5] => datain_h[5].IN1
datain_h[6] => datain_h[6].IN1
datain_h[7] => datain_h[7].IN1
datain_h[8] => datain_h[8].IN1
datain_h[9] => datain_h[9].IN1
datain_h[10] => datain_h[10].IN1
datain_h[11] => datain_h[11].IN1
datain_l[0] => datain_l[0].IN1
datain_l[1] => datain_l[1].IN1
datain_l[2] => datain_l[2].IN1
datain_l[3] => datain_l[3].IN1
datain_l[4] => datain_l[4].IN1
datain_l[5] => datain_l[5].IN1
datain_l[6] => datain_l[6].IN1
datain_l[7] => datain_l[7].IN1
datain_l[8] => datain_l[8].IN1
datain_l[9] => datain_l[9].IN1
datain_l[10] => datain_l[10].IN1
datain_l[11] => datain_l[11].IN1
inclock => inclock.IN1
oe => oe.IN1
outclock => outclock.IN1
dataout_h[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[1] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[2] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[3] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[4] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[5] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[6] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[7] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[8] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[9] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[10] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_h[11] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_h
dataout_l[0] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[1] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[2] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[3] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[4] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[5] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[6] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[7] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[8] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[9] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[10] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
dataout_l[11] <= altddio_bidir:ALTDDIO_BIDIR_component.dataout_l
padio[0] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[1] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[2] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[3] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[4] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[5] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[6] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[7] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[8] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[9] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[10] <> altddio_bidir:ALTDDIO_BIDIR_component.padio
padio[11] <> altddio_bidir:ALTDDIO_BIDIR_component.padio


|apf_top|mf_ddio_bidir_12:isclk|altddio_bidir:ALTDDIO_BIDIR_component
datain_h[0] => ddio_bidir_euo:auto_generated.datain_h[0]
datain_h[1] => ddio_bidir_euo:auto_generated.datain_h[1]
datain_h[2] => ddio_bidir_euo:auto_generated.datain_h[2]
datain_h[3] => ddio_bidir_euo:auto_generated.datain_h[3]
datain_h[4] => ddio_bidir_euo:auto_generated.datain_h[4]
datain_h[5] => ddio_bidir_euo:auto_generated.datain_h[5]
datain_h[6] => ddio_bidir_euo:auto_generated.datain_h[6]
datain_h[7] => ddio_bidir_euo:auto_generated.datain_h[7]
datain_h[8] => ddio_bidir_euo:auto_generated.datain_h[8]
datain_h[9] => ddio_bidir_euo:auto_generated.datain_h[9]
datain_h[10] => ddio_bidir_euo:auto_generated.datain_h[10]
datain_h[11] => ddio_bidir_euo:auto_generated.datain_h[11]
datain_l[0] => ddio_bidir_euo:auto_generated.datain_l[0]
datain_l[1] => ddio_bidir_euo:auto_generated.datain_l[1]
datain_l[2] => ddio_bidir_euo:auto_generated.datain_l[2]
datain_l[3] => ddio_bidir_euo:auto_generated.datain_l[3]
datain_l[4] => ddio_bidir_euo:auto_generated.datain_l[4]
datain_l[5] => ddio_bidir_euo:auto_generated.datain_l[5]
datain_l[6] => ddio_bidir_euo:auto_generated.datain_l[6]
datain_l[7] => ddio_bidir_euo:auto_generated.datain_l[7]
datain_l[8] => ddio_bidir_euo:auto_generated.datain_l[8]
datain_l[9] => ddio_bidir_euo:auto_generated.datain_l[9]
datain_l[10] => ddio_bidir_euo:auto_generated.datain_l[10]
datain_l[11] => ddio_bidir_euo:auto_generated.datain_l[11]
inclock => ddio_bidir_euo:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_euo:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => ddio_bidir_euo:auto_generated.oe
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_euo:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_bidir_euo:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_bidir_euo:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_bidir_euo:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_bidir_euo:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_bidir_euo:auto_generated.dataout_h[5]
dataout_h[6] <= ddio_bidir_euo:auto_generated.dataout_h[6]
dataout_h[7] <= ddio_bidir_euo:auto_generated.dataout_h[7]
dataout_h[8] <= ddio_bidir_euo:auto_generated.dataout_h[8]
dataout_h[9] <= ddio_bidir_euo:auto_generated.dataout_h[9]
dataout_h[10] <= ddio_bidir_euo:auto_generated.dataout_h[10]
dataout_h[11] <= ddio_bidir_euo:auto_generated.dataout_h[11]
dataout_l[0] <= ddio_bidir_euo:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_bidir_euo:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_bidir_euo:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_bidir_euo:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_bidir_euo:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_bidir_euo:auto_generated.dataout_l[5]
dataout_l[6] <= ddio_bidir_euo:auto_generated.dataout_l[6]
dataout_l[7] <= ddio_bidir_euo:auto_generated.dataout_l[7]
dataout_l[8] <= ddio_bidir_euo:auto_generated.dataout_l[8]
dataout_l[9] <= ddio_bidir_euo:auto_generated.dataout_l[9]
dataout_l[10] <= ddio_bidir_euo:auto_generated.dataout_l[10]
dataout_l[11] <= ddio_bidir_euo:auto_generated.dataout_l[11]
combout[0] <= <GND>
combout[1] <= <GND>
combout[2] <= <GND>
combout[3] <= <GND>
combout[4] <= <GND>
combout[5] <= <GND>
combout[6] <= <GND>
combout[7] <= <GND>
combout[8] <= <GND>
combout[9] <= <GND>
combout[10] <= <GND>
combout[11] <= <GND>
dqsundelayedout[0] <= <GND>
dqsundelayedout[1] <= <GND>
dqsundelayedout[2] <= <GND>
dqsundelayedout[3] <= <GND>
dqsundelayedout[4] <= <GND>
dqsundelayedout[5] <= <GND>
dqsundelayedout[6] <= <GND>
dqsundelayedout[7] <= <GND>
dqsundelayedout[8] <= <GND>
dqsundelayedout[9] <= <GND>
dqsundelayedout[10] <= <GND>
dqsundelayedout[11] <= <GND>
padio[0] <> ddio_bidir_euo:auto_generated.padio[0]
padio[1] <> ddio_bidir_euo:auto_generated.padio[1]
padio[2] <> ddio_bidir_euo:auto_generated.padio[2]
padio[3] <> ddio_bidir_euo:auto_generated.padio[3]
padio[4] <> ddio_bidir_euo:auto_generated.padio[4]
padio[5] <> ddio_bidir_euo:auto_generated.padio[5]
padio[6] <> ddio_bidir_euo:auto_generated.padio[6]
padio[7] <> ddio_bidir_euo:auto_generated.padio[7]
padio[8] <> ddio_bidir_euo:auto_generated.padio[8]
padio[9] <> ddio_bidir_euo:auto_generated.padio[9]
padio[10] <> ddio_bidir_euo:auto_generated.padio[10]
padio[11] <> ddio_bidir_euo:auto_generated.padio[11]
oe_out[0] <= <GND>
oe_out[1] <= <GND>
oe_out[2] <= <GND>
oe_out[3] <= <GND>
oe_out[4] <= <GND>
oe_out[5] <= <GND>
oe_out[6] <= <GND>
oe_out[7] <= <GND>
oe_out[8] <= <GND>
oe_out[9] <= <GND>
oe_out[10] <= <GND>
oe_out[11] <= <GND>


|apf_top|mf_ddio_bidir_12:isclk|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_euo:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_h[1] => ddio_outa[1].DATAINHI
datain_h[2] => ddio_outa[2].DATAINHI
datain_h[3] => ddio_outa[3].DATAINHI
datain_h[4] => ddio_outa[4].DATAINHI
datain_h[5] => ddio_outa[5].DATAINHI
datain_h[6] => ddio_outa[6].DATAINHI
datain_h[7] => ddio_outa[7].DATAINHI
datain_h[8] => ddio_outa[8].DATAINHI
datain_h[9] => ddio_outa[9].DATAINHI
datain_h[10] => ddio_outa[10].DATAINHI
datain_h[11] => ddio_outa[11].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
datain_l[1] => ddio_outa[1].DATAINLO
datain_l[2] => ddio_outa[2].DATAINLO
datain_l[3] => ddio_outa[3].DATAINLO
datain_l[4] => ddio_outa[4].DATAINLO
datain_l[5] => ddio_outa[5].DATAINLO
datain_l[6] => ddio_outa[6].DATAINLO
datain_l[7] => ddio_outa[7].DATAINLO
datain_l[8] => ddio_outa[8].DATAINLO
datain_l[9] => ddio_outa[9].DATAINLO
datain_l[10] => ddio_outa[10].DATAINLO
datain_l[11] => ddio_outa[11].DATAINLO
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_h[6] <= ddio_ina[6].REGOUTHI
dataout_h[7] <= ddio_ina[7].REGOUTHI
dataout_h[8] <= ddio_ina[8].REGOUTHI
dataout_h[9] <= ddio_ina[9].REGOUTHI
dataout_h[10] <= ddio_ina[10].REGOUTHI
dataout_h[11] <= ddio_ina[11].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
dataout_l[6] <= ddio_ina[6].REGOUTLO
dataout_l[7] <= ddio_ina[7].REGOUTLO
dataout_l[8] <= ddio_ina[8].REGOUTLO
dataout_l[9] <= ddio_ina[9].REGOUTLO
dataout_l[10] <= ddio_ina[10].REGOUTLO
dataout_l[11] <= ddio_ina[11].REGOUTLO
inclock => ddio_ina[11].CLK
inclock => ddio_ina[10].CLK
inclock => ddio_ina[9].CLK
inclock => ddio_ina[8].CLK
inclock => ddio_ina[7].CLK
inclock => ddio_ina[6].CLK
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK
oe => tri_buf1a[11].OE
oe => tri_buf1a[10].OE
oe => tri_buf1a[9].OE
oe => tri_buf1a[8].OE
oe => tri_buf1a[7].OE
oe => tri_buf1a[6].OE
oe => tri_buf1a[5].OE
oe => tri_buf1a[4].OE
oe => tri_buf1a[3].OE
oe => tri_buf1a[2].OE
oe => tri_buf1a[1].OE
oe => tri_buf1a[0].OE
outclock => ddio_outa[11].CLKHI
outclock => ddio_outa[11].CLKLO
outclock => ddio_outa[11].MUXSEL
outclock => ddio_outa[10].CLKHI
outclock => ddio_outa[10].CLKLO
outclock => ddio_outa[10].MUXSEL
outclock => ddio_outa[9].CLKHI
outclock => ddio_outa[9].CLKLO
outclock => ddio_outa[9].MUXSEL
outclock => ddio_outa[8].CLKHI
outclock => ddio_outa[8].CLKLO
outclock => ddio_outa[8].MUXSEL
outclock => ddio_outa[7].CLKHI
outclock => ddio_outa[7].CLKLO
outclock => ddio_outa[7].MUXSEL
outclock => ddio_outa[6].CLKHI
outclock => ddio_outa[6].CLKLO
outclock => ddio_outa[6].MUXSEL
outclock => ddio_outa[5].CLKHI
outclock => ddio_outa[5].CLKLO
outclock => ddio_outa[5].MUXSEL
outclock => ddio_outa[4].CLKHI
outclock => ddio_outa[4].CLKLO
outclock => ddio_outa[4].MUXSEL
outclock => ddio_outa[3].CLKHI
outclock => ddio_outa[3].CLKLO
outclock => ddio_outa[3].MUXSEL
outclock => ddio_outa[2].CLKHI
outclock => ddio_outa[2].CLKLO
outclock => ddio_outa[2].MUXSEL
outclock => ddio_outa[1].CLKHI
outclock => ddio_outa[1].CLKLO
outclock => ddio_outa[1].MUXSEL
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]
padio[1] <> tri_buf1a[1]
padio[2] <> tri_buf1a[2]
padio[3] <> tri_buf1a[3]
padio[4] <> tri_buf1a[4]
padio[5] <> tri_buf1a[5]
padio[6] <> tri_buf1a[6]
padio[7] <> tri_buf1a[7]
padio[8] <> tri_buf1a[8]
padio[9] <> tri_buf1a[9]
padio[10] <> tri_buf1a[10]
padio[11] <> tri_buf1a[11]


|apf_top|io_pad_controller:ipm
clk => clk.IN2
reset_n => reset_n.IN1
pad_1wire <> synch_3:s01.port0
pad_1wire <> pad_1wire
cont1_key[0] <= cont1_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[1] <= cont1_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[2] <= cont1_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[3] <= cont1_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[4] <= cont1_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[5] <= cont1_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[6] <= cont1_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[7] <= cont1_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[8] <= cont1_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[9] <= cont1_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[10] <= cont1_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[11] <= cont1_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[12] <= cont1_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[13] <= cont1_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[14] <= cont1_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[15] <= cont1_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[16] <= cont1_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[17] <= cont1_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[18] <= cont1_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[19] <= cont1_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[20] <= cont1_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[21] <= cont1_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[22] <= cont1_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[23] <= cont1_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[24] <= cont1_key[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[25] <= cont1_key[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[26] <= cont1_key[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[27] <= cont1_key[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[28] <= cont1_key[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[29] <= cont1_key[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[30] <= cont1_key[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_key[31] <= cont1_key[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[0] <= cont2_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[1] <= cont2_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[2] <= cont2_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[3] <= cont2_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[4] <= cont2_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[5] <= cont2_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[6] <= cont2_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[7] <= cont2_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[8] <= cont2_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[9] <= cont2_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[10] <= cont2_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[11] <= cont2_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[12] <= cont2_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[13] <= cont2_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[14] <= cont2_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[15] <= cont2_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[16] <= cont2_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[17] <= cont2_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[18] <= cont2_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[19] <= cont2_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[20] <= cont2_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[21] <= cont2_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[22] <= cont2_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[23] <= cont2_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[24] <= cont2_key[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[25] <= cont2_key[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[26] <= cont2_key[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[27] <= cont2_key[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[28] <= cont2_key[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[29] <= cont2_key[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[30] <= cont2_key[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_key[31] <= cont2_key[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[0] <= cont3_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[1] <= cont3_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[2] <= cont3_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[3] <= cont3_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[4] <= cont3_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[5] <= cont3_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[6] <= cont3_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[7] <= cont3_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[8] <= cont3_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[9] <= cont3_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[10] <= cont3_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[11] <= cont3_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[12] <= cont3_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[13] <= cont3_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[14] <= cont3_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[15] <= cont3_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[16] <= cont3_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[17] <= cont3_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[18] <= cont3_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[19] <= cont3_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[20] <= cont3_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[21] <= cont3_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[22] <= cont3_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[23] <= cont3_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[24] <= cont3_key[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[25] <= cont3_key[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[26] <= cont3_key[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[27] <= cont3_key[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[28] <= cont3_key[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[29] <= cont3_key[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[30] <= cont3_key[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_key[31] <= cont3_key[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[0] <= cont4_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[1] <= cont4_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[2] <= cont4_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[3] <= cont4_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[4] <= cont4_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[5] <= cont4_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[6] <= cont4_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[7] <= cont4_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[8] <= cont4_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[9] <= cont4_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[10] <= cont4_key[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[11] <= cont4_key[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[12] <= cont4_key[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[13] <= cont4_key[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[14] <= cont4_key[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[15] <= cont4_key[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[16] <= cont4_key[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[17] <= cont4_key[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[18] <= cont4_key[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[19] <= cont4_key[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[20] <= cont4_key[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[21] <= cont4_key[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[22] <= cont4_key[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[23] <= cont4_key[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[24] <= cont4_key[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[25] <= cont4_key[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[26] <= cont4_key[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[27] <= cont4_key[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[28] <= cont4_key[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[29] <= cont4_key[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[30] <= cont4_key[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_key[31] <= cont4_key[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[0] <= cont1_joy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[1] <= cont1_joy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[2] <= cont1_joy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[3] <= cont1_joy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[4] <= cont1_joy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[5] <= cont1_joy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[6] <= cont1_joy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[7] <= cont1_joy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[8] <= cont1_joy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[9] <= cont1_joy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[10] <= cont1_joy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[11] <= cont1_joy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[12] <= cont1_joy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[13] <= cont1_joy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[14] <= cont1_joy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[15] <= cont1_joy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[16] <= cont1_joy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[17] <= cont1_joy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[18] <= cont1_joy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[19] <= cont1_joy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[20] <= cont1_joy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[21] <= cont1_joy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[22] <= cont1_joy[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[23] <= cont1_joy[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[24] <= cont1_joy[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[25] <= cont1_joy[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[26] <= cont1_joy[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[27] <= cont1_joy[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[28] <= cont1_joy[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[29] <= cont1_joy[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[30] <= cont1_joy[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_joy[31] <= cont1_joy[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[0] <= cont2_joy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[1] <= cont2_joy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[2] <= cont2_joy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[3] <= cont2_joy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[4] <= cont2_joy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[5] <= cont2_joy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[6] <= cont2_joy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[7] <= cont2_joy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[8] <= cont2_joy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[9] <= cont2_joy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[10] <= cont2_joy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[11] <= cont2_joy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[12] <= cont2_joy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[13] <= cont2_joy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[14] <= cont2_joy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[15] <= cont2_joy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[16] <= cont2_joy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[17] <= cont2_joy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[18] <= cont2_joy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[19] <= cont2_joy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[20] <= cont2_joy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[21] <= cont2_joy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[22] <= cont2_joy[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[23] <= cont2_joy[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[24] <= cont2_joy[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[25] <= cont2_joy[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[26] <= cont2_joy[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[27] <= cont2_joy[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[28] <= cont2_joy[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[29] <= cont2_joy[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[30] <= cont2_joy[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_joy[31] <= cont2_joy[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[0] <= cont3_joy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[1] <= cont3_joy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[2] <= cont3_joy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[3] <= cont3_joy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[4] <= cont3_joy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[5] <= cont3_joy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[6] <= cont3_joy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[7] <= cont3_joy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[8] <= cont3_joy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[9] <= cont3_joy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[10] <= cont3_joy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[11] <= cont3_joy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[12] <= cont3_joy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[13] <= cont3_joy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[14] <= cont3_joy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[15] <= cont3_joy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[16] <= cont3_joy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[17] <= cont3_joy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[18] <= cont3_joy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[19] <= cont3_joy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[20] <= cont3_joy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[21] <= cont3_joy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[22] <= cont3_joy[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[23] <= cont3_joy[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[24] <= cont3_joy[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[25] <= cont3_joy[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[26] <= cont3_joy[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[27] <= cont3_joy[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[28] <= cont3_joy[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[29] <= cont3_joy[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[30] <= cont3_joy[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_joy[31] <= cont3_joy[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[0] <= cont4_joy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[1] <= cont4_joy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[2] <= cont4_joy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[3] <= cont4_joy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[4] <= cont4_joy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[5] <= cont4_joy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[6] <= cont4_joy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[7] <= cont4_joy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[8] <= cont4_joy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[9] <= cont4_joy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[10] <= cont4_joy[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[11] <= cont4_joy[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[12] <= cont4_joy[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[13] <= cont4_joy[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[14] <= cont4_joy[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[15] <= cont4_joy[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[16] <= cont4_joy[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[17] <= cont4_joy[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[18] <= cont4_joy[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[19] <= cont4_joy[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[20] <= cont4_joy[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[21] <= cont4_joy[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[22] <= cont4_joy[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[23] <= cont4_joy[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[24] <= cont4_joy[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[25] <= cont4_joy[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[26] <= cont4_joy[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[27] <= cont4_joy[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[28] <= cont4_joy[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[29] <= cont4_joy[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[30] <= cont4_joy[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_joy[31] <= cont4_joy[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[0] <= cont1_trig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[1] <= cont1_trig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[2] <= cont1_trig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[3] <= cont1_trig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[4] <= cont1_trig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[5] <= cont1_trig[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[6] <= cont1_trig[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[7] <= cont1_trig[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[8] <= cont1_trig[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[9] <= cont1_trig[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[10] <= cont1_trig[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[11] <= cont1_trig[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[12] <= cont1_trig[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[13] <= cont1_trig[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[14] <= cont1_trig[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont1_trig[15] <= cont1_trig[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[0] <= cont2_trig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[1] <= cont2_trig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[2] <= cont2_trig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[3] <= cont2_trig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[4] <= cont2_trig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[5] <= cont2_trig[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[6] <= cont2_trig[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[7] <= cont2_trig[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[8] <= cont2_trig[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[9] <= cont2_trig[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[10] <= cont2_trig[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[11] <= cont2_trig[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[12] <= cont2_trig[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[13] <= cont2_trig[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[14] <= cont2_trig[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont2_trig[15] <= cont2_trig[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[0] <= cont3_trig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[1] <= cont3_trig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[2] <= cont3_trig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[3] <= cont3_trig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[4] <= cont3_trig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[5] <= cont3_trig[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[6] <= cont3_trig[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[7] <= cont3_trig[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[8] <= cont3_trig[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[9] <= cont3_trig[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[10] <= cont3_trig[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[11] <= cont3_trig[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[12] <= cont3_trig[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[13] <= cont3_trig[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[14] <= cont3_trig[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont3_trig[15] <= cont3_trig[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[0] <= cont4_trig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[1] <= cont4_trig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[2] <= cont4_trig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[3] <= cont4_trig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[4] <= cont4_trig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[5] <= cont4_trig[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[6] <= cont4_trig[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[7] <= cont4_trig[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[8] <= cont4_trig[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[9] <= cont4_trig[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[10] <= cont4_trig[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[11] <= cont4_trig[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[12] <= cont4_trig[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[13] <= cont4_trig[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[14] <= cont4_trig[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cont4_trig[15] <= cont4_trig[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_timed_out <= rx_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|io_pad_controller:ipm|synch_3:s00
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|io_pad_controller:ipm|synch_3:s01
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|io_bridge_peripheral:ibs
clk => clk.IN4
reset_n => reset_n.IN1
endian_little => endian_little.IN1
pmp_addr[0] <= pmp_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[1] <= pmp_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[2] <= pmp_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[3] <= pmp_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[4] <= pmp_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[5] <= pmp_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[6] <= pmp_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[7] <= pmp_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[8] <= pmp_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[9] <= pmp_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[10] <= pmp_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[11] <= pmp_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[12] <= pmp_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[13] <= pmp_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[14] <= pmp_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[15] <= pmp_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[16] <= pmp_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[17] <= pmp_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[18] <= pmp_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[19] <= pmp_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[20] <= pmp_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[21] <= pmp_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[22] <= pmp_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[23] <= pmp_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[24] <= pmp_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[25] <= pmp_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[26] <= pmp_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[27] <= pmp_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[28] <= pmp_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[29] <= pmp_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[30] <= pmp_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr[31] <= pmp_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_addr_valid <= pmp_addr_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_rd <= pmp_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_rd_data[0] => pmp_rd_data_e[24].DATAB
pmp_rd_data[0] => pmp_rd_data_e[0].DATAA
pmp_rd_data[1] => pmp_rd_data_e[25].DATAB
pmp_rd_data[1] => pmp_rd_data_e[1].DATAA
pmp_rd_data[2] => pmp_rd_data_e[26].DATAB
pmp_rd_data[2] => pmp_rd_data_e[2].DATAA
pmp_rd_data[3] => pmp_rd_data_e[27].DATAB
pmp_rd_data[3] => pmp_rd_data_e[3].DATAA
pmp_rd_data[4] => pmp_rd_data_e[28].DATAB
pmp_rd_data[4] => pmp_rd_data_e[4].DATAA
pmp_rd_data[5] => pmp_rd_data_e[29].DATAB
pmp_rd_data[5] => pmp_rd_data_e[5].DATAA
pmp_rd_data[6] => pmp_rd_data_e[30].DATAB
pmp_rd_data[6] => pmp_rd_data_e[6].DATAA
pmp_rd_data[7] => pmp_rd_data_e[31].DATAB
pmp_rd_data[7] => pmp_rd_data_e[7].DATAA
pmp_rd_data[8] => pmp_rd_data_e[16].DATAB
pmp_rd_data[8] => pmp_rd_data_e[8].DATAA
pmp_rd_data[9] => pmp_rd_data_e[17].DATAB
pmp_rd_data[9] => pmp_rd_data_e[9].DATAA
pmp_rd_data[10] => pmp_rd_data_e[18].DATAB
pmp_rd_data[10] => pmp_rd_data_e[10].DATAA
pmp_rd_data[11] => pmp_rd_data_e[19].DATAB
pmp_rd_data[11] => pmp_rd_data_e[11].DATAA
pmp_rd_data[12] => pmp_rd_data_e[20].DATAB
pmp_rd_data[12] => pmp_rd_data_e[12].DATAA
pmp_rd_data[13] => pmp_rd_data_e[21].DATAB
pmp_rd_data[13] => pmp_rd_data_e[13].DATAA
pmp_rd_data[14] => pmp_rd_data_e[22].DATAB
pmp_rd_data[14] => pmp_rd_data_e[14].DATAA
pmp_rd_data[15] => pmp_rd_data_e[23].DATAB
pmp_rd_data[15] => pmp_rd_data_e[15].DATAA
pmp_rd_data[16] => pmp_rd_data_e[16].DATAA
pmp_rd_data[16] => pmp_rd_data_e[8].DATAB
pmp_rd_data[17] => pmp_rd_data_e[17].DATAA
pmp_rd_data[17] => pmp_rd_data_e[9].DATAB
pmp_rd_data[18] => pmp_rd_data_e[18].DATAA
pmp_rd_data[18] => pmp_rd_data_e[10].DATAB
pmp_rd_data[19] => pmp_rd_data_e[19].DATAA
pmp_rd_data[19] => pmp_rd_data_e[11].DATAB
pmp_rd_data[20] => pmp_rd_data_e[20].DATAA
pmp_rd_data[20] => pmp_rd_data_e[12].DATAB
pmp_rd_data[21] => pmp_rd_data_e[21].DATAA
pmp_rd_data[21] => pmp_rd_data_e[13].DATAB
pmp_rd_data[22] => pmp_rd_data_e[22].DATAA
pmp_rd_data[22] => pmp_rd_data_e[14].DATAB
pmp_rd_data[23] => pmp_rd_data_e[23].DATAA
pmp_rd_data[23] => pmp_rd_data_e[15].DATAB
pmp_rd_data[24] => pmp_rd_data_e[24].DATAA
pmp_rd_data[24] => pmp_rd_data_e[0].DATAB
pmp_rd_data[25] => pmp_rd_data_e[25].DATAA
pmp_rd_data[25] => pmp_rd_data_e[1].DATAB
pmp_rd_data[26] => pmp_rd_data_e[26].DATAA
pmp_rd_data[26] => pmp_rd_data_e[2].DATAB
pmp_rd_data[27] => pmp_rd_data_e[27].DATAA
pmp_rd_data[27] => pmp_rd_data_e[3].DATAB
pmp_rd_data[28] => pmp_rd_data_e[28].DATAA
pmp_rd_data[28] => pmp_rd_data_e[4].DATAB
pmp_rd_data[29] => pmp_rd_data_e[29].DATAA
pmp_rd_data[29] => pmp_rd_data_e[5].DATAB
pmp_rd_data[30] => pmp_rd_data_e[30].DATAA
pmp_rd_data[30] => pmp_rd_data_e[6].DATAB
pmp_rd_data[31] => pmp_rd_data_e[31].DATAA
pmp_rd_data[31] => pmp_rd_data_e[7].DATAB
pmp_wr <= pmp_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[0] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[1] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[2] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[3] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[4] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[5] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[6] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[7] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[8] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[9] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[10] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[11] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[12] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[13] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[14] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[15] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[16] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[17] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[18] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[19] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[20] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[21] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[22] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[23] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[24] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[25] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[26] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[27] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[28] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[29] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[30] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
pmp_wr_data[31] <= pmp_wr_data.DB_MAX_OUTPUT_PORT_TYPE
phy_spimosi <> phy_spimosi
phy_spimiso <> phy_spimiso
phy_spiclk <> phy_spiclk
phy_spiss => phy_spiss.IN1


|apf_top|io_bridge_peripheral:ibs|synch_3:s00
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|io_bridge_peripheral:ibs|synch_3:s01
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|io_bridge_peripheral:ibs|synch_3:s02
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|io_bridge_peripheral:ibs|synch_3:s03
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|core_top:ic
clk_74a => clk_74a.IN3
clk_74b => ~NO_FANOUT~
cart_tran_bank2[0] <> cart_tran_bank2[0]
cart_tran_bank2[1] <> cart_tran_bank2[1]
cart_tran_bank2[2] <> cart_tran_bank2[2]
cart_tran_bank2[3] <> cart_tran_bank2[3]
cart_tran_bank2[4] <> cart_tran_bank2[4]
cart_tran_bank2[5] <> cart_tran_bank2[5]
cart_tran_bank2[6] <> cart_tran_bank2[6]
cart_tran_bank2[7] <> cart_tran_bank2[7]
cart_tran_bank2_dir <= <GND>
cart_tran_bank3[0] <> cart_tran_bank3[0]
cart_tran_bank3[1] <> cart_tran_bank3[1]
cart_tran_bank3[2] <> cart_tran_bank3[2]
cart_tran_bank3[3] <> cart_tran_bank3[3]
cart_tran_bank3[4] <> cart_tran_bank3[4]
cart_tran_bank3[5] <> cart_tran_bank3[5]
cart_tran_bank3[6] <> cart_tran_bank3[6]
cart_tran_bank3[7] <> cart_tran_bank3[7]
cart_tran_bank3_dir <= <GND>
cart_tran_bank1[0] <> cart_tran_bank1[0]
cart_tran_bank1[1] <> cart_tran_bank1[1]
cart_tran_bank1[2] <> cart_tran_bank1[2]
cart_tran_bank1[3] <> cart_tran_bank1[3]
cart_tran_bank1[4] <> cart_tran_bank1[4]
cart_tran_bank1[5] <> cart_tran_bank1[5]
cart_tran_bank1[6] <> cart_tran_bank1[6]
cart_tran_bank1[7] <> cart_tran_bank1[7]
cart_tran_bank1_dir <= <GND>
cart_tran_bank0[4] <> <VCC>
cart_tran_bank0[5] <> <VCC>
cart_tran_bank0[6] <> <VCC>
cart_tran_bank0[7] <> <VCC>
cart_tran_bank0_dir <= <VCC>
cart_tran_pin30 <> <GND>
cart_tran_pin30_dir <= cart_tran_pin30_dir.DB_MAX_OUTPUT_PORT_TYPE
cart_pin30_pwroff_reset <= <GND>
cart_tran_pin31 <> cart_tran_pin31
cart_tran_pin31_dir <= <GND>
port_ir_rx => ~NO_FANOUT~
port_ir_tx <= <GND>
port_ir_rx_disable <= <VCC>
port_tran_si <> port_tran_si
port_tran_si_dir <= <GND>
port_tran_so <> port_tran_so
port_tran_so_dir <= <GND>
port_tran_sck <> port_tran_sck
port_tran_sck_dir <= <GND>
port_tran_sd <> port_tran_sd
port_tran_sd_dir <= <GND>
cram0_a[16] <= <GND>
cram0_a[17] <= <GND>
cram0_a[18] <= <GND>
cram0_a[19] <= <GND>
cram0_a[20] <= <GND>
cram0_a[21] <= <GND>
cram0_dq[0] <> cram0_dq[0]
cram0_dq[1] <> cram0_dq[1]
cram0_dq[2] <> cram0_dq[2]
cram0_dq[3] <> cram0_dq[3]
cram0_dq[4] <> cram0_dq[4]
cram0_dq[5] <> cram0_dq[5]
cram0_dq[6] <> cram0_dq[6]
cram0_dq[7] <> cram0_dq[7]
cram0_dq[8] <> cram0_dq[8]
cram0_dq[9] <> cram0_dq[9]
cram0_dq[10] <> cram0_dq[10]
cram0_dq[11] <> cram0_dq[11]
cram0_dq[12] <> cram0_dq[12]
cram0_dq[13] <> cram0_dq[13]
cram0_dq[14] <> cram0_dq[14]
cram0_dq[15] <> cram0_dq[15]
cram0_wait => ~NO_FANOUT~
cram0_clk <= <GND>
cram0_adv_n <= <VCC>
cram0_cre <= <GND>
cram0_ce0_n <= <VCC>
cram0_ce1_n <= <VCC>
cram0_oe_n <= <VCC>
cram0_we_n <= <VCC>
cram0_ub_n <= <VCC>
cram0_lb_n <= <VCC>
cram1_a[16] <= <GND>
cram1_a[17] <= <GND>
cram1_a[18] <= <GND>
cram1_a[19] <= <GND>
cram1_a[20] <= <GND>
cram1_a[21] <= <GND>
cram1_dq[0] <> cram1_dq[0]
cram1_dq[1] <> cram1_dq[1]
cram1_dq[2] <> cram1_dq[2]
cram1_dq[3] <> cram1_dq[3]
cram1_dq[4] <> cram1_dq[4]
cram1_dq[5] <> cram1_dq[5]
cram1_dq[6] <> cram1_dq[6]
cram1_dq[7] <> cram1_dq[7]
cram1_dq[8] <> cram1_dq[8]
cram1_dq[9] <> cram1_dq[9]
cram1_dq[10] <> cram1_dq[10]
cram1_dq[11] <> cram1_dq[11]
cram1_dq[12] <> cram1_dq[12]
cram1_dq[13] <> cram1_dq[13]
cram1_dq[14] <> cram1_dq[14]
cram1_dq[15] <> cram1_dq[15]
cram1_wait => ~NO_FANOUT~
cram1_clk <= <GND>
cram1_adv_n <= <VCC>
cram1_cre <= <GND>
cram1_ce0_n <= <VCC>
cram1_ce1_n <= <VCC>
cram1_oe_n <= <VCC>
cram1_we_n <= <VCC>
cram1_ub_n <= <VCC>
cram1_lb_n <= <VCC>
dram_a[0] <= <GND>
dram_a[1] <= <GND>
dram_a[2] <= <GND>
dram_a[3] <= <GND>
dram_a[4] <= <GND>
dram_a[5] <= <GND>
dram_a[6] <= <GND>
dram_a[7] <= <GND>
dram_a[8] <= <GND>
dram_a[9] <= <GND>
dram_a[10] <= <GND>
dram_a[11] <= <GND>
dram_a[12] <= <GND>
dram_ba[0] <= <GND>
dram_ba[1] <= <GND>
dram_dq[0] <> dram_dq[0]
dram_dq[1] <> dram_dq[1]
dram_dq[2] <> dram_dq[2]
dram_dq[3] <> dram_dq[3]
dram_dq[4] <> dram_dq[4]
dram_dq[5] <> dram_dq[5]
dram_dq[6] <> dram_dq[6]
dram_dq[7] <> dram_dq[7]
dram_dq[8] <> dram_dq[8]
dram_dq[9] <> dram_dq[9]
dram_dq[10] <> dram_dq[10]
dram_dq[11] <> dram_dq[11]
dram_dq[12] <> dram_dq[12]
dram_dq[13] <> dram_dq[13]
dram_dq[14] <> dram_dq[14]
dram_dq[15] <> dram_dq[15]
dram_dqm[0] <= <GND>
dram_dqm[1] <= <GND>
dram_clk <= <GND>
dram_cke <= <GND>
dram_ras_n <= <VCC>
dram_cas_n <= <VCC>
dram_we_n <= <VCC>
sram_a[0] <= <GND>
sram_a[1] <= <GND>
sram_a[2] <= <GND>
sram_a[3] <= <GND>
sram_a[4] <= <GND>
sram_a[5] <= <GND>
sram_a[6] <= <GND>
sram_a[7] <= <GND>
sram_a[8] <= <GND>
sram_a[9] <= <GND>
sram_a[10] <= <GND>
sram_a[11] <= <GND>
sram_a[12] <= <GND>
sram_a[13] <= <GND>
sram_a[14] <= <GND>
sram_a[15] <= <GND>
sram_a[16] <= <GND>
sram_dq[0] <> sram_dq[0]
sram_dq[1] <> sram_dq[1]
sram_dq[2] <> sram_dq[2]
sram_dq[3] <> sram_dq[3]
sram_dq[4] <> sram_dq[4]
sram_dq[5] <> sram_dq[5]
sram_dq[6] <> sram_dq[6]
sram_dq[7] <> sram_dq[7]
sram_dq[8] <> sram_dq[8]
sram_dq[9] <> sram_dq[9]
sram_dq[10] <> sram_dq[10]
sram_dq[11] <> sram_dq[11]
sram_dq[12] <> sram_dq[12]
sram_dq[13] <> sram_dq[13]
sram_dq[14] <> sram_dq[14]
sram_dq[15] <> sram_dq[15]
sram_oe_n <= <VCC>
sram_we_n <= <VCC>
sram_ub_n <= <VCC>
sram_lb_n <= <VCC>
vblank => ~NO_FANOUT~
dbg_tx <= dbg_tx.DB_MAX_OUTPUT_PORT_TYPE
dbg_rx => ~NO_FANOUT~
user1 <= user1.DB_MAX_OUTPUT_PORT_TYPE
user2 => ~NO_FANOUT~
aux_sda <> <UNC>
aux_scl <= aux_scl.DB_MAX_OUTPUT_PORT_TYPE
vpll_feed <= vpll_feed.DB_MAX_OUTPUT_PORT_TYPE
video_rgb[0] <= vidout_rgb[0].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[1] <= vidout_rgb[1].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[2] <= vidout_rgb[2].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[3] <= vidout_rgb[3].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[4] <= vidout_rgb[4].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[5] <= vidout_rgb[5].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[6] <= vidout_rgb[6].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[7] <= vidout_rgb[7].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[8] <= vidout_rgb[8].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[9] <= vidout_rgb[9].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[10] <= vidout_rgb[10].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[11] <= vidout_rgb[11].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[12] <= vidout_rgb[12].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[13] <= vidout_rgb[13].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[14] <= vidout_rgb[14].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[15] <= vidout_rgb[15].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[16] <= vidout_rgb[16].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[17] <= vidout_rgb[17].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[18] <= vidout_rgb[18].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[19] <= vidout_rgb[19].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[20] <= vidout_rgb[20].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[21] <= vidout_rgb[21].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[22] <= vidout_rgb[22].DB_MAX_OUTPUT_PORT_TYPE
video_rgb[23] <= vidout_rgb[23].DB_MAX_OUTPUT_PORT_TYPE
video_rgb_clock <= mf_pllbase:mp1.outclk_0
video_rgb_clock_90 <= mf_pllbase:mp1.outclk_1
video_de <= vidout_de.DB_MAX_OUTPUT_PORT_TYPE
video_skip <= vidout_skip.DB_MAX_OUTPUT_PORT_TYPE
video_vs <= vidout_vs.DB_MAX_OUTPUT_PORT_TYPE
video_hs <= vidout_hs.DB_MAX_OUTPUT_PORT_TYPE
audio_mclk <= audgen_mclk.DB_MAX_OUTPUT_PORT_TYPE
audio_adc => ~NO_FANOUT~
audio_dac <= audgen_dac.DB_MAX_OUTPUT_PORT_TYPE
audio_lrck <= audgen_lrck.DB_MAX_OUTPUT_PORT_TYPE
bridge_endian_little <= bridge_endian_little.DB_MAX_OUTPUT_PORT_TYPE
bridge_addr[0] => bridge_addr[0].IN1
bridge_addr[1] => bridge_addr[1].IN1
bridge_addr[2] => bridge_addr[2].IN1
bridge_addr[3] => bridge_addr[3].IN1
bridge_addr[4] => bridge_addr[4].IN1
bridge_addr[5] => bridge_addr[5].IN1
bridge_addr[6] => bridge_addr[6].IN1
bridge_addr[7] => bridge_addr[7].IN1
bridge_addr[8] => bridge_addr[8].IN1
bridge_addr[9] => bridge_addr[9].IN1
bridge_addr[10] => bridge_addr[10].IN1
bridge_addr[11] => bridge_addr[11].IN1
bridge_addr[12] => bridge_addr[12].IN1
bridge_addr[13] => bridge_addr[13].IN1
bridge_addr[14] => bridge_addr[14].IN1
bridge_addr[15] => bridge_addr[15].IN1
bridge_addr[16] => bridge_addr[16].IN1
bridge_addr[17] => bridge_addr[17].IN1
bridge_addr[18] => bridge_addr[18].IN1
bridge_addr[19] => bridge_addr[19].IN1
bridge_addr[20] => bridge_addr[20].IN1
bridge_addr[21] => bridge_addr[21].IN1
bridge_addr[22] => bridge_addr[22].IN1
bridge_addr[23] => bridge_addr[23].IN1
bridge_addr[24] => bridge_addr[24].IN1
bridge_addr[25] => bridge_addr[25].IN1
bridge_addr[26] => bridge_addr[26].IN1
bridge_addr[27] => bridge_addr[27].IN1
bridge_addr[28] => bridge_addr[28].IN1
bridge_addr[29] => bridge_addr[29].IN1
bridge_addr[30] => bridge_addr[30].IN1
bridge_addr[31] => bridge_addr[31].IN1
bridge_rd => bridge_rd.IN1
bridge_rd_data[0] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[1] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[2] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[3] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[4] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[5] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[6] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[7] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[8] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[9] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[10] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[11] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[12] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[13] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[14] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[15] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[16] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[17] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[18] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[19] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[20] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[21] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[22] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[23] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[24] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[25] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[26] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[27] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[28] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[29] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[30] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[31] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_wr => bridge_wr.IN1
bridge_wr_data[0] => bridge_wr_data[0].IN1
bridge_wr_data[1] => bridge_wr_data[1].IN1
bridge_wr_data[2] => bridge_wr_data[2].IN1
bridge_wr_data[3] => bridge_wr_data[3].IN1
bridge_wr_data[4] => bridge_wr_data[4].IN1
bridge_wr_data[5] => bridge_wr_data[5].IN1
bridge_wr_data[6] => bridge_wr_data[6].IN1
bridge_wr_data[7] => bridge_wr_data[7].IN1
bridge_wr_data[8] => bridge_wr_data[8].IN1
bridge_wr_data[9] => bridge_wr_data[9].IN1
bridge_wr_data[10] => bridge_wr_data[10].IN1
bridge_wr_data[11] => bridge_wr_data[11].IN1
bridge_wr_data[12] => bridge_wr_data[12].IN1
bridge_wr_data[13] => bridge_wr_data[13].IN1
bridge_wr_data[14] => bridge_wr_data[14].IN1
bridge_wr_data[15] => bridge_wr_data[15].IN1
bridge_wr_data[16] => bridge_wr_data[16].IN1
bridge_wr_data[17] => bridge_wr_data[17].IN1
bridge_wr_data[18] => bridge_wr_data[18].IN1
bridge_wr_data[19] => bridge_wr_data[19].IN1
bridge_wr_data[20] => bridge_wr_data[20].IN1
bridge_wr_data[21] => bridge_wr_data[21].IN1
bridge_wr_data[22] => bridge_wr_data[22].IN1
bridge_wr_data[23] => bridge_wr_data[23].IN1
bridge_wr_data[24] => bridge_wr_data[24].IN1
bridge_wr_data[25] => bridge_wr_data[25].IN1
bridge_wr_data[26] => bridge_wr_data[26].IN1
bridge_wr_data[27] => bridge_wr_data[27].IN1
bridge_wr_data[28] => bridge_wr_data[28].IN1
bridge_wr_data[29] => bridge_wr_data[29].IN1
bridge_wr_data[30] => bridge_wr_data[30].IN1
bridge_wr_data[31] => bridge_wr_data[31].IN1
cont1_key[0] => ~NO_FANOUT~
cont1_key[1] => ~NO_FANOUT~
cont1_key[2] => ~NO_FANOUT~
cont1_key[3] => ~NO_FANOUT~
cont1_key[4] => ~NO_FANOUT~
cont1_key[5] => ~NO_FANOUT~
cont1_key[6] => ~NO_FANOUT~
cont1_key[7] => ~NO_FANOUT~
cont1_key[8] => ~NO_FANOUT~
cont1_key[9] => ~NO_FANOUT~
cont1_key[10] => ~NO_FANOUT~
cont1_key[11] => ~NO_FANOUT~
cont1_key[12] => ~NO_FANOUT~
cont1_key[13] => ~NO_FANOUT~
cont1_key[14] => ~NO_FANOUT~
cont1_key[15] => ~NO_FANOUT~
cont1_key[16] => ~NO_FANOUT~
cont1_key[17] => ~NO_FANOUT~
cont1_key[18] => ~NO_FANOUT~
cont1_key[19] => ~NO_FANOUT~
cont1_key[20] => ~NO_FANOUT~
cont1_key[21] => ~NO_FANOUT~
cont1_key[22] => ~NO_FANOUT~
cont1_key[23] => ~NO_FANOUT~
cont1_key[24] => ~NO_FANOUT~
cont1_key[25] => ~NO_FANOUT~
cont1_key[26] => ~NO_FANOUT~
cont1_key[27] => ~NO_FANOUT~
cont1_key[28] => ~NO_FANOUT~
cont1_key[29] => ~NO_FANOUT~
cont1_key[30] => ~NO_FANOUT~
cont1_key[31] => ~NO_FANOUT~
cont2_key[0] => ~NO_FANOUT~
cont2_key[1] => ~NO_FANOUT~
cont2_key[2] => ~NO_FANOUT~
cont2_key[3] => ~NO_FANOUT~
cont2_key[4] => ~NO_FANOUT~
cont2_key[5] => ~NO_FANOUT~
cont2_key[6] => ~NO_FANOUT~
cont2_key[7] => ~NO_FANOUT~
cont2_key[8] => ~NO_FANOUT~
cont2_key[9] => ~NO_FANOUT~
cont2_key[10] => ~NO_FANOUT~
cont2_key[11] => ~NO_FANOUT~
cont2_key[12] => ~NO_FANOUT~
cont2_key[13] => ~NO_FANOUT~
cont2_key[14] => ~NO_FANOUT~
cont2_key[15] => ~NO_FANOUT~
cont2_key[16] => ~NO_FANOUT~
cont2_key[17] => ~NO_FANOUT~
cont2_key[18] => ~NO_FANOUT~
cont2_key[19] => ~NO_FANOUT~
cont2_key[20] => ~NO_FANOUT~
cont2_key[21] => ~NO_FANOUT~
cont2_key[22] => ~NO_FANOUT~
cont2_key[23] => ~NO_FANOUT~
cont2_key[24] => ~NO_FANOUT~
cont2_key[25] => ~NO_FANOUT~
cont2_key[26] => ~NO_FANOUT~
cont2_key[27] => ~NO_FANOUT~
cont2_key[28] => ~NO_FANOUT~
cont2_key[29] => ~NO_FANOUT~
cont2_key[30] => ~NO_FANOUT~
cont2_key[31] => ~NO_FANOUT~
cont3_key[0] => ~NO_FANOUT~
cont3_key[1] => ~NO_FANOUT~
cont3_key[2] => ~NO_FANOUT~
cont3_key[3] => ~NO_FANOUT~
cont3_key[4] => ~NO_FANOUT~
cont3_key[5] => ~NO_FANOUT~
cont3_key[6] => ~NO_FANOUT~
cont3_key[7] => ~NO_FANOUT~
cont3_key[8] => ~NO_FANOUT~
cont3_key[9] => ~NO_FANOUT~
cont3_key[10] => ~NO_FANOUT~
cont3_key[11] => ~NO_FANOUT~
cont3_key[12] => ~NO_FANOUT~
cont3_key[13] => ~NO_FANOUT~
cont3_key[14] => ~NO_FANOUT~
cont3_key[15] => ~NO_FANOUT~
cont3_key[16] => ~NO_FANOUT~
cont3_key[17] => ~NO_FANOUT~
cont3_key[18] => ~NO_FANOUT~
cont3_key[19] => ~NO_FANOUT~
cont3_key[20] => ~NO_FANOUT~
cont3_key[21] => ~NO_FANOUT~
cont3_key[22] => ~NO_FANOUT~
cont3_key[23] => ~NO_FANOUT~
cont3_key[24] => ~NO_FANOUT~
cont3_key[25] => ~NO_FANOUT~
cont3_key[26] => ~NO_FANOUT~
cont3_key[27] => ~NO_FANOUT~
cont3_key[28] => ~NO_FANOUT~
cont3_key[29] => ~NO_FANOUT~
cont3_key[30] => ~NO_FANOUT~
cont3_key[31] => ~NO_FANOUT~
cont4_key[0] => ~NO_FANOUT~
cont4_key[1] => ~NO_FANOUT~
cont4_key[2] => ~NO_FANOUT~
cont4_key[3] => ~NO_FANOUT~
cont4_key[4] => ~NO_FANOUT~
cont4_key[5] => ~NO_FANOUT~
cont4_key[6] => ~NO_FANOUT~
cont4_key[7] => ~NO_FANOUT~
cont4_key[8] => ~NO_FANOUT~
cont4_key[9] => ~NO_FANOUT~
cont4_key[10] => ~NO_FANOUT~
cont4_key[11] => ~NO_FANOUT~
cont4_key[12] => ~NO_FANOUT~
cont4_key[13] => ~NO_FANOUT~
cont4_key[14] => ~NO_FANOUT~
cont4_key[15] => ~NO_FANOUT~
cont4_key[16] => ~NO_FANOUT~
cont4_key[17] => ~NO_FANOUT~
cont4_key[18] => ~NO_FANOUT~
cont4_key[19] => ~NO_FANOUT~
cont4_key[20] => ~NO_FANOUT~
cont4_key[21] => ~NO_FANOUT~
cont4_key[22] => ~NO_FANOUT~
cont4_key[23] => ~NO_FANOUT~
cont4_key[24] => ~NO_FANOUT~
cont4_key[25] => ~NO_FANOUT~
cont4_key[26] => ~NO_FANOUT~
cont4_key[27] => ~NO_FANOUT~
cont4_key[28] => ~NO_FANOUT~
cont4_key[29] => ~NO_FANOUT~
cont4_key[30] => ~NO_FANOUT~
cont4_key[31] => ~NO_FANOUT~
cont1_joy[0] => ~NO_FANOUT~
cont1_joy[1] => ~NO_FANOUT~
cont1_joy[2] => ~NO_FANOUT~
cont1_joy[3] => ~NO_FANOUT~
cont1_joy[4] => ~NO_FANOUT~
cont1_joy[5] => ~NO_FANOUT~
cont1_joy[6] => ~NO_FANOUT~
cont1_joy[7] => ~NO_FANOUT~
cont1_joy[8] => ~NO_FANOUT~
cont1_joy[9] => ~NO_FANOUT~
cont1_joy[10] => ~NO_FANOUT~
cont1_joy[11] => ~NO_FANOUT~
cont1_joy[12] => ~NO_FANOUT~
cont1_joy[13] => ~NO_FANOUT~
cont1_joy[14] => ~NO_FANOUT~
cont1_joy[15] => ~NO_FANOUT~
cont1_joy[16] => ~NO_FANOUT~
cont1_joy[17] => ~NO_FANOUT~
cont1_joy[18] => ~NO_FANOUT~
cont1_joy[19] => ~NO_FANOUT~
cont1_joy[20] => ~NO_FANOUT~
cont1_joy[21] => ~NO_FANOUT~
cont1_joy[22] => ~NO_FANOUT~
cont1_joy[23] => ~NO_FANOUT~
cont1_joy[24] => ~NO_FANOUT~
cont1_joy[25] => ~NO_FANOUT~
cont1_joy[26] => ~NO_FANOUT~
cont1_joy[27] => ~NO_FANOUT~
cont1_joy[28] => ~NO_FANOUT~
cont1_joy[29] => ~NO_FANOUT~
cont1_joy[30] => ~NO_FANOUT~
cont1_joy[31] => ~NO_FANOUT~
cont2_joy[0] => ~NO_FANOUT~
cont2_joy[1] => ~NO_FANOUT~
cont2_joy[2] => ~NO_FANOUT~
cont2_joy[3] => ~NO_FANOUT~
cont2_joy[4] => ~NO_FANOUT~
cont2_joy[5] => ~NO_FANOUT~
cont2_joy[6] => ~NO_FANOUT~
cont2_joy[7] => ~NO_FANOUT~
cont2_joy[8] => ~NO_FANOUT~
cont2_joy[9] => ~NO_FANOUT~
cont2_joy[10] => ~NO_FANOUT~
cont2_joy[11] => ~NO_FANOUT~
cont2_joy[12] => ~NO_FANOUT~
cont2_joy[13] => ~NO_FANOUT~
cont2_joy[14] => ~NO_FANOUT~
cont2_joy[15] => ~NO_FANOUT~
cont2_joy[16] => ~NO_FANOUT~
cont2_joy[17] => ~NO_FANOUT~
cont2_joy[18] => ~NO_FANOUT~
cont2_joy[19] => ~NO_FANOUT~
cont2_joy[20] => ~NO_FANOUT~
cont2_joy[21] => ~NO_FANOUT~
cont2_joy[22] => ~NO_FANOUT~
cont2_joy[23] => ~NO_FANOUT~
cont2_joy[24] => ~NO_FANOUT~
cont2_joy[25] => ~NO_FANOUT~
cont2_joy[26] => ~NO_FANOUT~
cont2_joy[27] => ~NO_FANOUT~
cont2_joy[28] => ~NO_FANOUT~
cont2_joy[29] => ~NO_FANOUT~
cont2_joy[30] => ~NO_FANOUT~
cont2_joy[31] => ~NO_FANOUT~
cont3_joy[0] => ~NO_FANOUT~
cont3_joy[1] => ~NO_FANOUT~
cont3_joy[2] => ~NO_FANOUT~
cont3_joy[3] => ~NO_FANOUT~
cont3_joy[4] => ~NO_FANOUT~
cont3_joy[5] => ~NO_FANOUT~
cont3_joy[6] => ~NO_FANOUT~
cont3_joy[7] => ~NO_FANOUT~
cont3_joy[8] => ~NO_FANOUT~
cont3_joy[9] => ~NO_FANOUT~
cont3_joy[10] => ~NO_FANOUT~
cont3_joy[11] => ~NO_FANOUT~
cont3_joy[12] => ~NO_FANOUT~
cont3_joy[13] => ~NO_FANOUT~
cont3_joy[14] => ~NO_FANOUT~
cont3_joy[15] => ~NO_FANOUT~
cont3_joy[16] => ~NO_FANOUT~
cont3_joy[17] => ~NO_FANOUT~
cont3_joy[18] => ~NO_FANOUT~
cont3_joy[19] => ~NO_FANOUT~
cont3_joy[20] => ~NO_FANOUT~
cont3_joy[21] => ~NO_FANOUT~
cont3_joy[22] => ~NO_FANOUT~
cont3_joy[23] => ~NO_FANOUT~
cont3_joy[24] => ~NO_FANOUT~
cont3_joy[25] => ~NO_FANOUT~
cont3_joy[26] => ~NO_FANOUT~
cont3_joy[27] => ~NO_FANOUT~
cont3_joy[28] => ~NO_FANOUT~
cont3_joy[29] => ~NO_FANOUT~
cont3_joy[30] => ~NO_FANOUT~
cont3_joy[31] => ~NO_FANOUT~
cont4_joy[0] => ~NO_FANOUT~
cont4_joy[1] => ~NO_FANOUT~
cont4_joy[2] => ~NO_FANOUT~
cont4_joy[3] => ~NO_FANOUT~
cont4_joy[4] => ~NO_FANOUT~
cont4_joy[5] => ~NO_FANOUT~
cont4_joy[6] => ~NO_FANOUT~
cont4_joy[7] => ~NO_FANOUT~
cont4_joy[8] => ~NO_FANOUT~
cont4_joy[9] => ~NO_FANOUT~
cont4_joy[10] => ~NO_FANOUT~
cont4_joy[11] => ~NO_FANOUT~
cont4_joy[12] => ~NO_FANOUT~
cont4_joy[13] => ~NO_FANOUT~
cont4_joy[14] => ~NO_FANOUT~
cont4_joy[15] => ~NO_FANOUT~
cont4_joy[16] => ~NO_FANOUT~
cont4_joy[17] => ~NO_FANOUT~
cont4_joy[18] => ~NO_FANOUT~
cont4_joy[19] => ~NO_FANOUT~
cont4_joy[20] => ~NO_FANOUT~
cont4_joy[21] => ~NO_FANOUT~
cont4_joy[22] => ~NO_FANOUT~
cont4_joy[23] => ~NO_FANOUT~
cont4_joy[24] => ~NO_FANOUT~
cont4_joy[25] => ~NO_FANOUT~
cont4_joy[26] => ~NO_FANOUT~
cont4_joy[27] => ~NO_FANOUT~
cont4_joy[28] => ~NO_FANOUT~
cont4_joy[29] => ~NO_FANOUT~
cont4_joy[30] => ~NO_FANOUT~
cont4_joy[31] => ~NO_FANOUT~
cont1_trig[0] => ~NO_FANOUT~
cont1_trig[1] => ~NO_FANOUT~
cont1_trig[2] => ~NO_FANOUT~
cont1_trig[3] => ~NO_FANOUT~
cont1_trig[4] => ~NO_FANOUT~
cont1_trig[5] => ~NO_FANOUT~
cont1_trig[6] => ~NO_FANOUT~
cont1_trig[7] => ~NO_FANOUT~
cont1_trig[8] => ~NO_FANOUT~
cont1_trig[9] => ~NO_FANOUT~
cont1_trig[10] => ~NO_FANOUT~
cont1_trig[11] => ~NO_FANOUT~
cont1_trig[12] => ~NO_FANOUT~
cont1_trig[13] => ~NO_FANOUT~
cont1_trig[14] => ~NO_FANOUT~
cont1_trig[15] => ~NO_FANOUT~
cont2_trig[0] => ~NO_FANOUT~
cont2_trig[1] => ~NO_FANOUT~
cont2_trig[2] => ~NO_FANOUT~
cont2_trig[3] => ~NO_FANOUT~
cont2_trig[4] => ~NO_FANOUT~
cont2_trig[5] => ~NO_FANOUT~
cont2_trig[6] => ~NO_FANOUT~
cont2_trig[7] => ~NO_FANOUT~
cont2_trig[8] => ~NO_FANOUT~
cont2_trig[9] => ~NO_FANOUT~
cont2_trig[10] => ~NO_FANOUT~
cont2_trig[11] => ~NO_FANOUT~
cont2_trig[12] => ~NO_FANOUT~
cont2_trig[13] => ~NO_FANOUT~
cont2_trig[14] => ~NO_FANOUT~
cont2_trig[15] => ~NO_FANOUT~
cont3_trig[0] => ~NO_FANOUT~
cont3_trig[1] => ~NO_FANOUT~
cont3_trig[2] => ~NO_FANOUT~
cont3_trig[3] => ~NO_FANOUT~
cont3_trig[4] => ~NO_FANOUT~
cont3_trig[5] => ~NO_FANOUT~
cont3_trig[6] => ~NO_FANOUT~
cont3_trig[7] => ~NO_FANOUT~
cont3_trig[8] => ~NO_FANOUT~
cont3_trig[9] => ~NO_FANOUT~
cont3_trig[10] => ~NO_FANOUT~
cont3_trig[11] => ~NO_FANOUT~
cont3_trig[12] => ~NO_FANOUT~
cont3_trig[13] => ~NO_FANOUT~
cont3_trig[14] => ~NO_FANOUT~
cont3_trig[15] => ~NO_FANOUT~
cont4_trig[0] => ~NO_FANOUT~
cont4_trig[1] => ~NO_FANOUT~
cont4_trig[2] => ~NO_FANOUT~
cont4_trig[3] => ~NO_FANOUT~
cont4_trig[4] => ~NO_FANOUT~
cont4_trig[5] => ~NO_FANOUT~
cont4_trig[6] => ~NO_FANOUT~
cont4_trig[7] => ~NO_FANOUT~
cont4_trig[8] => ~NO_FANOUT~
cont4_trig[9] => ~NO_FANOUT~
cont4_trig[10] => ~NO_FANOUT~
cont4_trig[11] => ~NO_FANOUT~
cont4_trig[12] => ~NO_FANOUT~
cont4_trig[13] => ~NO_FANOUT~
cont4_trig[14] => ~NO_FANOUT~
cont4_trig[15] => ~NO_FANOUT~


|apf_top|core_top:ic|core_bridge_cmd:icb
clk => clk.IN3
reset_n <= reset_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
bridge_endian_little => bridge_endian_little.IN1
bridge_addr[0] => Decoder0.IN7
bridge_addr[1] => Decoder0.IN6
bridge_addr[2] => Decoder0.IN5
bridge_addr[2] => b_datatable_addr[0].DATAIN
bridge_addr[3] => Decoder0.IN4
bridge_addr[3] => b_datatable_addr[1].DATAIN
bridge_addr[4] => Decoder0.IN3
bridge_addr[4] => b_datatable_addr[2].DATAIN
bridge_addr[5] => Decoder0.IN2
bridge_addr[5] => b_datatable_addr[3].DATAIN
bridge_addr[6] => Decoder0.IN1
bridge_addr[6] => b_datatable_addr[4].DATAIN
bridge_addr[7] => Decoder0.IN0
bridge_addr[7] => b_datatable_addr[5].DATAIN
bridge_addr[8] => WideNor0.IN0
bridge_addr[8] => WideNor1.IN0
bridge_addr[8] => b_datatable_addr[6].DATAIN
bridge_addr[9] => WideNor0.IN1
bridge_addr[9] => WideNor1.IN1
bridge_addr[9] => b_datatable_addr[7].DATAIN
bridge_addr[10] => WideNor0.IN2
bridge_addr[10] => WideNor1.IN2
bridge_addr[10] => b_datatable_addr[8].DATAIN
bridge_addr[11] => WideNor0.IN3
bridge_addr[11] => WideNor1.IN3
bridge_addr[11] => b_datatable_addr[9].DATAIN
bridge_addr[12] => WideNor0.IN4
bridge_addr[12] => WideNor2.IN0
bridge_addr[12] => WideNor1.IN4
bridge_addr[13] => WideNor0.IN5
bridge_addr[13] => WideNor1.IN5
bridge_addr[13] => WideNor2.IN1
bridge_addr[14] => WideNor0.IN6
bridge_addr[14] => WideNor1.IN6
bridge_addr[14] => WideNor2.IN2
bridge_addr[15] => WideNor0.IN7
bridge_addr[15] => WideNor1.IN7
bridge_addr[15] => WideNor2.IN3
bridge_addr[16] => ~NO_FANOUT~
bridge_addr[17] => ~NO_FANOUT~
bridge_addr[18] => ~NO_FANOUT~
bridge_addr[19] => ~NO_FANOUT~
bridge_addr[20] => ~NO_FANOUT~
bridge_addr[21] => ~NO_FANOUT~
bridge_addr[22] => ~NO_FANOUT~
bridge_addr[23] => ~NO_FANOUT~
bridge_addr[24] => WideNor0.IN8
bridge_addr[24] => WideNor1.IN8
bridge_addr[24] => WideNor2.IN4
bridge_addr[25] => WideNor0.IN9
bridge_addr[25] => WideNor1.IN9
bridge_addr[25] => WideNor2.IN5
bridge_addr[26] => WideNor0.IN10
bridge_addr[26] => WideNor1.IN10
bridge_addr[26] => WideNor2.IN6
bridge_addr[27] => WideNor0.IN11
bridge_addr[27] => WideNor1.IN11
bridge_addr[27] => WideNor2.IN7
bridge_addr[28] => WideNor0.IN12
bridge_addr[28] => WideNor1.IN12
bridge_addr[28] => WideNor2.IN8
bridge_addr[29] => WideNor0.IN13
bridge_addr[29] => WideNor1.IN13
bridge_addr[29] => WideNor2.IN9
bridge_addr[30] => WideNor0.IN14
bridge_addr[30] => WideNor1.IN14
bridge_addr[30] => WideNor2.IN10
bridge_addr[31] => WideNor0.IN15
bridge_addr[31] => WideNor1.IN15
bridge_addr[31] => WideNor2.IN11
bridge_rd => bridge_rd_data_out[0].ENA
bridge_rd => bridge_rd_data_out[1].ENA
bridge_rd => bridge_rd_data_out[2].ENA
bridge_rd => bridge_rd_data_out[3].ENA
bridge_rd => bridge_rd_data_out[4].ENA
bridge_rd => bridge_rd_data_out[5].ENA
bridge_rd => bridge_rd_data_out[6].ENA
bridge_rd => bridge_rd_data_out[7].ENA
bridge_rd => bridge_rd_data_out[8].ENA
bridge_rd => bridge_rd_data_out[9].ENA
bridge_rd => bridge_rd_data_out[10].ENA
bridge_rd => bridge_rd_data_out[11].ENA
bridge_rd => bridge_rd_data_out[12].ENA
bridge_rd => bridge_rd_data_out[13].ENA
bridge_rd => bridge_rd_data_out[14].ENA
bridge_rd => bridge_rd_data_out[15].ENA
bridge_rd => bridge_rd_data_out[16].ENA
bridge_rd => bridge_rd_data_out[17].ENA
bridge_rd => bridge_rd_data_out[18].ENA
bridge_rd => bridge_rd_data_out[19].ENA
bridge_rd => bridge_rd_data_out[20].ENA
bridge_rd => bridge_rd_data_out[21].ENA
bridge_rd => bridge_rd_data_out[22].ENA
bridge_rd => bridge_rd_data_out[23].ENA
bridge_rd => bridge_rd_data_out[24].ENA
bridge_rd => bridge_rd_data_out[25].ENA
bridge_rd => bridge_rd_data_out[26].ENA
bridge_rd => bridge_rd_data_out[27].ENA
bridge_rd => bridge_rd_data_out[28].ENA
bridge_rd => bridge_rd_data_out[29].ENA
bridge_rd => bridge_rd_data_out[30].ENA
bridge_rd => bridge_rd_data_out[31].ENA
bridge_rd_data[0] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[1] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[2] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[3] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[4] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[5] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[6] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[7] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[8] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[9] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[10] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[11] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[12] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[13] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[14] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[15] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[16] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[17] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[18] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[19] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[20] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[21] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[22] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[23] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[24] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[25] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[26] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[27] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[28] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[29] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[30] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_rd_data[31] <= bridge_rd_data.DB_MAX_OUTPUT_PORT_TYPE
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_0.OUTPUTSELECT
bridge_wr => host_cmd_start.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => target_0.OUTPUTSELECT
bridge_wr => b_datatable_wren.OUTPUTSELECT
bridge_wr => target_4[0].ENA
bridge_wr => target_4[1].ENA
bridge_wr => target_4[2].ENA
bridge_wr => target_4[3].ENA
bridge_wr => target_4[4].ENA
bridge_wr => target_4[5].ENA
bridge_wr => target_4[6].ENA
bridge_wr => target_4[7].ENA
bridge_wr => target_4[8].ENA
bridge_wr => target_4[9].ENA
bridge_wr => target_4[10].ENA
bridge_wr => target_4[11].ENA
bridge_wr => target_4[12].ENA
bridge_wr => target_4[13].ENA
bridge_wr => target_4[14].ENA
bridge_wr => target_4[15].ENA
bridge_wr => target_4[16].ENA
bridge_wr => target_4[17].ENA
bridge_wr => target_4[18].ENA
bridge_wr => target_4[19].ENA
bridge_wr => target_4[20].ENA
bridge_wr => target_4[21].ENA
bridge_wr => target_4[22].ENA
bridge_wr => target_4[23].ENA
bridge_wr => target_4[24].ENA
bridge_wr => target_4[25].ENA
bridge_wr => target_4[26].ENA
bridge_wr => target_4[27].ENA
bridge_wr => target_4[28].ENA
bridge_wr => target_4[29].ENA
bridge_wr => target_4[30].ENA
bridge_wr => target_4[31].ENA
bridge_wr => target_8[0].ENA
bridge_wr => target_8[1].ENA
bridge_wr => target_8[2].ENA
bridge_wr => target_8[3].ENA
bridge_wr => target_8[4].ENA
bridge_wr => target_8[5].ENA
bridge_wr => target_8[6].ENA
bridge_wr => target_8[7].ENA
bridge_wr => target_8[8].ENA
bridge_wr => target_8[9].ENA
bridge_wr => target_8[10].ENA
bridge_wr => target_8[11].ENA
bridge_wr => target_8[12].ENA
bridge_wr => target_8[13].ENA
bridge_wr => target_8[14].ENA
bridge_wr => target_8[15].ENA
bridge_wr => target_8[16].ENA
bridge_wr => target_8[17].ENA
bridge_wr => target_8[18].ENA
bridge_wr => target_8[19].ENA
bridge_wr => target_8[20].ENA
bridge_wr => target_8[21].ENA
bridge_wr => target_8[22].ENA
bridge_wr => target_8[23].ENA
bridge_wr => target_8[24].ENA
bridge_wr => target_8[25].ENA
bridge_wr => target_8[26].ENA
bridge_wr => target_8[27].ENA
bridge_wr => target_8[28].ENA
bridge_wr => target_8[29].ENA
bridge_wr => target_8[30].ENA
bridge_wr => target_8[31].ENA
bridge_wr => host_cmd_startval[0].ENA
bridge_wr => host_cmd_startval[1].ENA
bridge_wr => host_cmd_startval[2].ENA
bridge_wr => host_cmd_startval[3].ENA
bridge_wr => host_cmd_startval[4].ENA
bridge_wr => host_cmd_startval[5].ENA
bridge_wr => host_cmd_startval[6].ENA
bridge_wr => host_cmd_startval[7].ENA
bridge_wr => host_cmd_startval[8].ENA
bridge_wr => host_cmd_startval[9].ENA
bridge_wr => host_cmd_startval[10].ENA
bridge_wr => host_cmd_startval[11].ENA
bridge_wr => host_cmd_startval[12].ENA
bridge_wr => host_cmd_startval[13].ENA
bridge_wr => host_cmd_startval[14].ENA
bridge_wr => host_cmd_startval[15].ENA
bridge_wr => host_20[0].ENA
bridge_wr => host_20[1].ENA
bridge_wr => host_20[2].ENA
bridge_wr => host_20[3].ENA
bridge_wr => host_20[4].ENA
bridge_wr => host_20[5].ENA
bridge_wr => host_20[6].ENA
bridge_wr => host_20[7].ENA
bridge_wr => host_20[8].ENA
bridge_wr => host_20[9].ENA
bridge_wr => host_20[10].ENA
bridge_wr => host_20[11].ENA
bridge_wr => host_20[12].ENA
bridge_wr => host_20[13].ENA
bridge_wr => host_20[14].ENA
bridge_wr => host_20[15].ENA
bridge_wr => host_20[16].ENA
bridge_wr => host_20[17].ENA
bridge_wr => host_20[18].ENA
bridge_wr => host_20[19].ENA
bridge_wr => host_20[20].ENA
bridge_wr => host_20[21].ENA
bridge_wr => host_20[22].ENA
bridge_wr => host_20[23].ENA
bridge_wr => host_20[24].ENA
bridge_wr => host_20[25].ENA
bridge_wr => host_20[26].ENA
bridge_wr => host_20[27].ENA
bridge_wr => host_20[28].ENA
bridge_wr => host_20[29].ENA
bridge_wr => host_20[30].ENA
bridge_wr => host_20[31].ENA
bridge_wr => host_24[0].ENA
bridge_wr => host_24[1].ENA
bridge_wr => host_24[2].ENA
bridge_wr => host_24[3].ENA
bridge_wr => host_24[4].ENA
bridge_wr => host_24[5].ENA
bridge_wr => host_24[6].ENA
bridge_wr => host_24[7].ENA
bridge_wr => host_24[8].ENA
bridge_wr => host_24[9].ENA
bridge_wr => host_24[10].ENA
bridge_wr => host_24[11].ENA
bridge_wr => host_24[12].ENA
bridge_wr => host_24[13].ENA
bridge_wr => host_24[14].ENA
bridge_wr => host_24[15].ENA
bridge_wr => host_24[16].ENA
bridge_wr => host_24[17].ENA
bridge_wr => host_24[18].ENA
bridge_wr => host_24[19].ENA
bridge_wr => host_24[20].ENA
bridge_wr => host_24[21].ENA
bridge_wr => host_24[22].ENA
bridge_wr => host_24[23].ENA
bridge_wr => host_24[24].ENA
bridge_wr => host_24[25].ENA
bridge_wr => host_24[26].ENA
bridge_wr => host_24[27].ENA
bridge_wr => host_24[28].ENA
bridge_wr => host_24[29].ENA
bridge_wr => host_24[30].ENA
bridge_wr => host_24[31].ENA
bridge_wr => host_28[0].ENA
bridge_wr => host_28[1].ENA
bridge_wr => host_28[2].ENA
bridge_wr => host_28[3].ENA
bridge_wr => host_28[4].ENA
bridge_wr => host_28[5].ENA
bridge_wr => host_28[6].ENA
bridge_wr => host_28[7].ENA
bridge_wr => host_28[8].ENA
bridge_wr => host_28[9].ENA
bridge_wr => host_28[10].ENA
bridge_wr => host_28[11].ENA
bridge_wr => host_28[12].ENA
bridge_wr => host_28[13].ENA
bridge_wr => host_28[14].ENA
bridge_wr => host_28[15].ENA
bridge_wr => host_28[16].ENA
bridge_wr => host_28[17].ENA
bridge_wr => host_28[18].ENA
bridge_wr => host_28[19].ENA
bridge_wr => host_28[20].ENA
bridge_wr => host_28[21].ENA
bridge_wr => host_28[22].ENA
bridge_wr => host_28[23].ENA
bridge_wr => host_28[24].ENA
bridge_wr => host_28[25].ENA
bridge_wr => host_28[26].ENA
bridge_wr => host_28[27].ENA
bridge_wr => host_28[28].ENA
bridge_wr => host_28[29].ENA
bridge_wr => host_28[30].ENA
bridge_wr => host_28[31].ENA
bridge_wr_data[0] => bridge_wr_data_in.DATAB
bridge_wr_data[0] => bridge_wr_data_in.DATAA
bridge_wr_data[1] => bridge_wr_data_in.DATAB
bridge_wr_data[1] => bridge_wr_data_in.DATAA
bridge_wr_data[2] => bridge_wr_data_in.DATAB
bridge_wr_data[2] => bridge_wr_data_in.DATAA
bridge_wr_data[3] => bridge_wr_data_in.DATAB
bridge_wr_data[3] => bridge_wr_data_in.DATAA
bridge_wr_data[4] => bridge_wr_data_in.DATAB
bridge_wr_data[4] => bridge_wr_data_in.DATAA
bridge_wr_data[5] => bridge_wr_data_in.DATAB
bridge_wr_data[5] => bridge_wr_data_in.DATAA
bridge_wr_data[6] => bridge_wr_data_in.DATAB
bridge_wr_data[6] => bridge_wr_data_in.DATAA
bridge_wr_data[7] => bridge_wr_data_in.DATAB
bridge_wr_data[7] => bridge_wr_data_in.DATAA
bridge_wr_data[8] => bridge_wr_data_in.DATAB
bridge_wr_data[8] => bridge_wr_data_in.DATAA
bridge_wr_data[9] => bridge_wr_data_in.DATAB
bridge_wr_data[9] => bridge_wr_data_in.DATAA
bridge_wr_data[10] => bridge_wr_data_in.DATAB
bridge_wr_data[10] => bridge_wr_data_in.DATAA
bridge_wr_data[11] => bridge_wr_data_in.DATAB
bridge_wr_data[11] => bridge_wr_data_in.DATAA
bridge_wr_data[12] => bridge_wr_data_in.DATAB
bridge_wr_data[12] => bridge_wr_data_in.DATAA
bridge_wr_data[13] => bridge_wr_data_in.DATAB
bridge_wr_data[13] => bridge_wr_data_in.DATAA
bridge_wr_data[14] => bridge_wr_data_in.DATAB
bridge_wr_data[14] => bridge_wr_data_in.DATAA
bridge_wr_data[15] => bridge_wr_data_in.DATAB
bridge_wr_data[15] => bridge_wr_data_in.DATAA
bridge_wr_data[16] => bridge_wr_data_in.DATAA
bridge_wr_data[16] => bridge_wr_data_in.DATAB
bridge_wr_data[17] => bridge_wr_data_in.DATAA
bridge_wr_data[17] => bridge_wr_data_in.DATAB
bridge_wr_data[18] => bridge_wr_data_in.DATAA
bridge_wr_data[18] => bridge_wr_data_in.DATAB
bridge_wr_data[19] => bridge_wr_data_in.DATAA
bridge_wr_data[19] => bridge_wr_data_in.DATAB
bridge_wr_data[20] => bridge_wr_data_in.DATAA
bridge_wr_data[20] => bridge_wr_data_in.DATAB
bridge_wr_data[21] => bridge_wr_data_in.DATAA
bridge_wr_data[21] => bridge_wr_data_in.DATAB
bridge_wr_data[22] => bridge_wr_data_in.DATAA
bridge_wr_data[22] => bridge_wr_data_in.DATAB
bridge_wr_data[23] => bridge_wr_data_in.DATAA
bridge_wr_data[23] => bridge_wr_data_in.DATAB
bridge_wr_data[24] => bridge_wr_data_in.DATAA
bridge_wr_data[24] => bridge_wr_data_in.DATAB
bridge_wr_data[25] => bridge_wr_data_in.DATAA
bridge_wr_data[25] => bridge_wr_data_in.DATAB
bridge_wr_data[26] => bridge_wr_data_in.DATAA
bridge_wr_data[26] => bridge_wr_data_in.DATAB
bridge_wr_data[27] => bridge_wr_data_in.DATAA
bridge_wr_data[27] => bridge_wr_data_in.DATAB
bridge_wr_data[28] => bridge_wr_data_in.DATAA
bridge_wr_data[28] => bridge_wr_data_in.DATAB
bridge_wr_data[29] => bridge_wr_data_in.DATAA
bridge_wr_data[29] => bridge_wr_data_in.DATAB
bridge_wr_data[30] => bridge_wr_data_in.DATAA
bridge_wr_data[30] => bridge_wr_data_in.DATAB
bridge_wr_data[31] => bridge_wr_data_in.DATAA
bridge_wr_data[31] => bridge_wr_data_in.DATAB
status_boot_done => host_resultcode.OUTPUTSELECT
status_boot_done => host_resultcode.OUTPUTSELECT
status_boot_done => host_resultcode.OUTPUTSELECT
status_setup_done => always1.IN1
status_setup_done => host_resultcode.OUTPUTSELECT
status_setup_done => host_resultcode.OUTPUTSELECT
status_setup_done => status_setup_done_1.DATAIN
status_setup_done => host_resultcode.DATAB
status_running => host_resultcode.DATAA
status_running => host_resultcode.DATAA
dataslot_requestread <= dataslot_requestread~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[0] <= dataslot_requestread_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[1] <= dataslot_requestread_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[2] <= dataslot_requestread_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[3] <= dataslot_requestread_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[4] <= dataslot_requestread_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[5] <= dataslot_requestread_id[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[6] <= dataslot_requestread_id[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[7] <= dataslot_requestread_id[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[8] <= dataslot_requestread_id[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[9] <= dataslot_requestread_id[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[10] <= dataslot_requestread_id[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[11] <= dataslot_requestread_id[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[12] <= dataslot_requestread_id[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[13] <= dataslot_requestread_id[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[14] <= dataslot_requestread_id[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_id[15] <= dataslot_requestread_id[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => host_resultcode.OUTPUTSELECT
dataslot_requestread_ack => hstate.OUTPUTSELECT
dataslot_requestread_ack => hstate.OUTPUTSELECT
dataslot_requestread_ack => hstate.OUTPUTSELECT
dataslot_requestread_ack => hstate.OUTPUTSELECT
dataslot_requestread_ack => hstate.OUTPUTSELECT
dataslot_requestread_ack => hstate.OUTPUTSELECT
dataslot_requestread_ok => host_resultcode.DATAB
dataslot_requestwrite <= dataslot_requestwrite~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[0] <= dataslot_requestwrite_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[1] <= dataslot_requestwrite_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[2] <= dataslot_requestwrite_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[3] <= dataslot_requestwrite_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[4] <= dataslot_requestwrite_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[5] <= dataslot_requestwrite_id[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[6] <= dataslot_requestwrite_id[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[7] <= dataslot_requestwrite_id[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[8] <= dataslot_requestwrite_id[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[9] <= dataslot_requestwrite_id[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[10] <= dataslot_requestwrite_id[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[11] <= dataslot_requestwrite_id[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[12] <= dataslot_requestwrite_id[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[13] <= dataslot_requestwrite_id[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[14] <= dataslot_requestwrite_id[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_id[15] <= dataslot_requestwrite_id[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[0] <= dataslot_requestwrite_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[1] <= dataslot_requestwrite_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[2] <= dataslot_requestwrite_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[3] <= dataslot_requestwrite_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[4] <= dataslot_requestwrite_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[5] <= dataslot_requestwrite_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[6] <= dataslot_requestwrite_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[7] <= dataslot_requestwrite_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[8] <= dataslot_requestwrite_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[9] <= dataslot_requestwrite_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[10] <= dataslot_requestwrite_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[11] <= dataslot_requestwrite_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[12] <= dataslot_requestwrite_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[13] <= dataslot_requestwrite_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[14] <= dataslot_requestwrite_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[15] <= dataslot_requestwrite_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[16] <= dataslot_requestwrite_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[17] <= dataslot_requestwrite_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[18] <= dataslot_requestwrite_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[19] <= dataslot_requestwrite_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[20] <= dataslot_requestwrite_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[21] <= dataslot_requestwrite_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[22] <= dataslot_requestwrite_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[23] <= dataslot_requestwrite_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[24] <= dataslot_requestwrite_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[25] <= dataslot_requestwrite_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[26] <= dataslot_requestwrite_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[27] <= dataslot_requestwrite_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[28] <= dataslot_requestwrite_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[29] <= dataslot_requestwrite_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[30] <= dataslot_requestwrite_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_size[31] <= dataslot_requestwrite_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => host_resultcode.OUTPUTSELECT
dataslot_requestwrite_ack => hstate.OUTPUTSELECT
dataslot_requestwrite_ack => hstate.OUTPUTSELECT
dataslot_requestwrite_ack => hstate.OUTPUTSELECT
dataslot_requestwrite_ack => hstate.OUTPUTSELECT
dataslot_requestwrite_ack => hstate.OUTPUTSELECT
dataslot_requestwrite_ack => hstate.OUTPUTSELECT
dataslot_requestwrite_ok => host_resultcode.DATAB
dataslot_update <= dataslot_update~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[0] <= dataslot_update_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[1] <= dataslot_update_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[2] <= dataslot_update_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[3] <= dataslot_update_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[4] <= dataslot_update_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[5] <= dataslot_update_id[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[6] <= dataslot_update_id[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[7] <= dataslot_update_id[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[8] <= dataslot_update_id[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[9] <= dataslot_update_id[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[10] <= dataslot_update_id[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[11] <= dataslot_update_id[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[12] <= dataslot_update_id[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[13] <= dataslot_update_id[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[14] <= dataslot_update_id[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_id[15] <= dataslot_update_id[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[0] <= dataslot_update_size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[1] <= dataslot_update_size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[2] <= dataslot_update_size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[3] <= dataslot_update_size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[4] <= dataslot_update_size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[5] <= dataslot_update_size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[6] <= dataslot_update_size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[7] <= dataslot_update_size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[8] <= dataslot_update_size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[9] <= dataslot_update_size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[10] <= dataslot_update_size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[11] <= dataslot_update_size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[12] <= dataslot_update_size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[13] <= dataslot_update_size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[14] <= dataslot_update_size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[15] <= dataslot_update_size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[16] <= dataslot_update_size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[17] <= dataslot_update_size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[18] <= dataslot_update_size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[19] <= dataslot_update_size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[20] <= dataslot_update_size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[21] <= dataslot_update_size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[22] <= dataslot_update_size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[23] <= dataslot_update_size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[24] <= dataslot_update_size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[25] <= dataslot_update_size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[26] <= dataslot_update_size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[27] <= dataslot_update_size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[28] <= dataslot_update_size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[29] <= dataslot_update_size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[30] <= dataslot_update_size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_update_size[31] <= dataslot_update_size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataslot_allcomplete <= dataslot_allcomplete~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[0] <= rtc_epoch_seconds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[1] <= rtc_epoch_seconds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[2] <= rtc_epoch_seconds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[3] <= rtc_epoch_seconds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[4] <= rtc_epoch_seconds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[5] <= rtc_epoch_seconds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[6] <= rtc_epoch_seconds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[7] <= rtc_epoch_seconds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[8] <= rtc_epoch_seconds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[9] <= rtc_epoch_seconds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[10] <= rtc_epoch_seconds[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[11] <= rtc_epoch_seconds[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[12] <= rtc_epoch_seconds[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[13] <= rtc_epoch_seconds[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[14] <= rtc_epoch_seconds[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[15] <= rtc_epoch_seconds[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[16] <= rtc_epoch_seconds[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[17] <= rtc_epoch_seconds[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[18] <= rtc_epoch_seconds[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[19] <= rtc_epoch_seconds[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[20] <= rtc_epoch_seconds[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[21] <= rtc_epoch_seconds[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[22] <= rtc_epoch_seconds[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[23] <= rtc_epoch_seconds[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[24] <= rtc_epoch_seconds[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[25] <= rtc_epoch_seconds[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[26] <= rtc_epoch_seconds[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[27] <= rtc_epoch_seconds[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[28] <= rtc_epoch_seconds[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[29] <= rtc_epoch_seconds[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[30] <= rtc_epoch_seconds[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_epoch_seconds[31] <= rtc_epoch_seconds[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[0] <= rtc_date_bcd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[1] <= rtc_date_bcd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[2] <= rtc_date_bcd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[3] <= rtc_date_bcd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[4] <= rtc_date_bcd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[5] <= rtc_date_bcd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[6] <= rtc_date_bcd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[7] <= rtc_date_bcd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[8] <= rtc_date_bcd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[9] <= rtc_date_bcd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[10] <= rtc_date_bcd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[11] <= rtc_date_bcd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[12] <= rtc_date_bcd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[13] <= rtc_date_bcd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[14] <= rtc_date_bcd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[15] <= rtc_date_bcd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[16] <= rtc_date_bcd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[17] <= rtc_date_bcd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[18] <= rtc_date_bcd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[19] <= rtc_date_bcd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[20] <= rtc_date_bcd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[21] <= rtc_date_bcd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[22] <= rtc_date_bcd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[23] <= rtc_date_bcd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[24] <= rtc_date_bcd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[25] <= rtc_date_bcd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[26] <= rtc_date_bcd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[27] <= rtc_date_bcd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[28] <= rtc_date_bcd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[29] <= rtc_date_bcd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[30] <= rtc_date_bcd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_date_bcd[31] <= rtc_date_bcd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[0] <= rtc_time_bcd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[1] <= rtc_time_bcd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[2] <= rtc_time_bcd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[3] <= rtc_time_bcd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[4] <= rtc_time_bcd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[5] <= rtc_time_bcd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[6] <= rtc_time_bcd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[7] <= rtc_time_bcd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[8] <= rtc_time_bcd[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[9] <= rtc_time_bcd[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[10] <= rtc_time_bcd[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[11] <= rtc_time_bcd[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[12] <= rtc_time_bcd[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[13] <= rtc_time_bcd[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[14] <= rtc_time_bcd[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[15] <= rtc_time_bcd[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[16] <= rtc_time_bcd[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[17] <= rtc_time_bcd[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[18] <= rtc_time_bcd[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[19] <= rtc_time_bcd[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[20] <= rtc_time_bcd[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[21] <= rtc_time_bcd[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[22] <= rtc_time_bcd[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[23] <= rtc_time_bcd[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[24] <= rtc_time_bcd[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[25] <= rtc_time_bcd[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[26] <= rtc_time_bcd[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[27] <= rtc_time_bcd[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[28] <= rtc_time_bcd[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[29] <= rtc_time_bcd[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[30] <= rtc_time_bcd[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_time_bcd[31] <= rtc_time_bcd[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rtc_valid <= rtc_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
savestate_supported => host_40.DATAB
savestate_addr[0] => host_44.DATAB
savestate_addr[1] => host_44.DATAB
savestate_addr[2] => host_44.DATAB
savestate_addr[3] => host_44.DATAB
savestate_addr[4] => host_44.DATAB
savestate_addr[5] => host_44.DATAB
savestate_addr[6] => host_44.DATAB
savestate_addr[7] => host_44.DATAB
savestate_addr[8] => host_44.DATAB
savestate_addr[9] => host_44.DATAB
savestate_addr[10] => host_44.DATAB
savestate_addr[11] => host_44.DATAB
savestate_addr[12] => host_44.DATAB
savestate_addr[13] => host_44.DATAB
savestate_addr[14] => host_44.DATAB
savestate_addr[15] => host_44.DATAB
savestate_addr[16] => host_44.DATAB
savestate_addr[17] => host_44.DATAB
savestate_addr[18] => host_44.DATAB
savestate_addr[19] => host_44.DATAB
savestate_addr[20] => host_44.DATAB
savestate_addr[21] => host_44.DATAB
savestate_addr[22] => host_44.DATAB
savestate_addr[23] => host_44.DATAB
savestate_addr[24] => host_44.DATAB
savestate_addr[25] => host_44.DATAB
savestate_addr[26] => host_44.DATAB
savestate_addr[27] => host_44.DATAB
savestate_addr[28] => host_44.DATAB
savestate_addr[29] => host_44.DATAB
savestate_addr[30] => host_44.DATAB
savestate_addr[31] => host_44.DATAB
savestate_size[0] => Selector151.IN3
savestate_size[1] => Selector150.IN3
savestate_size[2] => Selector149.IN3
savestate_size[3] => Selector148.IN3
savestate_size[4] => Selector147.IN3
savestate_size[5] => Selector146.IN3
savestate_size[6] => Selector145.IN3
savestate_size[7] => Selector144.IN3
savestate_size[8] => Selector143.IN3
savestate_size[9] => Selector142.IN3
savestate_size[10] => Selector141.IN3
savestate_size[11] => Selector140.IN3
savestate_size[12] => Selector139.IN3
savestate_size[13] => Selector138.IN3
savestate_size[14] => Selector137.IN3
savestate_size[15] => Selector136.IN3
savestate_size[16] => Selector135.IN3
savestate_size[17] => Selector134.IN3
savestate_size[18] => Selector133.IN3
savestate_size[19] => Selector132.IN3
savestate_size[20] => Selector131.IN3
savestate_size[21] => Selector130.IN3
savestate_size[22] => Selector129.IN3
savestate_size[23] => Selector128.IN3
savestate_size[24] => Selector127.IN3
savestate_size[25] => Selector126.IN3
savestate_size[26] => Selector125.IN3
savestate_size[27] => Selector124.IN3
savestate_size[28] => Selector123.IN3
savestate_size[29] => Selector122.IN3
savestate_size[30] => Selector121.IN3
savestate_size[31] => Selector120.IN3
savestate_maxloadsize[0] => Selector151.IN4
savestate_maxloadsize[1] => Selector150.IN4
savestate_maxloadsize[2] => Selector149.IN4
savestate_maxloadsize[3] => Selector148.IN4
savestate_maxloadsize[4] => Selector147.IN4
savestate_maxloadsize[5] => Selector146.IN4
savestate_maxloadsize[6] => Selector145.IN4
savestate_maxloadsize[7] => Selector144.IN4
savestate_maxloadsize[8] => Selector143.IN4
savestate_maxloadsize[9] => Selector142.IN4
savestate_maxloadsize[10] => Selector141.IN4
savestate_maxloadsize[11] => Selector140.IN4
savestate_maxloadsize[12] => Selector139.IN4
savestate_maxloadsize[13] => Selector138.IN4
savestate_maxloadsize[14] => Selector137.IN4
savestate_maxloadsize[15] => Selector136.IN4
savestate_maxloadsize[16] => Selector135.IN4
savestate_maxloadsize[17] => Selector134.IN4
savestate_maxloadsize[18] => Selector133.IN4
savestate_maxloadsize[19] => Selector132.IN4
savestate_maxloadsize[20] => Selector131.IN4
savestate_maxloadsize[21] => Selector130.IN4
savestate_maxloadsize[22] => Selector129.IN4
savestate_maxloadsize[23] => Selector128.IN4
savestate_maxloadsize[24] => Selector127.IN4
savestate_maxloadsize[25] => Selector126.IN4
savestate_maxloadsize[26] => Selector125.IN4
savestate_maxloadsize[27] => Selector124.IN4
savestate_maxloadsize[28] => Selector123.IN4
savestate_maxloadsize[29] => Selector122.IN4
savestate_maxloadsize[30] => Selector121.IN4
savestate_maxloadsize[31] => Selector120.IN4
osnotify_inmenu <= osnotify_inmenu~reg0.DB_MAX_OUTPUT_PORT_TYPE
savestate_start <= savestate_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
savestate_start_ack => hstate.OUTPUTSELECT
savestate_start_ack => hstate.OUTPUTSELECT
savestate_start_ack => hstate.OUTPUTSELECT
savestate_start_ack => hstate.OUTPUTSELECT
savestate_start_ack => hstate.OUTPUTSELECT
savestate_start_ack => hstate.OUTPUTSELECT
savestate_start_busy => host_resultcode.DATAA
savestate_start_ok => host_resultcode.OUTPUTSELECT
savestate_start_ok => host_resultcode.DATAA
savestate_start_err => host_resultcode.OUTPUTSELECT
savestate_start_err => host_resultcode.OUTPUTSELECT
savestate_load <= savestate_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
savestate_load_ack => hstate.OUTPUTSELECT
savestate_load_ack => hstate.OUTPUTSELECT
savestate_load_ack => hstate.OUTPUTSELECT
savestate_load_ack => hstate.OUTPUTSELECT
savestate_load_ack => hstate.OUTPUTSELECT
savestate_load_ack => hstate.OUTPUTSELECT
savestate_load_busy => host_resultcode.DATAA
savestate_load_ok => host_resultcode.OUTPUTSELECT
savestate_load_ok => host_resultcode.DATAA
savestate_load_err => host_resultcode.OUTPUTSELECT
savestate_load_err => host_resultcode.OUTPUTSELECT
target_dataslot_read => always1.IN1
target_dataslot_read => target_dataslot_read_1.DATAIN
target_dataslot_write => always1.IN1
target_dataslot_write => target_dataslot_write_1.DATAIN
target_dataslot_getfile => always1.IN1
target_dataslot_getfile => target_dataslot_getfile_1.DATAIN
target_dataslot_openfile => always1.IN1
target_dataslot_openfile => target_dataslot_openfile_1.DATAIN
target_dataslot_ack <= target_dataslot_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_dataslot_done <= target_dataslot_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_dataslot_err[0] <= target_dataslot_err[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_dataslot_err[1] <= target_dataslot_err[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_dataslot_err[2] <= target_dataslot_err[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
target_dataslot_id[0] => target_20.DATAB
target_dataslot_id[0] => target_20.DATAB
target_dataslot_id[0] => target_20.DATAB
target_dataslot_id[0] => target_20.DATAB
target_dataslot_id[1] => target_20.DATAB
target_dataslot_id[1] => target_20.DATAB
target_dataslot_id[1] => target_20.DATAB
target_dataslot_id[1] => target_20.DATAB
target_dataslot_id[2] => target_20.DATAB
target_dataslot_id[2] => target_20.DATAB
target_dataslot_id[2] => target_20.DATAB
target_dataslot_id[2] => target_20.DATAB
target_dataslot_id[3] => target_20.DATAB
target_dataslot_id[3] => target_20.DATAB
target_dataslot_id[3] => target_20.DATAB
target_dataslot_id[3] => target_20.DATAB
target_dataslot_id[4] => target_20.DATAB
target_dataslot_id[4] => target_20.DATAB
target_dataslot_id[4] => target_20.DATAB
target_dataslot_id[4] => target_20.DATAB
target_dataslot_id[5] => target_20.DATAB
target_dataslot_id[5] => target_20.DATAB
target_dataslot_id[5] => target_20.DATAB
target_dataslot_id[5] => target_20.DATAB
target_dataslot_id[6] => target_20.DATAB
target_dataslot_id[6] => target_20.DATAB
target_dataslot_id[6] => target_20.DATAB
target_dataslot_id[6] => target_20.DATAB
target_dataslot_id[7] => target_20.DATAB
target_dataslot_id[7] => target_20.DATAB
target_dataslot_id[7] => target_20.DATAB
target_dataslot_id[7] => target_20.DATAB
target_dataslot_id[8] => target_20.DATAB
target_dataslot_id[8] => target_20.DATAB
target_dataslot_id[8] => target_20.DATAB
target_dataslot_id[8] => target_20.DATAB
target_dataslot_id[9] => target_20.DATAB
target_dataslot_id[9] => target_20.DATAB
target_dataslot_id[9] => target_20.DATAB
target_dataslot_id[9] => target_20.DATAB
target_dataslot_id[10] => target_20.DATAB
target_dataslot_id[10] => target_20.DATAB
target_dataslot_id[10] => target_20.DATAB
target_dataslot_id[10] => target_20.DATAB
target_dataslot_id[11] => target_20.DATAB
target_dataslot_id[11] => target_20.DATAB
target_dataslot_id[11] => target_20.DATAB
target_dataslot_id[11] => target_20.DATAB
target_dataslot_id[12] => target_20.DATAB
target_dataslot_id[12] => target_20.DATAB
target_dataslot_id[12] => target_20.DATAB
target_dataslot_id[12] => target_20.DATAB
target_dataslot_id[13] => target_20.DATAB
target_dataslot_id[13] => target_20.DATAB
target_dataslot_id[13] => target_20.DATAB
target_dataslot_id[13] => target_20.DATAB
target_dataslot_id[14] => target_20.DATAB
target_dataslot_id[14] => target_20.DATAB
target_dataslot_id[14] => target_20.DATAB
target_dataslot_id[14] => target_20.DATAB
target_dataslot_id[15] => target_20.DATAB
target_dataslot_id[15] => target_20.DATAB
target_dataslot_id[15] => target_20.DATAB
target_dataslot_id[15] => target_20.DATAB
target_dataslot_slotoffset[0] => target_24.DATAB
target_dataslot_slotoffset[0] => target_24.DATAB
target_dataslot_slotoffset[1] => target_24.DATAB
target_dataslot_slotoffset[1] => target_24.DATAB
target_dataslot_slotoffset[2] => target_24.DATAB
target_dataslot_slotoffset[2] => target_24.DATAB
target_dataslot_slotoffset[3] => target_24.DATAB
target_dataslot_slotoffset[3] => target_24.DATAB
target_dataslot_slotoffset[4] => target_24.DATAB
target_dataslot_slotoffset[4] => target_24.DATAB
target_dataslot_slotoffset[5] => target_24.DATAB
target_dataslot_slotoffset[5] => target_24.DATAB
target_dataslot_slotoffset[6] => target_24.DATAB
target_dataslot_slotoffset[6] => target_24.DATAB
target_dataslot_slotoffset[7] => target_24.DATAB
target_dataslot_slotoffset[7] => target_24.DATAB
target_dataslot_slotoffset[8] => target_24.DATAB
target_dataslot_slotoffset[8] => target_24.DATAB
target_dataslot_slotoffset[9] => target_24.DATAB
target_dataslot_slotoffset[9] => target_24.DATAB
target_dataslot_slotoffset[10] => target_24.DATAB
target_dataslot_slotoffset[10] => target_24.DATAB
target_dataslot_slotoffset[11] => target_24.DATAB
target_dataslot_slotoffset[11] => target_24.DATAB
target_dataslot_slotoffset[12] => target_24.DATAB
target_dataslot_slotoffset[12] => target_24.DATAB
target_dataslot_slotoffset[13] => target_24.DATAB
target_dataslot_slotoffset[13] => target_24.DATAB
target_dataslot_slotoffset[14] => target_24.DATAB
target_dataslot_slotoffset[14] => target_24.DATAB
target_dataslot_slotoffset[15] => target_24.DATAB
target_dataslot_slotoffset[15] => target_24.DATAB
target_dataslot_slotoffset[16] => target_24.DATAB
target_dataslot_slotoffset[16] => target_24.DATAB
target_dataslot_slotoffset[17] => target_24.DATAB
target_dataslot_slotoffset[17] => target_24.DATAB
target_dataslot_slotoffset[18] => target_24.DATAB
target_dataslot_slotoffset[18] => target_24.DATAB
target_dataslot_slotoffset[19] => target_24.DATAB
target_dataslot_slotoffset[19] => target_24.DATAB
target_dataslot_slotoffset[20] => target_24.DATAB
target_dataslot_slotoffset[20] => target_24.DATAB
target_dataslot_slotoffset[21] => target_24.DATAB
target_dataslot_slotoffset[21] => target_24.DATAB
target_dataslot_slotoffset[22] => target_24.DATAB
target_dataslot_slotoffset[22] => target_24.DATAB
target_dataslot_slotoffset[23] => target_24.DATAB
target_dataslot_slotoffset[23] => target_24.DATAB
target_dataslot_slotoffset[24] => target_24.DATAB
target_dataslot_slotoffset[24] => target_24.DATAB
target_dataslot_slotoffset[25] => target_24.DATAB
target_dataslot_slotoffset[25] => target_24.DATAB
target_dataslot_slotoffset[26] => target_24.DATAB
target_dataslot_slotoffset[26] => target_24.DATAB
target_dataslot_slotoffset[27] => target_24.DATAB
target_dataslot_slotoffset[27] => target_24.DATAB
target_dataslot_slotoffset[28] => target_24.DATAB
target_dataslot_slotoffset[28] => target_24.DATAB
target_dataslot_slotoffset[29] => target_24.DATAB
target_dataslot_slotoffset[29] => target_24.DATAB
target_dataslot_slotoffset[30] => target_24.DATAB
target_dataslot_slotoffset[30] => target_24.DATAB
target_dataslot_slotoffset[31] => target_24.DATAB
target_dataslot_slotoffset[31] => target_24.DATAB
target_dataslot_bridgeaddr[0] => target_28.DATAB
target_dataslot_bridgeaddr[0] => target_28.DATAB
target_dataslot_bridgeaddr[1] => target_28.DATAB
target_dataslot_bridgeaddr[1] => target_28.DATAB
target_dataslot_bridgeaddr[2] => target_28.DATAB
target_dataslot_bridgeaddr[2] => target_28.DATAB
target_dataslot_bridgeaddr[3] => target_28.DATAB
target_dataslot_bridgeaddr[3] => target_28.DATAB
target_dataslot_bridgeaddr[4] => target_28.DATAB
target_dataslot_bridgeaddr[4] => target_28.DATAB
target_dataslot_bridgeaddr[5] => target_28.DATAB
target_dataslot_bridgeaddr[5] => target_28.DATAB
target_dataslot_bridgeaddr[6] => target_28.DATAB
target_dataslot_bridgeaddr[6] => target_28.DATAB
target_dataslot_bridgeaddr[7] => target_28.DATAB
target_dataslot_bridgeaddr[7] => target_28.DATAB
target_dataslot_bridgeaddr[8] => target_28.DATAB
target_dataslot_bridgeaddr[8] => target_28.DATAB
target_dataslot_bridgeaddr[9] => target_28.DATAB
target_dataslot_bridgeaddr[9] => target_28.DATAB
target_dataslot_bridgeaddr[10] => target_28.DATAB
target_dataslot_bridgeaddr[10] => target_28.DATAB
target_dataslot_bridgeaddr[11] => target_28.DATAB
target_dataslot_bridgeaddr[11] => target_28.DATAB
target_dataslot_bridgeaddr[12] => target_28.DATAB
target_dataslot_bridgeaddr[12] => target_28.DATAB
target_dataslot_bridgeaddr[13] => target_28.DATAB
target_dataslot_bridgeaddr[13] => target_28.DATAB
target_dataslot_bridgeaddr[14] => target_28.DATAB
target_dataslot_bridgeaddr[14] => target_28.DATAB
target_dataslot_bridgeaddr[15] => target_28.DATAB
target_dataslot_bridgeaddr[15] => target_28.DATAB
target_dataslot_bridgeaddr[16] => target_28.DATAB
target_dataslot_bridgeaddr[16] => target_28.DATAB
target_dataslot_bridgeaddr[17] => target_28.DATAB
target_dataslot_bridgeaddr[17] => target_28.DATAB
target_dataslot_bridgeaddr[18] => target_28.DATAB
target_dataslot_bridgeaddr[18] => target_28.DATAB
target_dataslot_bridgeaddr[19] => target_28.DATAB
target_dataslot_bridgeaddr[19] => target_28.DATAB
target_dataslot_bridgeaddr[20] => target_28.DATAB
target_dataslot_bridgeaddr[20] => target_28.DATAB
target_dataslot_bridgeaddr[21] => target_28.DATAB
target_dataslot_bridgeaddr[21] => target_28.DATAB
target_dataslot_bridgeaddr[22] => target_28.DATAB
target_dataslot_bridgeaddr[22] => target_28.DATAB
target_dataslot_bridgeaddr[23] => target_28.DATAB
target_dataslot_bridgeaddr[23] => target_28.DATAB
target_dataslot_bridgeaddr[24] => target_28.DATAB
target_dataslot_bridgeaddr[24] => target_28.DATAB
target_dataslot_bridgeaddr[25] => target_28.DATAB
target_dataslot_bridgeaddr[25] => target_28.DATAB
target_dataslot_bridgeaddr[26] => target_28.DATAB
target_dataslot_bridgeaddr[26] => target_28.DATAB
target_dataslot_bridgeaddr[27] => target_28.DATAB
target_dataslot_bridgeaddr[27] => target_28.DATAB
target_dataslot_bridgeaddr[28] => target_28.DATAB
target_dataslot_bridgeaddr[28] => target_28.DATAB
target_dataslot_bridgeaddr[29] => target_28.DATAB
target_dataslot_bridgeaddr[29] => target_28.DATAB
target_dataslot_bridgeaddr[30] => target_28.DATAB
target_dataslot_bridgeaddr[30] => target_28.DATAB
target_dataslot_bridgeaddr[31] => target_28.DATAB
target_dataslot_bridgeaddr[31] => target_28.DATAB
target_dataslot_length[0] => target_2C.DATAB
target_dataslot_length[0] => target_2C.DATAB
target_dataslot_length[1] => target_2C.DATAB
target_dataslot_length[1] => target_2C.DATAB
target_dataslot_length[2] => target_2C.DATAB
target_dataslot_length[2] => target_2C.DATAB
target_dataslot_length[3] => target_2C.DATAB
target_dataslot_length[3] => target_2C.DATAB
target_dataslot_length[4] => target_2C.DATAB
target_dataslot_length[4] => target_2C.DATAB
target_dataslot_length[5] => target_2C.DATAB
target_dataslot_length[5] => target_2C.DATAB
target_dataslot_length[6] => target_2C.DATAB
target_dataslot_length[6] => target_2C.DATAB
target_dataslot_length[7] => target_2C.DATAB
target_dataslot_length[7] => target_2C.DATAB
target_dataslot_length[8] => target_2C.DATAB
target_dataslot_length[8] => target_2C.DATAB
target_dataslot_length[9] => target_2C.DATAB
target_dataslot_length[9] => target_2C.DATAB
target_dataslot_length[10] => target_2C.DATAB
target_dataslot_length[10] => target_2C.DATAB
target_dataslot_length[11] => target_2C.DATAB
target_dataslot_length[11] => target_2C.DATAB
target_dataslot_length[12] => target_2C.DATAB
target_dataslot_length[12] => target_2C.DATAB
target_dataslot_length[13] => target_2C.DATAB
target_dataslot_length[13] => target_2C.DATAB
target_dataslot_length[14] => target_2C.DATAB
target_dataslot_length[14] => target_2C.DATAB
target_dataslot_length[15] => target_2C.DATAB
target_dataslot_length[15] => target_2C.DATAB
target_dataslot_length[16] => target_2C.DATAB
target_dataslot_length[16] => target_2C.DATAB
target_dataslot_length[17] => target_2C.DATAB
target_dataslot_length[17] => target_2C.DATAB
target_dataslot_length[18] => target_2C.DATAB
target_dataslot_length[18] => target_2C.DATAB
target_dataslot_length[19] => target_2C.DATAB
target_dataslot_length[19] => target_2C.DATAB
target_dataslot_length[20] => target_2C.DATAB
target_dataslot_length[20] => target_2C.DATAB
target_dataslot_length[21] => target_2C.DATAB
target_dataslot_length[21] => target_2C.DATAB
target_dataslot_length[22] => target_2C.DATAB
target_dataslot_length[22] => target_2C.DATAB
target_dataslot_length[23] => target_2C.DATAB
target_dataslot_length[23] => target_2C.DATAB
target_dataslot_length[24] => target_2C.DATAB
target_dataslot_length[24] => target_2C.DATAB
target_dataslot_length[25] => target_2C.DATAB
target_dataslot_length[25] => target_2C.DATAB
target_dataslot_length[26] => target_2C.DATAB
target_dataslot_length[26] => target_2C.DATAB
target_dataslot_length[27] => target_2C.DATAB
target_dataslot_length[27] => target_2C.DATAB
target_dataslot_length[28] => target_2C.DATAB
target_dataslot_length[28] => target_2C.DATAB
target_dataslot_length[29] => target_2C.DATAB
target_dataslot_length[29] => target_2C.DATAB
target_dataslot_length[30] => target_2C.DATAB
target_dataslot_length[30] => target_2C.DATAB
target_dataslot_length[31] => target_2C.DATAB
target_dataslot_length[31] => target_2C.DATAB
target_buffer_param_struct[0] => target_24.DATAB
target_buffer_param_struct[1] => target_24.DATAB
target_buffer_param_struct[2] => target_24.DATAB
target_buffer_param_struct[3] => target_24.DATAB
target_buffer_param_struct[4] => target_24.DATAB
target_buffer_param_struct[5] => target_24.DATAB
target_buffer_param_struct[6] => target_24.DATAB
target_buffer_param_struct[7] => target_24.DATAB
target_buffer_param_struct[8] => target_24.DATAB
target_buffer_param_struct[9] => target_24.DATAB
target_buffer_param_struct[10] => target_24.DATAB
target_buffer_param_struct[11] => target_24.DATAB
target_buffer_param_struct[12] => target_24.DATAB
target_buffer_param_struct[13] => target_24.DATAB
target_buffer_param_struct[14] => target_24.DATAB
target_buffer_param_struct[15] => target_24.DATAB
target_buffer_param_struct[16] => target_24.DATAB
target_buffer_param_struct[17] => target_24.DATAB
target_buffer_param_struct[18] => target_24.DATAB
target_buffer_param_struct[19] => target_24.DATAB
target_buffer_param_struct[20] => target_24.DATAB
target_buffer_param_struct[21] => target_24.DATAB
target_buffer_param_struct[22] => target_24.DATAB
target_buffer_param_struct[23] => target_24.DATAB
target_buffer_param_struct[24] => target_24.DATAB
target_buffer_param_struct[25] => target_24.DATAB
target_buffer_param_struct[26] => target_24.DATAB
target_buffer_param_struct[27] => target_24.DATAB
target_buffer_param_struct[28] => target_24.DATAB
target_buffer_param_struct[29] => target_24.DATAB
target_buffer_param_struct[30] => target_24.DATAB
target_buffer_param_struct[31] => target_24.DATAB
target_buffer_resp_struct[0] => target_24.DATAB
target_buffer_resp_struct[1] => target_24.DATAB
target_buffer_resp_struct[2] => target_24.DATAB
target_buffer_resp_struct[3] => target_24.DATAB
target_buffer_resp_struct[4] => target_24.DATAB
target_buffer_resp_struct[5] => target_24.DATAB
target_buffer_resp_struct[6] => target_24.DATAB
target_buffer_resp_struct[7] => target_24.DATAB
target_buffer_resp_struct[8] => target_24.DATAB
target_buffer_resp_struct[9] => target_24.DATAB
target_buffer_resp_struct[10] => target_24.DATAB
target_buffer_resp_struct[11] => target_24.DATAB
target_buffer_resp_struct[12] => target_24.DATAB
target_buffer_resp_struct[13] => target_24.DATAB
target_buffer_resp_struct[14] => target_24.DATAB
target_buffer_resp_struct[15] => target_24.DATAB
target_buffer_resp_struct[16] => target_24.DATAB
target_buffer_resp_struct[17] => target_24.DATAB
target_buffer_resp_struct[18] => target_24.DATAB
target_buffer_resp_struct[19] => target_24.DATAB
target_buffer_resp_struct[20] => target_24.DATAB
target_buffer_resp_struct[21] => target_24.DATAB
target_buffer_resp_struct[22] => target_24.DATAB
target_buffer_resp_struct[23] => target_24.DATAB
target_buffer_resp_struct[24] => target_24.DATAB
target_buffer_resp_struct[25] => target_24.DATAB
target_buffer_resp_struct[26] => target_24.DATAB
target_buffer_resp_struct[27] => target_24.DATAB
target_buffer_resp_struct[28] => target_24.DATAB
target_buffer_resp_struct[29] => target_24.DATAB
target_buffer_resp_struct[30] => target_24.DATAB
target_buffer_resp_struct[31] => target_24.DATAB
datatable_addr[0] => datatable_addr[0].IN1
datatable_addr[1] => datatable_addr[1].IN1
datatable_addr[2] => datatable_addr[2].IN1
datatable_addr[3] => datatable_addr[3].IN1
datatable_addr[4] => datatable_addr[4].IN1
datatable_addr[5] => datatable_addr[5].IN1
datatable_addr[6] => datatable_addr[6].IN1
datatable_addr[7] => datatable_addr[7].IN1
datatable_addr[8] => datatable_addr[8].IN1
datatable_addr[9] => datatable_addr[9].IN1
datatable_wren => datatable_wren.IN1
datatable_data[0] => datatable_data[0].IN1
datatable_data[1] => datatable_data[1].IN1
datatable_data[2] => datatable_data[2].IN1
datatable_data[3] => datatable_data[3].IN1
datatable_data[4] => datatable_data[4].IN1
datatable_data[5] => datatable_data[5].IN1
datatable_data[6] => datatable_data[6].IN1
datatable_data[7] => datatable_data[7].IN1
datatable_data[8] => datatable_data[8].IN1
datatable_data[9] => datatable_data[9].IN1
datatable_data[10] => datatable_data[10].IN1
datatable_data[11] => datatable_data[11].IN1
datatable_data[12] => datatable_data[12].IN1
datatable_data[13] => datatable_data[13].IN1
datatable_data[14] => datatable_data[14].IN1
datatable_data[15] => datatable_data[15].IN1
datatable_data[16] => datatable_data[16].IN1
datatable_data[17] => datatable_data[17].IN1
datatable_data[18] => datatable_data[18].IN1
datatable_data[19] => datatable_data[19].IN1
datatable_data[20] => datatable_data[20].IN1
datatable_data[21] => datatable_data[21].IN1
datatable_data[22] => datatable_data[22].IN1
datatable_data[23] => datatable_data[23].IN1
datatable_data[24] => datatable_data[24].IN1
datatable_data[25] => datatable_data[25].IN1
datatable_data[26] => datatable_data[26].IN1
datatable_data[27] => datatable_data[27].IN1
datatable_data[28] => datatable_data[28].IN1
datatable_data[29] => datatable_data[29].IN1
datatable_data[30] => datatable_data[30].IN1
datatable_data[31] => datatable_data[31].IN1
datatable_q[0] <= mf_datatable:idt.q_a
datatable_q[1] <= mf_datatable:idt.q_a
datatable_q[2] <= mf_datatable:idt.q_a
datatable_q[3] <= mf_datatable:idt.q_a
datatable_q[4] <= mf_datatable:idt.q_a
datatable_q[5] <= mf_datatable:idt.q_a
datatable_q[6] <= mf_datatable:idt.q_a
datatable_q[7] <= mf_datatable:idt.q_a
datatable_q[8] <= mf_datatable:idt.q_a
datatable_q[9] <= mf_datatable:idt.q_a
datatable_q[10] <= mf_datatable:idt.q_a
datatable_q[11] <= mf_datatable:idt.q_a
datatable_q[12] <= mf_datatable:idt.q_a
datatable_q[13] <= mf_datatable:idt.q_a
datatable_q[14] <= mf_datatable:idt.q_a
datatable_q[15] <= mf_datatable:idt.q_a
datatable_q[16] <= mf_datatable:idt.q_a
datatable_q[17] <= mf_datatable:idt.q_a
datatable_q[18] <= mf_datatable:idt.q_a
datatable_q[19] <= mf_datatable:idt.q_a
datatable_q[20] <= mf_datatable:idt.q_a
datatable_q[21] <= mf_datatable:idt.q_a
datatable_q[22] <= mf_datatable:idt.q_a
datatable_q[23] <= mf_datatable:idt.q_a
datatable_q[24] <= mf_datatable:idt.q_a
datatable_q[25] <= mf_datatable:idt.q_a
datatable_q[26] <= mf_datatable:idt.q_a
datatable_q[27] <= mf_datatable:idt.q_a
datatable_q[28] <= mf_datatable:idt.q_a
datatable_q[29] <= mf_datatable:idt.q_a
datatable_q[30] <= mf_datatable:idt.q_a
datatable_q[31] <= mf_datatable:idt.q_a


|apf_top|core_top:ic|core_bridge_cmd:icb|synch_3:s01
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|core_top:ic|core_bridge_cmd:icb|mf_datatable:idt
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|apf_top|core_top:ic|core_bridge_cmd:icb|mf_datatable:idt|altsyncram:altsyncram_component
wren_a => altsyncram_ltk2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_ltk2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ltk2:auto_generated.data_a[0]
data_a[1] => altsyncram_ltk2:auto_generated.data_a[1]
data_a[2] => altsyncram_ltk2:auto_generated.data_a[2]
data_a[3] => altsyncram_ltk2:auto_generated.data_a[3]
data_a[4] => altsyncram_ltk2:auto_generated.data_a[4]
data_a[5] => altsyncram_ltk2:auto_generated.data_a[5]
data_a[6] => altsyncram_ltk2:auto_generated.data_a[6]
data_a[7] => altsyncram_ltk2:auto_generated.data_a[7]
data_a[8] => altsyncram_ltk2:auto_generated.data_a[8]
data_a[9] => altsyncram_ltk2:auto_generated.data_a[9]
data_a[10] => altsyncram_ltk2:auto_generated.data_a[10]
data_a[11] => altsyncram_ltk2:auto_generated.data_a[11]
data_a[12] => altsyncram_ltk2:auto_generated.data_a[12]
data_a[13] => altsyncram_ltk2:auto_generated.data_a[13]
data_a[14] => altsyncram_ltk2:auto_generated.data_a[14]
data_a[15] => altsyncram_ltk2:auto_generated.data_a[15]
data_a[16] => altsyncram_ltk2:auto_generated.data_a[16]
data_a[17] => altsyncram_ltk2:auto_generated.data_a[17]
data_a[18] => altsyncram_ltk2:auto_generated.data_a[18]
data_a[19] => altsyncram_ltk2:auto_generated.data_a[19]
data_a[20] => altsyncram_ltk2:auto_generated.data_a[20]
data_a[21] => altsyncram_ltk2:auto_generated.data_a[21]
data_a[22] => altsyncram_ltk2:auto_generated.data_a[22]
data_a[23] => altsyncram_ltk2:auto_generated.data_a[23]
data_a[24] => altsyncram_ltk2:auto_generated.data_a[24]
data_a[25] => altsyncram_ltk2:auto_generated.data_a[25]
data_a[26] => altsyncram_ltk2:auto_generated.data_a[26]
data_a[27] => altsyncram_ltk2:auto_generated.data_a[27]
data_a[28] => altsyncram_ltk2:auto_generated.data_a[28]
data_a[29] => altsyncram_ltk2:auto_generated.data_a[29]
data_a[30] => altsyncram_ltk2:auto_generated.data_a[30]
data_a[31] => altsyncram_ltk2:auto_generated.data_a[31]
data_b[0] => altsyncram_ltk2:auto_generated.data_b[0]
data_b[1] => altsyncram_ltk2:auto_generated.data_b[1]
data_b[2] => altsyncram_ltk2:auto_generated.data_b[2]
data_b[3] => altsyncram_ltk2:auto_generated.data_b[3]
data_b[4] => altsyncram_ltk2:auto_generated.data_b[4]
data_b[5] => altsyncram_ltk2:auto_generated.data_b[5]
data_b[6] => altsyncram_ltk2:auto_generated.data_b[6]
data_b[7] => altsyncram_ltk2:auto_generated.data_b[7]
data_b[8] => altsyncram_ltk2:auto_generated.data_b[8]
data_b[9] => altsyncram_ltk2:auto_generated.data_b[9]
data_b[10] => altsyncram_ltk2:auto_generated.data_b[10]
data_b[11] => altsyncram_ltk2:auto_generated.data_b[11]
data_b[12] => altsyncram_ltk2:auto_generated.data_b[12]
data_b[13] => altsyncram_ltk2:auto_generated.data_b[13]
data_b[14] => altsyncram_ltk2:auto_generated.data_b[14]
data_b[15] => altsyncram_ltk2:auto_generated.data_b[15]
data_b[16] => altsyncram_ltk2:auto_generated.data_b[16]
data_b[17] => altsyncram_ltk2:auto_generated.data_b[17]
data_b[18] => altsyncram_ltk2:auto_generated.data_b[18]
data_b[19] => altsyncram_ltk2:auto_generated.data_b[19]
data_b[20] => altsyncram_ltk2:auto_generated.data_b[20]
data_b[21] => altsyncram_ltk2:auto_generated.data_b[21]
data_b[22] => altsyncram_ltk2:auto_generated.data_b[22]
data_b[23] => altsyncram_ltk2:auto_generated.data_b[23]
data_b[24] => altsyncram_ltk2:auto_generated.data_b[24]
data_b[25] => altsyncram_ltk2:auto_generated.data_b[25]
data_b[26] => altsyncram_ltk2:auto_generated.data_b[26]
data_b[27] => altsyncram_ltk2:auto_generated.data_b[27]
data_b[28] => altsyncram_ltk2:auto_generated.data_b[28]
data_b[29] => altsyncram_ltk2:auto_generated.data_b[29]
data_b[30] => altsyncram_ltk2:auto_generated.data_b[30]
data_b[31] => altsyncram_ltk2:auto_generated.data_b[31]
address_a[0] => altsyncram_ltk2:auto_generated.address_a[0]
address_a[1] => altsyncram_ltk2:auto_generated.address_a[1]
address_a[2] => altsyncram_ltk2:auto_generated.address_a[2]
address_a[3] => altsyncram_ltk2:auto_generated.address_a[3]
address_a[4] => altsyncram_ltk2:auto_generated.address_a[4]
address_a[5] => altsyncram_ltk2:auto_generated.address_a[5]
address_a[6] => altsyncram_ltk2:auto_generated.address_a[6]
address_a[7] => altsyncram_ltk2:auto_generated.address_a[7]
address_b[0] => altsyncram_ltk2:auto_generated.address_b[0]
address_b[1] => altsyncram_ltk2:auto_generated.address_b[1]
address_b[2] => altsyncram_ltk2:auto_generated.address_b[2]
address_b[3] => altsyncram_ltk2:auto_generated.address_b[3]
address_b[4] => altsyncram_ltk2:auto_generated.address_b[4]
address_b[5] => altsyncram_ltk2:auto_generated.address_b[5]
address_b[6] => altsyncram_ltk2:auto_generated.address_b[6]
address_b[7] => altsyncram_ltk2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ltk2:auto_generated.clock0
clock1 => altsyncram_ltk2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ltk2:auto_generated.q_a[0]
q_a[1] <= altsyncram_ltk2:auto_generated.q_a[1]
q_a[2] <= altsyncram_ltk2:auto_generated.q_a[2]
q_a[3] <= altsyncram_ltk2:auto_generated.q_a[3]
q_a[4] <= altsyncram_ltk2:auto_generated.q_a[4]
q_a[5] <= altsyncram_ltk2:auto_generated.q_a[5]
q_a[6] <= altsyncram_ltk2:auto_generated.q_a[6]
q_a[7] <= altsyncram_ltk2:auto_generated.q_a[7]
q_a[8] <= altsyncram_ltk2:auto_generated.q_a[8]
q_a[9] <= altsyncram_ltk2:auto_generated.q_a[9]
q_a[10] <= altsyncram_ltk2:auto_generated.q_a[10]
q_a[11] <= altsyncram_ltk2:auto_generated.q_a[11]
q_a[12] <= altsyncram_ltk2:auto_generated.q_a[12]
q_a[13] <= altsyncram_ltk2:auto_generated.q_a[13]
q_a[14] <= altsyncram_ltk2:auto_generated.q_a[14]
q_a[15] <= altsyncram_ltk2:auto_generated.q_a[15]
q_a[16] <= altsyncram_ltk2:auto_generated.q_a[16]
q_a[17] <= altsyncram_ltk2:auto_generated.q_a[17]
q_a[18] <= altsyncram_ltk2:auto_generated.q_a[18]
q_a[19] <= altsyncram_ltk2:auto_generated.q_a[19]
q_a[20] <= altsyncram_ltk2:auto_generated.q_a[20]
q_a[21] <= altsyncram_ltk2:auto_generated.q_a[21]
q_a[22] <= altsyncram_ltk2:auto_generated.q_a[22]
q_a[23] <= altsyncram_ltk2:auto_generated.q_a[23]
q_a[24] <= altsyncram_ltk2:auto_generated.q_a[24]
q_a[25] <= altsyncram_ltk2:auto_generated.q_a[25]
q_a[26] <= altsyncram_ltk2:auto_generated.q_a[26]
q_a[27] <= altsyncram_ltk2:auto_generated.q_a[27]
q_a[28] <= altsyncram_ltk2:auto_generated.q_a[28]
q_a[29] <= altsyncram_ltk2:auto_generated.q_a[29]
q_a[30] <= altsyncram_ltk2:auto_generated.q_a[30]
q_a[31] <= altsyncram_ltk2:auto_generated.q_a[31]
q_b[0] <= altsyncram_ltk2:auto_generated.q_b[0]
q_b[1] <= altsyncram_ltk2:auto_generated.q_b[1]
q_b[2] <= altsyncram_ltk2:auto_generated.q_b[2]
q_b[3] <= altsyncram_ltk2:auto_generated.q_b[3]
q_b[4] <= altsyncram_ltk2:auto_generated.q_b[4]
q_b[5] <= altsyncram_ltk2:auto_generated.q_b[5]
q_b[6] <= altsyncram_ltk2:auto_generated.q_b[6]
q_b[7] <= altsyncram_ltk2:auto_generated.q_b[7]
q_b[8] <= altsyncram_ltk2:auto_generated.q_b[8]
q_b[9] <= altsyncram_ltk2:auto_generated.q_b[9]
q_b[10] <= altsyncram_ltk2:auto_generated.q_b[10]
q_b[11] <= altsyncram_ltk2:auto_generated.q_b[11]
q_b[12] <= altsyncram_ltk2:auto_generated.q_b[12]
q_b[13] <= altsyncram_ltk2:auto_generated.q_b[13]
q_b[14] <= altsyncram_ltk2:auto_generated.q_b[14]
q_b[15] <= altsyncram_ltk2:auto_generated.q_b[15]
q_b[16] <= altsyncram_ltk2:auto_generated.q_b[16]
q_b[17] <= altsyncram_ltk2:auto_generated.q_b[17]
q_b[18] <= altsyncram_ltk2:auto_generated.q_b[18]
q_b[19] <= altsyncram_ltk2:auto_generated.q_b[19]
q_b[20] <= altsyncram_ltk2:auto_generated.q_b[20]
q_b[21] <= altsyncram_ltk2:auto_generated.q_b[21]
q_b[22] <= altsyncram_ltk2:auto_generated.q_b[22]
q_b[23] <= altsyncram_ltk2:auto_generated.q_b[23]
q_b[24] <= altsyncram_ltk2:auto_generated.q_b[24]
q_b[25] <= altsyncram_ltk2:auto_generated.q_b[25]
q_b[26] <= altsyncram_ltk2:auto_generated.q_b[26]
q_b[27] <= altsyncram_ltk2:auto_generated.q_b[27]
q_b[28] <= altsyncram_ltk2:auto_generated.q_b[28]
q_b[29] <= altsyncram_ltk2:auto_generated.q_b[29]
q_b[30] <= altsyncram_ltk2:auto_generated.q_b[30]
q_b[31] <= altsyncram_ltk2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|apf_top|core_top:ic|core_bridge_cmd:icb|mf_datatable:idt|altsyncram:altsyncram_component|altsyncram_ltk2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|apf_top|core_top:ic|synch_3:s01
i[0] => stage_1[0].DATAIN
o[0] <= o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => stage_1[0].CLK
clk => stage_2[0].CLK
clk => o[0]~reg0.CLK
clk => stage_3[0].CLK
rise <= rise.DB_MAX_OUTPUT_PORT_TYPE
fall <= fall.DB_MAX_OUTPUT_PORT_TYPE


|apf_top|core_top:ic|mf_pllbase:mp1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= mf_pllbase_0002:mf_pllbase_inst.outclk_0
outclk_1 <= mf_pllbase_0002:mf_pllbase_inst.outclk_1
outclk_2 <= mf_pllbase_0002:mf_pllbase_inst.outclk_2
outclk_3 <= mf_pllbase_0002:mf_pllbase_inst.outclk_3
outclk_4 <= mf_pllbase_0002:mf_pllbase_inst.outclk_4
locked <= mf_pllbase_0002:mf_pllbase_inst.locked


|apf_top|core_top:ic|mf_pllbase:mp1|mf_pllbase_0002:mf_pllbase_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
outclk_4 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|apf_top|core_top:ic|mf_pllbase:mp1|mf_pllbase_0002:mf_pllbase_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk => general[4].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
rst => general[4].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
outclk[4] <= general[4].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
cascade_out[4] <= <GND>
zdbfbclk <> <GND>


