
---------- Begin Simulation Statistics ----------
host_inst_rate                                 184716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404832                       # Number of bytes of host memory used
host_seconds                                   108.27                       # Real time elapsed on the host
host_tick_rate                              493382915                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.053421                       # Number of seconds simulated
sim_ticks                                 53420744000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7235548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 56284.877983                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 50989.083245                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6160407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    60514180000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.148592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1075141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            481328                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  30277929500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593812                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 67557.882711                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65345.300450                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                844770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27029165736                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.321393                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              400089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           151685                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16232034013                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48699.798029                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.608115                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           84928                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4135976447                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8480407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59342.167483                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 55223.319805                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7005177                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     87543345736                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.173957                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1475230                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             633013                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  46509963513                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099313                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997321                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.256703                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8480407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59342.167483                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 55223.319805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7005177                       # number of overall hits
system.cpu.dcache.overall_miss_latency    87543345736                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.173957                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1475230                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            633013                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  46509963513                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592800                       # number of replacements
system.cpu.dcache.sampled_refs                 593824                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.256703                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7487001                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501369560000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12995602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64801.481481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63273.089172                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12994927                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43741000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  675                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39735500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 37833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20626.868254                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       227000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12995602                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64801.481481                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63273.089172                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12994927                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43741000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   675                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39735500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.713030                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.071256                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12995602                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64801.481481                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63273.089172                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12994927                       # number of overall hits
system.cpu.icache.overall_miss_latency       43741000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  675                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39735500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.071256                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12994927                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           551725300000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 55973.797637                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     12656683174                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                226118                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72789.355155                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57440.721132                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         217453                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            27440859000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.634190                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       376990                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3768                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       21437968500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.627847                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  373219                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64314.029220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48651.850064                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         15975154660                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12084778993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.777268                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72789.269790                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57440.634461                       # average overall mshr miss latency
system.l2.demand_hits                          217453                       # number of demand (read+write) hits
system.l2.demand_miss_latency             27441627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.634197                       # miss rate for demand accesses
system.l2.demand_misses                        377001                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3768                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21438568000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.627853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   373230                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.355765                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.317660                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5828.850018                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5204.542958                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72789.269790                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  56887.236087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         217453                       # number of overall hits
system.l2.overall_miss_latency            27441627500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.634197                       # miss rate for overall accesses
system.l2.overall_misses                       377001                       # number of overall misses
system.l2.overall_mshr_hits                      3768                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       34095251174                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.008233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  599348                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.960640                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        217218                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        23377                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       262180                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           230431                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         8366                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         582959                       # number of replacements
system.l2.sampled_refs                         599343                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11033.392977                       # Cycle average of tags in use
system.l2.total_refs                           465850                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   552821637500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 85068153                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         112559                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       154547                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14653                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       195225                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         208160                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       723751                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17831310                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.563043                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.812578                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15804590     88.63%     88.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       259451      1.46%     90.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       236158      1.32%     91.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       281215      1.58%     92.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       208263      1.17%     94.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       131501      0.74%     94.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       120846      0.68%     95.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65535      0.37%     95.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       723751      4.06%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17831310                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14650                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8148212                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.177332                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.177332                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7876155                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12924                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29639576                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5877910                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4020423                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1369741                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56821                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6578894                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6547522                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31372                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5930954                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5899605                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31349                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        647940                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            647917                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            208160                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2975471                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7081372                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       320667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29857993                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        786607                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009560                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2975471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       112563                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.371310                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19201051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.555019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.082185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15095159     78.62%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          57172      0.30%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         126582      0.66%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         108018      0.56%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         141739      0.74%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          84617      0.44%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         164746      0.86%     82.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         139058      0.72%     82.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3283960     17.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19201051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2572283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         157658                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42171                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.626906                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6690036                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           647940                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6479680                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11312623                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844442                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5471711                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.519563                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11345883                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18713                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4820178                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7161396                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2603876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       893696                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18255931                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6042096                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1661417                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13649823                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        39859                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5006                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1369741                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       102772                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2296914                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         2004                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1275                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3563439                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       338693                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1275                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8252                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10461                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.459278                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.459278                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       858594      5.61%      5.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8179      0.05%      5.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4335571     28.32%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3094670     20.21%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6336166     41.38%     95.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       678064      4.43%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15311244                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       125999                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008229                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1784      1.42%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        56091     44.52%     45.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     45.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     45.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        65059     51.63%     97.57% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3056      2.43%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19201051                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.797417                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.415352                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12615933     65.70%     65.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2448369     12.75%     78.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1864092      9.71%     88.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1125389      5.86%     94.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       553727      2.88%     96.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       249910      1.30%     98.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       182561      0.95%     99.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        89860      0.47%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        71210      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19201051                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.703211                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18213760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15311244                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8213213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1358760                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7600535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2975482                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2975471                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       328969                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        92338                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7161396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       893696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21773334                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6736713                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        96597                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6428705                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1088031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        21369                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41338074                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26361708                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24808781                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3512509                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1369741                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1153382                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15615346                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3091786                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 47688                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
