Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:35:14 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_62_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.089ns (31.212%)  route 2.400ns (68.788%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 6.596 - 4.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.215ns (routing 0.921ns, distribution 1.294ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.836ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=11789, routed)       2.215     3.166    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X131Y419       FDCE                                         r  Delay1No14_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y419       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.245 r  Delay1No14_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.608     3.853    Delay1No14_instance/Q[0]
    SLICE_X126Y439       LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     4.003 r  Delay1No14_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.013     4.016    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X126Y439       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.208 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.234    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y440       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.249 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.275    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y441       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.327 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.350     4.677    Delay1No14_instance/CO[0]
    SLICE_X128Y441       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.139     4.816 r  Delay1No14_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.362     5.178    Delay1No14_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X126Y441       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.277 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.050     5.327    Delay1No14_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X126Y441       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     5.427 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.351     5.778    Delay1No15_instance/shiftVal__5[0]
    SLICE_X122Y440       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.831 r  Delay1No15_instance/shiftedFracY_d1[26]_i_2__0/O
                         net (fo=5, routed)           0.426     6.257    Delay1No15_instance/Sum10_1_impl_instance/level2[19]
    SLICE_X118Y439       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     6.345 r  Delay1No15_instance/shiftedFracY_d1[30]_i_3__0/O
                         net (fo=2, routed)           0.139     6.484    Delay1No14_instance/Y_reg[26]_0[7]
    SLICE_X117Y438       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     6.606 r  Delay1No14_instance/shiftedFracY_d1[14]_i_1__0/O
                         net (fo=1, routed)           0.049     6.655    Sum10_1_impl_instance/FPAddSubOp_instance/D[3]
    SLICE_X117Y438       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=11789, routed)       1.936     6.596    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y438       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]/C
                         clock pessimism              0.384     6.980    
                         clock uncertainty           -0.035     6.944    
    SLICE_X117Y438       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.969    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[14]
  -------------------------------------------------------------------
                         required time                          6.969    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  0.315    




