============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 19:10:32 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6292 instances
RUN-0007 : 2476 luts, 2235 seqs, 952 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7438 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4969 nets have 2 pins
RUN-1001 : 1537 nets have [3 - 5] pins
RUN-1001 : 768 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6290 instances, 2476 luts, 2235 seqs, 1409 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1845 pins
PHY-0007 : Cell area utilization is 27%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29749, tnet num: 7436, tinst num: 6290, tnode num: 37095, tedge num: 49097.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.160332s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (99.6%)

RUN-1004 : used memory is 272 MB, reserved memory is 250 MB, peak memory is 272 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.306134s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.87397e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6290.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.25127e+06, overlap = 47.5
PHY-3002 : Step(2): len = 1.05932e+06, overlap = 50.3125
PHY-3002 : Step(3): len = 605572, overlap = 64.75
PHY-3002 : Step(4): len = 540187, overlap = 81.0312
PHY-3002 : Step(5): len = 428424, overlap = 100.031
PHY-3002 : Step(6): len = 384804, overlap = 110.719
PHY-3002 : Step(7): len = 346044, overlap = 132.844
PHY-3002 : Step(8): len = 317990, overlap = 155.844
PHY-3002 : Step(9): len = 284756, overlap = 187.531
PHY-3002 : Step(10): len = 249145, overlap = 241.562
PHY-3002 : Step(11): len = 234445, overlap = 245.375
PHY-3002 : Step(12): len = 215497, overlap = 252.562
PHY-3002 : Step(13): len = 204425, overlap = 264.656
PHY-3002 : Step(14): len = 194591, overlap = 267.25
PHY-3002 : Step(15): len = 181920, overlap = 285.812
PHY-3002 : Step(16): len = 175036, overlap = 291.625
PHY-3002 : Step(17): len = 173811, overlap = 292.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.01322e-05
PHY-3002 : Step(18): len = 182218, overlap = 268.344
PHY-3002 : Step(19): len = 189640, overlap = 261.531
PHY-3002 : Step(20): len = 198275, overlap = 169.719
PHY-3002 : Step(21): len = 209791, overlap = 147.656
PHY-3002 : Step(22): len = 204890, overlap = 140.438
PHY-3002 : Step(23): len = 207305, overlap = 123.875
PHY-3002 : Step(24): len = 209730, overlap = 108
PHY-3002 : Step(25): len = 202055, overlap = 110.312
PHY-3002 : Step(26): len = 202591, overlap = 103.25
PHY-3002 : Step(27): len = 197562, overlap = 99.7812
PHY-3002 : Step(28): len = 193307, overlap = 104.062
PHY-3002 : Step(29): len = 189198, overlap = 99.5312
PHY-3002 : Step(30): len = 186730, overlap = 113.844
PHY-3002 : Step(31): len = 186637, overlap = 117.75
PHY-3002 : Step(32): len = 182208, overlap = 118.312
PHY-3002 : Step(33): len = 180810, overlap = 107.625
PHY-3002 : Step(34): len = 176438, overlap = 96.3125
PHY-3002 : Step(35): len = 172399, overlap = 85.3438
PHY-3002 : Step(36): len = 172037, overlap = 85.5938
PHY-3002 : Step(37): len = 172018, overlap = 78.5
PHY-3002 : Step(38): len = 171250, overlap = 71.625
PHY-3002 : Step(39): len = 166969, overlap = 68.625
PHY-3002 : Step(40): len = 165936, overlap = 67.625
PHY-3002 : Step(41): len = 166279, overlap = 67.6562
PHY-3002 : Step(42): len = 164548, overlap = 60
PHY-3002 : Step(43): len = 164359, overlap = 61.125
PHY-3002 : Step(44): len = 160729, overlap = 57.5
PHY-3002 : Step(45): len = 159621, overlap = 61.7812
PHY-3002 : Step(46): len = 159283, overlap = 62.1562
PHY-3002 : Step(47): len = 157899, overlap = 58.5312
PHY-3002 : Step(48): len = 157133, overlap = 57.9375
PHY-3002 : Step(49): len = 156680, overlap = 55.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.02645e-05
PHY-3002 : Step(50): len = 156292, overlap = 55.3125
PHY-3002 : Step(51): len = 156400, overlap = 55.8125
PHY-3002 : Step(52): len = 156482, overlap = 58.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.0529e-05
PHY-3002 : Step(53): len = 158898, overlap = 56.7812
PHY-3002 : Step(54): len = 159629, overlap = 59.0312
PHY-3002 : Step(55): len = 164180, overlap = 49.25
PHY-3002 : Step(56): len = 166318, overlap = 56.3125
PHY-3002 : Step(57): len = 165997, overlap = 55.6562
PHY-3002 : Step(58): len = 166696, overlap = 55.7812
PHY-3002 : Step(59): len = 171953, overlap = 51.5
PHY-3002 : Step(60): len = 175232, overlap = 49.375
PHY-3002 : Step(61): len = 175030, overlap = 51.3125
PHY-3002 : Step(62): len = 175005, overlap = 50.5312
PHY-3002 : Step(63): len = 175455, overlap = 47.9062
PHY-3002 : Step(64): len = 175632, overlap = 45.3125
PHY-3002 : Step(65): len = 173971, overlap = 48.5625
PHY-3002 : Step(66): len = 173256, overlap = 48.5625
PHY-3002 : Step(67): len = 171891, overlap = 50.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.10579e-05
PHY-3002 : Step(68): len = 173285, overlap = 50.75
PHY-3002 : Step(69): len = 174082, overlap = 50.75
PHY-3002 : Step(70): len = 174166, overlap = 50.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016550s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (188.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 218848, over cnt = 853(2%), over = 4223, worst = 39
PHY-1001 : End global iterations;  0.427342s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (138.9%)

PHY-1001 : Congestion index: top1 = 61.81, top5 = 42.52, top10 = 34.50, top15 = 29.20.
PHY-3001 : End congestion estimation;  0.537605s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (130.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.168898s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.39943e-06
PHY-3002 : Step(71): len = 181238, overlap = 59.5312
PHY-3002 : Step(72): len = 181288, overlap = 60.75
PHY-3002 : Step(73): len = 171812, overlap = 71.8125
PHY-3002 : Step(74): len = 171771, overlap = 74.3438
PHY-3002 : Step(75): len = 166452, overlap = 75.9375
PHY-3002 : Step(76): len = 166101, overlap = 76.875
PHY-3002 : Step(77): len = 163508, overlap = 88.5938
PHY-3002 : Step(78): len = 161496, overlap = 90.1562
PHY-3002 : Step(79): len = 161368, overlap = 91
PHY-3002 : Step(80): len = 159027, overlap = 98.0938
PHY-3002 : Step(81): len = 158039, overlap = 100.656
PHY-3002 : Step(82): len = 157641, overlap = 107.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.79887e-06
PHY-3002 : Step(83): len = 156776, overlap = 105.781
PHY-3002 : Step(84): len = 156790, overlap = 105.781
PHY-3002 : Step(85): len = 156892, overlap = 106.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75977e-05
PHY-3002 : Step(86): len = 161760, overlap = 93.3438
PHY-3002 : Step(87): len = 162453, overlap = 90.4688
PHY-3002 : Step(88): len = 170691, overlap = 62.0625
PHY-3002 : Step(89): len = 172621, overlap = 57.3438
PHY-3002 : Step(90): len = 173861, overlap = 59.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.51955e-05
PHY-3002 : Step(91): len = 172877, overlap = 48.375
PHY-3002 : Step(92): len = 172968, overlap = 47.75
PHY-3002 : Step(93): len = 175972, overlap = 49.5625
PHY-3002 : Step(94): len = 177238, overlap = 45
PHY-3002 : Step(95): len = 177560, overlap = 44.125
PHY-3002 : Step(96): len = 177637, overlap = 40.875
PHY-3002 : Step(97): len = 177791, overlap = 40.0938
PHY-3002 : Step(98): len = 178136, overlap = 34.25
PHY-3002 : Step(99): len = 180118, overlap = 42.2188
PHY-3002 : Step(100): len = 179703, overlap = 44.8125
PHY-3002 : Step(101): len = 179764, overlap = 45.5625
PHY-3002 : Step(102): len = 180197, overlap = 45.0938
PHY-3002 : Step(103): len = 179560, overlap = 45.3125
PHY-3002 : Step(104): len = 179421, overlap = 47.7812
PHY-3002 : Step(105): len = 179372, overlap = 45
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.0391e-05
PHY-3002 : Step(106): len = 181276, overlap = 45.3438
PHY-3002 : Step(107): len = 181857, overlap = 47
PHY-3002 : Step(108): len = 182410, overlap = 47.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000140782
PHY-3002 : Step(109): len = 191616, overlap = 44.9688
PHY-3002 : Step(110): len = 193236, overlap = 40.4375
PHY-3002 : Step(111): len = 201772, overlap = 33.75
PHY-3002 : Step(112): len = 203482, overlap = 34.0938
PHY-3002 : Step(113): len = 206841, overlap = 29.2188
PHY-3002 : Step(114): len = 208109, overlap = 26.4688
PHY-3002 : Step(115): len = 208232, overlap = 16.7812
PHY-3002 : Step(116): len = 208880, overlap = 14.4688
PHY-3002 : Step(117): len = 208763, overlap = 13.1875
PHY-3002 : Step(118): len = 206054, overlap = 13.25
PHY-3002 : Step(119): len = 205719, overlap = 12.75
PHY-3002 : Step(120): len = 203590, overlap = 14.9688
PHY-3002 : Step(121): len = 201757, overlap = 13.6562
PHY-3002 : Step(122): len = 201620, overlap = 13.6562
PHY-3002 : Step(123): len = 201144, overlap = 13.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000281564
PHY-3002 : Step(124): len = 203387, overlap = 13.5312
PHY-3002 : Step(125): len = 205904, overlap = 11.0625
PHY-3002 : Step(126): len = 206501, overlap = 10.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000513362
PHY-3002 : Step(127): len = 207726, overlap = 10.25
PHY-3002 : Step(128): len = 209788, overlap = 8.03125
PHY-3002 : Step(129): len = 218398, overlap = 6.25
PHY-3002 : Step(130): len = 224721, overlap = 1.5
PHY-3002 : Step(131): len = 226510, overlap = 2
PHY-3002 : Step(132): len = 226637, overlap = 1.75
PHY-3002 : Step(133): len = 226583, overlap = 1.75
PHY-3002 : Step(134): len = 225814, overlap = 1.75
PHY-3002 : Step(135): len = 224391, overlap = 1
PHY-3002 : Step(136): len = 223822, overlap = 0.5
PHY-3002 : Step(137): len = 223574, overlap = 0
PHY-3002 : Step(138): len = 222774, overlap = 0.25
PHY-3002 : Step(139): len = 222101, overlap = 0.25
PHY-3002 : Step(140): len = 221835, overlap = 0.75
PHY-3002 : Step(141): len = 221369, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 50/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 261520, over cnt = 950(2%), over = 3699, worst = 19
PHY-1001 : End global iterations;  0.396524s wall, 0.625000s user + 0.078125s system = 0.703125s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 45.17, top5 = 35.51, top10 = 30.12, top15 = 26.58.
PHY-3001 : End congestion estimation;  0.514720s wall, 0.750000s user + 0.078125s system = 0.828125s CPU (160.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176067s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.34646e-05
PHY-3002 : Step(142): len = 223600, overlap = 77.9688
PHY-3002 : Step(143): len = 224354, overlap = 75.875
PHY-3002 : Step(144): len = 223670, overlap = 61.5625
PHY-3002 : Step(145): len = 223878, overlap = 61.4688
PHY-3002 : Step(146): len = 220195, overlap = 54.375
PHY-3002 : Step(147): len = 219393, overlap = 56.5938
PHY-3002 : Step(148): len = 218282, overlap = 49.3438
PHY-3002 : Step(149): len = 215459, overlap = 49
PHY-3002 : Step(150): len = 215236, overlap = 46.2812
PHY-3002 : Step(151): len = 213330, overlap = 43.5625
PHY-3002 : Step(152): len = 211256, overlap = 40.4688
PHY-3002 : Step(153): len = 211134, overlap = 41.75
PHY-3002 : Step(154): len = 210123, overlap = 35.4375
PHY-3002 : Step(155): len = 209594, overlap = 41.9688
PHY-3002 : Step(156): len = 209560, overlap = 41.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000146929
PHY-3002 : Step(157): len = 215637, overlap = 35.2812
PHY-3002 : Step(158): len = 217421, overlap = 37.1875
PHY-3002 : Step(159): len = 220636, overlap = 35.4688
PHY-3002 : Step(160): len = 220748, overlap = 35.6562
PHY-3002 : Step(161): len = 220697, overlap = 34.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000293858
PHY-3002 : Step(162): len = 223842, overlap = 33.3438
PHY-3002 : Step(163): len = 224728, overlap = 32.2812
PHY-3002 : Step(164): len = 227774, overlap = 30.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29749, tnet num: 7436, tinst num: 6290, tnode num: 37095, tedge num: 49097.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.214319s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.1%)

RUN-1004 : used memory is 311 MB, reserved memory is 292 MB, peak memory is 324 MB
OPT-1001 : Total overflow 247.12 peak overflow 2.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 428/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 284272, over cnt = 1014(2%), over = 3062, worst = 18
PHY-1001 : End global iterations;  0.483792s wall, 0.828125s user + 0.078125s system = 0.906250s CPU (187.3%)

PHY-1001 : Congestion index: top1 = 40.24, top5 = 32.14, top10 = 28.13, top15 = 25.50.
PHY-1001 : End incremental global routing;  0.599162s wall, 0.937500s user + 0.078125s system = 1.015625s CPU (169.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.186512s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.909215s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (146.1%)

OPT-1001 : Current memory(MB): used = 318, reserve = 299, peak = 324.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5760/7438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 284272, over cnt = 1014(2%), over = 3062, worst = 18
PHY-1002 : len = 295248, over cnt = 561(1%), over = 1380, worst = 16
PHY-1002 : len = 301896, over cnt = 274(0%), over = 657, worst = 11
PHY-1002 : len = 303464, over cnt = 171(0%), over = 411, worst = 11
PHY-1002 : len = 306728, over cnt = 5(0%), over = 11, worst = 4
PHY-1001 : End global iterations;  0.398605s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (141.1%)

PHY-1001 : Congestion index: top1 = 35.24, top5 = 29.20, top10 = 26.00, top15 = 23.92.
OPT-1001 : End congestion update;  0.510800s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (134.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.138801s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (101.3%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.649823s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (127.4%)

OPT-1001 : Current memory(MB): used = 321, reserve = 302, peak = 324.
OPT-1001 : End physical optimization;  2.829392s wall, 3.312500s user + 0.109375s system = 3.421875s CPU (120.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2476 LUT to BLE ...
SYN-4008 : Packed 2476 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 579 SEQ with LUT/SLICE
SYN-4006 : 909 single LUT's are left
SYN-4006 : 517 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2993/5634 primitive instances ...
PHY-3001 : End packing;  0.287770s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3284 instances
RUN-1001 : 1556 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3873 nets have 2 pins
RUN-1001 : 1551 nets have [3 - 5] pins
RUN-1001 : 784 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3282 instances, 3112 slices, 277 macros(1408 instances: 951 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1075 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 230074, Over = 56.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3123/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 297984, over cnt = 406(1%), over = 600, worst = 6
PHY-1002 : len = 299912, over cnt = 227(0%), over = 295, worst = 4
PHY-1002 : len = 301960, over cnt = 78(0%), over = 106, worst = 4
PHY-1002 : len = 302992, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 303200, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  0.537645s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (148.2%)

PHY-1001 : Congestion index: top1 = 35.32, top5 = 28.71, top10 = 25.37, top15 = 23.27.
PHY-3001 : End congestion estimation;  0.674443s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (136.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25899, tnet num: 6369, tinst num: 3282, tnode num: 31225, tedge num: 44573.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.303108s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.7%)

RUN-1004 : used memory is 325 MB, reserved memory is 307 MB, peak memory is 325 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.476119s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.12791e-05
PHY-3002 : Step(165): len = 222921, overlap = 58
PHY-3002 : Step(166): len = 220557, overlap = 58.25
PHY-3002 : Step(167): len = 209659, overlap = 67.75
PHY-3002 : Step(168): len = 206459, overlap = 71.25
PHY-3002 : Step(169): len = 204943, overlap = 72
PHY-3002 : Step(170): len = 203346, overlap = 80
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.25583e-05
PHY-3002 : Step(171): len = 208508, overlap = 64.25
PHY-3002 : Step(172): len = 211345, overlap = 60.25
PHY-3002 : Step(173): len = 216394, overlap = 55.5
PHY-3002 : Step(174): len = 215191, overlap = 54.25
PHY-3002 : Step(175): len = 215032, overlap = 54.25
PHY-3002 : Step(176): len = 214512, overlap = 55.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000125117
PHY-3002 : Step(177): len = 222998, overlap = 45.5
PHY-3002 : Step(178): len = 226073, overlap = 42.75
PHY-3002 : Step(179): len = 228851, overlap = 37.25
PHY-3002 : Step(180): len = 229908, overlap = 35
PHY-3002 : Step(181): len = 230320, overlap = 33.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000250233
PHY-3002 : Step(182): len = 234545, overlap = 31.5
PHY-3002 : Step(183): len = 237526, overlap = 28.75
PHY-3002 : Step(184): len = 241581, overlap = 24.75
PHY-3002 : Step(185): len = 242083, overlap = 29
PHY-3002 : Step(186): len = 240705, overlap = 28
PHY-3002 : Step(187): len = 240380, overlap = 26.5
PHY-3002 : Step(188): len = 240814, overlap = 25.25
PHY-3002 : Step(189): len = 242026, overlap = 24.5
PHY-3002 : Step(190): len = 242608, overlap = 23
PHY-3002 : Step(191): len = 242830, overlap = 22.25
PHY-3002 : Step(192): len = 243338, overlap = 23
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000500466
PHY-3002 : Step(193): len = 247150, overlap = 22.75
PHY-3002 : Step(194): len = 250753, overlap = 23.75
PHY-3002 : Step(195): len = 253283, overlap = 22.75
PHY-3002 : Step(196): len = 253258, overlap = 22.75
PHY-3002 : Step(197): len = 253360, overlap = 20.5
PHY-3002 : Step(198): len = 254028, overlap = 19.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000816116
PHY-3002 : Step(199): len = 257069, overlap = 18
PHY-3002 : Step(200): len = 258756, overlap = 18
PHY-3002 : Step(201): len = 260572, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.875172s wall, 0.593750s user + 1.875000s system = 2.468750s CPU (282.1%)

PHY-3001 : Trial Legalized: Len = 274091
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 239/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 340776, over cnt = 494(1%), over = 813, worst = 8
PHY-1002 : len = 344328, over cnt = 229(0%), over = 319, worst = 4
PHY-1002 : len = 347440, over cnt = 30(0%), over = 37, worst = 3
PHY-1002 : len = 347784, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 347952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.887829s wall, 1.343750s user + 0.031250s system = 1.375000s CPU (154.9%)

PHY-1001 : Congestion index: top1 = 35.17, top5 = 29.29, top10 = 26.25, top15 = 24.34.
PHY-3001 : End congestion estimation;  1.043046s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (148.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.169853s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104794
PHY-3002 : Step(202): len = 256612, overlap = 2.75
PHY-3002 : Step(203): len = 249089, overlap = 6.5
PHY-3002 : Step(204): len = 247314, overlap = 7.75
PHY-3002 : Step(205): len = 247123, overlap = 8.5
PHY-3002 : Step(206): len = 246748, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008745s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.7%)

PHY-3001 : Legalized: Len = 252831, Over = 0
PHY-3001 : Spreading special nets. 22 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022018s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (141.9%)

PHY-3001 : 25 instances has been re-located, deltaX = 3, deltaY = 14, maxDist = 2.
PHY-3001 : Final: Len = 253345, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25899, tnet num: 6369, tinst num: 3282, tnode num: 31225, tedge num: 44573.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.333991s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.7%)

RUN-1004 : used memory is 324 MB, reserved memory is 306 MB, peak memory is 336 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2055/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322888, over cnt = 491(1%), over = 747, worst = 5
PHY-1002 : len = 325368, over cnt = 289(0%), over = 387, worst = 4
PHY-1002 : len = 329248, over cnt = 49(0%), over = 59, worst = 3
PHY-1002 : len = 329808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 329872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.760472s wall, 1.218750s user + 0.078125s system = 1.296875s CPU (170.5%)

PHY-1001 : Congestion index: top1 = 34.20, top5 = 28.52, top10 = 25.66, top15 = 23.75.
PHY-1001 : End incremental global routing;  0.906020s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (158.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.182950s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.212476s wall, 1.671875s user + 0.078125s system = 1.750000s CPU (144.3%)

OPT-1001 : Current memory(MB): used = 330, reserve = 313, peak = 336.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5412/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044418s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 34.20, top5 = 28.52, top10 = 25.66, top15 = 23.75.
OPT-1001 : End congestion update;  0.175661s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136082s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.3%)

OPT-0007 : Start: WNS 4195 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.311888s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.2%)

OPT-1001 : Current memory(MB): used = 332, reserve = 314, peak = 336.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125543s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5412/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044063s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (106.4%)

PHY-1001 : Congestion index: top1 = 34.20, top5 = 28.52, top10 = 25.66, top15 = 23.75.
PHY-1001 : End incremental global routing;  0.174454s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165811s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5412/6371.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 329872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043178s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.6%)

PHY-1001 : Congestion index: top1 = 34.20, top5 = 28.52, top10 = 25.66, top15 = 23.75.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123435s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4195 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.668963s wall, 4.125000s user + 0.078125s system = 4.203125s CPU (114.6%)

RUN-1003 : finish command "place" in  21.471407s wall, 35.953125s user + 9.796875s system = 45.750000s CPU (213.1%)

RUN-1004 : used memory is 307 MB, reserved memory is 288 MB, peak memory is 336 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3284 instances
RUN-1001 : 1556 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6371 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3873 nets have 2 pins
RUN-1001 : 1551 nets have [3 - 5] pins
RUN-1001 : 784 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25899, tnet num: 6369, tinst num: 3282, tnode num: 31225, tedge num: 44573.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.286666s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.8%)

RUN-1004 : used memory is 324 MB, reserved memory is 306 MB, peak memory is 359 MB
PHY-1001 : 1556 mslices, 1556 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6369 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 313160, over cnt = 601(1%), over = 971, worst = 8
PHY-1002 : len = 317400, over cnt = 334(0%), over = 461, worst = 5
PHY-1002 : len = 321144, over cnt = 117(0%), over = 151, worst = 4
PHY-1002 : len = 322968, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 323048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.857510s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (149.4%)

PHY-1001 : Congestion index: top1 = 34.01, top5 = 28.49, top10 = 25.55, top15 = 23.63.
PHY-1001 : End global routing;  0.992850s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (144.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 351, reserve = 333, peak = 359.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 608, reserve = 593, peak = 608.
PHY-1001 : End build detailed router design. 3.946556s wall, 3.890625s user + 0.062500s system = 3.953125s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 87432, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.237797s wall, 4.218750s user + 0.015625s system = 4.234375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 641, reserve = 627, peak = 641.
PHY-1001 : End phase 1; 4.244546s wall, 4.218750s user + 0.015625s system = 4.234375s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 2397 net; 2.885134s wall, 2.859375s user + 0.015625s system = 2.875000s CPU (99.6%)

PHY-1022 : len = 874872, over cnt = 143(0%), over = 143, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 645, reserve = 631, peak = 645.
PHY-1001 : End initial routed; 9.979603s wall, 18.359375s user + 0.078125s system = 18.437500s CPU (184.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.757062s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 650, reserve = 636, peak = 650.
PHY-1001 : End phase 2; 11.736734s wall, 20.109375s user + 0.078125s system = 20.187500s CPU (172.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 874872, over cnt = 143(0%), over = 143, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023279s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 872752, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.181062s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (146.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 872720, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.060975s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 872400, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.057790s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.623308s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 27 feed throughs used by 24 nets
PHY-1001 : End commit to database; 0.812226s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 687, reserve = 674, peak = 687.
PHY-1001 : End phase 3; 2.927666s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (103.0%)

PHY-1003 : Routed, final wirelength = 872400
PHY-1001 : Current memory(MB): used = 689, reserve = 676, peak = 689.
PHY-1001 : End export database. 0.023988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.1%)

PHY-1001 : End detail routing;  23.158979s wall, 31.546875s user + 0.156250s system = 31.703125s CPU (136.9%)

RUN-1003 : finish command "route" in  25.695698s wall, 34.468750s user + 0.203125s system = 34.671875s CPU (134.9%)

RUN-1004 : used memory is 689 MB, reserved memory is 676 MB, peak memory is 689 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5388   out of  19600   27.49%
#reg                     2238   out of  19600   11.42%
#le                      5905
  #lut only              3667   out of   5905   62.10%
  #reg only               517   out of   5905    8.76%
  #lut&reg               1721   out of   5905   29.14%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            1002
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         187
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                 22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q0                 18
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_21.f1    10
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/reg4_syn_156.f0              10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5905   |3979    |1409    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |765    |500     |161     |398     |2       |0       |
|    command1                          |command                                    |51     |51      |0       |41      |0       |0       |
|    control1                          |control_interface                          |94     |60      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |138    |81      |18      |107     |1       |0       |
|      dcfifo_component                |softfifo                                   |138    |81      |18      |107     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |23      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |31      |0       |37      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |122    |61      |18      |92      |1       |0       |
|      dcfifo_component                |softfifo                                   |122    |61      |18      |92      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |18      |0       |30      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |8      |8       |0       |5       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |67      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |593    |574     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |173    |173     |0       |41      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |43      |17      |57      |0       |0       |
|  u_image_process                     |image_process                              |4128   |2603    |1168    |1598    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |116     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |161    |105     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |173    |116     |45      |81      |2       |0       |
|      u_three_martix_3                |three_martix                               |162    |108     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |927    |647     |249     |249     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |740    |432     |235     |279     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |496    |299     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |83     |53      |30      |26      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |244    |133     |45      |154     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |730    |445     |235     |258     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |121     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |85     |55      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |237    |142     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |725    |423     |235     |268     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |487    |297     |190     |125     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |82     |52      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |87     |57      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |238    |126     |45      |143     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |85     |25      |14      |57      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |378    |235     |92      |175     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |145    |95      |47      |40      |0       |0       |
|      u_three_martix_2                |three_martix                               |233    |140     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|  u_image_select                      |image_select                               |56     |56      |0       |34      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |133    |111     |10      |35      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3792  
    #2          2       677   
    #3          3       563   
    #4          4       258   
    #5        5-10      797   
    #6        11-50     123   
    #7       51-100      12   
    #8       101-500     1    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3282
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6371, pip num: 60984
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 27
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3113 valid insts, and 186516 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  6.012103s wall, 68.906250s user + 0.765625s system = 69.671875s CPU (1158.9%)

RUN-1004 : used memory is 660 MB, reserved memory is 648 MB, peak memory is 868 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_191032.log"
