// Seed: 4287533406
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  uwire [1 'h0 &&  1 : 1] id_7 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd10
) (
    id_1,
    id_2,
    _id_3
);
  output wire _id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1
  );
  assign id_2 = id_1;
  logic [id_3 : 1  ==  1] id_4 = 1;
endmodule
