#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16e0870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16e0a00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16d32d0 .functor NOT 1, L_0x172f110, C4<0>, C4<0>, C4<0>;
L_0x172eef0 .functor XOR 2, L_0x172ed90, L_0x172ee50, C4<00>, C4<00>;
L_0x172f000 .functor XOR 2, L_0x172eef0, L_0x172ef60, C4<00>, C4<00>;
v0x172a760_0 .net *"_ivl_10", 1 0, L_0x172ef60;  1 drivers
v0x172a860_0 .net *"_ivl_12", 1 0, L_0x172f000;  1 drivers
v0x172a940_0 .net *"_ivl_2", 1 0, L_0x172db20;  1 drivers
v0x172aa00_0 .net *"_ivl_4", 1 0, L_0x172ed90;  1 drivers
v0x172aae0_0 .net *"_ivl_6", 1 0, L_0x172ee50;  1 drivers
v0x172ac10_0 .net *"_ivl_8", 1 0, L_0x172eef0;  1 drivers
v0x172acf0_0 .net "a", 0 0, v0x17276d0_0;  1 drivers
v0x172ad90_0 .net "b", 0 0, v0x1727770_0;  1 drivers
v0x172ae30_0 .net "c", 0 0, v0x1727810_0;  1 drivers
v0x172aed0_0 .var "clk", 0 0;
v0x172af70_0 .net "d", 0 0, v0x1727950_0;  1 drivers
v0x172b010_0 .net "out_pos_dut", 0 0, L_0x172ec10;  1 drivers
v0x172b0b0_0 .net "out_pos_ref", 0 0, L_0x172c5e0;  1 drivers
v0x172b150_0 .net "out_sop_dut", 0 0, L_0x172d950;  1 drivers
v0x172b1f0_0 .net "out_sop_ref", 0 0, L_0x1701e80;  1 drivers
v0x172b290_0 .var/2u "stats1", 223 0;
v0x172b330_0 .var/2u "strobe", 0 0;
v0x172b3d0_0 .net "tb_match", 0 0, L_0x172f110;  1 drivers
v0x172b4a0_0 .net "tb_mismatch", 0 0, L_0x16d32d0;  1 drivers
v0x172b540_0 .net "wavedrom_enable", 0 0, v0x1727c20_0;  1 drivers
v0x172b610_0 .net "wavedrom_title", 511 0, v0x1727cc0_0;  1 drivers
L_0x172db20 .concat [ 1 1 0 0], L_0x172c5e0, L_0x1701e80;
L_0x172ed90 .concat [ 1 1 0 0], L_0x172c5e0, L_0x1701e80;
L_0x172ee50 .concat [ 1 1 0 0], L_0x172ec10, L_0x172d950;
L_0x172ef60 .concat [ 1 1 0 0], L_0x172c5e0, L_0x1701e80;
L_0x172f110 .cmp/eeq 2, L_0x172db20, L_0x172f000;
S_0x16e0b90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16e0a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16d36b0 .functor AND 1, v0x1727810_0, v0x1727950_0, C4<1>, C4<1>;
L_0x16d3a90 .functor NOT 1, v0x17276d0_0, C4<0>, C4<0>, C4<0>;
L_0x16d3e70 .functor NOT 1, v0x1727770_0, C4<0>, C4<0>, C4<0>;
L_0x16d40f0 .functor AND 1, L_0x16d3a90, L_0x16d3e70, C4<1>, C4<1>;
L_0x16eb400 .functor AND 1, L_0x16d40f0, v0x1727810_0, C4<1>, C4<1>;
L_0x1701e80 .functor OR 1, L_0x16d36b0, L_0x16eb400, C4<0>, C4<0>;
L_0x172ba60 .functor NOT 1, v0x1727770_0, C4<0>, C4<0>, C4<0>;
L_0x172bad0 .functor OR 1, L_0x172ba60, v0x1727950_0, C4<0>, C4<0>;
L_0x172bbe0 .functor AND 1, v0x1727810_0, L_0x172bad0, C4<1>, C4<1>;
L_0x172bca0 .functor NOT 1, v0x17276d0_0, C4<0>, C4<0>, C4<0>;
L_0x172bd70 .functor OR 1, L_0x172bca0, v0x1727770_0, C4<0>, C4<0>;
L_0x172bde0 .functor AND 1, L_0x172bbe0, L_0x172bd70, C4<1>, C4<1>;
L_0x172bf60 .functor NOT 1, v0x1727770_0, C4<0>, C4<0>, C4<0>;
L_0x172bfd0 .functor OR 1, L_0x172bf60, v0x1727950_0, C4<0>, C4<0>;
L_0x172bef0 .functor AND 1, v0x1727810_0, L_0x172bfd0, C4<1>, C4<1>;
L_0x172c160 .functor NOT 1, v0x17276d0_0, C4<0>, C4<0>, C4<0>;
L_0x172c260 .functor OR 1, L_0x172c160, v0x1727950_0, C4<0>, C4<0>;
L_0x172c320 .functor AND 1, L_0x172bef0, L_0x172c260, C4<1>, C4<1>;
L_0x172c4d0 .functor XNOR 1, L_0x172bde0, L_0x172c320, C4<0>, C4<0>;
v0x16d2c00_0 .net *"_ivl_0", 0 0, L_0x16d36b0;  1 drivers
v0x16d3000_0 .net *"_ivl_12", 0 0, L_0x172ba60;  1 drivers
v0x16d33e0_0 .net *"_ivl_14", 0 0, L_0x172bad0;  1 drivers
v0x16d37c0_0 .net *"_ivl_16", 0 0, L_0x172bbe0;  1 drivers
v0x16d3ba0_0 .net *"_ivl_18", 0 0, L_0x172bca0;  1 drivers
v0x16d3f80_0 .net *"_ivl_2", 0 0, L_0x16d3a90;  1 drivers
v0x16d4200_0 .net *"_ivl_20", 0 0, L_0x172bd70;  1 drivers
v0x1725c40_0 .net *"_ivl_24", 0 0, L_0x172bf60;  1 drivers
v0x1725d20_0 .net *"_ivl_26", 0 0, L_0x172bfd0;  1 drivers
v0x1725e00_0 .net *"_ivl_28", 0 0, L_0x172bef0;  1 drivers
v0x1725ee0_0 .net *"_ivl_30", 0 0, L_0x172c160;  1 drivers
v0x1725fc0_0 .net *"_ivl_32", 0 0, L_0x172c260;  1 drivers
v0x17260a0_0 .net *"_ivl_36", 0 0, L_0x172c4d0;  1 drivers
L_0x7f278cf6c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1726160_0 .net *"_ivl_38", 0 0, L_0x7f278cf6c018;  1 drivers
v0x1726240_0 .net *"_ivl_4", 0 0, L_0x16d3e70;  1 drivers
v0x1726320_0 .net *"_ivl_6", 0 0, L_0x16d40f0;  1 drivers
v0x1726400_0 .net *"_ivl_8", 0 0, L_0x16eb400;  1 drivers
v0x17264e0_0 .net "a", 0 0, v0x17276d0_0;  alias, 1 drivers
v0x17265a0_0 .net "b", 0 0, v0x1727770_0;  alias, 1 drivers
v0x1726660_0 .net "c", 0 0, v0x1727810_0;  alias, 1 drivers
v0x1726720_0 .net "d", 0 0, v0x1727950_0;  alias, 1 drivers
v0x17267e0_0 .net "out_pos", 0 0, L_0x172c5e0;  alias, 1 drivers
v0x17268a0_0 .net "out_sop", 0 0, L_0x1701e80;  alias, 1 drivers
v0x1726960_0 .net "pos0", 0 0, L_0x172bde0;  1 drivers
v0x1726a20_0 .net "pos1", 0 0, L_0x172c320;  1 drivers
L_0x172c5e0 .functor MUXZ 1, L_0x7f278cf6c018, L_0x172bde0, L_0x172c4d0, C4<>;
S_0x1726ba0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16e0a00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x17276d0_0 .var "a", 0 0;
v0x1727770_0 .var "b", 0 0;
v0x1727810_0 .var "c", 0 0;
v0x17278b0_0 .net "clk", 0 0, v0x172aed0_0;  1 drivers
v0x1727950_0 .var "d", 0 0;
v0x1727a40_0 .var/2u "fail", 0 0;
v0x1727ae0_0 .var/2u "fail1", 0 0;
v0x1727b80_0 .net "tb_match", 0 0, L_0x172f110;  alias, 1 drivers
v0x1727c20_0 .var "wavedrom_enable", 0 0;
v0x1727cc0_0 .var "wavedrom_title", 511 0;
E_0x16df1e0/0 .event negedge, v0x17278b0_0;
E_0x16df1e0/1 .event posedge, v0x17278b0_0;
E_0x16df1e0 .event/or E_0x16df1e0/0, E_0x16df1e0/1;
S_0x1726ed0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1726ba0;
 .timescale -12 -12;
v0x1727110_0 .var/2s "i", 31 0;
E_0x16df080 .event posedge, v0x17278b0_0;
S_0x1727210 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1726ba0;
 .timescale -12 -12;
v0x1727410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17274f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1726ba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1727ea0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16e0a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x172c790 .functor NOT 1, v0x17276d0_0, C4<0>, C4<0>, C4<0>;
L_0x172c820 .functor NOT 1, v0x1727770_0, C4<0>, C4<0>, C4<0>;
L_0x172c9c0 .functor AND 1, L_0x172c790, L_0x172c820, C4<1>, C4<1>;
L_0x172cad0 .functor NOT 1, v0x1727810_0, C4<0>, C4<0>, C4<0>;
L_0x172cc80 .functor AND 1, L_0x172c9c0, L_0x172cad0, C4<1>, C4<1>;
L_0x172cd90 .functor NOT 1, v0x1727950_0, C4<0>, C4<0>, C4<0>;
L_0x172cf50 .functor AND 1, L_0x172cc80, L_0x172cd90, C4<1>, C4<1>;
L_0x172d060 .functor AND 1, v0x17276d0_0, v0x1727770_0, C4<1>, C4<1>;
L_0x172d230 .functor NOT 1, v0x1727810_0, C4<0>, C4<0>, C4<0>;
L_0x172d2a0 .functor AND 1, L_0x172d060, L_0x172d230, C4<1>, C4<1>;
L_0x172d410 .functor NOT 1, v0x1727950_0, C4<0>, C4<0>, C4<0>;
L_0x172d480 .functor AND 1, L_0x172d2a0, L_0x172d410, C4<1>, C4<1>;
L_0x172d5b0 .functor OR 1, L_0x172cf50, L_0x172d480, C4<0>, C4<0>;
L_0x172d6c0 .functor AND 1, v0x17276d0_0, v0x1727770_0, C4<1>, C4<1>;
L_0x172d540 .functor AND 1, L_0x172d6c0, v0x1727810_0, C4<1>, C4<1>;
L_0x172d800 .functor AND 1, L_0x172d540, v0x1727950_0, C4<1>, C4<1>;
L_0x172d950 .functor OR 1, L_0x172d5b0, L_0x172d800, C4<0>, C4<0>;
L_0x172dab0 .functor NOT 1, v0x17276d0_0, C4<0>, C4<0>, C4<0>;
L_0x172dbc0 .functor NOT 1, v0x1727770_0, C4<0>, C4<0>, C4<0>;
L_0x172dc30 .functor OR 1, L_0x172dab0, L_0x172dbc0, C4<0>, C4<0>;
L_0x172ddf0 .functor OR 1, L_0x172dc30, v0x1727810_0, C4<0>, C4<0>;
L_0x172deb0 .functor OR 1, L_0x172ddf0, v0x1727950_0, C4<0>, C4<0>;
L_0x172e030 .functor NOT 1, v0x1727770_0, C4<0>, C4<0>, C4<0>;
L_0x172e0a0 .functor OR 1, v0x17276d0_0, L_0x172e030, C4<0>, C4<0>;
L_0x172e230 .functor NOT 1, v0x1727810_0, C4<0>, C4<0>, C4<0>;
L_0x172e2a0 .functor OR 1, L_0x172e0a0, L_0x172e230, C4<0>, C4<0>;
L_0x172e490 .functor NOT 1, v0x1727950_0, C4<0>, C4<0>, C4<0>;
L_0x172e500 .functor OR 1, L_0x172e2a0, L_0x172e490, C4<0>, C4<0>;
L_0x172e700 .functor AND 1, L_0x172deb0, L_0x172e500, C4<1>, C4<1>;
L_0x172e810 .functor AND 1, v0x17276d0_0, v0x1727770_0, C4<1>, C4<1>;
L_0x172e980 .functor AND 1, L_0x172e810, v0x1727810_0, C4<1>, C4<1>;
L_0x172ea40 .functor AND 1, L_0x172e980, v0x1727950_0, C4<1>, C4<1>;
L_0x172ec10 .functor OR 1, L_0x172e700, L_0x172ea40, C4<0>, C4<0>;
v0x1728060_0 .net *"_ivl_0", 0 0, L_0x172c790;  1 drivers
v0x1728140_0 .net *"_ivl_10", 0 0, L_0x172cd90;  1 drivers
v0x1728220_0 .net *"_ivl_12", 0 0, L_0x172cf50;  1 drivers
v0x1728310_0 .net *"_ivl_14", 0 0, L_0x172d060;  1 drivers
v0x17283f0_0 .net *"_ivl_16", 0 0, L_0x172d230;  1 drivers
v0x1728520_0 .net *"_ivl_18", 0 0, L_0x172d2a0;  1 drivers
v0x1728600_0 .net *"_ivl_2", 0 0, L_0x172c820;  1 drivers
v0x17286e0_0 .net *"_ivl_20", 0 0, L_0x172d410;  1 drivers
v0x17287c0_0 .net *"_ivl_22", 0 0, L_0x172d480;  1 drivers
v0x1728930_0 .net *"_ivl_24", 0 0, L_0x172d5b0;  1 drivers
v0x1728a10_0 .net *"_ivl_26", 0 0, L_0x172d6c0;  1 drivers
v0x1728af0_0 .net *"_ivl_28", 0 0, L_0x172d540;  1 drivers
v0x1728bd0_0 .net *"_ivl_30", 0 0, L_0x172d800;  1 drivers
v0x1728cb0_0 .net *"_ivl_34", 0 0, L_0x172dab0;  1 drivers
v0x1728d90_0 .net *"_ivl_36", 0 0, L_0x172dbc0;  1 drivers
v0x1728e70_0 .net *"_ivl_38", 0 0, L_0x172dc30;  1 drivers
v0x1728f50_0 .net *"_ivl_4", 0 0, L_0x172c9c0;  1 drivers
v0x1729140_0 .net *"_ivl_40", 0 0, L_0x172ddf0;  1 drivers
v0x1729220_0 .net *"_ivl_42", 0 0, L_0x172deb0;  1 drivers
v0x1729300_0 .net *"_ivl_44", 0 0, L_0x172e030;  1 drivers
v0x17293e0_0 .net *"_ivl_46", 0 0, L_0x172e0a0;  1 drivers
v0x17294c0_0 .net *"_ivl_48", 0 0, L_0x172e230;  1 drivers
v0x17295a0_0 .net *"_ivl_50", 0 0, L_0x172e2a0;  1 drivers
v0x1729680_0 .net *"_ivl_52", 0 0, L_0x172e490;  1 drivers
v0x1729760_0 .net *"_ivl_54", 0 0, L_0x172e500;  1 drivers
v0x1729840_0 .net *"_ivl_56", 0 0, L_0x172e700;  1 drivers
v0x1729920_0 .net *"_ivl_58", 0 0, L_0x172e810;  1 drivers
v0x1729a00_0 .net *"_ivl_6", 0 0, L_0x172cad0;  1 drivers
v0x1729ae0_0 .net *"_ivl_60", 0 0, L_0x172e980;  1 drivers
v0x1729bc0_0 .net *"_ivl_62", 0 0, L_0x172ea40;  1 drivers
v0x1729ca0_0 .net *"_ivl_8", 0 0, L_0x172cc80;  1 drivers
v0x1729d80_0 .net "a", 0 0, v0x17276d0_0;  alias, 1 drivers
v0x1729e20_0 .net "b", 0 0, v0x1727770_0;  alias, 1 drivers
v0x172a120_0 .net "c", 0 0, v0x1727810_0;  alias, 1 drivers
v0x172a210_0 .net "d", 0 0, v0x1727950_0;  alias, 1 drivers
v0x172a300_0 .net "out_pos", 0 0, L_0x172ec10;  alias, 1 drivers
v0x172a3c0_0 .net "out_sop", 0 0, L_0x172d950;  alias, 1 drivers
S_0x172a540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16e0a00;
 .timescale -12 -12;
E_0x16c89f0 .event anyedge, v0x172b330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x172b330_0;
    %nor/r;
    %assign/vec4 v0x172b330_0, 0;
    %wait E_0x16c89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1726ba0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1727a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1727ae0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1726ba0;
T_4 ;
    %wait E_0x16df1e0;
    %load/vec4 v0x1727b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1727a40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1726ba0;
T_5 ;
    %wait E_0x16df080;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %wait E_0x16df080;
    %load/vec4 v0x1727a40_0;
    %store/vec4 v0x1727ae0_0, 0, 1;
    %fork t_1, S_0x1726ed0;
    %jmp t_0;
    .scope S_0x1726ed0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1727110_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1727110_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16df080;
    %load/vec4 v0x1727110_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1727110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1727110_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1726ba0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16df1e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1727950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1727770_0, 0;
    %assign/vec4 v0x17276d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1727a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1727ae0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16e0a00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x172b330_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16e0a00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x172aed0_0;
    %inv;
    %store/vec4 v0x172aed0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16e0a00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17278b0_0, v0x172b4a0_0, v0x172acf0_0, v0x172ad90_0, v0x172ae30_0, v0x172af70_0, v0x172b1f0_0, v0x172b150_0, v0x172b0b0_0, v0x172b010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16e0a00;
T_9 ;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x172b290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16e0a00;
T_10 ;
    %wait E_0x16df1e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172b290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172b290_0, 4, 32;
    %load/vec4 v0x172b3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172b290_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x172b290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172b290_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x172b1f0_0;
    %load/vec4 v0x172b1f0_0;
    %load/vec4 v0x172b150_0;
    %xor;
    %load/vec4 v0x172b1f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172b290_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172b290_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x172b0b0_0;
    %load/vec4 v0x172b0b0_0;
    %load/vec4 v0x172b010_0;
    %xor;
    %load/vec4 v0x172b0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172b290_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x172b290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x172b290_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response20/top_module.sv";
