

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Thu Mar 10 13:30:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.585 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max   |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-------+-------+---------+
        |grp_nnlayer_Pipeline_1_fu_125                |nnlayer_Pipeline_1                |      258|      258|   2.580 us|  2.580 us|    258|    258|       no|
        |grp_nnlayer_Pipeline_2_fu_133                |nnlayer_Pipeline_2                |    65538|    65538|   0.655 ms|  0.655 ms|  65538|  65538|       no|
        |grp_nnlayer_Pipeline_3_fu_141                |nnlayer_Pipeline_3                |      258|      258|   2.580 us|  2.580 us|    258|    258|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149  |nnlayer_Pipeline_VITIS_LOOP_40_1  |        ?|        ?|          ?|         ?|      ?|      ?|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158  |nnlayer_Pipeline_VITIS_LOOP_46_3  |        2|    65540|  20.000 ns|  0.655 ms|      2|  65540|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |        ?|        ?|  2 ~ 65544|          -|          -|     ?|        no|
        +-------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       67|    1|     641|    824|    -|
|Memory           |       66|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    244|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      133|    2|     809|   1155|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       47|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                              |control_s_axi                     |       67|   0|  421|  402|    0|
    |grp_nnlayer_Pipeline_1_fu_125                |nnlayer_Pipeline_1                |        0|   0|   21|   63|    0|
    |grp_nnlayer_Pipeline_2_fu_133                |nnlayer_Pipeline_2                |        0|   0|   37|   75|    0|
    |grp_nnlayer_Pipeline_3_fu_141                |nnlayer_Pipeline_3                |        0|   0|   21|   63|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149  |nnlayer_Pipeline_VITIS_LOOP_40_1  |        0|   0|   35|   74|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158  |nnlayer_Pipeline_VITIS_LOOP_46_3  |        0|   1|  106|  147|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |       67|   1|  641|  824|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U18  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    +-----------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_r_U  |input_r_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   16|     1|         4096|
    |bias_U     |input_r_RAM_AUTO_1R1W  |        1|  0|   0|    0|    256|   16|     1|         4096|
    |weights_U  |weights_RAM_AUTO_1R1W  |       64|  0|   0|    0|  65536|   16|     1|      1048576|
    +-----------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                       |       66|  0|   0|    0|  66048|   48|     3|      1056768|
    +-----------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_208_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln51_fu_228_p2               |         +|   0|  0|  23|          16|          16|
    |cmp910_fu_195_p2                 |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln40_fu_175_p2              |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln44_fu_203_p2              |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  87|          81|          36|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  53|         10|    1|         10|
    |bias_address0      |  14|          3|    8|         24|
    |bias_ce0           |  14|          3|    1|          3|
    |bias_we0           |   9|          2|    1|          2|
    |conv2726_fu_96     |   9|          2|   16|         32|
    |inc28714_fu_92     |   9|          2|   16|         32|
    |input_r_address0   |  14|          3|    8|         24|
    |input_r_ce0        |  14|          3|    1|          3|
    |input_r_we0        |   9|          2|    1|          2|
    |output_r_address0  |  20|          4|    8|         32|
    |output_r_ce0       |  14|          3|    1|          3|
    |output_r_d0        |  14|          3|   16|         48|
    |output_r_we0       |  14|          3|    1|          3|
    |weights_address0   |  14|          3|   16|         48|
    |weights_ce0        |  14|          3|    1|          3|
    |weights_we0        |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 244|         51|   97|        271|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add_ln44_1_reg_304                                        |  16|   0|   16|          0|
    |add_ln44_reg_296                                          |  16|   0|   16|          0|
    |ap_CS_fsm                                                 |   9|   0|    9|          0|
    |cmp910_reg_292                                            |   1|   0|    1|          0|
    |conv2726_fu_96                                            |  16|   0|   16|          0|
    |conv2726_load_1_reg_314                                   |  16|   0|   16|          0|
    |grp_nnlayer_Pipeline_1_fu_125_ap_start_reg                |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_2_fu_133_ap_start_reg                |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_3_fu_141_ap_start_reg                |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_40_1_fu_149_ap_start_reg  |   1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_46_3_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln40_reg_271                                         |   1|   0|    1|          0|
    |inc28714_fu_92                                            |  16|   0|   16|          0|
    |numOfInNeurons_read_reg_263                               |  16|   0|   16|          0|
    |numOfOutNeurons_read_reg_256                              |  16|   0|   16|          0|
    |output_r_addr_reg_309                                     |   8|   0|    8|          0|
    |output_r_load_reg_319                                     |  16|   0|   16|          0|
    |weightIndexAdded                                          |  16|   0|   16|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 168|   0|  168|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   18|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   18|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

