<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>v_hdmirxss1: XV_HdmiRxSs1_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">v_hdmirxss1
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_v___hdmi_rx_ss1___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XV_HdmiRxSs1_Config Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Video Processing Subsystem configuration structure.  
 <a href="struct_x_v___hdmi_rx_ss1___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a37e2da3cd22cd0df0ebba9a59d2a0fb4"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#a37e2da3cd22cd0df0ebba9a59d2a0fb4">DeviceId</a></td></tr>
<tr class="memdesc:a37e2da3cd22cd0df0ebba9a59d2a0fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeviceId is the unique ID of the device.  <a href="#a37e2da3cd22cd0df0ebba9a59d2a0fb4"></a><br/></td></tr>
<tr class="separator:a37e2da3cd22cd0df0ebba9a59d2a0fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34aadaeb0d531c2374d101e6ac1d46c"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#ac34aadaeb0d531c2374d101e6ac1d46c">BaseAddress</a></td></tr>
<tr class="memdesc:ac34aadaeb0d531c2374d101e6ac1d46c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">       BaseAddress is the physical base address of the
</pre><p> subsystem address range  <a href="#ac34aadaeb0d531c2374d101e6ac1d46c"></a><br/></td></tr>
<tr class="separator:ac34aadaeb0d531c2374d101e6ac1d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06caad7292658282e00a8b8c7ef4bfc"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#aa06caad7292658282e00a8b8c7ef4bfc">HighAddress</a></td></tr>
<tr class="memdesc:aa06caad7292658282e00a8b8c7ef4bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment">       HighAddress is the physical MAX address of the
</pre><p> subsystem address range  <a href="#aa06caad7292658282e00a8b8c7ef4bfc"></a><br/></td></tr>
<tr class="separator:aa06caad7292658282e00a8b8c7ef4bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23cb1bc207dcd4b239ff035c3a7dfe45"><td class="memItemLeft" align="right" valign="top">XVidC_PixelsPerClock&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#a23cb1bc207dcd4b239ff035c3a7dfe45">Ppc</a></td></tr>
<tr class="memdesc:a23cb1bc207dcd4b239ff035c3a7dfe45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supported Pixel per Clock.  <a href="#a23cb1bc207dcd4b239ff035c3a7dfe45"></a><br/></td></tr>
<tr class="separator:a23cb1bc207dcd4b239ff035c3a7dfe45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac89f80e85d26d55ba1b5e5faf7e22b8"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#aac89f80e85d26d55ba1b5e5faf7e22b8">MaxBitsPerPixel</a></td></tr>
<tr class="memdesc:aac89f80e85d26d55ba1b5e5faf7e22b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Supported Color Depth.  <a href="#aac89f80e85d26d55ba1b5e5faf7e22b8"></a><br/></td></tr>
<tr class="separator:aac89f80e85d26d55ba1b5e5faf7e22b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce02f1610b14e6a599c142352055d59"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#afce02f1610b14e6a599c142352055d59">AxiLiteClkFreq</a></td></tr>
<tr class="memdesc:afce02f1610b14e6a599c142352055d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; Maximum FRL Rate Supporte  <a href="#afce02f1610b14e6a599c142352055d59"></a><br/></td></tr>
<tr class="separator:afce02f1610b14e6a599c142352055d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab720a83810afc9e162b9dda767642b9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#ab720a83810afc9e162b9dda767642b9e">HdcpTimer</a></td></tr>
<tr class="memdesc:ab720a83810afc9e162b9dda767642b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-core instance configuration.  <a href="#ab720a83810afc9e162b9dda767642b9e"></a><br/></td></tr>
<tr class="separator:ab720a83810afc9e162b9dda767642b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e615d539bd7133bc6df85fcc2a1ecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#ad5e615d539bd7133bc6df85fcc2a1ecd">Hdcp14</a></td></tr>
<tr class="memdesc:ad5e615d539bd7133bc6df85fcc2a1ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-core instance configuration.  <a href="#ad5e615d539bd7133bc6df85fcc2a1ecd"></a><br/></td></tr>
<tr class="separator:ad5e615d539bd7133bc6df85fcc2a1ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab599515b162907cc0c3ddf3005036b72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#ab599515b162907cc0c3ddf3005036b72">Hdcp22</a></td></tr>
<tr class="memdesc:ab599515b162907cc0c3ddf3005036b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-core instance configuration.  <a href="#ab599515b162907cc0c3ddf3005036b72"></a><br/></td></tr>
<tr class="separator:ab599515b162907cc0c3ddf3005036b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae087a3e8b92106e5e7cebb2d32315c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_v___hdmi_rx_ss1___config.html#ae087a3e8b92106e5e7cebb2d32315c66">HdmiRx1</a></td></tr>
<tr class="memdesc:ae087a3e8b92106e5e7cebb2d32315c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-core instance configuration.  <a href="#ae087a3e8b92106e5e7cebb2d32315c66"></a><br/></td></tr>
<tr class="separator:ae087a3e8b92106e5e7cebb2d32315c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Video Processing Subsystem configuration structure. </p>
<p>Each subsystem device should have a configuration structure associated that defines the MAX supported sub-cores within subsystem </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="afce02f1610b14e6a599c142352055d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XV_HdmiRxSs1_Config::AxiLiteClkFreq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; Maximum FRL Rate Supporte </p>
<p>AXI Lite Clock Frequency in Hz </p>

<p>Referenced by <a class="el" href="xv__hdmirxss1_8h.html#ae7df2cc91e752d61253d9a86462d95ab">XV_HdmiRxSs1_CfgInitialize()</a>, and <a class="el" href="group__v__hdmirxss1__v2__0.html#ga68409ded8710da27184abfed11fdddbf">XV_HdmiRxSs1_SubcoreInitHdmiRx1()</a>.</p>

</div>
</div>
<a class="anchor" id="ac34aadaeb0d531c2374d101e6ac1d46c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XV_HdmiRxSs1_Config::BaseAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">       BaseAddress is the physical base address of the
</pre><p> subsystem address range </p>

<p>Referenced by <a class="el" href="xv__hdmirxss1_8h.html#ae7df2cc91e752d61253d9a86462d95ab">XV_HdmiRxSs1_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a37e2da3cd22cd0df0ebba9a59d2a0fb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u16 XV_HdmiRxSs1_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DeviceId is the unique ID of the device. </p>

<p>Referenced by <a class="el" href="xv__hdmirxss1_8h.html#ae7df2cc91e752d61253d9a86462d95ab">XV_HdmiRxSs1_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="ad5e615d539bd7133bc6df85fcc2a1ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a> XV_HdmiRxSs1_Config::Hdcp14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sub-core instance configuration. </p>

</div>
</div>
<a class="anchor" id="ab599515b162907cc0c3ddf3005036b72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a> XV_HdmiRxSs1_Config::Hdcp22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sub-core instance configuration. </p>

</div>
</div>
<a class="anchor" id="ab720a83810afc9e162b9dda767642b9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a> XV_HdmiRxSs1_Config::HdcpTimer</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sub-core instance configuration. </p>

</div>
</div>
<a class="anchor" id="ae087a3e8b92106e5e7cebb2d32315c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_v___hdmi_rx_ss1___sub_core.html">XV_HdmiRxSs1_SubCore</a> XV_HdmiRxSs1_Config::HdmiRx1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sub-core instance configuration. </p>

<p>Referenced by <a class="el" href="group__v__hdmirxss1__v2__0.html#ga68409ded8710da27184abfed11fdddbf">XV_HdmiRxSs1_SubcoreInitHdmiRx1()</a>.</p>

</div>
</div>
<a class="anchor" id="aa06caad7292658282e00a8b8c7ef4bfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XV_HdmiRxSs1_Config::HighAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment">       HighAddress is the physical MAX address of the
</pre><p> subsystem address range </p>

</div>
</div>
<a class="anchor" id="aac89f80e85d26d55ba1b5e5faf7e22b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XV_HdmiRxSs1_Config::MaxBitsPerPixel</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum Supported Color Depth. </p>

</div>
</div>
<a class="anchor" id="a23cb1bc207dcd4b239ff035c3a7dfe45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">XVidC_PixelsPerClock XV_HdmiRxSs1_Config::Ppc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Supported Pixel per Clock. </p>

<p>Referenced by <a class="el" href="xv__hdmirxss1_8h.html#a4b1da9fb9e5b37bea30c629293a76772">XV_HdmiRxSs1_SetDefaultPpc()</a>, <a class="el" href="xv__hdmirxss1_8h.html#ac95834c8296864ddf9bd11cddee740da">XV_HdmiRxSs1_SetPpc()</a>, and <a class="el" href="xv__hdmirxss1_8h.html#a33f9facfc1978f57febcf29682fed6c7">XV_HdmiRxSs1_SetStream()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
