
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.064656                       # Number of seconds simulated
sim_ticks                                2064656182500                       # Number of ticks simulated
final_tick                               2064656182500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291569                       # Simulator instruction rate (inst/s)
host_op_rate                                   511013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1203981450                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656012                       # Number of bytes of host memory used
host_seconds                                  1714.86                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           37792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       319676832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          319714624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     39442176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        39442176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          9989901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9991082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1232568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1232568                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          154832962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             154851266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        19103508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19103508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        19103508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         154832962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            173954774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     9991082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1232568                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9991082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1232568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              639114304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  314944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                74946560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               319714624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39442176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4921                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61500                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            640672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            621091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            622527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            633057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            610963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            615808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            619698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            620119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            615420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           615128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           623728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           632603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           637664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           631502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           634607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             79543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             72177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             71882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             71011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            72874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75235                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2064638347500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               9991082                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1232568                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9986161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5561471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.394244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   109.980105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.911837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1746387     31.40%     31.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3582414     64.41%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        93967      1.69%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27854      0.50%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15154      0.27%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12459      0.22%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10098      0.18%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8550      0.15%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64588      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5561471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     140.954832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.480563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.858241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70729     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          116      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.529374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.507089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51566     72.79%     72.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1062      1.50%     74.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18212     25.71%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70846                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 233051452750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            420291971500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49930805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23337.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42087.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       309.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    154.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5059392                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  536338                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     183954.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19752210240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10498548720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             35524284600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3065888700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         154593638160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         124146876090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5027852160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    598760422740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     90650192160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      64684618350                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1106726764410                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            536.034411                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1779260114000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5906358000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   65501182000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 230122123500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 236069385250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  213985293750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1313071840000                       # Time in different power states
system.mem_ctrls_1.actEnergy              19956692700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10607233725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             35776904940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3046940100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         154620682320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         124580354820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5160507840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    598100944140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     90581551200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      64816880970                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1107279442125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            536.302095                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1777937027500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5912926000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   65513618000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 230432051000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 235888797750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  215283291750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1311625498000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4129312365                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4129312365                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          19305761                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.871802                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           274505063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19306785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.218062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         860010500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.871802                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         606930481                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        606930481                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    203251061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       203251061                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71254002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71254002                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     274505063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        274505063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    274505063                       # number of overall hits
system.cpu.dcache.overall_hits::total       274505063                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     18082228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18082228                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1224557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1224557                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     19306785                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19306785                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     19306785                       # number of overall misses
system.cpu.dcache.overall_misses::total      19306785                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 1024380601500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1024380601500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  50873369500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50873369500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1075253971000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1075253971000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1075253971000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1075253971000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478559                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811848                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.081697                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081697                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016895                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065711                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.065711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065711                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56651.237972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56651.237972                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41544.305002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41544.305002                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55693.061843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55693.061843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55693.061843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55693.061843                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6110517                       # number of writebacks
system.cpu.dcache.writebacks::total           6110517                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     18082228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     18082228                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1224557                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1224557                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     19306785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19306785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     19306785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19306785                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1006298373500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1006298373500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  49648812500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49648812500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1055947186000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1055947186000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1055947186000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1055947186000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.081697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.065711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065711                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.065711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065711                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55651.237972                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55651.237972                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40544.305002                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40544.305002                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54693.061843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54693.061843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54693.061843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54693.061843                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3126573                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.996395                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674191114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3126829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            215.614961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         104631500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.996395                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1357762715                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1357762715                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674191114                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674191114                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674191114                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674191114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674191114                       # number of overall hits
system.cpu.icache.overall_hits::total       674191114                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3126829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3126829                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3126829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3126829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3126829                       # number of overall misses
system.cpu.icache.overall_misses::total       3126829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  40739249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  40739249500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  40739249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  40739249500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  40739249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  40739249500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004616                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004616                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004616                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004616                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004616                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004616                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13028.934265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13028.934265                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13028.934265                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13028.934265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13028.934265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13028.934265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3126573                       # number of writebacks
system.cpu.icache.writebacks::total           3126573                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3126829                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3126829                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3126829                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3126829                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3126829                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3126829                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  37612420500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  37612420500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  37612420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  37612420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  37612420500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  37612420500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004616                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12028.934265                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12028.934265                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12028.934265                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12028.934265                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12028.934265                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12028.934265                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   9959203                       # number of replacements
system.l2.tags.tagsinuse                 32654.851416                       # Cycle average of tags in use
system.l2.tags.total_refs                    34873878                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9991971                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.490190                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               19427318000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        8.711270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         17.261780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32628.878366                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996547                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 189455759                       # Number of tag accesses
system.l2.tags.data_accesses                189455759                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      6110517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6110517                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3126572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3126572                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             783326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                783326                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3125648                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3125648                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        8533558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8533558                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3125648                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               9316884                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12442532                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3125648                       # number of overall hits
system.l2.overall_hits::cpu.data              9316884                       # number of overall hits
system.l2.overall_hits::total                12442532                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           441231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              441231                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1181                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1181                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9548670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9548670                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1181                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             9989901                       # number of demand (read+write) misses
system.l2.demand_misses::total                9991082                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1181                       # number of overall misses
system.l2.overall_misses::cpu.data            9989901                       # number of overall misses
system.l2.overall_misses::total               9991082                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  39587054000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39587054000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    102872000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    102872000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 889572603500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 889572603500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     102872000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  929159657500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     929262529500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    102872000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 929159657500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    929262529500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      6110517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6110517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3126572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3126572                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1224557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1224557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3126829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3126829                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     18082228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      18082228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3126829                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          19306785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22433614                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3126829                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         19306785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22433614                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.360319                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360319                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000378                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.528069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.528069                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000378                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.517430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.445362                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000378                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.517430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.445362                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 89719.566395                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89719.566395                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87105.842506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87105.842506                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93161.938102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93161.938102                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87105.842506                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93009.896444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93009.198553                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87105.842506                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93009.896444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93009.198553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1232568                       # number of writebacks
system.l2.writebacks::total                   1232568                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       441231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         441231                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1181                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9548670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9548670                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        9989901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9991082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       9989901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9991082                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  35174744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35174744000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     91062000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91062000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 794085903500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 794085903500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     91062000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 829260647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 829351709500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     91062000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 829260647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 829351709500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.360319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.360319                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.528069                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.528069                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.517430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.445362                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.517430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.445362                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79719.566395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79719.566395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77105.842506                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77105.842506                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83161.938102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83161.938102                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77105.842506                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83009.896444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83009.198553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77105.842506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83009.896444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83009.198553                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      19949139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      9958057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9549851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1232568                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8725489                       # Transaction distribution
system.membus.trans_dist::ReadExReq            441231                       # Transaction distribution
system.membus.trans_dist::ReadExResp           441231                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9549851                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29940221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     29940221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29940221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    359156800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    359156800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               359156800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9991082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9991082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9991082                       # Request fanout histogram
system.membus.reqLayer2.occupancy         22427945500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34429616500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     44865948                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     22432334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1244                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1244                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2064656182500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21209057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7343085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3126573                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21921879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1224557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1224557                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3126829                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     18082228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9380231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     57919331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              67299562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    200108864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    813353664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1013462528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9959203                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39442176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         32392817                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006199                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32391572    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1245      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           32392817                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27051519000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3126829000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19306785000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
