CG_SPLL_FUNC_CNTL,VAR_0
CG_SPLL_FUNC_CNTL_2,VAR_1
MPLL_CNTL_MODE,VAR_2
MPLL_MCLK_SEL,VAR_3
RREG32,FUNC_0
SCLK_MUX_UPDATE,VAR_4
SPLL_BYPASS_EN,VAR_5
SPLL_CHG_STATUS,VAR_6
SPLL_CTLREQ_CHG,VAR_7
SPLL_STATUS,VAR_8
WREG32,FUNC_1
udelay,FUNC_2
si_set_clk_bypass_mode,FUNC_3
rdev,VAR_9
tmp,VAR_10
i,VAR_11
