{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718333987383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718333987384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 22:59:47 2024 " "Processing started: Thu Jun 13 22:59:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718333987384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718333987384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off manchester_to_pam4 -c manchester_to_pam4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off manchester_to_pam4 -c manchester_to_pam4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718333987384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718333988203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718333988203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester_to_pam4.v 3 3 " "Found 3 design units, including 3 entities, in source file manchester_to_pam4.v" { { "Info" "ISGN_ENTITY_NAME" "1 manchester_to_pam4 " "Found entity 1: manchester_to_pam4" {  } { { "manchester_to_pam4.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson05_A1/manchester_to_pam4.v" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718334004420 ""} { "Info" "ISGN_ENTITY_NAME" "2 manchester_to_NRZ_Mealy_case_nonglitchy " "Found entity 2: manchester_to_NRZ_Mealy_case_nonglitchy" {  } { { "manchester_to_pam4.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson05_A1/manchester_to_pam4.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718334004420 ""} { "Info" "ISGN_ENTITY_NAME" "3 NRZ_to_PAM_Mealy_case_nonglitchy " "Found entity 3: NRZ_to_PAM_Mealy_case_nonglitchy" {  } { { "manchester_to_pam4.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson05_A1/manchester_to_pam4.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718334004420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718334004420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manchester_to_pam4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file manchester_to_pam4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 manchester_to_pam4_tb " "Found entity 1: manchester_to_pam4_tb" {  } { { "manchester_to_pam4_tb.v" "" { Text "C:/MyDocuments/college/ee417/projects/lesson05_A1/manchester_to_pam4_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718334004424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718334004424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "manchester_to_pam4 " "Elaborating entity \"manchester_to_pam4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718334004474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manchester_to_NRZ_Mealy_case_nonglitchy manchester_to_NRZ_Mealy_case_nonglitchy:M1 " "Elaborating entity \"manchester_to_NRZ_Mealy_case_nonglitchy\" for hierarchy \"manchester_to_NRZ_Mealy_case_nonglitchy:M1\"" {  } { { "manchester_to_pam4.v" "M1" { Text "C:/MyDocuments/college/ee417/projects/lesson05_A1/manchester_to_pam4.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718334004477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NRZ_to_PAM_Mealy_case_nonglitchy NRZ_to_PAM_Mealy_case_nonglitchy:M2 " "Elaborating entity \"NRZ_to_PAM_Mealy_case_nonglitchy\" for hierarchy \"NRZ_to_PAM_Mealy_case_nonglitchy:M2\"" {  } { { "manchester_to_pam4.v" "M2" { Text "C:/MyDocuments/college/ee417/projects/lesson05_A1/manchester_to_pam4.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718334004478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718334005272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718334005581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718334005817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718334005817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718334005892 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718334005892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718334005892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718334005892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718334005925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 23:00:05 2024 " "Processing ended: Thu Jun 13 23:00:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718334005925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718334005925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718334005925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718334005925 ""}
