INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_path
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2458] undeclared symbol pcsrc, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:93]
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-311] analyzing module mmux
INFO: [VRFC 10-311] analyzing module regbank
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-311] analyzing module EX_MEM_WB
INFO: [VRFC 10-2458] undeclared symbol readout2, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:277]
INFO: [VRFC 10-2458] undeclared symbol status, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sources_1/new/control_path.v:279]
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-311] analyzing module RISC_PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2458] undeclared symbol RegDst, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol memRead, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol memtoReg, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol memWrite, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol aluSrc, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2458] undeclared symbol regWrite, assumed default net type wire [C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.srcs/sim_1/new/test_bench.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/project_32bit_risc_processor/project_32bit_risc_processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
