;redcode
;assert 1
	SPL 0, <450
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @13, 0
	JMP 71, 84
	CMP #120, @212
	SPL 0, <402
	JMZ -1, @-20
	SPL 10
	SUB @0, @2
	SUB 6, 3
	SUB -1, <0
	SUB 6, 3
	ADD 30, 9
	SUB 6, 3
	SPL 0, <402
	ADD 30, 9
	CMP @121, 106
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	SUB 278, 32
	SUB 30, 9
	SPL 0, #2
	SPL 0, #2
	JMP -7, @-20
	SUB #0, -40
	SUB @60, 30
	CMP @43, 0
	CMP #0, @2
	SLT @43, 0
	SUB @127, 106
	SUB <0, 20
	SPL 0, <402
	ADD 30, 9
	SUB #12, @200
	SUB @60, 30
	ADD -130, 9
	SUB 93, @421
	SUB 93, @421
	ADD #270, <1
	SPL @300, 90
	ADD 278, 32
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <450
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
