Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/donen/Dropbox/U of C/ENEL 453/ENEL 453 F2019/Labs/Lab 2/Final release/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
