cocci_test_suite() {
	void __iomem *cocci_id/* drivers/clk/rockchip/clk-rk3308.c 919 */;
	struct rockchip_clk_provider *cocci_id/* drivers/clk/rockchip/clk-rk3308.c 918 */;
	struct device_node *cocci_id/* drivers/clk/rockchip/clk-rk3308.c 916 */;
	void __init cocci_id/* drivers/clk/rockchip/clk-rk3308.c 916 */;
	struct rockchip_cpuclk_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3308.c 91 */[]__initdata;
	const char *const cocci_id/* drivers/clk/rockchip/clk-rk3308.c 904 */[]__initconst;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3308.c 279 */[]__initdata;
	struct rockchip_clk_branch cocci_id/* drivers/clk/rockchip/clk-rk3308.c 218 */;
	struct rockchip_pll_rate_table cocci_id/* drivers/clk/rockchip/clk-rk3308.c 21 */[];
	struct rockchip_pll_clock cocci_id/* drivers/clk/rockchip/clk-rk3308.c 179 */[]__initdata;
	enum rk3308_plls{apll, dpll, vpll0, vpll1,} cocci_id/* drivers/clk/rockchip/clk-rk3308.c 17 */;
	const struct rockchip_cpuclk_reg_data cocci_id/* drivers/clk/rockchip/clk-rk3308.c 111 */;
}
