// Seed: 2280880818
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3
);
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    output supply1 id_8,
    input wire id_9,
    input uwire id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13
);
  wire id_15;
  module_0(
      id_8, id_11, id_11, id_13
  );
endmodule
