
---------- Begin Simulation Statistics ----------
host_inst_rate                                 196149                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323148                       # Number of bytes of host memory used
host_seconds                                   101.96                       # Real time elapsed on the host
host_tick_rate                              350164936                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.035704                       # Number of seconds simulated
sim_ticks                                 35704071500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5516070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 40579.274330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 33944.981715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5065590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    18280151500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               450480                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            125070                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  11046036500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325410                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75804.703345                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 71225.711377                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1259032                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   16312110894                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.145966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              215186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            75180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9972026947                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140006                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 71439.523183                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.731212                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15205                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1086237950                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6990288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 51966.395150                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 45159.735478                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6324622                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     34592262394                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095227                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                665666                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             200250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  21018063447                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465416                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996600                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.003368                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.518322                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -3.448503                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6990288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 51966.395150                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 45159.735478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6324622                       # number of overall hits
system.cpu.dcache.overall_miss_latency    34592262394                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095227                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               665666                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            200250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  21018063447                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066580                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465416                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384506                       # number of replacements
system.cpu.dcache.sampled_refs                 385530                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.805523                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6450384                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501873155000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145170                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13453644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14394.989903                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11433.896460                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13412048                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      598774000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41596                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    462261000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40429                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 331.735048                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13453644                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14394.989903                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11433.896460                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13412048                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       598774000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003092                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41596                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1166                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    462261000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40429                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436111                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.288604                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13453644                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14394.989903                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11433.896460                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13412048                       # number of overall hits
system.cpu.icache.overall_miss_latency      598774000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003092                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41596                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1166                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    462261000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40429                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40199                       # number of replacements
system.cpu.icache.sampled_refs                  40430                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.288604                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13412048                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 84286.980550                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     21004146979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                249198                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     71829.834254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 56329.475935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        12358                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3640336000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.803960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      50680                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     171                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2845145500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.801247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 50509                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362922                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       71230.180642                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  55647.769255                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         244843                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             8410788500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.325356                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       118079                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       875                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6522085500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.322943                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  117203                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    74729.361078                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 59173.425116                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          6166218500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82514                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4882636000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82514                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145170                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145170                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.009700                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425960                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        71410.262564                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   55853.075510                       # average overall mshr miss latency
system.l2.demand_hits                          257201                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12051124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.396185                       # miss rate for demand accesses
system.l2.demand_misses                        168759                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1046                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9367231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.393727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   167712                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.605888                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.176432                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9926.872636                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2890.668349                       # Average occupied blocks per context
system.l2.overall_accesses                     425960                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       71410.262564                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  72848.763472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         257201                       # number of overall hits
system.l2.overall_miss_latency            12051124500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.396185                       # miss rate for overall accesses
system.l2.overall_misses                       168759                       # number of overall misses
system.l2.overall_mshr_hits                      1046                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       30371377979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.978754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  416910                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.241571                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         60199                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        31772                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       288682                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           255137                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1773                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         359747                       # number of replacements
system.l2.sampled_refs                         372781                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12817.540984                       # Cycle average of tags in use
system.l2.total_refs                           376397                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            81545                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 45680940                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2506028                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3345118                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       284846                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3356566                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3949472                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         179750                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       348716                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     18123829                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.587127                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.492425                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13888151     76.63%     76.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2095636     11.56%     88.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       790853      4.36%     92.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       410744      2.27%     94.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       264706      1.46%     96.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       140158      0.77%     97.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       111984      0.62%     97.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        72881      0.40%     98.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       348716      1.92%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     18123829                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       284657                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13565756                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.572720                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.572720                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4993860                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       403954                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29219833                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7643649                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5394364                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2089179                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          582                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        91955                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4852826                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4692844                       # DTB hits
system.switch_cpus_1.dtb.data_misses           159982                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3926628                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3771631                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154997                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        926198                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            921213                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4985                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3949472                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3401040                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9173348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        81320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31084744                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        614172                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.153513                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3401040                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2685778                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.208244                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     20213008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.537858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.755641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14440764     71.44%     71.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         474916      2.35%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         335518      1.66%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         455570      2.25%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1423421      7.04%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         256829      1.27%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         260796      1.29%     87.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         492075      2.43%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2073119     10.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     20213008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               5514194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2025174                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1533608                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.603312                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4853821                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           926198                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12953346                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14777154                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.732497                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9488293                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.574379                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15006469                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       335265                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3125370                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5885941                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       522943                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1879674                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25005356                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3927623                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       380504                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15521537                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       123335                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         7547                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2089179                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       166738                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       366582                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       104374                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          332                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        24707                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3526704                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1118340                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        24707                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        64656                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       270609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.388694                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.388694                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10338142     65.01%     65.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        49269      0.31%     65.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229492      1.44%     66.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7206      0.05%     66.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202312      1.27%     68.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19624      0.12%     68.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64815      0.41%     68.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4045930     25.44%     94.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       945252      5.94%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15902042                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       151459                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009525                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        24901     16.44%     16.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           58      0.04%     16.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt          576      0.38%     16.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           28      0.02%     16.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73022     48.21%     65.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.09% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        44520     29.39%     94.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         8354      5.52%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     20213008                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.786723                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.332162                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12966235     64.15%     64.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3094062     15.31%     79.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1728509      8.55%     88.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1100841      5.45%     93.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       782245      3.87%     97.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       356006      1.76%     99.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       162304      0.80%     99.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16843      0.08%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5963      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     20213008                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.618102                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23471748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15902042                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13263141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        22472                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11757276                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3401104                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3401040                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2439512                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       759820                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5885941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1879674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               25727202                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4205078                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       336461                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7957897                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       426857                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13395                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36366632                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28204685                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20971588                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5162841                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2089179                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       798012                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12966981                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1999408                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 93375                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
