
WeatherStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae34  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  0800afc8  0800afc8  0001afc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b358  0800b358  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b358  0800b358  0001b358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b360  0800b360  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b360  0800b360  0001b360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b364  0800b364  0001b364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b368  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000340  200001dc  0800b544  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000051c  0800b544  0002051c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017a0d  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029c2  00000000  00000000  00037c19  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015d0  00000000  00000000  0003a5e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001488  00000000  00000000  0003bbb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a4c1  00000000  00000000  0003d038  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010e07  00000000  00000000  000674f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0010a736  00000000  00000000  00078300  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00182a36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007088  00000000  00000000  00182ab4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800afac 	.word	0x0800afac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800afac 	.word	0x0800afac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <_write>:

/*Funkcja printf wywouje funckje _write ktra jest funkcj
 *z atrybutem weak w bibliotece stdio.h, co powoduje e mona
 *j zastpi wasn implementacj, ktra suy do komunikacji
 *za pomoc UART.*/
int _write ( int file , char *ptr , int len ) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]

	HAL_UART_Transmit(&huart2 , (uint8_t*)ptr , len , 50) ;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	2332      	movs	r3, #50	; 0x32
 8000f9a:	68b9      	ldr	r1, [r7, #8]
 8000f9c:	4803      	ldr	r0, [pc, #12]	; (8000fac <_write+0x24>)
 8000f9e:	f004 ffc3 	bl	8005f28 <HAL_UART_Transmit>
	return len;
 8000fa2:	687b      	ldr	r3, [r7, #4]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	2000048c 	.word	0x2000048c

08000fb0 <delay_us>:
/*Funkcja odpowiedzialna za generowanie opnie ktre
 * sua w komunikacji z czujnikiem DHT11. Ustawia timer
 * na wartos 0 po czym sprawdza czy warto timera
 * jest wiksza ni oczekiwane opnienie*/
void delay_us (uint16_t us)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
 8000fba:	4b08      	ldr	r3, [pc, #32]	; (8000fdc <delay_us+0x2c>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // wait for the counter to reach the us input in the parameter
 8000fc2:	bf00      	nop
 8000fc4:	4b05      	ldr	r3, [pc, #20]	; (8000fdc <delay_us+0x2c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	429a      	cmp	r2, r3
 8000fce:	d3f9      	bcc.n	8000fc4 <delay_us+0x14>
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	200002c4 	.word	0x200002c4

08000fe0 <Set_Pin_Output>:

/* Funkcja odpowiedzialna za ustawienie danego pinu
* jako wyjcie. */
void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fec:	f107 030c 	add.w	r3, r7, #12
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
 8000ff4:	605a      	str	r2, [r3, #4]
 8000ff6:	609a      	str	r2, [r3, #8]
 8000ff8:	60da      	str	r2, [r3, #12]
 8000ffa:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000ffc:	887b      	ldrh	r3, [r7, #2]
 8000ffe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001000:	2301      	movs	r3, #1
 8001002:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001004:	2300      	movs	r3, #0
 8001006:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	4619      	mov	r1, r3
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f002 fcba 	bl	8003988 <HAL_GPIO_Init>
}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <Set_Pin_Input>:

/*
 * Funkcja odpowiedzialna za ustawienie pinu jako wejcie*/
void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b088      	sub	sp, #32
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001028:	f107 030c 	add.w	r3, r7, #12
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]
 8001036:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001038:	887b      	ldrh	r3, [r7, #2]
 800103a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103c:	2300      	movs	r3, #0
 800103e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	4619      	mov	r1, r3
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f002 fc9c 	bl	8003988 <HAL_GPIO_Init>
}
 8001050:	bf00      	nop
 8001052:	3720      	adds	r7, #32
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <DHT11_Start>:
 * DHT11 jako wyjcie i ustawienie stanu niskiego
 * ktry bdzie trwa 18 ms, nastpnie pin
 * konfigurowany jest jako wejcie, aby odczyta
 * odpowied czujnika.*/
void DHT11_Start (void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 800105c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001060:	4809      	ldr	r0, [pc, #36]	; (8001088 <DHT11_Start+0x30>)
 8001062:	f7ff ffbd 	bl	8000fe0 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8001066:	2200      	movs	r2, #0
 8001068:	f44f 7100 	mov.w	r1, #512	; 0x200
 800106c:	4806      	ldr	r0, [pc, #24]	; (8001088 <DHT11_Start+0x30>)
 800106e:	f002 fe4b 	bl	8003d08 <HAL_GPIO_WritePin>
	 delay_us(18000);  // wait for 18ms
 8001072:	f244 6050 	movw	r0, #18000	; 0x4650
 8001076:	f7ff ff9b 	bl	8000fb0 <delay_us>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 800107a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800107e:	4802      	ldr	r0, [pc, #8]	; (8001088 <DHT11_Start+0x30>)
 8001080:	f7ff ffcc 	bl	800101c <Set_Pin_Input>
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	48000800 	.word	0x48000800

0800108c <Check_Response>:
 * po 80 ms sprawdza si czy stan jest wysoki.
 * Oczekiwanie na stan niski co powoduje
 * pocztek wysania danych.
 * */
uint8_t Check_Response (void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	71fb      	strb	r3, [r7, #7]
	 delay_us(40);
 8001096:	2028      	movs	r0, #40	; 0x28
 8001098:	f7ff ff8a 	bl	8000fb0 <delay_us>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 800109c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010a0:	4811      	ldr	r0, [pc, #68]	; (80010e8 <Check_Response+0x5c>)
 80010a2:	f002 fe19 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d10f      	bne.n	80010cc <Check_Response+0x40>
	{
		 delay_us(80);
 80010ac:	2050      	movs	r0, #80	; 0x50
 80010ae:	f7ff ff7f 	bl	8000fb0 <delay_us>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 80010b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010b6:	480c      	ldr	r0, [pc, #48]	; (80010e8 <Check_Response+0x5c>)
 80010b8:	f002 fe0e 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d002      	beq.n	80010c8 <Check_Response+0x3c>
 80010c2:	2301      	movs	r3, #1
 80010c4:	71fb      	strb	r3, [r7, #7]
 80010c6:	e001      	b.n	80010cc <Check_Response+0x40>
		else Response = -1;
 80010c8:	23ff      	movs	r3, #255	; 0xff
 80010ca:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 80010cc:	bf00      	nop
 80010ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010d2:	4805      	ldr	r0, [pc, #20]	; (80010e8 <Check_Response+0x5c>)
 80010d4:	f002 fe00 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1f7      	bne.n	80010ce <Check_Response+0x42>

	return Response;
 80010de:	79fb      	ldrb	r3, [r7, #7]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	48000800 	.word	0x48000800

080010ec <DHT11_Read>:
 * Jeli czas trwania stanu wysokiego wynosi 26-28 us
 * oznacza logiczne zero, natomiast jeeli 40 s oznacza
 * logiczn jednyk.
 * */
uint8_t DHT11_Read (void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80010f2:	2300      	movs	r3, #0
 80010f4:	71bb      	strb	r3, [r7, #6]
 80010f6:	e03a      	b.n	800116e <DHT11_Read+0x82>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 80010f8:	bf00      	nop
 80010fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010fe:	4820      	ldr	r0, [pc, #128]	; (8001180 <DHT11_Read+0x94>)
 8001100:	f002 fdea 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d0f7      	beq.n	80010fa <DHT11_Read+0xe>
		delay_us(40);   // wait for 40 us
 800110a:	2028      	movs	r0, #40	; 0x28
 800110c:	f7ff ff50 	bl	8000fb0 <delay_us>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 8001110:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001114:	481a      	ldr	r0, [pc, #104]	; (8001180 <DHT11_Read+0x94>)
 8001116:	f002 fddf 	bl	8003cd8 <HAL_GPIO_ReadPin>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d10e      	bne.n	800113e <DHT11_Read+0x52>
		{
			i&= ~(1<<(7-j));   // write 0
 8001120:	79bb      	ldrb	r3, [r7, #6]
 8001122:	f1c3 0307 	rsb	r3, r3, #7
 8001126:	2201      	movs	r2, #1
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	b25b      	sxtb	r3, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	b25a      	sxtb	r2, r3
 8001132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001136:	4013      	ands	r3, r2
 8001138:	b25b      	sxtb	r3, r3
 800113a:	71fb      	strb	r3, [r7, #7]
 800113c:	e00b      	b.n	8001156 <DHT11_Read+0x6a>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 800113e:	79bb      	ldrb	r3, [r7, #6]
 8001140:	f1c3 0307 	rsb	r3, r3, #7
 8001144:	2201      	movs	r2, #1
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	b25a      	sxtb	r2, r3
 800114c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001150:	4313      	orrs	r3, r2
 8001152:	b25b      	sxtb	r3, r3
 8001154:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 8001156:	bf00      	nop
 8001158:	f44f 7100 	mov.w	r1, #512	; 0x200
 800115c:	4808      	ldr	r0, [pc, #32]	; (8001180 <DHT11_Read+0x94>)
 800115e:	f002 fdbb 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1f7      	bne.n	8001158 <DHT11_Read+0x6c>
	for (j=0;j<8;j++)
 8001168:	79bb      	ldrb	r3, [r7, #6]
 800116a:	3301      	adds	r3, #1
 800116c:	71bb      	strb	r3, [r7, #6]
 800116e:	79bb      	ldrb	r3, [r7, #6]
 8001170:	2b07      	cmp	r3, #7
 8001172:	d9c1      	bls.n	80010f8 <DHT11_Read+0xc>
	}
	return i;
 8001174:	79fb      	ldrb	r3, [r7, #7]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	48000800 	.word	0x48000800

08001184 <HAL_TIM_PeriodElapsedCallback>:

/*Wywolanie przerwania, spawdzane jest czy przerwanie wywoa
 * timer2.*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001194:	d102      	bne.n	800119c <HAL_TIM_PeriodElapsedCallback+0x18>
		FlagInterruption = 1;
 8001196:	4b04      	ldr	r3, [pc, #16]	; (80011a8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001198:	2201      	movs	r2, #1
 800119a:	601a      	str	r2, [r3, #0]
	}
}
 800119c:	bf00      	nop
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr
 80011a8:	20000204 	.word	0x20000204

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ae:	b085      	sub	sp, #20
 80011b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b2:	f000 feaf 	bl	8001f14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b6:	f000 f8b1 	bl	800131c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ba:	f000 fb13 	bl	80017e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011be:	f000 fabb 	bl	8001738 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80011c2:	f000 f935 	bl	8001430 <MX_ADC1_Init>
  MX_SPI2_Init();
 80011c6:	f000 f9ab 	bl	8001520 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80011ca:	f000 fa85 	bl	80016d8 <MX_USART1_UART_Init>
  MX_DMA_Init();
 80011ce:	f000 fae3 	bl	8001798 <MX_DMA_Init>
  MX_TIM3_Init();
 80011d2:	f000 fa33 	bl	800163c <MX_TIM3_Init>
  MX_TIM2_Init();
 80011d6:	f000 f9e1 	bl	800159c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80011da:	217f      	movs	r1, #127	; 0x7f
 80011dc:	483e      	ldr	r0, [pc, #248]	; (80012d8 <main+0x12c>)
 80011de:	f002 f80c 	bl	80031fa <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 80011e2:	483d      	ldr	r0, [pc, #244]	; (80012d8 <main+0x12c>)
 80011e4:	f001 fa4e 	bl	8002684 <HAL_ADC_Start>

  HAL_TIM_Base_Start(&htim3);
 80011e8:	483c      	ldr	r0, [pc, #240]	; (80012dc <main+0x130>)
 80011ea:	f004 f99d 	bl	8005528 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 80011ee:	483c      	ldr	r0, [pc, #240]	; (80012e0 <main+0x134>)
 80011f0:	f004 fa02 	bl	80055f8 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(FlagInterruption == 1){
 80011f4:	4b3b      	ldr	r3, [pc, #236]	; (80012e4 <main+0x138>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d1fb      	bne.n	80011f4 <main+0x48>

	  	uint32_t adc_value = HAL_ADC_GetValue(&hadc1);
 80011fc:	4836      	ldr	r0, [pc, #216]	; (80012d8 <main+0x12c>)
 80011fe:	f001 fafb 	bl	80027f8 <HAL_ADC_GetValue>
 8001202:	6078      	str	r0, [r7, #4]
	  	float temp = adc_value * 330.0f / 4096.0f;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	ee07 3a90 	vmov	s15, r3
 800120a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800120e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80012e8 <main+0x13c>
 8001212:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001216:	eddf 6a35 	vldr	s13, [pc, #212]	; 80012ec <main+0x140>
 800121a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800121e:	edc7 7a00 	vstr	s15, [r7]

	  	DHT11_Start();
 8001222:	f7ff ff19 	bl	8001058 <DHT11_Start>
	  	Presence=Check_Response();
 8001226:	f7ff ff31 	bl	800108c <Check_Response>
 800122a:	4603      	mov	r3, r0
 800122c:	461a      	mov	r2, r3
 800122e:	4b30      	ldr	r3, [pc, #192]	; (80012f0 <main+0x144>)
 8001230:	701a      	strb	r2, [r3, #0]
	  	RH_byte1=DHT11_Read();
 8001232:	f7ff ff5b 	bl	80010ec <DHT11_Read>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	4b2e      	ldr	r3, [pc, #184]	; (80012f4 <main+0x148>)
 800123c:	701a      	strb	r2, [r3, #0]
	  	RH_byte2=DHT11_Read();
 800123e:	f7ff ff55 	bl	80010ec <DHT11_Read>
 8001242:	4603      	mov	r3, r0
 8001244:	461a      	mov	r2, r3
 8001246:	4b2c      	ldr	r3, [pc, #176]	; (80012f8 <main+0x14c>)
 8001248:	701a      	strb	r2, [r3, #0]
	  	Temp_byte1=DHT11_Read();
 800124a:	f7ff ff4f 	bl	80010ec <DHT11_Read>
 800124e:	4603      	mov	r3, r0
 8001250:	461a      	mov	r2, r3
 8001252:	4b2a      	ldr	r3, [pc, #168]	; (80012fc <main+0x150>)
 8001254:	701a      	strb	r2, [r3, #0]
	  	Temp_byte2=DHT11_Read();
 8001256:	f7ff ff49 	bl	80010ec <DHT11_Read>
 800125a:	4603      	mov	r3, r0
 800125c:	461a      	mov	r2, r3
 800125e:	4b28      	ldr	r3, [pc, #160]	; (8001300 <main+0x154>)
 8001260:	701a      	strb	r2, [r3, #0]
	  	SUM=DHT11_Read();
 8001262:	f7ff ff43 	bl	80010ec <DHT11_Read>
 8001266:	4603      	mov	r3, r0
 8001268:	b29a      	uxth	r2, r3
 800126a:	4b26      	ldr	r3, [pc, #152]	; (8001304 <main+0x158>)
 800126c:	801a      	strh	r2, [r3, #0]

	  	Te=Temp_byte1;
 800126e:	4b23      	ldr	r3, [pc, #140]	; (80012fc <main+0x150>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	b29a      	uxth	r2, r3
 8001274:	4b24      	ldr	r3, [pc, #144]	; (8001308 <main+0x15c>)
 8001276:	801a      	strh	r2, [r3, #0]
	  	RH=RH_byte1;
 8001278:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <main+0x148>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b29a      	uxth	r2, r3
 800127e:	4b23      	ldr	r3, [pc, #140]	; (800130c <main+0x160>)
 8001280:	801a      	strh	r2, [r3, #0]
	  	Temperature= (float) Te;
 8001282:	4b21      	ldr	r3, [pc, #132]	; (8001308 <main+0x15c>)
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	ee07 3a90 	vmov	s15, r3
 800128a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800128e:	4b20      	ldr	r3, [pc, #128]	; (8001310 <main+0x164>)
 8001290:	edc3 7a00 	vstr	s15, [r3]
	  	Humidity=(float) RH;
 8001294:	4b1d      	ldr	r3, [pc, #116]	; (800130c <main+0x160>)
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	ee07 3a90 	vmov	s15, r3
 800129c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012a0:	4b1c      	ldr	r3, [pc, #112]	; (8001314 <main+0x168>)
 80012a2:	edc3 7a00 	vstr	s15, [r3]
	  	printf("ADC = %lu, T = %.1f C, RH = %.2f\r\n", adc_value, temp,Humidity);
 80012a6:	6838      	ldr	r0, [r7, #0]
 80012a8:	f7ff f94e 	bl	8000548 <__aeabi_f2d>
 80012ac:	4605      	mov	r5, r0
 80012ae:	460e      	mov	r6, r1
 80012b0:	4b18      	ldr	r3, [pc, #96]	; (8001314 <main+0x168>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f947 	bl	8000548 <__aeabi_f2d>
 80012ba:	4603      	mov	r3, r0
 80012bc:	460c      	mov	r4, r1
 80012be:	e9cd 3400 	strd	r3, r4, [sp]
 80012c2:	462a      	mov	r2, r5
 80012c4:	4633      	mov	r3, r6
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	4813      	ldr	r0, [pc, #76]	; (8001318 <main+0x16c>)
 80012ca:	f006 fad3 	bl	8007874 <iprintf>

	  	FlagInterruption = 0;
 80012ce:	4b05      	ldr	r3, [pc, #20]	; (80012e4 <main+0x138>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
	  if(FlagInterruption == 1){
 80012d4:	e78e      	b.n	80011f4 <main+0x48>
 80012d6:	bf00      	nop
 80012d8:	20000310 	.word	0x20000310
 80012dc:	200002c4 	.word	0x200002c4
 80012e0:	20000440 	.word	0x20000440
 80012e4:	20000204 	.word	0x20000204
 80012e8:	43a50000 	.word	0x43a50000
 80012ec:	45800000 	.word	0x45800000
 80012f0:	20000200 	.word	0x20000200
 80012f4:	2000050c 	.word	0x2000050c
 80012f8:	20000511 	.word	0x20000511
 80012fc:	2000043c 	.word	0x2000043c
 8001300:	20000510 	.word	0x20000510
 8001304:	2000050e 	.word	0x2000050e
 8001308:	2000043e 	.word	0x2000043e
 800130c:	200002c0 	.word	0x200002c0
 8001310:	200001f8 	.word	0x200001f8
 8001314:	200001fc 	.word	0x200001fc
 8001318:	0800afc8 	.word	0x0800afc8

0800131c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b0b8      	sub	sp, #224	; 0xe0
 8001320:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001322:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001326:	2244      	movs	r2, #68	; 0x44
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f005 fc5c 	bl	8006be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001330:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2288      	movs	r2, #136	; 0x88
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f005 fc4e 	bl	8006be8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800134c:	2302      	movs	r3, #2
 800134e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001352:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001356:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800135a:	2310      	movs	r3, #16
 800135c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001360:	2302      	movs	r3, #2
 8001362:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001366:	2302      	movs	r3, #2
 8001368:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800136c:	2301      	movs	r3, #1
 800136e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001372:	230a      	movs	r3, #10
 8001374:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001378:	2307      	movs	r3, #7
 800137a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800137e:	2302      	movs	r3, #2
 8001380:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001384:	2302      	movs	r3, #2
 8001386:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800138e:	4618      	mov	r0, r3
 8001390:	f002 fd36 	bl	8003e00 <HAL_RCC_OscConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800139a:	f000 fa9f 	bl	80018dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139e:	230f      	movs	r3, #15
 80013a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a4:	2303      	movs	r3, #3
 80013a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013bc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80013c0:	2104      	movs	r1, #4
 80013c2:	4618      	mov	r0, r3
 80013c4:	f003 f902 	bl	80045cc <HAL_RCC_ClockConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80013ce:	f000 fa85 	bl	80018dc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80013d2:	f244 0303 	movw	r3, #16387	; 0x4003
 80013d6:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013d8:	2300      	movs	r3, #0
 80013da:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013dc:	2300      	movs	r3, #0
 80013de:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80013e4:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80013e6:	2302      	movs	r3, #2
 80013e8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013ea:	2301      	movs	r3, #1
 80013ec:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80013ee:	2308      	movs	r3, #8
 80013f0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80013f2:	2307      	movs	r3, #7
 80013f4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80013f6:	2302      	movs	r3, #2
 80013f8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80013fa:	2302      	movs	r3, #2
 80013fc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80013fe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001402:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001404:	463b      	mov	r3, r7
 8001406:	4618      	mov	r0, r3
 8001408:	f003 fae4 	bl	80049d4 <HAL_RCCEx_PeriphCLKConfig>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <SystemClock_Config+0xfa>
  {
    Error_Handler();
 8001412:	f000 fa63 	bl	80018dc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001416:	f44f 7000 	mov.w	r0, #512	; 0x200
 800141a:	f002 fc9b 	bl	8003d54 <HAL_PWREx_ControlVoltageScaling>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8001424:	f000 fa5a 	bl	80018dc <Error_Handler>
  }
}
 8001428:	bf00      	nop
 800142a:	37e0      	adds	r7, #224	; 0xe0
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001436:	f107 031c 	add.w	r3, r7, #28
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
 8001450:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001452:	4b30      	ldr	r3, [pc, #192]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001454:	4a30      	ldr	r2, [pc, #192]	; (8001518 <MX_ADC1_Init+0xe8>)
 8001456:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001458:	4b2e      	ldr	r3, [pc, #184]	; (8001514 <MX_ADC1_Init+0xe4>)
 800145a:	2200      	movs	r2, #0
 800145c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800145e:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001464:	4b2b      	ldr	r3, [pc, #172]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800146a:	4b2a      	ldr	r3, [pc, #168]	; (8001514 <MX_ADC1_Init+0xe4>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001470:	4b28      	ldr	r3, [pc, #160]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001472:	2204      	movs	r2, #4
 8001474:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001476:	4b27      	ldr	r3, [pc, #156]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001478:	2200      	movs	r2, #0
 800147a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800147c:	4b25      	ldr	r3, [pc, #148]	; (8001514 <MX_ADC1_Init+0xe4>)
 800147e:	2201      	movs	r2, #1
 8001480:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001482:	4b24      	ldr	r3, [pc, #144]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001484:	2201      	movs	r2, #1
 8001486:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001488:	4b22      	ldr	r3, [pc, #136]	; (8001514 <MX_ADC1_Init+0xe4>)
 800148a:	2200      	movs	r2, #0
 800148c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001490:	4b20      	ldr	r3, [pc, #128]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001492:	2200      	movs	r2, #0
 8001494:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001496:	4b1f      	ldr	r3, [pc, #124]	; (8001514 <MX_ADC1_Init+0xe4>)
 8001498:	2200      	movs	r2, #0
 800149a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800149c:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <MX_ADC1_Init+0xe4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80014a4:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <MX_ADC1_Init+0xe4>)
 80014a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014aa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80014ac:	4b19      	ldr	r3, [pc, #100]	; (8001514 <MX_ADC1_Init+0xe4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014b4:	4817      	ldr	r0, [pc, #92]	; (8001514 <MX_ADC1_Init+0xe4>)
 80014b6:	f000 ff91 	bl	80023dc <HAL_ADC_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80014c0:	f000 fa0c 	bl	80018dc <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014c8:	f107 031c 	add.w	r3, r7, #28
 80014cc:	4619      	mov	r1, r3
 80014ce:	4811      	ldr	r0, [pc, #68]	; (8001514 <MX_ADC1_Init+0xe4>)
 80014d0:	f001 fef4 	bl	80032bc <HAL_ADCEx_MultiModeConfigChannel>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80014da:	f000 f9ff 	bl	80018dc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014de:	4b0f      	ldr	r3, [pc, #60]	; (800151c <MX_ADC1_Init+0xec>)
 80014e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014e2:	2306      	movs	r3, #6
 80014e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80014e6:	2307      	movs	r3, #7
 80014e8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014ea:	237f      	movs	r3, #127	; 0x7f
 80014ec:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014ee:	2304      	movs	r3, #4
 80014f0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4619      	mov	r1, r3
 80014fa:	4806      	ldr	r0, [pc, #24]	; (8001514 <MX_ADC1_Init+0xe4>)
 80014fc:	f001 f98a 	bl	8002814 <HAL_ADC_ConfigChannel>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8001506:	f000 f9e9 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800150a:	bf00      	nop
 800150c:	3728      	adds	r7, #40	; 0x28
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000310 	.word	0x20000310
 8001518:	50040000 	.word	0x50040000
 800151c:	04300002 	.word	0x04300002

08001520 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001524:	4b1b      	ldr	r3, [pc, #108]	; (8001594 <MX_SPI2_Init+0x74>)
 8001526:	4a1c      	ldr	r2, [pc, #112]	; (8001598 <MX_SPI2_Init+0x78>)
 8001528:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800152a:	4b1a      	ldr	r3, [pc, #104]	; (8001594 <MX_SPI2_Init+0x74>)
 800152c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001530:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001532:	4b18      	ldr	r3, [pc, #96]	; (8001594 <MX_SPI2_Init+0x74>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001538:	4b16      	ldr	r3, [pc, #88]	; (8001594 <MX_SPI2_Init+0x74>)
 800153a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800153e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001540:	4b14      	ldr	r3, [pc, #80]	; (8001594 <MX_SPI2_Init+0x74>)
 8001542:	2200      	movs	r2, #0
 8001544:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001546:	4b13      	ldr	r3, [pc, #76]	; (8001594 <MX_SPI2_Init+0x74>)
 8001548:	2200      	movs	r2, #0
 800154a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800154c:	4b11      	ldr	r3, [pc, #68]	; (8001594 <MX_SPI2_Init+0x74>)
 800154e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001552:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001554:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <MX_SPI2_Init+0x74>)
 8001556:	2200      	movs	r2, #0
 8001558:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800155a:	4b0e      	ldr	r3, [pc, #56]	; (8001594 <MX_SPI2_Init+0x74>)
 800155c:	2200      	movs	r2, #0
 800155e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001560:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <MX_SPI2_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001566:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <MX_SPI2_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800156c:	4b09      	ldr	r3, [pc, #36]	; (8001594 <MX_SPI2_Init+0x74>)
 800156e:	2207      	movs	r2, #7
 8001570:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001572:	4b08      	ldr	r3, [pc, #32]	; (8001594 <MX_SPI2_Init+0x74>)
 8001574:	2200      	movs	r2, #0
 8001576:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001578:	4b06      	ldr	r3, [pc, #24]	; (8001594 <MX_SPI2_Init+0x74>)
 800157a:	2208      	movs	r2, #8
 800157c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <MX_SPI2_Init+0x74>)
 8001580:	f003 fed8 	bl	8005334 <HAL_SPI_Init>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800158a:	f000 f9a7 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	2000025c 	.word	0x2000025c
 8001598:	40003800 	.word	0x40003800

0800159c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a2:	f107 0310 	add.w	r3, r7, #16
 80015a6:	2200      	movs	r2, #0
 80015a8:	601a      	str	r2, [r3, #0]
 80015aa:	605a      	str	r2, [r3, #4]
 80015ac:	609a      	str	r2, [r3, #8]
 80015ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015ba:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <MX_TIM2_Init+0x98>)
 80015bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015c0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 65535;
 80015c2:	4b1c      	ldr	r3, [pc, #112]	; (8001634 <MX_TIM2_Init+0x98>)
 80015c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ca:	4b1a      	ldr	r3, [pc, #104]	; (8001634 <MX_TIM2_Init+0x98>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 730959;
 80015d0:	4b18      	ldr	r3, [pc, #96]	; (8001634 <MX_TIM2_Init+0x98>)
 80015d2:	4a19      	ldr	r2, [pc, #100]	; (8001638 <MX_TIM2_Init+0x9c>)
 80015d4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015d6:	4b17      	ldr	r3, [pc, #92]	; (8001634 <MX_TIM2_Init+0x98>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015dc:	4b15      	ldr	r3, [pc, #84]	; (8001634 <MX_TIM2_Init+0x98>)
 80015de:	2280      	movs	r2, #128	; 0x80
 80015e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015e2:	4814      	ldr	r0, [pc, #80]	; (8001634 <MX_TIM2_Init+0x98>)
 80015e4:	f003 ff49 	bl	800547a <HAL_TIM_Base_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80015ee:	f000 f975 	bl	80018dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015f8:	f107 0310 	add.w	r3, r7, #16
 80015fc:	4619      	mov	r1, r3
 80015fe:	480d      	ldr	r0, [pc, #52]	; (8001634 <MX_TIM2_Init+0x98>)
 8001600:	f004 f989 	bl	8005916 <HAL_TIM_ConfigClockSource>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800160a:	f000 f967 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160e:	2300      	movs	r3, #0
 8001610:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4619      	mov	r1, r3
 800161a:	4806      	ldr	r0, [pc, #24]	; (8001634 <MX_TIM2_Init+0x98>)
 800161c:	f004 fb90 	bl	8005d40 <HAL_TIMEx_MasterConfigSynchronization>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001626:	f000 f959 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	3720      	adds	r7, #32
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000440 	.word	0x20000440
 8001638:	000b274f 	.word	0x000b274f

0800163c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800165a:	4b1d      	ldr	r3, [pc, #116]	; (80016d0 <MX_TIM3_Init+0x94>)
 800165c:	4a1d      	ldr	r2, [pc, #116]	; (80016d4 <MX_TIM3_Init+0x98>)
 800165e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8001660:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <MX_TIM3_Init+0x94>)
 8001662:	224f      	movs	r2, #79	; 0x4f
 8001664:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001666:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <MX_TIM3_Init+0x94>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800166c:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <MX_TIM3_Init+0x94>)
 800166e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001672:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001674:	4b16      	ldr	r3, [pc, #88]	; (80016d0 <MX_TIM3_Init+0x94>)
 8001676:	2200      	movs	r2, #0
 8001678:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <MX_TIM3_Init+0x94>)
 800167c:	2200      	movs	r2, #0
 800167e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001680:	4813      	ldr	r0, [pc, #76]	; (80016d0 <MX_TIM3_Init+0x94>)
 8001682:	f003 fefa 	bl	800547a <HAL_TIM_Base_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800168c:	f000 f926 	bl	80018dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001694:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001696:	f107 0310 	add.w	r3, r7, #16
 800169a:	4619      	mov	r1, r3
 800169c:	480c      	ldr	r0, [pc, #48]	; (80016d0 <MX_TIM3_Init+0x94>)
 800169e:	f004 f93a 	bl	8005916 <HAL_TIM_ConfigClockSource>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80016a8:	f000 f918 	bl	80018dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	4619      	mov	r1, r3
 80016b8:	4805      	ldr	r0, [pc, #20]	; (80016d0 <MX_TIM3_Init+0x94>)
 80016ba:	f004 fb41 	bl	8005d40 <HAL_TIMEx_MasterConfigSynchronization>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80016c4:	f000 f90a 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	3720      	adds	r7, #32
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	200002c4 	.word	0x200002c4
 80016d4:	40000400 	.word	0x40000400

080016d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016dc:	4b14      	ldr	r3, [pc, #80]	; (8001730 <MX_USART1_UART_Init+0x58>)
 80016de:	4a15      	ldr	r2, [pc, #84]	; (8001734 <MX_USART1_UART_Init+0x5c>)
 80016e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016e2:	4b13      	ldr	r3, [pc, #76]	; (8001730 <MX_USART1_UART_Init+0x58>)
 80016e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MX_USART1_UART_Init+0x58>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016f0:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <MX_USART1_UART_Init+0x58>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <MX_USART1_UART_Init+0x58>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <MX_USART1_UART_Init+0x58>)
 80016fe:	220c      	movs	r2, #12
 8001700:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001702:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <MX_USART1_UART_Init+0x58>)
 8001704:	2200      	movs	r2, #0
 8001706:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001708:	4b09      	ldr	r3, [pc, #36]	; (8001730 <MX_USART1_UART_Init+0x58>)
 800170a:	2200      	movs	r2, #0
 800170c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <MX_USART1_UART_Init+0x58>)
 8001710:	2200      	movs	r2, #0
 8001712:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <MX_USART1_UART_Init+0x58>)
 8001716:	2200      	movs	r2, #0
 8001718:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800171a:	4805      	ldr	r0, [pc, #20]	; (8001730 <MX_USART1_UART_Init+0x58>)
 800171c:	f004 fbb6 	bl	8005e8c <HAL_UART_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001726:	f000 f8d9 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200003bc 	.word	0x200003bc
 8001734:	40013800 	.word	0x40013800

08001738 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800173c:	4b14      	ldr	r3, [pc, #80]	; (8001790 <MX_USART2_UART_Init+0x58>)
 800173e:	4a15      	ldr	r2, [pc, #84]	; (8001794 <MX_USART2_UART_Init+0x5c>)
 8001740:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <MX_USART2_UART_Init+0x58>)
 8001744:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001748:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800174a:	4b11      	ldr	r3, [pc, #68]	; (8001790 <MX_USART2_UART_Init+0x58>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <MX_USART2_UART_Init+0x58>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <MX_USART2_UART_Init+0x58>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <MX_USART2_UART_Init+0x58>)
 800175e:	220c      	movs	r2, #12
 8001760:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001762:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <MX_USART2_UART_Init+0x58>)
 8001764:	2200      	movs	r2, #0
 8001766:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001768:	4b09      	ldr	r3, [pc, #36]	; (8001790 <MX_USART2_UART_Init+0x58>)
 800176a:	2200      	movs	r2, #0
 800176c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800176e:	4b08      	ldr	r3, [pc, #32]	; (8001790 <MX_USART2_UART_Init+0x58>)
 8001770:	2200      	movs	r2, #0
 8001772:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <MX_USART2_UART_Init+0x58>)
 8001776:	2200      	movs	r2, #0
 8001778:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800177a:	4805      	ldr	r0, [pc, #20]	; (8001790 <MX_USART2_UART_Init+0x58>)
 800177c:	f004 fb86 	bl	8005e8c <HAL_UART_Init>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001786:	f000 f8a9 	bl	80018dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800178a:	bf00      	nop
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	2000048c 	.word	0x2000048c
 8001794:	40004400 	.word	0x40004400

08001798 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <MX_DMA_Init+0x48>)
 80017a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017a2:	4a0f      	ldr	r2, [pc, #60]	; (80017e0 <MX_DMA_Init+0x48>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6493      	str	r3, [r2, #72]	; 0x48
 80017aa:	4b0d      	ldr	r3, [pc, #52]	; (80017e0 <MX_DMA_Init+0x48>)
 80017ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	607b      	str	r3, [r7, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2100      	movs	r1, #0
 80017ba:	2010      	movs	r0, #16
 80017bc:	f001 ff05 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80017c0:	2010      	movs	r0, #16
 80017c2:	f001 ff1e 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2100      	movs	r1, #0
 80017ca:	2011      	movs	r0, #17
 80017cc:	f001 fefd 	bl	80035ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80017d0:	2011      	movs	r0, #17
 80017d2:	f001 ff16 	bl	8003602 <HAL_NVIC_EnableIRQ>

}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40021000 	.word	0x40021000

080017e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	; 0x28
 80017e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	2200      	movs	r2, #0
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	605a      	str	r2, [r3, #4]
 80017f4:	609a      	str	r2, [r3, #8]
 80017f6:	60da      	str	r2, [r3, #12]
 80017f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017fa:	4b35      	ldr	r3, [pc, #212]	; (80018d0 <MX_GPIO_Init+0xec>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fe:	4a34      	ldr	r2, [pc, #208]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001806:	4b32      	ldr	r3, [pc, #200]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001812:	4b2f      	ldr	r3, [pc, #188]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001816:	4a2e      	ldr	r2, [pc, #184]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800181c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800181e:	4b2c      	ldr	r3, [pc, #176]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800182a:	4b29      	ldr	r3, [pc, #164]	; (80018d0 <MX_GPIO_Init+0xec>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182e:	4a28      	ldr	r2, [pc, #160]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001836:	4b26      	ldr	r3, [pc, #152]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001842:	4b23      	ldr	r3, [pc, #140]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001846:	4a22      	ldr	r2, [pc, #136]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <MX_GPIO_Init+0xec>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|DHT11_DATA_Pin, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
 800185c:	f240 2102 	movw	r1, #514	; 0x202
 8001860:	481c      	ldr	r0, [pc, #112]	; (80018d4 <MX_GPIO_Init+0xf0>)
 8001862:	f002 fa51 	bl	8003d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001866:	2200      	movs	r2, #0
 8001868:	2120      	movs	r1, #32
 800186a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800186e:	f002 fa4b 	bl	8003d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001872:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001876:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001878:	4b17      	ldr	r3, [pc, #92]	; (80018d8 <MX_GPIO_Init+0xf4>)
 800187a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001880:	f107 0314 	add.w	r3, r7, #20
 8001884:	4619      	mov	r1, r3
 8001886:	4813      	ldr	r0, [pc, #76]	; (80018d4 <MX_GPIO_Init+0xf0>)
 8001888:	f002 f87e 	bl	8003988 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 DHT11_DATA_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|DHT11_DATA_Pin;
 800188c:	f240 2302 	movw	r3, #514	; 0x202
 8001890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	480b      	ldr	r0, [pc, #44]	; (80018d4 <MX_GPIO_Init+0xf0>)
 80018a6:	f002 f86f 	bl	8003988 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80018aa:	2320      	movs	r3, #32
 80018ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ae:	2301      	movs	r3, #1
 80018b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c4:	f002 f860 	bl	8003988 <HAL_GPIO_Init>

}
 80018c8:	bf00      	nop
 80018ca:	3728      	adds	r7, #40	; 0x28
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40021000 	.word	0x40021000
 80018d4:	48000800 	.word	0x48000800
 80018d8:	10210000 	.word	0x10210000

080018dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
	...

080018ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <HAL_MspInit+0x44>)
 80018f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018f6:	4a0e      	ldr	r2, [pc, #56]	; (8001930 <HAL_MspInit+0x44>)
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	6613      	str	r3, [r2, #96]	; 0x60
 80018fe:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <HAL_MspInit+0x44>)
 8001900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	607b      	str	r3, [r7, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800190a:	4b09      	ldr	r3, [pc, #36]	; (8001930 <HAL_MspInit+0x44>)
 800190c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800190e:	4a08      	ldr	r2, [pc, #32]	; (8001930 <HAL_MspInit+0x44>)
 8001910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001914:	6593      	str	r3, [r2, #88]	; 0x58
 8001916:	4b06      	ldr	r3, [pc, #24]	; (8001930 <HAL_MspInit+0x44>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800191a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191e:	603b      	str	r3, [r7, #0]
 8001920:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000

08001934 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08a      	sub	sp, #40	; 0x28
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a15      	ldr	r2, [pc, #84]	; (80019a8 <HAL_ADC_MspInit+0x74>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d123      	bne.n	800199e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001956:	4b15      	ldr	r3, [pc, #84]	; (80019ac <HAL_ADC_MspInit+0x78>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	4a14      	ldr	r2, [pc, #80]	; (80019ac <HAL_ADC_MspInit+0x78>)
 800195c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001962:	4b12      	ldr	r3, [pc, #72]	; (80019ac <HAL_ADC_MspInit+0x78>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001966:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800196e:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <HAL_ADC_MspInit+0x78>)
 8001970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001972:	4a0e      	ldr	r2, [pc, #56]	; (80019ac <HAL_ADC_MspInit+0x78>)
 8001974:	f043 0304 	orr.w	r3, r3, #4
 8001978:	64d3      	str	r3, [r2, #76]	; 0x4c
 800197a:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <HAL_ADC_MspInit+0x78>)
 800197c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197e:	f003 0304 	and.w	r3, r3, #4
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001986:	2301      	movs	r3, #1
 8001988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800198a:	230b      	movs	r3, #11
 800198c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	4619      	mov	r1, r3
 8001998:	4805      	ldr	r0, [pc, #20]	; (80019b0 <HAL_ADC_MspInit+0x7c>)
 800199a:	f001 fff5 	bl	8003988 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800199e:	bf00      	nop
 80019a0:	3728      	adds	r7, #40	; 0x28
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	50040000 	.word	0x50040000
 80019ac:	40021000 	.word	0x40021000
 80019b0:	48000800 	.word	0x48000800

080019b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	; 0x28
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a25      	ldr	r2, [pc, #148]	; (8001a68 <HAL_SPI_MspInit+0xb4>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d144      	bne.n	8001a60 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80019d6:	4b25      	ldr	r3, [pc, #148]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019da:	4a24      	ldr	r2, [pc, #144]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 80019dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019e0:	6593      	str	r3, [r2, #88]	; 0x58
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 80019e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ee:	4b1f      	ldr	r3, [pc, #124]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 80019f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019f2:	4a1e      	ldr	r2, [pc, #120]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 80019f4:	f043 0304 	orr.w	r3, r3, #4
 80019f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019fa:	4b1c      	ldr	r3, [pc, #112]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 80019fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019fe:	f003 0304 	and.w	r3, r3, #4
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	4b19      	ldr	r3, [pc, #100]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 8001a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a0a:	4a18      	ldr	r2, [pc, #96]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 8001a0c:	f043 0302 	orr.w	r3, r3, #2
 8001a10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a12:	4b16      	ldr	r3, [pc, #88]	; (8001a6c <HAL_SPI_MspInit+0xb8>)
 8001a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	60bb      	str	r3, [r7, #8]
 8001a1c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a1e:	230c      	movs	r3, #12
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a22:	2302      	movs	r3, #2
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a2e:	2305      	movs	r3, #5
 8001a30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	480d      	ldr	r0, [pc, #52]	; (8001a70 <HAL_SPI_MspInit+0xbc>)
 8001a3a:	f001 ffa5 	bl	8003988 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a3e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a44:	2302      	movs	r3, #2
 8001a46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a50:	2305      	movs	r3, #5
 8001a52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4806      	ldr	r0, [pc, #24]	; (8001a74 <HAL_SPI_MspInit+0xc0>)
 8001a5c:	f001 ff94 	bl	8003988 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a60:	bf00      	nop
 8001a62:	3728      	adds	r7, #40	; 0x28
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40003800 	.word	0x40003800
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	48000800 	.word	0x48000800
 8001a74:	48000400 	.word	0x48000400

08001a78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a88:	d114      	bne.n	8001ab4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a8a:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <HAL_TIM_Base_MspInit+0x68>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8e:	4a14      	ldr	r2, [pc, #80]	; (8001ae0 <HAL_TIM_Base_MspInit+0x68>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6593      	str	r3, [r2, #88]	; 0x58
 8001a96:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <HAL_TIM_Base_MspInit+0x68>)
 8001a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	201c      	movs	r0, #28
 8001aa8:	f001 fd8f 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001aac:	201c      	movs	r0, #28
 8001aae:	f001 fda8 	bl	8003602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ab2:	e010      	b.n	8001ad6 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a0a      	ldr	r2, [pc, #40]	; (8001ae4 <HAL_TIM_Base_MspInit+0x6c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d10b      	bne.n	8001ad6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001abe:	4b08      	ldr	r3, [pc, #32]	; (8001ae0 <HAL_TIM_Base_MspInit+0x68>)
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac2:	4a07      	ldr	r2, [pc, #28]	; (8001ae0 <HAL_TIM_Base_MspInit+0x68>)
 8001ac4:	f043 0302 	orr.w	r3, r3, #2
 8001ac8:	6593      	str	r3, [r2, #88]	; 0x58
 8001aca:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <HAL_TIM_Base_MspInit+0x68>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	60bb      	str	r3, [r7, #8]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
}
 8001ad6:	bf00      	nop
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40000400 	.word	0x40000400

08001ae8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b08c      	sub	sp, #48	; 0x30
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af0:	f107 031c 	add.w	r3, r7, #28
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
 8001afe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a5d      	ldr	r2, [pc, #372]	; (8001c7c <HAL_UART_MspInit+0x194>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d12a      	bne.n	8001b60 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b0a:	4b5d      	ldr	r3, [pc, #372]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0e:	4a5c      	ldr	r2, [pc, #368]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b14:	6613      	str	r3, [r2, #96]	; 0x60
 8001b16:	4b5a      	ldr	r3, [pc, #360]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1e:	61bb      	str	r3, [r7, #24]
 8001b20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	4b57      	ldr	r3, [pc, #348]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	4a56      	ldr	r2, [pc, #344]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2e:	4b54      	ldr	r3, [pc, #336]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b3a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001b3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b4c:	2307      	movs	r3, #7
 8001b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	4619      	mov	r1, r3
 8001b56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b5a:	f001 ff15 	bl	8003988 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b5e:	e088      	b.n	8001c72 <HAL_UART_MspInit+0x18a>
  else if(huart->Instance==USART2)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a47      	ldr	r2, [pc, #284]	; (8001c84 <HAL_UART_MspInit+0x19c>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	f040 8083 	bne.w	8001c72 <HAL_UART_MspInit+0x18a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b6c:	4b44      	ldr	r3, [pc, #272]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b70:	4a43      	ldr	r2, [pc, #268]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b76:	6593      	str	r3, [r2, #88]	; 0x58
 8001b78:	4b41      	ldr	r3, [pc, #260]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b80:	613b      	str	r3, [r7, #16]
 8001b82:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b84:	4b3e      	ldr	r3, [pc, #248]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b88:	4a3d      	ldr	r2, [pc, #244]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b90:	4b3b      	ldr	r3, [pc, #236]	; (8001c80 <HAL_UART_MspInit+0x198>)
 8001b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b9c:	230c      	movs	r3, #12
 8001b9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bac:	2307      	movs	r3, #7
 8001bae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bba:	f001 fee5 	bl	8003988 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001bbe:	4b32      	ldr	r3, [pc, #200]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bc0:	4a32      	ldr	r2, [pc, #200]	; (8001c8c <HAL_UART_MspInit+0x1a4>)
 8001bc2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8001bc4:	4b30      	ldr	r3, [pc, #192]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bca:	4b2f      	ldr	r3, [pc, #188]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bd0:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bd6:	4b2c      	ldr	r3, [pc, #176]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bd8:	2280      	movs	r2, #128	; 0x80
 8001bda:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bdc:	4b2a      	ldr	r3, [pc, #168]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001be2:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001be8:	4b27      	ldr	r3, [pc, #156]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bea:	2220      	movs	r2, #32
 8001bec:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bee:	4b26      	ldr	r3, [pc, #152]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001bf4:	4824      	ldr	r0, [pc, #144]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001bf6:	f001 fd1f 	bl	8003638 <HAL_DMA_Init>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <HAL_UART_MspInit+0x11c>
      Error_Handler();
 8001c00:	f7ff fe6c 	bl	80018dc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a20      	ldr	r2, [pc, #128]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001c08:	66da      	str	r2, [r3, #108]	; 0x6c
 8001c0a:	4a1f      	ldr	r2, [pc, #124]	; (8001c88 <HAL_UART_MspInit+0x1a0>)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8001c10:	4b1f      	ldr	r3, [pc, #124]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c12:	4a20      	ldr	r2, [pc, #128]	; (8001c94 <HAL_UART_MspInit+0x1ac>)
 8001c14:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8001c16:	4b1e      	ldr	r3, [pc, #120]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c18:	2202      	movs	r2, #2
 8001c1a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c1c:	4b1c      	ldr	r3, [pc, #112]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c1e:	2210      	movs	r2, #16
 8001c20:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c22:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c28:	4b19      	ldr	r3, [pc, #100]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c2a:	2280      	movs	r2, #128	; 0x80
 8001c2c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c2e:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c34:	4b16      	ldr	r3, [pc, #88]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8001c3a:	4b15      	ldr	r3, [pc, #84]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c3c:	2220      	movs	r2, #32
 8001c3e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c40:	4b13      	ldr	r3, [pc, #76]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001c46:	4812      	ldr	r0, [pc, #72]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c48:	f001 fcf6 	bl	8003638 <HAL_DMA_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <HAL_UART_MspInit+0x16e>
      Error_Handler();
 8001c52:	f7ff fe43 	bl	80018dc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a0d      	ldr	r2, [pc, #52]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c5a:	669a      	str	r2, [r3, #104]	; 0x68
 8001c5c:	4a0c      	ldr	r2, [pc, #48]	; (8001c90 <HAL_UART_MspInit+0x1a8>)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2100      	movs	r1, #0
 8001c66:	2026      	movs	r0, #38	; 0x26
 8001c68:	f001 fcaf 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c6c:	2026      	movs	r0, #38	; 0x26
 8001c6e:	f001 fcc8 	bl	8003602 <HAL_NVIC_EnableIRQ>
}
 8001c72:	bf00      	nop
 8001c74:	3730      	adds	r7, #48	; 0x30
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40013800 	.word	0x40013800
 8001c80:	40021000 	.word	0x40021000
 8001c84:	40004400 	.word	0x40004400
 8001c88:	20000214 	.word	0x20000214
 8001c8c:	4002006c 	.word	0x4002006c
 8001c90:	20000374 	.word	0x20000374
 8001c94:	40020080 	.word	0x40020080

08001c98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001caa:	e7fe      	b.n	8001caa <HardFault_Handler+0x4>

08001cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <MemManage_Handler+0x4>

08001cb2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <BusFault_Handler+0x4>

08001cb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <UsageFault_Handler+0x4>

08001cbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cec:	f000 f96e 	bl	8001fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <DMA1_Channel6_IRQHandler+0x10>)
 8001cfa:	f001 fd96 	bl	800382a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000214 	.word	0x20000214

08001d08 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001d0c:	4802      	ldr	r0, [pc, #8]	; (8001d18 <DMA1_Channel7_IRQHandler+0x10>)
 8001d0e:	f001 fd8c 	bl	800382a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000374 	.word	0x20000374

08001d1c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d20:	4802      	ldr	r0, [pc, #8]	; (8001d2c <TIM2_IRQHandler+0x10>)
 8001d22:	f003 fcd9 	bl	80056d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000440 	.word	0x20000440

08001d30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d34:	4802      	ldr	r0, [pc, #8]	; (8001d40 <USART2_IRQHandler+0x10>)
 8001d36:	f004 f98b 	bl	8006050 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	2000048c 	.word	0x2000048c

08001d44 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d50:	2300      	movs	r3, #0
 8001d52:	617b      	str	r3, [r7, #20]
 8001d54:	e00a      	b.n	8001d6c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d56:	f3af 8000 	nop.w
 8001d5a:	4601      	mov	r1, r0
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	1c5a      	adds	r2, r3, #1
 8001d60:	60ba      	str	r2, [r7, #8]
 8001d62:	b2ca      	uxtb	r2, r1
 8001d64:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	697a      	ldr	r2, [r7, #20]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	dbf0      	blt.n	8001d56 <_read+0x12>
	}

return len;
 8001d74:	687b      	ldr	r3, [r7, #4]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b083      	sub	sp, #12
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
	return -1;
 8001d86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
 8001d9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001da6:	605a      	str	r2, [r3, #4]
	return 0;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr

08001db6 <_isatty>:

int _isatty(int file)
{
 8001db6:	b480      	push	{r7}
 8001db8:	b083      	sub	sp, #12
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	6078      	str	r0, [r7, #4]
	return 1;
 8001dbe:	2301      	movs	r3, #1
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
	return 0;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3714      	adds	r7, #20
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
	...

08001de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df0:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <_sbrk+0x5c>)
 8001df2:	4b15      	ldr	r3, [pc, #84]	; (8001e48 <_sbrk+0x60>)
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dfc:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <_sbrk+0x64>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d102      	bne.n	8001e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e04:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <_sbrk+0x64>)
 8001e06:	4a12      	ldr	r2, [pc, #72]	; (8001e50 <_sbrk+0x68>)
 8001e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <_sbrk+0x64>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4413      	add	r3, r2
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d207      	bcs.n	8001e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e18:	f004 febc 	bl	8006b94 <__errno>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	230c      	movs	r3, #12
 8001e20:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	e009      	b.n	8001e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e28:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <_sbrk+0x64>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <_sbrk+0x64>)
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	4a05      	ldr	r2, [pc, #20]	; (8001e4c <_sbrk+0x64>)
 8001e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20018000 	.word	0x20018000
 8001e48:	00000400 	.word	0x00000400
 8001e4c:	20000208 	.word	0x20000208
 8001e50:	20000520 	.word	0x20000520

08001e54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e58:	4b17      	ldr	r3, [pc, #92]	; (8001eb8 <SystemInit+0x64>)
 8001e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e5e:	4a16      	ldr	r2, [pc, #88]	; (8001eb8 <SystemInit+0x64>)
 8001e60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e68:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <SystemInit+0x68>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a13      	ldr	r2, [pc, #76]	; (8001ebc <SystemInit+0x68>)
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e74:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <SystemInit+0x68>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e7a:	4b10      	ldr	r3, [pc, #64]	; (8001ebc <SystemInit+0x68>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a0f      	ldr	r2, [pc, #60]	; (8001ebc <SystemInit+0x68>)
 8001e80:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001e84:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e88:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e8a:	4b0c      	ldr	r3, [pc, #48]	; (8001ebc <SystemInit+0x68>)
 8001e8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e90:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e92:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <SystemInit+0x68>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a09      	ldr	r2, [pc, #36]	; (8001ebc <SystemInit+0x68>)
 8001e98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e9c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e9e:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <SystemInit+0x68>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ea4:	4b04      	ldr	r3, [pc, #16]	; (8001eb8 <SystemInit+0x64>)
 8001ea6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001eaa:	609a      	str	r2, [r3, #8]
#endif
}
 8001eac:	bf00      	nop
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	e000ed00 	.word	0xe000ed00
 8001ebc:	40021000 	.word	0x40021000

08001ec0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ec0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ef8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ec4:	f7ff ffc6 	bl	8001e54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001ec8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001eca:	e003      	b.n	8001ed4 <LoopCopyDataInit>

08001ecc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001ecc:	4b0b      	ldr	r3, [pc, #44]	; (8001efc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001ece:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001ed0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001ed2:	3104      	adds	r1, #4

08001ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001ed4:	480a      	ldr	r0, [pc, #40]	; (8001f00 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001ed8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001eda:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001edc:	d3f6      	bcc.n	8001ecc <CopyDataInit>
	ldr	r2, =_sbss
 8001ede:	4a0a      	ldr	r2, [pc, #40]	; (8001f08 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001ee0:	e002      	b.n	8001ee8 <LoopFillZerobss>

08001ee2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001ee2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001ee4:	f842 3b04 	str.w	r3, [r2], #4

08001ee8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <LoopForever+0x16>)
	cmp	r2, r3
 8001eea:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001eec:	d3f9      	bcc.n	8001ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eee:	f004 fe57 	bl	8006ba0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ef2:	f7ff f95b 	bl	80011ac <main>

08001ef6 <LoopForever>:

LoopForever:
    b LoopForever
 8001ef6:	e7fe      	b.n	8001ef6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ef8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001efc:	0800b368 	.word	0x0800b368
	ldr	r0, =_sdata
 8001f00:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001f04:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8001f08:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8001f0c:	2000051c 	.word	0x2000051c

08001f10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f10:	e7fe      	b.n	8001f10 <ADC1_2_IRQHandler>
	...

08001f14 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <HAL_Init+0x3c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a0b      	ldr	r2, [pc, #44]	; (8001f50 <HAL_Init+0x3c>)
 8001f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f28:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2a:	2003      	movs	r0, #3
 8001f2c:	f001 fb42 	bl	80035b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f30:	2000      	movs	r0, #0
 8001f32:	f000 f80f 	bl	8001f54 <HAL_InitTick>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	71fb      	strb	r3, [r7, #7]
 8001f40:	e001      	b.n	8001f46 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f42:	f7ff fcd3 	bl	80018ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f46:	79fb      	ldrb	r3, [r7, #7]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40022000 	.word	0x40022000

08001f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f60:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <HAL_InitTick+0x6c>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d023      	beq.n	8001fb0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f68:	4b16      	ldr	r3, [pc, #88]	; (8001fc4 <HAL_InitTick+0x70>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <HAL_InitTick+0x6c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f001 fb4d 	bl	800361e <HAL_SYSTICK_Config>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10f      	bne.n	8001faa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2b0f      	cmp	r3, #15
 8001f8e:	d809      	bhi.n	8001fa4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f90:	2200      	movs	r2, #0
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295
 8001f98:	f001 fb17 	bl	80035ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f9c:	4a0a      	ldr	r2, [pc, #40]	; (8001fc8 <HAL_InitTick+0x74>)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	e007      	b.n	8001fb4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
 8001fa8:	e004      	b.n	8001fb4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	73fb      	strb	r3, [r7, #15]
 8001fae:	e001      	b.n	8001fb4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000008 	.word	0x20000008
 8001fc4:	20000000 	.word	0x20000000
 8001fc8:	20000004 	.word	0x20000004

08001fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_IncTick+0x20>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_IncTick+0x24>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4413      	add	r3, r2
 8001fdc:	4a04      	ldr	r2, [pc, #16]	; (8001ff0 <HAL_IncTick+0x24>)
 8001fde:	6013      	str	r3, [r2, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	20000008 	.word	0x20000008
 8001ff0:	20000514 	.word	0x20000514

08001ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff8:	4b03      	ldr	r3, [pc, #12]	; (8002008 <HAL_GetTick+0x14>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000514 	.word	0x20000514

0800200c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	609a      	str	r2, [r3, #8]
}
 8002026:	bf00      	nop
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
 800203a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	609a      	str	r2, [r3, #8]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002074:	b480      	push	{r7}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
 8002080:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	3360      	adds	r3, #96	; 0x60
 8002086:	461a      	mov	r2, r3
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <LL_ADC_SetOffset+0x44>)
 8002096:	4013      	ands	r3, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	430a      	orrs	r2, r1
 80020a2:	4313      	orrs	r3, r2
 80020a4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80020ac:	bf00      	nop
 80020ae:	371c      	adds	r7, #28
 80020b0:	46bd      	mov	sp, r7
 80020b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b6:	4770      	bx	lr
 80020b8:	03fff000 	.word	0x03fff000

080020bc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3360      	adds	r3, #96	; 0x60
 80020ca:	461a      	mov	r2, r3
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b087      	sub	sp, #28
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	3360      	adds	r3, #96	; 0x60
 80020f8:	461a      	mov	r2, r3
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	009b      	lsls	r3, r3, #2
 80020fe:	4413      	add	r3, r2
 8002100:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	431a      	orrs	r2, r3
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002112:	bf00      	nop
 8002114:	371c      	adds	r7, #28
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800211e:	b480      	push	{r7}
 8002120:	b087      	sub	sp, #28
 8002122:	af00      	add	r7, sp, #0
 8002124:	60f8      	str	r0, [r7, #12]
 8002126:	60b9      	str	r1, [r7, #8]
 8002128:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	3330      	adds	r3, #48	; 0x30
 800212e:	461a      	mov	r2, r3
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	0a1b      	lsrs	r3, r3, #8
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	f003 030c 	and.w	r3, r3, #12
 800213a:	4413      	add	r3, r2
 800213c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	f003 031f 	and.w	r3, r3, #31
 8002148:	211f      	movs	r1, #31
 800214a:	fa01 f303 	lsl.w	r3, r1, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	401a      	ands	r2, r3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	0e9b      	lsrs	r3, r3, #26
 8002156:	f003 011f 	and.w	r1, r3, #31
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	f003 031f 	and.w	r3, r3, #31
 8002160:	fa01 f303 	lsl.w	r3, r1, r3
 8002164:	431a      	orrs	r2, r3
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800216a:	bf00      	nop
 800216c:	371c      	adds	r7, #28
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002176:	b480      	push	{r7}
 8002178:	b087      	sub	sp, #28
 800217a:	af00      	add	r7, sp, #0
 800217c:	60f8      	str	r0, [r7, #12]
 800217e:	60b9      	str	r1, [r7, #8]
 8002180:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	3314      	adds	r3, #20
 8002186:	461a      	mov	r2, r3
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	0e5b      	lsrs	r3, r3, #25
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	f003 0304 	and.w	r3, r3, #4
 8002192:	4413      	add	r3, r2
 8002194:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	0d1b      	lsrs	r3, r3, #20
 800219e:	f003 031f 	and.w	r3, r3, #31
 80021a2:	2107      	movs	r1, #7
 80021a4:	fa01 f303 	lsl.w	r3, r1, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	401a      	ands	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	0d1b      	lsrs	r3, r3, #20
 80021b0:	f003 031f 	and.w	r3, r3, #31
 80021b4:	6879      	ldr	r1, [r7, #4]
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	431a      	orrs	r2, r3
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021c0:	bf00      	nop
 80021c2:	371c      	adds	r7, #28
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e4:	43db      	mvns	r3, r3
 80021e6:	401a      	ands	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f003 0318 	and.w	r3, r3, #24
 80021ee:	4908      	ldr	r1, [pc, #32]	; (8002210 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021f0:	40d9      	lsrs	r1, r3
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	400b      	ands	r3, r1
 80021f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021fa:	431a      	orrs	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002202:	bf00      	nop
 8002204:	3714      	adds	r7, #20
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop
 8002210:	0007ffff 	.word	0x0007ffff

08002214 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 031f 	and.w	r3, r3, #31
}
 8002224:	4618      	mov	r0, r3
 8002226:	370c      	adds	r7, #12
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002240:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	6093      	str	r3, [r2, #8]
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002264:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002268:	d101      	bne.n	800226e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800226a:	2301      	movs	r3, #1
 800226c:	e000      	b.n	8002270 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800228c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002290:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022b8:	d101      	bne.n	80022be <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022ba:	2301      	movs	r3, #1
 80022bc:	e000      	b.n	80022c0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022e0:	f043 0201 	orr.w	r2, r3, #1
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002304:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002308:	f043 0202 	orr.w	r2, r3, #2
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b01      	cmp	r3, #1
 800232e:	d101      	bne.n	8002334 <LL_ADC_IsEnabled+0x18>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <LL_ADC_IsEnabled+0x1a>
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b02      	cmp	r3, #2
 8002354:	d101      	bne.n	800235a <LL_ADC_IsDisableOngoing+0x18>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <LL_ADC_IsDisableOngoing+0x1a>
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002378:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800237c:	f043 0204 	orr.w	r2, r3, #4
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b04      	cmp	r3, #4
 80023a2:	d101      	bne.n	80023a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023a4:	2301      	movs	r3, #1
 80023a6:	e000      	b.n	80023aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	370c      	adds	r7, #12
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80023b6:	b480      	push	{r7}
 80023b8:	b083      	sub	sp, #12
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f003 0308 	and.w	r3, r3, #8
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d101      	bne.n	80023ce <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023ca:	2301      	movs	r3, #1
 80023cc:	e000      	b.n	80023d0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b089      	sub	sp, #36	; 0x24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023e4:	2300      	movs	r3, #0
 80023e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e134      	b.n	8002660 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002400:	2b00      	cmp	r3, #0
 8002402:	d109      	bne.n	8002418 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f7ff fa95 	bl	8001934 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff19 	bl	8002254 <LL_ADC_IsDeepPowerDownEnabled>
 8002422:	4603      	mov	r3, r0
 8002424:	2b00      	cmp	r3, #0
 8002426:	d004      	beq.n	8002432 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff feff 	bl	8002230 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4618      	mov	r0, r3
 8002438:	f7ff ff34 	bl	80022a4 <LL_ADC_IsInternalRegulatorEnabled>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d113      	bne.n	800246a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff ff18 	bl	800227c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800244c:	4b86      	ldr	r3, [pc, #536]	; (8002668 <HAL_ADC_Init+0x28c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	099b      	lsrs	r3, r3, #6
 8002452:	4a86      	ldr	r2, [pc, #536]	; (800266c <HAL_ADC_Init+0x290>)
 8002454:	fba2 2303 	umull	r2, r3, r2, r3
 8002458:	099b      	lsrs	r3, r3, #6
 800245a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800245c:	e002      	b.n	8002464 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	3b01      	subs	r3, #1
 8002462:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f9      	bne.n	800245e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff ff18 	bl	80022a4 <LL_ADC_IsInternalRegulatorEnabled>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d10d      	bne.n	8002496 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247e:	f043 0210 	orr.w	r2, r3, #16
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff ff78 	bl	8002390 <LL_ADC_REG_IsConversionOngoing>
 80024a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a6:	f003 0310 	and.w	r3, r3, #16
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f040 80cf 	bne.w	800264e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f040 80cb 	bne.w	800264e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024bc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80024c0:	f043 0202 	orr.w	r2, r3, #2
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff25 	bl	800231c <LL_ADC_IsEnabled>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d115      	bne.n	8002504 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024d8:	4865      	ldr	r0, [pc, #404]	; (8002670 <HAL_ADC_Init+0x294>)
 80024da:	f7ff ff1f 	bl	800231c <LL_ADC_IsEnabled>
 80024de:	4604      	mov	r4, r0
 80024e0:	4864      	ldr	r0, [pc, #400]	; (8002674 <HAL_ADC_Init+0x298>)
 80024e2:	f7ff ff1b 	bl	800231c <LL_ADC_IsEnabled>
 80024e6:	4603      	mov	r3, r0
 80024e8:	431c      	orrs	r4, r3
 80024ea:	4863      	ldr	r0, [pc, #396]	; (8002678 <HAL_ADC_Init+0x29c>)
 80024ec:	f7ff ff16 	bl	800231c <LL_ADC_IsEnabled>
 80024f0:	4603      	mov	r3, r0
 80024f2:	4323      	orrs	r3, r4
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d105      	bne.n	8002504 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	4619      	mov	r1, r3
 80024fe:	485f      	ldr	r0, [pc, #380]	; (800267c <HAL_ADC_Init+0x2a0>)
 8002500:	f7ff fd84 	bl	800200c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	7e5b      	ldrb	r3, [r3, #25]
 8002508:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800250e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002514:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800251a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002522:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002524:	4313      	orrs	r3, r2
 8002526:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800252e:	2b01      	cmp	r3, #1
 8002530:	d106      	bne.n	8002540 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002536:	3b01      	subs	r3, #1
 8002538:	045b      	lsls	r3, r3, #17
 800253a:	69ba      	ldr	r2, [r7, #24]
 800253c:	4313      	orrs	r3, r2
 800253e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002544:	2b00      	cmp	r3, #0
 8002546:	d009      	beq.n	800255c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4313      	orrs	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	4b47      	ldr	r3, [pc, #284]	; (8002680 <HAL_ADC_Init+0x2a4>)
 8002564:	4013      	ands	r3, r2
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	69b9      	ldr	r1, [r7, #24]
 800256c:	430b      	orrs	r3, r1
 800256e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff ff0b 	bl	8002390 <LL_ADC_REG_IsConversionOngoing>
 800257a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff ff18 	bl	80023b6 <LL_ADC_INJ_IsConversionOngoing>
 8002586:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d13d      	bne.n	800260a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d13a      	bne.n	800260a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002598:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025a0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80025a2:	4313      	orrs	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025b0:	f023 0302 	bic.w	r3, r3, #2
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	6812      	ldr	r2, [r2, #0]
 80025b8:	69b9      	ldr	r1, [r7, #24]
 80025ba:	430b      	orrs	r3, r1
 80025bc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d118      	bne.n	80025fa <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025d2:	f023 0304 	bic.w	r3, r3, #4
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025de:	4311      	orrs	r1, r2
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80025e4:	4311      	orrs	r1, r2
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025ea:	430a      	orrs	r2, r1
 80025ec:	431a      	orrs	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f042 0201 	orr.w	r2, r2, #1
 80025f6:	611a      	str	r2, [r3, #16]
 80025f8:	e007      	b.n	800260a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	691a      	ldr	r2, [r3, #16]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0201 	bic.w	r2, r2, #1
 8002608:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d10c      	bne.n	800262c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002618:	f023 010f 	bic.w	r1, r3, #15
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
 8002620:	1e5a      	subs	r2, r3, #1
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	631a      	str	r2, [r3, #48]	; 0x30
 800262a:	e007      	b.n	800263c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f022 020f 	bic.w	r2, r2, #15
 800263a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002640:	f023 0303 	bic.w	r3, r3, #3
 8002644:	f043 0201 	orr.w	r2, r3, #1
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	655a      	str	r2, [r3, #84]	; 0x54
 800264c:	e007      	b.n	800265e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002652:	f043 0210 	orr.w	r2, r3, #16
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800265e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3724      	adds	r7, #36	; 0x24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd90      	pop	{r4, r7, pc}
 8002668:	20000000 	.word	0x20000000
 800266c:	053e2d63 	.word	0x053e2d63
 8002670:	50040000 	.word	0x50040000
 8002674:	50040100 	.word	0x50040100
 8002678:	50040200 	.word	0x50040200
 800267c:	50040300 	.word	0x50040300
 8002680:	fff0c007 	.word	0xfff0c007

08002684 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800268c:	4857      	ldr	r0, [pc, #348]	; (80027ec <HAL_ADC_Start+0x168>)
 800268e:	f7ff fdc1 	bl	8002214 <LL_ADC_GetMultimode>
 8002692:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff fe79 	bl	8002390 <LL_ADC_REG_IsConversionOngoing>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f040 809c 	bne.w	80027de <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_ADC_Start+0x30>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e097      	b.n	80027e4 <HAL_ADC_Start+0x160>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 fc97 	bl	8002ff0 <ADC_Enable>
 80026c2:	4603      	mov	r3, r0
 80026c4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f040 8083 	bne.w	80027d4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026d6:	f023 0301 	bic.w	r3, r3, #1
 80026da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a42      	ldr	r2, [pc, #264]	; (80027f0 <HAL_ADC_Start+0x16c>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d002      	beq.n	80026f2 <HAL_ADC_Start+0x6e>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	e000      	b.n	80026f4 <HAL_ADC_Start+0x70>
 80026f2:	4b40      	ldr	r3, [pc, #256]	; (80027f4 <HAL_ADC_Start+0x170>)
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6812      	ldr	r2, [r2, #0]
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d002      	beq.n	8002702 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d105      	bne.n	800270e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002706:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002712:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002716:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800271a:	d106      	bne.n	800272a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002720:	f023 0206 	bic.w	r2, r3, #6
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	659a      	str	r2, [r3, #88]	; 0x58
 8002728:	e002      	b.n	8002730 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	221c      	movs	r2, #28
 8002736:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a2a      	ldr	r2, [pc, #168]	; (80027f0 <HAL_ADC_Start+0x16c>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d002      	beq.n	8002750 <HAL_ADC_Start+0xcc>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	e000      	b.n	8002752 <HAL_ADC_Start+0xce>
 8002750:	4b28      	ldr	r3, [pc, #160]	; (80027f4 <HAL_ADC_Start+0x170>)
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6812      	ldr	r2, [r2, #0]
 8002756:	4293      	cmp	r3, r2
 8002758:	d008      	beq.n	800276c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	2b05      	cmp	r3, #5
 8002764:	d002      	beq.n	800276c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	2b09      	cmp	r3, #9
 800276a:	d114      	bne.n	8002796 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d007      	beq.n	800278a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002782:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fdea 	bl	8002368 <LL_ADC_REG_StartConversion>
 8002794:	e025      	b.n	80027e2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800279a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a12      	ldr	r2, [pc, #72]	; (80027f0 <HAL_ADC_Start+0x16c>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d002      	beq.n	80027b2 <HAL_ADC_Start+0x12e>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	e000      	b.n	80027b4 <HAL_ADC_Start+0x130>
 80027b2:	4b10      	ldr	r3, [pc, #64]	; (80027f4 <HAL_ADC_Start+0x170>)
 80027b4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00f      	beq.n	80027e2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	655a      	str	r2, [r3, #84]	; 0x54
 80027d2:	e006      	b.n	80027e2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80027dc:	e001      	b.n	80027e2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027de:	2302      	movs	r3, #2
 80027e0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	50040300 	.word	0x50040300
 80027f0:	50040100 	.word	0x50040100
 80027f4:	50040000 	.word	0x50040000

080027f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002806:	4618      	mov	r0, r3
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
	...

08002814 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b0b6      	sub	sp, #216	; 0xd8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800282e:	2b01      	cmp	r3, #1
 8002830:	d101      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x22>
 8002832:	2302      	movs	r3, #2
 8002834:	e3c6      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x7b0>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4618      	mov	r0, r3
 8002844:	f7ff fda4 	bl	8002390 <LL_ADC_REG_IsConversionOngoing>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	f040 83a7 	bne.w	8002f9e <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	2b05      	cmp	r3, #5
 8002856:	d824      	bhi.n	80028a2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	3b02      	subs	r3, #2
 800285e:	2b03      	cmp	r3, #3
 8002860:	d81b      	bhi.n	800289a <HAL_ADC_ConfigChannel+0x86>
 8002862:	a201      	add	r2, pc, #4	; (adr r2, 8002868 <HAL_ADC_ConfigChannel+0x54>)
 8002864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002868:	08002879 	.word	0x08002879
 800286c:	08002881 	.word	0x08002881
 8002870:	08002889 	.word	0x08002889
 8002874:	08002891 	.word	0x08002891
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	220c      	movs	r2, #12
 800287c:	605a      	str	r2, [r3, #4]
          break;
 800287e:	e011      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	2212      	movs	r2, #18
 8002884:	605a      	str	r2, [r3, #4]
          break;
 8002886:	e00d      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	2218      	movs	r2, #24
 800288c:	605a      	str	r2, [r3, #4]
          break;
 800288e:	e009      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002896:	605a      	str	r2, [r3, #4]
          break;
 8002898:	e004      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	2206      	movs	r2, #6
 800289e:	605a      	str	r2, [r3, #4]
          break;
 80028a0:	e000      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80028a2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6818      	ldr	r0, [r3, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	6859      	ldr	r1, [r3, #4]
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	f7ff fc34 	bl	800211e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7ff fd68 	bl	8002390 <LL_ADC_REG_IsConversionOngoing>
 80028c0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff fd74 	bl	80023b6 <LL_ADC_INJ_IsConversionOngoing>
 80028ce:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f040 81a6 	bne.w	8002c28 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f040 81a1 	bne.w	8002c28 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6818      	ldr	r0, [r3, #0]
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	6819      	ldr	r1, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	461a      	mov	r2, r3
 80028f4:	f7ff fc3f 	bl	8002176 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	695a      	ldr	r2, [r3, #20]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	08db      	lsrs	r3, r3, #3
 8002904:	f003 0303 	and.w	r3, r3, #3
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	fa02 f303 	lsl.w	r3, r2, r3
 800290e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	2b04      	cmp	r3, #4
 8002918:	d00a      	beq.n	8002930 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6818      	ldr	r0, [r3, #0]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	6919      	ldr	r1, [r3, #16]
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800292a:	f7ff fba3 	bl	8002074 <LL_ADC_SetOffset>
 800292e:	e17b      	b.n	8002c28 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	2100      	movs	r1, #0
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fbc0 	bl	80020bc <LL_ADC_GetOffsetChannel>
 800293c:	4603      	mov	r3, r0
 800293e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002942:	2b00      	cmp	r3, #0
 8002944:	d10a      	bne.n	800295c <HAL_ADC_ConfigChannel+0x148>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2100      	movs	r1, #0
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff fbb5 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002952:	4603      	mov	r3, r0
 8002954:	0e9b      	lsrs	r3, r3, #26
 8002956:	f003 021f 	and.w	r2, r3, #31
 800295a:	e01e      	b.n	800299a <HAL_ADC_ConfigChannel+0x186>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	2100      	movs	r1, #0
 8002962:	4618      	mov	r0, r3
 8002964:	f7ff fbaa 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002968:	4603      	mov	r3, r0
 800296a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002972:	fa93 f3a3 	rbit	r3, r3
 8002976:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800297a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800297e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002982:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800298a:	2320      	movs	r3, #32
 800298c:	e004      	b.n	8002998 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800298e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002992:	fab3 f383 	clz	r3, r3
 8002996:	b2db      	uxtb	r3, r3
 8002998:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d105      	bne.n	80029b2 <HAL_ADC_ConfigChannel+0x19e>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	0e9b      	lsrs	r3, r3, #26
 80029ac:	f003 031f 	and.w	r3, r3, #31
 80029b0:	e018      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80029be:	fa93 f3a3 	rbit	r3, r3
 80029c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80029c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029ca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80029ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80029d6:	2320      	movs	r3, #32
 80029d8:	e004      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80029da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80029de:	fab3 f383 	clz	r3, r3
 80029e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d106      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2200      	movs	r2, #0
 80029ee:	2100      	movs	r1, #0
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fb79 	bl	80020e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2101      	movs	r1, #1
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff fb5d 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002a02:	4603      	mov	r3, r0
 8002a04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10a      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x20e>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2101      	movs	r1, #1
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff fb52 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	0e9b      	lsrs	r3, r3, #26
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	e01e      	b.n	8002a60 <HAL_ADC_ConfigChannel+0x24c>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2101      	movs	r1, #1
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff fb47 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002a38:	fa93 f3a3 	rbit	r3, r3
 8002a3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002a40:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a44:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002a48:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002a50:	2320      	movs	r3, #32
 8002a52:	e004      	b.n	8002a5e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002a54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002a58:	fab3 f383 	clz	r3, r3
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d105      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x264>
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	0e9b      	lsrs	r3, r3, #26
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	e018      	b.n	8002aaa <HAL_ADC_ConfigChannel+0x296>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002a84:	fa93 f3a3 	rbit	r3, r3
 8002a88:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002a8c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002a90:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002a94:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d101      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002a9c:	2320      	movs	r3, #32
 8002a9e:	e004      	b.n	8002aaa <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002aa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002aa4:	fab3 f383 	clz	r3, r3
 8002aa8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d106      	bne.n	8002abc <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2101      	movs	r1, #1
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7ff fb16 	bl	80020e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2102      	movs	r1, #2
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fafa 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10a      	bne.n	8002ae8 <HAL_ADC_ConfigChannel+0x2d4>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2102      	movs	r1, #2
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff faef 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	0e9b      	lsrs	r3, r3, #26
 8002ae2:	f003 021f 	and.w	r2, r3, #31
 8002ae6:	e01e      	b.n	8002b26 <HAL_ADC_ConfigChannel+0x312>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2102      	movs	r1, #2
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7ff fae4 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002af4:	4603      	mov	r3, r0
 8002af6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002afe:	fa93 f3a3 	rbit	r3, r3
 8002b02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002b06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002b0e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002b16:	2320      	movs	r3, #32
 8002b18:	e004      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002b1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002b1e:	fab3 f383 	clz	r3, r3
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d105      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x32a>
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	0e9b      	lsrs	r3, r3, #26
 8002b38:	f003 031f 	and.w	r3, r3, #31
 8002b3c:	e016      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x358>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b46:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002b4a:	fa93 f3a3 	rbit	r3, r3
 8002b4e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002b50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002b52:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002b56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d101      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002b5e:	2320      	movs	r3, #32
 8002b60:	e004      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002b62:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b66:	fab3 f383 	clz	r3, r3
 8002b6a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d106      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2200      	movs	r2, #0
 8002b76:	2102      	movs	r1, #2
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff fab5 	bl	80020e8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2103      	movs	r1, #3
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff fa99 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10a      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x396>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2103      	movs	r1, #3
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff fa8e 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	0e9b      	lsrs	r3, r3, #26
 8002ba4:	f003 021f 	and.w	r2, r3, #31
 8002ba8:	e017      	b.n	8002bda <HAL_ADC_ConfigChannel+0x3c6>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2103      	movs	r1, #3
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff fa83 	bl	80020bc <LL_ADC_GetOffsetChannel>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bbc:	fa93 f3a3 	rbit	r3, r3
 8002bc0:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002bc2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002bc4:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002bc6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002bcc:	2320      	movs	r3, #32
 8002bce:	e003      	b.n	8002bd8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002bd0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002bd2:	fab3 f383 	clz	r3, r3
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d105      	bne.n	8002bf2 <HAL_ADC_ConfigChannel+0x3de>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	0e9b      	lsrs	r3, r3, #26
 8002bec:	f003 031f 	and.w	r3, r3, #31
 8002bf0:	e011      	b.n	8002c16 <HAL_ADC_ConfigChannel+0x402>
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002bfa:	fa93 f3a3 	rbit	r3, r3
 8002bfe:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002c00:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002c02:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002c04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002c0a:	2320      	movs	r3, #32
 8002c0c:	e003      	b.n	8002c16 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002c0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c10:	fab3 f383 	clz	r3, r3
 8002c14:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d106      	bne.n	8002c28 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	2103      	movs	r1, #3
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fa60 	bl	80020e8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff fb75 	bl	800231c <LL_ADC_IsEnabled>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f040 813f 	bne.w	8002eb8 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6818      	ldr	r0, [r3, #0]
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	6819      	ldr	r1, [r3, #0]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	461a      	mov	r2, r3
 8002c48:	f7ff fac0 	bl	80021cc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	4a8e      	ldr	r2, [pc, #568]	; (8002e8c <HAL_ADC_ConfigChannel+0x678>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	f040 8130 	bne.w	8002eb8 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10b      	bne.n	8002c80 <HAL_ADC_ConfigChannel+0x46c>
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	0e9b      	lsrs	r3, r3, #26
 8002c6e:	3301      	adds	r3, #1
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	2b09      	cmp	r3, #9
 8002c76:	bf94      	ite	ls
 8002c78:	2301      	movls	r3, #1
 8002c7a:	2300      	movhi	r3, #0
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	e019      	b.n	8002cb4 <HAL_ADC_ConfigChannel+0x4a0>
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c88:	fa93 f3a3 	rbit	r3, r3
 8002c8c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002c8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c90:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002c92:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002c98:	2320      	movs	r3, #32
 8002c9a:	e003      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002c9c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002c9e:	fab3 f383 	clz	r3, r3
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	f003 031f 	and.w	r3, r3, #31
 8002caa:	2b09      	cmp	r3, #9
 8002cac:	bf94      	ite	ls
 8002cae:	2301      	movls	r3, #1
 8002cb0:	2300      	movhi	r3, #0
 8002cb2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d079      	beq.n	8002dac <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d107      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x4c0>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	0e9b      	lsrs	r3, r3, #26
 8002cca:	3301      	adds	r3, #1
 8002ccc:	069b      	lsls	r3, r3, #26
 8002cce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002cd2:	e015      	b.n	8002d00 <HAL_ADC_ConfigChannel+0x4ec>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002cdc:	fa93 f3a3 	rbit	r3, r3
 8002ce0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002ce2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ce4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002ce6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002cec:	2320      	movs	r3, #32
 8002cee:	e003      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002cf0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002cf2:	fab3 f383 	clz	r3, r3
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	069b      	lsls	r3, r3, #26
 8002cfc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d109      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x50c>
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	0e9b      	lsrs	r3, r3, #26
 8002d12:	3301      	adds	r3, #1
 8002d14:	f003 031f 	and.w	r3, r3, #31
 8002d18:	2101      	movs	r1, #1
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1e:	e017      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x53c>
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d28:	fa93 f3a3 	rbit	r3, r3
 8002d2c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002d2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d30:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002d32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d101      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002d38:	2320      	movs	r3, #32
 8002d3a:	e003      	b.n	8002d44 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002d3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d3e:	fab3 f383 	clz	r3, r3
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	3301      	adds	r3, #1
 8002d46:	f003 031f 	and.w	r3, r3, #31
 8002d4a:	2101      	movs	r1, #1
 8002d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d50:	ea42 0103 	orr.w	r1, r2, r3
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d10a      	bne.n	8002d76 <HAL_ADC_ConfigChannel+0x562>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	0e9b      	lsrs	r3, r3, #26
 8002d66:	3301      	adds	r3, #1
 8002d68:	f003 021f 	and.w	r2, r3, #31
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	4413      	add	r3, r2
 8002d72:	051b      	lsls	r3, r3, #20
 8002d74:	e018      	b.n	8002da8 <HAL_ADC_ConfigChannel+0x594>
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d7e:	fa93 f3a3 	rbit	r3, r3
 8002d82:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002d88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002d8e:	2320      	movs	r3, #32
 8002d90:	e003      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002d92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d94:	fab3 f383 	clz	r3, r3
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	f003 021f 	and.w	r2, r3, #31
 8002da0:	4613      	mov	r3, r2
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	4413      	add	r3, r2
 8002da6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002da8:	430b      	orrs	r3, r1
 8002daa:	e080      	b.n	8002eae <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d107      	bne.n	8002dc8 <HAL_ADC_ConfigChannel+0x5b4>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	0e9b      	lsrs	r3, r3, #26
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	069b      	lsls	r3, r3, #26
 8002dc2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dc6:	e015      	b.n	8002df4 <HAL_ADC_ConfigChannel+0x5e0>
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd0:	fa93 f3a3 	rbit	r3, r3
 8002dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dd8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002de0:	2320      	movs	r3, #32
 8002de2:	e003      	b.n	8002dec <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de6:	fab3 f383 	clz	r3, r3
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	3301      	adds	r3, #1
 8002dee:	069b      	lsls	r3, r3, #26
 8002df0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d109      	bne.n	8002e14 <HAL_ADC_ConfigChannel+0x600>
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	0e9b      	lsrs	r3, r3, #26
 8002e06:	3301      	adds	r3, #1
 8002e08:	f003 031f 	and.w	r3, r3, #31
 8002e0c:	2101      	movs	r1, #1
 8002e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e12:	e017      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x630>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1a:	6a3b      	ldr	r3, [r7, #32]
 8002e1c:	fa93 f3a3 	rbit	r3, r3
 8002e20:	61fb      	str	r3, [r7, #28]
  return result;
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	e003      	b.n	8002e38 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e32:	fab3 f383 	clz	r3, r3
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	3301      	adds	r3, #1
 8002e3a:	f003 031f 	and.w	r3, r3, #31
 8002e3e:	2101      	movs	r1, #1
 8002e40:	fa01 f303 	lsl.w	r3, r1, r3
 8002e44:	ea42 0103 	orr.w	r1, r2, r3
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d10d      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x65c>
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	0e9b      	lsrs	r3, r3, #26
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	f003 021f 	and.w	r2, r3, #31
 8002e60:	4613      	mov	r3, r2
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	4413      	add	r3, r2
 8002e66:	3b1e      	subs	r3, #30
 8002e68:	051b      	lsls	r3, r3, #20
 8002e6a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e6e:	e01d      	b.n	8002eac <HAL_ADC_ConfigChannel+0x698>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	613b      	str	r3, [r7, #16]
  return result;
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d103      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002e88:	2320      	movs	r3, #32
 8002e8a:	e005      	b.n	8002e98 <HAL_ADC_ConfigChannel+0x684>
 8002e8c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	fab3 f383 	clz	r3, r3
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	3301      	adds	r3, #1
 8002e9a:	f003 021f 	and.w	r2, r3, #31
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	4413      	add	r3, r2
 8002ea4:	3b1e      	subs	r3, #30
 8002ea6:	051b      	lsls	r3, r3, #20
 8002ea8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eac:	430b      	orrs	r3, r1
 8002eae:	683a      	ldr	r2, [r7, #0]
 8002eb0:	6892      	ldr	r2, [r2, #8]
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	f7ff f95f 	bl	8002176 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	4b43      	ldr	r3, [pc, #268]	; (8002fcc <HAL_ADC_ConfigChannel+0x7b8>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d079      	beq.n	8002fb8 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ec4:	4842      	ldr	r0, [pc, #264]	; (8002fd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002ec6:	f7ff f8c7 	bl	8002058 <LL_ADC_GetCommonPathInternalCh>
 8002eca:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a40      	ldr	r2, [pc, #256]	; (8002fd4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d12b      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ed8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002edc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d125      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a3b      	ldr	r2, [pc, #236]	; (8002fd8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d004      	beq.n	8002ef8 <HAL_ADC_ConfigChannel+0x6e4>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a3a      	ldr	r2, [pc, #232]	; (8002fdc <HAL_ADC_ConfigChannel+0x7c8>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d15c      	bne.n	8002fb2 <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ef8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002efc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f00:	4619      	mov	r1, r3
 8002f02:	4833      	ldr	r0, [pc, #204]	; (8002fd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f04:	f7ff f895 	bl	8002032 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002f08:	4b35      	ldr	r3, [pc, #212]	; (8002fe0 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	099b      	lsrs	r3, r3, #6
 8002f0e:	4a35      	ldr	r2, [pc, #212]	; (8002fe4 <HAL_ADC_ConfigChannel+0x7d0>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	099a      	lsrs	r2, r3, #6
 8002f16:	4613      	mov	r3, r2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	4413      	add	r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f20:	e002      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	3b01      	subs	r3, #1
 8002f26:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f9      	bne.n	8002f22 <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f2e:	e040      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a2c      	ldr	r2, [pc, #176]	; (8002fe8 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d118      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x758>
 8002f3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d112      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a23      	ldr	r2, [pc, #140]	; (8002fd8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d004      	beq.n	8002f5a <HAL_ADC_ConfigChannel+0x746>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a21      	ldr	r2, [pc, #132]	; (8002fdc <HAL_ADC_ConfigChannel+0x7c8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d12d      	bne.n	8002fb6 <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f5a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f62:	4619      	mov	r1, r3
 8002f64:	481a      	ldr	r0, [pc, #104]	; (8002fd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f66:	f7ff f864 	bl	8002032 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f6a:	e024      	b.n	8002fb6 <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a1e      	ldr	r2, [pc, #120]	; (8002fec <HAL_ADC_ConfigChannel+0x7d8>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d120      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d11a      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a14      	ldr	r2, [pc, #80]	; (8002fd8 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d115      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002f90:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f94:	4619      	mov	r1, r3
 8002f96:	480e      	ldr	r0, [pc, #56]	; (8002fd0 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f98:	f7ff f84b 	bl	8002032 <LL_ADC_SetCommonPathInternalCh>
 8002f9c:	e00c      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa2:	f043 0220 	orr.w	r2, r3, #32
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002fb0:	e002      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fb2:	bf00      	nop
 8002fb4:	e000      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fb6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fc0:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	37d8      	adds	r7, #216	; 0xd8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	80080000 	.word	0x80080000
 8002fd0:	50040300 	.word	0x50040300
 8002fd4:	c7520000 	.word	0xc7520000
 8002fd8:	50040000 	.word	0x50040000
 8002fdc:	50040200 	.word	0x50040200
 8002fe0:	20000000 	.word	0x20000000
 8002fe4:	053e2d63 	.word	0x053e2d63
 8002fe8:	cb840000 	.word	0xcb840000
 8002fec:	80000001 	.word	0x80000001

08002ff0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff f98d 	bl	800231c <LL_ADC_IsEnabled>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d146      	bne.n	8003096 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	4b24      	ldr	r3, [pc, #144]	; (80030a0 <ADC_Enable+0xb0>)
 8003010:	4013      	ands	r3, r2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00d      	beq.n	8003032 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800301a:	f043 0210 	orr.w	r2, r3, #16
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003026:	f043 0201 	orr.w	r2, r3, #1
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e032      	b.n	8003098 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff f948 	bl	80022cc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800303c:	f7fe ffda 	bl	8001ff4 <HAL_GetTick>
 8003040:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003042:	e021      	b.n	8003088 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff f967 	bl	800231c <LL_ADC_IsEnabled>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d104      	bne.n	800305e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff f937 	bl	80022cc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800305e:	f7fe ffc9 	bl	8001ff4 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d90d      	bls.n	8003088 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003070:	f043 0210 	orr.w	r2, r3, #16
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307c:	f043 0201 	orr.w	r2, r3, #1
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e007      	b.n	8003098 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b01      	cmp	r3, #1
 8003094:	d1d6      	bne.n	8003044 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3710      	adds	r7, #16
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	8000003f 	.word	0x8000003f

080030a4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b084      	sub	sp, #16
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7ff f946 	bl	8002342 <LL_ADC_IsDisableOngoing>
 80030b6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7ff f92d 	bl	800231c <LL_ADC_IsEnabled>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d040      	beq.n	800314a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d13d      	bne.n	800314a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f003 030d 	and.w	r3, r3, #13
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d10c      	bne.n	80030f6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff f907 	bl	80022f4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	2203      	movs	r2, #3
 80030ec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030ee:	f7fe ff81 	bl	8001ff4 <HAL_GetTick>
 80030f2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80030f4:	e022      	b.n	800313c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030fa:	f043 0210 	orr.w	r2, r3, #16
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	f043 0201 	orr.w	r2, r3, #1
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e01c      	b.n	800314c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003112:	f7fe ff6f 	bl	8001ff4 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d90d      	bls.n	800313c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003124:	f043 0210 	orr.w	r2, r3, #16
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003130:	f043 0201 	orr.w	r2, r3, #1
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e007      	b.n	800314c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d1e3      	bne.n	8003112 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800314a:	2300      	movs	r3, #0
}
 800314c:	4618      	mov	r0, r3
 800314e:	3710      	adds	r7, #16
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <LL_ADC_IsEnabled>:
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	2b01      	cmp	r3, #1
 8003166:	d101      	bne.n	800316c <LL_ADC_IsEnabled+0x18>
 8003168:	2301      	movs	r3, #1
 800316a:	e000      	b.n	800316e <LL_ADC_IsEnabled+0x1a>
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	370c      	adds	r7, #12
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr

0800317a <LL_ADC_StartCalibration>:
{
 800317a:	b480      	push	{r7}
 800317c:	b083      	sub	sp, #12
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
 8003182:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800318c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003196:	4313      	orrs	r3, r2
 8003198:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	609a      	str	r2, [r3, #8]
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <LL_ADC_IsCalibrationOnGoing>:
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80031bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031c0:	d101      	bne.n	80031c6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80031c2:	2301      	movs	r3, #1
 80031c4:	e000      	b.n	80031c8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <LL_ADC_REG_IsConversionOngoing>:
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b04      	cmp	r3, #4
 80031e6:	d101      	bne.n	80031ec <LL_ADC_REG_IsConversionOngoing+0x18>
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b084      	sub	sp, #16
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
 8003202:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003204:	2300      	movs	r3, #0
 8003206:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800320e:	2b01      	cmp	r3, #1
 8003210:	d101      	bne.n	8003216 <HAL_ADCEx_Calibration_Start+0x1c>
 8003212:	2302      	movs	r3, #2
 8003214:	e04d      	b.n	80032b2 <HAL_ADCEx_Calibration_Start+0xb8>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff ff40 	bl	80030a4 <ADC_Disable>
 8003224:	4603      	mov	r3, r0
 8003226:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003228:	7bfb      	ldrb	r3, [r7, #15]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d136      	bne.n	800329c <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003232:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003236:	f023 0302 	bic.w	r3, r3, #2
 800323a:	f043 0202 	orr.w	r2, r3, #2
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6839      	ldr	r1, [r7, #0]
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff ff96 	bl	800317a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800324e:	e014      	b.n	800327a <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	3301      	adds	r3, #1
 8003254:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800325c:	d30d      	bcc.n	800327a <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003262:	f023 0312 	bic.w	r3, r3, #18
 8003266:	f043 0210 	orr.w	r2, r3, #16
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e01b      	b.n	80032b2 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4618      	mov	r0, r3
 8003280:	f7ff ff94 	bl	80031ac <LL_ADC_IsCalibrationOnGoing>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1e2      	bne.n	8003250 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800328e:	f023 0303 	bic.w	r3, r3, #3
 8003292:	f043 0201 	orr.w	r2, r3, #1
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	655a      	str	r2, [r3, #84]	; 0x54
 800329a:	e005      	b.n	80032a8 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032a0:	f043 0210 	orr.w	r2, r3, #16
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80032b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
	...

080032bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80032bc:	b590      	push	{r4, r7, lr}
 80032be:	b09f      	sub	sp, #124	; 0x7c
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032c6:	2300      	movs	r3, #0
 80032c8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d101      	bne.n	80032da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032d6:	2302      	movs	r3, #2
 80032d8:	e08f      	b.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a47      	ldr	r2, [pc, #284]	; (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d102      	bne.n	80032f2 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80032ec:	4b46      	ldr	r3, [pc, #280]	; (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80032ee:	60bb      	str	r3, [r7, #8]
 80032f0:	e001      	b.n	80032f6 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80032f2:	2300      	movs	r3, #0
 80032f4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d10b      	bne.n	8003314 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003300:	f043 0220 	orr.w	r2, r3, #32
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e072      	b.n	80033fa <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	4618      	mov	r0, r3
 8003318:	f7ff ff5c 	bl	80031d4 <LL_ADC_REG_IsConversionOngoing>
 800331c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff ff56 	bl	80031d4 <LL_ADC_REG_IsConversionOngoing>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d154      	bne.n	80033d8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800332e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003330:	2b00      	cmp	r3, #0
 8003332:	d151      	bne.n	80033d8 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003334:	4b35      	ldr	r3, [pc, #212]	; (800340c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003336:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d02c      	beq.n	800339a <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003340:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	6859      	ldr	r1, [r3, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003352:	035b      	lsls	r3, r3, #13
 8003354:	430b      	orrs	r3, r1
 8003356:	431a      	orrs	r2, r3
 8003358:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800335a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800335c:	4829      	ldr	r0, [pc, #164]	; (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800335e:	f7ff fef9 	bl	8003154 <LL_ADC_IsEnabled>
 8003362:	4604      	mov	r4, r0
 8003364:	4828      	ldr	r0, [pc, #160]	; (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8003366:	f7ff fef5 	bl	8003154 <LL_ADC_IsEnabled>
 800336a:	4603      	mov	r3, r0
 800336c:	431c      	orrs	r4, r3
 800336e:	4828      	ldr	r0, [pc, #160]	; (8003410 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003370:	f7ff fef0 	bl	8003154 <LL_ADC_IsEnabled>
 8003374:	4603      	mov	r3, r0
 8003376:	4323      	orrs	r3, r4
 8003378:	2b00      	cmp	r3, #0
 800337a:	d137      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800337c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003384:	f023 030f 	bic.w	r3, r3, #15
 8003388:	683a      	ldr	r2, [r7, #0]
 800338a:	6811      	ldr	r1, [r2, #0]
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	6892      	ldr	r2, [r2, #8]
 8003390:	430a      	orrs	r2, r1
 8003392:	431a      	orrs	r2, r3
 8003394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003396:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003398:	e028      	b.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800339a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033a4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033a6:	4817      	ldr	r0, [pc, #92]	; (8003404 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80033a8:	f7ff fed4 	bl	8003154 <LL_ADC_IsEnabled>
 80033ac:	4604      	mov	r4, r0
 80033ae:	4816      	ldr	r0, [pc, #88]	; (8003408 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80033b0:	f7ff fed0 	bl	8003154 <LL_ADC_IsEnabled>
 80033b4:	4603      	mov	r3, r0
 80033b6:	431c      	orrs	r4, r3
 80033b8:	4815      	ldr	r0, [pc, #84]	; (8003410 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80033ba:	f7ff fecb 	bl	8003154 <LL_ADC_IsEnabled>
 80033be:	4603      	mov	r3, r0
 80033c0:	4323      	orrs	r3, r4
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d112      	bne.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80033ce:	f023 030f 	bic.w	r3, r3, #15
 80033d2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80033d4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033d6:	e009      	b.n	80033ec <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80033ea:	e000      	b.n	80033ee <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033ec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80033f6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	377c      	adds	r7, #124	; 0x7c
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd90      	pop	{r4, r7, pc}
 8003402:	bf00      	nop
 8003404:	50040000 	.word	0x50040000
 8003408:	50040100 	.word	0x50040100
 800340c:	50040300 	.word	0x50040300
 8003410:	50040200 	.word	0x50040200

08003414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003424:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003430:	4013      	ands	r3, r2
 8003432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800343c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003446:	4a04      	ldr	r2, [pc, #16]	; (8003458 <__NVIC_SetPriorityGrouping+0x44>)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	60d3      	str	r3, [r2, #12]
}
 800344c:	bf00      	nop
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr
 8003458:	e000ed00 	.word	0xe000ed00

0800345c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003460:	4b04      	ldr	r3, [pc, #16]	; (8003474 <__NVIC_GetPriorityGrouping+0x18>)
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	0a1b      	lsrs	r3, r3, #8
 8003466:	f003 0307 	and.w	r3, r3, #7
}
 800346a:	4618      	mov	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	e000ed00 	.word	0xe000ed00

08003478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	2b00      	cmp	r3, #0
 8003488:	db0b      	blt.n	80034a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800348a:	79fb      	ldrb	r3, [r7, #7]
 800348c:	f003 021f 	and.w	r2, r3, #31
 8003490:	4907      	ldr	r1, [pc, #28]	; (80034b0 <__NVIC_EnableIRQ+0x38>)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	095b      	lsrs	r3, r3, #5
 8003498:	2001      	movs	r0, #1
 800349a:	fa00 f202 	lsl.w	r2, r0, r2
 800349e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr
 80034ae:	bf00      	nop
 80034b0:	e000e100 	.word	0xe000e100

080034b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	6039      	str	r1, [r7, #0]
 80034be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	db0a      	blt.n	80034de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	490c      	ldr	r1, [pc, #48]	; (8003500 <__NVIC_SetPriority+0x4c>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	0112      	lsls	r2, r2, #4
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	440b      	add	r3, r1
 80034d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034dc:	e00a      	b.n	80034f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	4908      	ldr	r1, [pc, #32]	; (8003504 <__NVIC_SetPriority+0x50>)
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	3b04      	subs	r3, #4
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	440b      	add	r3, r1
 80034f2:	761a      	strb	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000e100 	.word	0xe000e100
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	; 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f1c3 0307 	rsb	r3, r3, #7
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf28      	it	cs
 8003526:	2304      	movcs	r3, #4
 8003528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3304      	adds	r3, #4
 800352e:	2b06      	cmp	r3, #6
 8003530:	d902      	bls.n	8003538 <NVIC_EncodePriority+0x30>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3b03      	subs	r3, #3
 8003536:	e000      	b.n	800353a <NVIC_EncodePriority+0x32>
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800353c:	f04f 32ff 	mov.w	r2, #4294967295
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	401a      	ands	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003550:	f04f 31ff 	mov.w	r1, #4294967295
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43d9      	mvns	r1, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	4313      	orrs	r3, r2
         );
}
 8003562:	4618      	mov	r0, r3
 8003564:	3724      	adds	r7, #36	; 0x24
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
	...

08003570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3b01      	subs	r3, #1
 800357c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003580:	d301      	bcc.n	8003586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003582:	2301      	movs	r3, #1
 8003584:	e00f      	b.n	80035a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003586:	4a0a      	ldr	r2, [pc, #40]	; (80035b0 <SysTick_Config+0x40>)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3b01      	subs	r3, #1
 800358c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358e:	210f      	movs	r1, #15
 8003590:	f04f 30ff 	mov.w	r0, #4294967295
 8003594:	f7ff ff8e 	bl	80034b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003598:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <SysTick_Config+0x40>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359e:	4b04      	ldr	r3, [pc, #16]	; (80035b0 <SysTick_Config+0x40>)
 80035a0:	2207      	movs	r2, #7
 80035a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	e000e010 	.word	0xe000e010

080035b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ff29 	bl	8003414 <__NVIC_SetPriorityGrouping>
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	4603      	mov	r3, r0
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
 80035d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035dc:	f7ff ff3e 	bl	800345c <__NVIC_GetPriorityGrouping>
 80035e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	6978      	ldr	r0, [r7, #20]
 80035e8:	f7ff ff8e 	bl	8003508 <NVIC_EncodePriority>
 80035ec:	4602      	mov	r2, r0
 80035ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f2:	4611      	mov	r1, r2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff ff5d 	bl	80034b4 <__NVIC_SetPriority>
}
 80035fa:	bf00      	nop
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b082      	sub	sp, #8
 8003606:	af00      	add	r7, sp, #0
 8003608:	4603      	mov	r3, r0
 800360a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800360c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff ff31 	bl	8003478 <__NVIC_EnableIRQ>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b082      	sub	sp, #8
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7ff ffa2 	bl	8003570 <SysTick_Config>
 800362c:	4603      	mov	r3, r0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e098      	b.n	800377c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	4b4d      	ldr	r3, [pc, #308]	; (8003788 <HAL_DMA_Init+0x150>)
 8003652:	429a      	cmp	r2, r3
 8003654:	d80f      	bhi.n	8003676 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	4b4b      	ldr	r3, [pc, #300]	; (800378c <HAL_DMA_Init+0x154>)
 800365e:	4413      	add	r3, r2
 8003660:	4a4b      	ldr	r2, [pc, #300]	; (8003790 <HAL_DMA_Init+0x158>)
 8003662:	fba2 2303 	umull	r2, r3, r2, r3
 8003666:	091b      	lsrs	r3, r3, #4
 8003668:	009a      	lsls	r2, r3, #2
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a48      	ldr	r2, [pc, #288]	; (8003794 <HAL_DMA_Init+0x15c>)
 8003672:	641a      	str	r2, [r3, #64]	; 0x40
 8003674:	e00e      	b.n	8003694 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	461a      	mov	r2, r3
 800367c:	4b46      	ldr	r3, [pc, #280]	; (8003798 <HAL_DMA_Init+0x160>)
 800367e:	4413      	add	r3, r2
 8003680:	4a43      	ldr	r2, [pc, #268]	; (8003790 <HAL_DMA_Init+0x158>)
 8003682:	fba2 2303 	umull	r2, r3, r2, r3
 8003686:	091b      	lsrs	r3, r3, #4
 8003688:	009a      	lsls	r2, r3, #2
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a42      	ldr	r2, [pc, #264]	; (800379c <HAL_DMA_Init+0x164>)
 8003692:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80036aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80036b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	4313      	orrs	r3, r2
 80036dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	68fa      	ldr	r2, [r7, #12]
 80036e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036ee:	d039      	beq.n	8003764 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f4:	4a27      	ldr	r2, [pc, #156]	; (8003794 <HAL_DMA_Init+0x15c>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d11a      	bne.n	8003730 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80036fa:	4b29      	ldr	r3, [pc, #164]	; (80037a0 <HAL_DMA_Init+0x168>)
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003702:	f003 031c 	and.w	r3, r3, #28
 8003706:	210f      	movs	r1, #15
 8003708:	fa01 f303 	lsl.w	r3, r1, r3
 800370c:	43db      	mvns	r3, r3
 800370e:	4924      	ldr	r1, [pc, #144]	; (80037a0 <HAL_DMA_Init+0x168>)
 8003710:	4013      	ands	r3, r2
 8003712:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003714:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <HAL_DMA_Init+0x168>)
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6859      	ldr	r1, [r3, #4]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003720:	f003 031c 	and.w	r3, r3, #28
 8003724:	fa01 f303 	lsl.w	r3, r1, r3
 8003728:	491d      	ldr	r1, [pc, #116]	; (80037a0 <HAL_DMA_Init+0x168>)
 800372a:	4313      	orrs	r3, r2
 800372c:	600b      	str	r3, [r1, #0]
 800372e:	e019      	b.n	8003764 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003730:	4b1c      	ldr	r3, [pc, #112]	; (80037a4 <HAL_DMA_Init+0x16c>)
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003738:	f003 031c 	and.w	r3, r3, #28
 800373c:	210f      	movs	r1, #15
 800373e:	fa01 f303 	lsl.w	r3, r1, r3
 8003742:	43db      	mvns	r3, r3
 8003744:	4917      	ldr	r1, [pc, #92]	; (80037a4 <HAL_DMA_Init+0x16c>)
 8003746:	4013      	ands	r3, r2
 8003748:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800374a:	4b16      	ldr	r3, [pc, #88]	; (80037a4 <HAL_DMA_Init+0x16c>)
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6859      	ldr	r1, [r3, #4]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003756:	f003 031c 	and.w	r3, r3, #28
 800375a:	fa01 f303 	lsl.w	r3, r1, r3
 800375e:	4911      	ldr	r1, [pc, #68]	; (80037a4 <HAL_DMA_Init+0x16c>)
 8003760:	4313      	orrs	r3, r2
 8003762:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2201      	movs	r2, #1
 800376e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	40020407 	.word	0x40020407
 800378c:	bffdfff8 	.word	0xbffdfff8
 8003790:	cccccccd 	.word	0xcccccccd
 8003794:	40020000 	.word	0x40020000
 8003798:	bffdfbf8 	.word	0xbffdfbf8
 800379c:	40020400 	.word	0x40020400
 80037a0:	400200a8 	.word	0x400200a8
 80037a4:	400204a8 	.word	0x400204a8

080037a8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b0:	2300      	movs	r3, #0
 80037b2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d005      	beq.n	80037cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2204      	movs	r2, #4
 80037c4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	73fb      	strb	r3, [r7, #15]
 80037ca:	e029      	b.n	8003820 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 020e 	bic.w	r2, r2, #14
 80037da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f022 0201 	bic.w	r2, r2, #1
 80037ea:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f0:	f003 021c 	and.w	r2, r3, #28
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f8:	2101      	movs	r1, #1
 80037fa:	fa01 f202 	lsl.w	r2, r1, r2
 80037fe:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003814:	2b00      	cmp	r3, #0
 8003816:	d003      	beq.n	8003820 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	4798      	blx	r3
    }
  }
  return status;
 8003820:	7bfb      	ldrb	r3, [r7, #15]
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800382a:	b580      	push	{r7, lr}
 800382c:	b084      	sub	sp, #16
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003846:	f003 031c 	and.w	r3, r3, #28
 800384a:	2204      	movs	r2, #4
 800384c:	409a      	lsls	r2, r3
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	4013      	ands	r3, r2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d026      	beq.n	80038a4 <HAL_DMA_IRQHandler+0x7a>
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	f003 0304 	and.w	r3, r3, #4
 800385c:	2b00      	cmp	r3, #0
 800385e:	d021      	beq.n	80038a4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0320 	and.w	r3, r3, #32
 800386a:	2b00      	cmp	r3, #0
 800386c:	d107      	bne.n	800387e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f022 0204 	bic.w	r2, r2, #4
 800387c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003882:	f003 021c 	and.w	r2, r3, #28
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	2104      	movs	r1, #4
 800388c:	fa01 f202 	lsl.w	r2, r1, r2
 8003890:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003896:	2b00      	cmp	r3, #0
 8003898:	d071      	beq.n	800397e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80038a2:	e06c      	b.n	800397e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038a8:	f003 031c 	and.w	r3, r3, #28
 80038ac:	2202      	movs	r2, #2
 80038ae:	409a      	lsls	r2, r3
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	4013      	ands	r3, r2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d02e      	beq.n	8003916 <HAL_DMA_IRQHandler+0xec>
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d029      	beq.n	8003916 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0320 	and.w	r3, r3, #32
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10b      	bne.n	80038e8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 020a 	bic.w	r2, r2, #10
 80038de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ec:	f003 021c 	and.w	r2, r3, #28
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f4:	2102      	movs	r1, #2
 80038f6:	fa01 f202 	lsl.w	r2, r1, r2
 80038fa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003908:	2b00      	cmp	r3, #0
 800390a:	d038      	beq.n	800397e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003914:	e033      	b.n	800397e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391a:	f003 031c 	and.w	r3, r3, #28
 800391e:	2208      	movs	r2, #8
 8003920:	409a      	lsls	r2, r3
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4013      	ands	r3, r2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d02a      	beq.n	8003980 <HAL_DMA_IRQHandler+0x156>
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f003 0308 	and.w	r3, r3, #8
 8003930:	2b00      	cmp	r3, #0
 8003932:	d025      	beq.n	8003980 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f022 020e 	bic.w	r2, r2, #14
 8003942:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003948:	f003 021c 	and.w	r2, r3, #28
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003950:	2101      	movs	r1, #1
 8003952:	fa01 f202 	lsl.w	r2, r1, r2
 8003956:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2201      	movs	r2, #1
 8003962:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003972:	2b00      	cmp	r3, #0
 8003974:	d004      	beq.n	8003980 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800397e:	bf00      	nop
 8003980:	bf00      	nop
}
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003988:	b480      	push	{r7}
 800398a:	b087      	sub	sp, #28
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003992:	2300      	movs	r3, #0
 8003994:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003996:	e17f      	b.n	8003c98 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	2101      	movs	r1, #1
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	fa01 f303 	lsl.w	r3, r1, r3
 80039a4:	4013      	ands	r3, r2
 80039a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	f000 8171 	beq.w	8003c92 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d00b      	beq.n	80039d0 <HAL_GPIO_Init+0x48>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	2b02      	cmp	r3, #2
 80039be:	d007      	beq.n	80039d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039c4:	2b11      	cmp	r3, #17
 80039c6:	d003      	beq.n	80039d0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	2b12      	cmp	r3, #18
 80039ce:	d130      	bne.n	8003a32 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	2203      	movs	r2, #3
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	43db      	mvns	r3, r3
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4013      	ands	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	68da      	ldr	r2, [r3, #12]
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	005b      	lsls	r3, r3, #1
 80039f0:	fa02 f303 	lsl.w	r3, r2, r3
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a06:	2201      	movs	r2, #1
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	4013      	ands	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	091b      	lsrs	r3, r3, #4
 8003a1c:	f003 0201 	and.w	r2, r3, #1
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f003 0303 	and.w	r3, r3, #3
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d118      	bne.n	8003a70 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003a44:	2201      	movs	r2, #1
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4013      	ands	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	08db      	lsrs	r3, r3, #3
 8003a5a:	f003 0201 	and.w	r2, r3, #1
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	fa02 f303 	lsl.w	r3, r2, r3
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	693a      	ldr	r2, [r7, #16]
 8003a6e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	4013      	ands	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	689a      	ldr	r2, [r3, #8]
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	005b      	lsls	r3, r3, #1
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	693a      	ldr	r2, [r7, #16]
 8003a9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d003      	beq.n	8003ab0 <HAL_GPIO_Init+0x128>
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b12      	cmp	r3, #18
 8003aae:	d123      	bne.n	8003af8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	08da      	lsrs	r2, r3, #3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3208      	adds	r2, #8
 8003ab8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003abc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	220f      	movs	r2, #15
 8003ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8003acc:	43db      	mvns	r3, r3
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	691a      	ldr	r2, [r3, #16]
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f003 0307 	and.w	r3, r3, #7
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	08da      	lsrs	r2, r3, #3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	3208      	adds	r2, #8
 8003af2:	6939      	ldr	r1, [r7, #16]
 8003af4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	2203      	movs	r2, #3
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	43db      	mvns	r3, r3
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f003 0203 	and.w	r2, r3, #3
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	693a      	ldr	r2, [r7, #16]
 8003b2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 80ac 	beq.w	8003c92 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b3a:	4b5e      	ldr	r3, [pc, #376]	; (8003cb4 <HAL_GPIO_Init+0x32c>)
 8003b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b3e:	4a5d      	ldr	r2, [pc, #372]	; (8003cb4 <HAL_GPIO_Init+0x32c>)
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	6613      	str	r3, [r2, #96]	; 0x60
 8003b46:	4b5b      	ldr	r3, [pc, #364]	; (8003cb4 <HAL_GPIO_Init+0x32c>)
 8003b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b4a:	f003 0301 	and.w	r3, r3, #1
 8003b4e:	60bb      	str	r3, [r7, #8]
 8003b50:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b52:	4a59      	ldr	r2, [pc, #356]	; (8003cb8 <HAL_GPIO_Init+0x330>)
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	089b      	lsrs	r3, r3, #2
 8003b58:	3302      	adds	r3, #2
 8003b5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	220f      	movs	r2, #15
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4013      	ands	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b7c:	d025      	beq.n	8003bca <HAL_GPIO_Init+0x242>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a4e      	ldr	r2, [pc, #312]	; (8003cbc <HAL_GPIO_Init+0x334>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d01f      	beq.n	8003bc6 <HAL_GPIO_Init+0x23e>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a4d      	ldr	r2, [pc, #308]	; (8003cc0 <HAL_GPIO_Init+0x338>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d019      	beq.n	8003bc2 <HAL_GPIO_Init+0x23a>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a4c      	ldr	r2, [pc, #304]	; (8003cc4 <HAL_GPIO_Init+0x33c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d013      	beq.n	8003bbe <HAL_GPIO_Init+0x236>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a4b      	ldr	r2, [pc, #300]	; (8003cc8 <HAL_GPIO_Init+0x340>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00d      	beq.n	8003bba <HAL_GPIO_Init+0x232>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a4a      	ldr	r2, [pc, #296]	; (8003ccc <HAL_GPIO_Init+0x344>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d007      	beq.n	8003bb6 <HAL_GPIO_Init+0x22e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a49      	ldr	r2, [pc, #292]	; (8003cd0 <HAL_GPIO_Init+0x348>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d101      	bne.n	8003bb2 <HAL_GPIO_Init+0x22a>
 8003bae:	2306      	movs	r3, #6
 8003bb0:	e00c      	b.n	8003bcc <HAL_GPIO_Init+0x244>
 8003bb2:	2307      	movs	r3, #7
 8003bb4:	e00a      	b.n	8003bcc <HAL_GPIO_Init+0x244>
 8003bb6:	2305      	movs	r3, #5
 8003bb8:	e008      	b.n	8003bcc <HAL_GPIO_Init+0x244>
 8003bba:	2304      	movs	r3, #4
 8003bbc:	e006      	b.n	8003bcc <HAL_GPIO_Init+0x244>
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e004      	b.n	8003bcc <HAL_GPIO_Init+0x244>
 8003bc2:	2302      	movs	r3, #2
 8003bc4:	e002      	b.n	8003bcc <HAL_GPIO_Init+0x244>
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e000      	b.n	8003bcc <HAL_GPIO_Init+0x244>
 8003bca:	2300      	movs	r3, #0
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	f002 0203 	and.w	r2, r2, #3
 8003bd2:	0092      	lsls	r2, r2, #2
 8003bd4:	4093      	lsls	r3, r2
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003bdc:	4936      	ldr	r1, [pc, #216]	; (8003cb8 <HAL_GPIO_Init+0x330>)
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	089b      	lsrs	r3, r3, #2
 8003be2:	3302      	adds	r3, #2
 8003be4:	693a      	ldr	r2, [r7, #16]
 8003be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003bea:	4b3a      	ldr	r3, [pc, #232]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003c06:	693a      	ldr	r2, [r7, #16]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c0e:	4a31      	ldr	r2, [pc, #196]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003c14:	4b2f      	ldr	r3, [pc, #188]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	4013      	ands	r3, r2
 8003c22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003c30:	693a      	ldr	r2, [r7, #16]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c38:	4a26      	ldr	r2, [pc, #152]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003c3e:	4b25      	ldr	r3, [pc, #148]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	43db      	mvns	r3, r3
 8003c48:	693a      	ldr	r2, [r7, #16]
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d003      	beq.n	8003c62 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003c62:	4a1c      	ldr	r2, [pc, #112]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c68:	4b1a      	ldr	r3, [pc, #104]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	43db      	mvns	r3, r3
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	4013      	ands	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c8c:	4a11      	ldr	r2, [pc, #68]	; (8003cd4 <HAL_GPIO_Init+0x34c>)
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	3301      	adds	r3, #1
 8003c96:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f47f ae78 	bne.w	8003998 <HAL_GPIO_Init+0x10>
  }
}
 8003ca8:	bf00      	nop
 8003caa:	371c      	adds	r7, #28
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	40010000 	.word	0x40010000
 8003cbc:	48000400 	.word	0x48000400
 8003cc0:	48000800 	.word	0x48000800
 8003cc4:	48000c00 	.word	0x48000c00
 8003cc8:	48001000 	.word	0x48001000
 8003ccc:	48001400 	.word	0x48001400
 8003cd0:	48001800 	.word	0x48001800
 8003cd4:	40010400 	.word	0x40010400

08003cd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	887b      	ldrh	r3, [r7, #2]
 8003cea:	4013      	ands	r3, r2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d002      	beq.n	8003cf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	73fb      	strb	r3, [r7, #15]
 8003cf4:	e001      	b.n	8003cfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	807b      	strh	r3, [r7, #2]
 8003d14:	4613      	mov	r3, r2
 8003d16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d18:	787b      	ldrb	r3, [r7, #1]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d1e:	887a      	ldrh	r2, [r7, #2]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d24:	e002      	b.n	8003d2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d26:	887a      	ldrh	r2, [r7, #2]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003d3c:	4b04      	ldr	r3, [pc, #16]	; (8003d50 <HAL_PWREx_GetVoltageRange+0x18>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
 8003d4e:	bf00      	nop
 8003d50:	40007000 	.word	0x40007000

08003d54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b085      	sub	sp, #20
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d62:	d130      	bne.n	8003dc6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d64:	4b23      	ldr	r3, [pc, #140]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d70:	d038      	beq.n	8003de4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d72:	4b20      	ldr	r3, [pc, #128]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d7a:	4a1e      	ldr	r2, [pc, #120]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003d7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d80:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d82:	4b1d      	ldr	r3, [pc, #116]	; (8003df8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2232      	movs	r2, #50	; 0x32
 8003d88:	fb02 f303 	mul.w	r3, r2, r3
 8003d8c:	4a1b      	ldr	r2, [pc, #108]	; (8003dfc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d92:	0c9b      	lsrs	r3, r3, #18
 8003d94:	3301      	adds	r3, #1
 8003d96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d98:	e002      	b.n	8003da0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003da0:	4b14      	ldr	r3, [pc, #80]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dac:	d102      	bne.n	8003db4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f2      	bne.n	8003d9a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003db4:	4b0f      	ldr	r3, [pc, #60]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dc0:	d110      	bne.n	8003de4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e00f      	b.n	8003de6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003dc6:	4b0b      	ldr	r3, [pc, #44]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003dce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dd2:	d007      	beq.n	8003de4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003dd4:	4b07      	ldr	r3, [pc, #28]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ddc:	4a05      	ldr	r2, [pc, #20]	; (8003df4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003dde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003de2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3714      	adds	r7, #20
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	40007000 	.word	0x40007000
 8003df8:	20000000 	.word	0x20000000
 8003dfc:	431bde83 	.word	0x431bde83

08003e00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b088      	sub	sp, #32
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e3d4      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e12:	4ba1      	ldr	r3, [pc, #644]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 030c 	and.w	r3, r3, #12
 8003e1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e1c:	4b9e      	ldr	r3, [pc, #632]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	f003 0303 	and.w	r3, r3, #3
 8003e24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0310 	and.w	r3, r3, #16
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 80e4 	beq.w	8003ffc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d007      	beq.n	8003e4a <HAL_RCC_OscConfig+0x4a>
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	2b0c      	cmp	r3, #12
 8003e3e:	f040 808b 	bne.w	8003f58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	f040 8087 	bne.w	8003f58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e4a:	4b93      	ldr	r3, [pc, #588]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_RCC_OscConfig+0x62>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e3ac      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1a      	ldr	r2, [r3, #32]
 8003e66:	4b8c      	ldr	r3, [pc, #560]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0308 	and.w	r3, r3, #8
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d004      	beq.n	8003e7c <HAL_RCC_OscConfig+0x7c>
 8003e72:	4b89      	ldr	r3, [pc, #548]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e7a:	e005      	b.n	8003e88 <HAL_RCC_OscConfig+0x88>
 8003e7c:	4b86      	ldr	r3, [pc, #536]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003e7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e82:	091b      	lsrs	r3, r3, #4
 8003e84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d223      	bcs.n	8003ed4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 fd3f 	bl	8004914 <RCC_SetFlashLatencyFromMSIRange>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e38d      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ea0:	4b7d      	ldr	r3, [pc, #500]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a7c      	ldr	r2, [pc, #496]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003ea6:	f043 0308 	orr.w	r3, r3, #8
 8003eaa:	6013      	str	r3, [r2, #0]
 8003eac:	4b7a      	ldr	r3, [pc, #488]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a1b      	ldr	r3, [r3, #32]
 8003eb8:	4977      	ldr	r1, [pc, #476]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ebe:	4b76      	ldr	r3, [pc, #472]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	021b      	lsls	r3, r3, #8
 8003ecc:	4972      	ldr	r1, [pc, #456]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	604b      	str	r3, [r1, #4]
 8003ed2:	e025      	b.n	8003f20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ed4:	4b70      	ldr	r3, [pc, #448]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a6f      	ldr	r2, [pc, #444]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003eda:	f043 0308 	orr.w	r3, r3, #8
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	4b6d      	ldr	r3, [pc, #436]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	496a      	ldr	r1, [pc, #424]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ef2:	4b69      	ldr	r3, [pc, #420]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	69db      	ldr	r3, [r3, #28]
 8003efe:	021b      	lsls	r3, r3, #8
 8003f00:	4965      	ldr	r1, [pc, #404]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d109      	bne.n	8003f20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f000 fcff 	bl	8004914 <RCC_SetFlashLatencyFromMSIRange>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e34d      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f20:	f000 fc36 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 8003f24:	4601      	mov	r1, r0
 8003f26:	4b5c      	ldr	r3, [pc, #368]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	091b      	lsrs	r3, r3, #4
 8003f2c:	f003 030f 	and.w	r3, r3, #15
 8003f30:	4a5a      	ldr	r2, [pc, #360]	; (800409c <HAL_RCC_OscConfig+0x29c>)
 8003f32:	5cd3      	ldrb	r3, [r2, r3]
 8003f34:	f003 031f 	and.w	r3, r3, #31
 8003f38:	fa21 f303 	lsr.w	r3, r1, r3
 8003f3c:	4a58      	ldr	r2, [pc, #352]	; (80040a0 <HAL_RCC_OscConfig+0x2a0>)
 8003f3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003f40:	4b58      	ldr	r3, [pc, #352]	; (80040a4 <HAL_RCC_OscConfig+0x2a4>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fe f805 	bl	8001f54 <HAL_InitTick>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003f4e:	7bfb      	ldrb	r3, [r7, #15]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d052      	beq.n	8003ffa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
 8003f56:	e331      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d032      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f60:	4b4d      	ldr	r3, [pc, #308]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a4c      	ldr	r2, [pc, #304]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003f66:	f043 0301 	orr.w	r3, r3, #1
 8003f6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f6c:	f7fe f842 	bl	8001ff4 <HAL_GetTick>
 8003f70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f74:	f7fe f83e 	bl	8001ff4 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e31a      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f86:	4b44      	ldr	r3, [pc, #272]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d0f0      	beq.n	8003f74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f92:	4b41      	ldr	r3, [pc, #260]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a40      	ldr	r2, [pc, #256]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003f98:	f043 0308 	orr.w	r3, r3, #8
 8003f9c:	6013      	str	r3, [r2, #0]
 8003f9e:	4b3e      	ldr	r3, [pc, #248]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	493b      	ldr	r1, [pc, #236]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003fb0:	4b39      	ldr	r3, [pc, #228]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	69db      	ldr	r3, [r3, #28]
 8003fbc:	021b      	lsls	r3, r3, #8
 8003fbe:	4936      	ldr	r1, [pc, #216]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	604b      	str	r3, [r1, #4]
 8003fc4:	e01a      	b.n	8003ffc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003fc6:	4b34      	ldr	r3, [pc, #208]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a33      	ldr	r2, [pc, #204]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003fcc:	f023 0301 	bic.w	r3, r3, #1
 8003fd0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003fd2:	f7fe f80f 	bl	8001ff4 <HAL_GetTick>
 8003fd6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fd8:	e008      	b.n	8003fec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003fda:	f7fe f80b 	bl	8001ff4 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d901      	bls.n	8003fec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e2e7      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003fec:	4b2a      	ldr	r3, [pc, #168]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1f0      	bne.n	8003fda <HAL_RCC_OscConfig+0x1da>
 8003ff8:	e000      	b.n	8003ffc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ffa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b00      	cmp	r3, #0
 8004006:	d074      	beq.n	80040f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	2b08      	cmp	r3, #8
 800400c:	d005      	beq.n	800401a <HAL_RCC_OscConfig+0x21a>
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	2b0c      	cmp	r3, #12
 8004012:	d10e      	bne.n	8004032 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	2b03      	cmp	r3, #3
 8004018:	d10b      	bne.n	8004032 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800401a:	4b1f      	ldr	r3, [pc, #124]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d064      	beq.n	80040f0 <HAL_RCC_OscConfig+0x2f0>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d160      	bne.n	80040f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e2c4      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800403a:	d106      	bne.n	800404a <HAL_RCC_OscConfig+0x24a>
 800403c:	4b16      	ldr	r3, [pc, #88]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a15      	ldr	r2, [pc, #84]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8004042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004046:	6013      	str	r3, [r2, #0]
 8004048:	e01d      	b.n	8004086 <HAL_RCC_OscConfig+0x286>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004052:	d10c      	bne.n	800406e <HAL_RCC_OscConfig+0x26e>
 8004054:	4b10      	ldr	r3, [pc, #64]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a0f      	ldr	r2, [pc, #60]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 800405a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800405e:	6013      	str	r3, [r2, #0]
 8004060:	4b0d      	ldr	r3, [pc, #52]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a0c      	ldr	r2, [pc, #48]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8004066:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800406a:	6013      	str	r3, [r2, #0]
 800406c:	e00b      	b.n	8004086 <HAL_RCC_OscConfig+0x286>
 800406e:	4b0a      	ldr	r3, [pc, #40]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a09      	ldr	r2, [pc, #36]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8004074:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	4b07      	ldr	r3, [pc, #28]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a06      	ldr	r2, [pc, #24]	; (8004098 <HAL_RCC_OscConfig+0x298>)
 8004080:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004084:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d01c      	beq.n	80040c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408e:	f7fd ffb1 	bl	8001ff4 <HAL_GetTick>
 8004092:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004094:	e011      	b.n	80040ba <HAL_RCC_OscConfig+0x2ba>
 8004096:	bf00      	nop
 8004098:	40021000 	.word	0x40021000
 800409c:	0800afec 	.word	0x0800afec
 80040a0:	20000000 	.word	0x20000000
 80040a4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040a8:	f7fd ffa4 	bl	8001ff4 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b64      	cmp	r3, #100	; 0x64
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e280      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040ba:	4baf      	ldr	r3, [pc, #700]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0f0      	beq.n	80040a8 <HAL_RCC_OscConfig+0x2a8>
 80040c6:	e014      	b.n	80040f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c8:	f7fd ff94 	bl	8001ff4 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d0:	f7fd ff90 	bl	8001ff4 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b64      	cmp	r3, #100	; 0x64
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e26c      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040e2:	4ba5      	ldr	r3, [pc, #660]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f0      	bne.n	80040d0 <HAL_RCC_OscConfig+0x2d0>
 80040ee:	e000      	b.n	80040f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d060      	beq.n	80041c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	2b04      	cmp	r3, #4
 8004102:	d005      	beq.n	8004110 <HAL_RCC_OscConfig+0x310>
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	2b0c      	cmp	r3, #12
 8004108:	d119      	bne.n	800413e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	2b02      	cmp	r3, #2
 800410e:	d116      	bne.n	800413e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004110:	4b99      	ldr	r3, [pc, #612]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <HAL_RCC_OscConfig+0x328>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e249      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004128:	4b93      	ldr	r3, [pc, #588]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	691b      	ldr	r3, [r3, #16]
 8004134:	061b      	lsls	r3, r3, #24
 8004136:	4990      	ldr	r1, [pc, #576]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004138:	4313      	orrs	r3, r2
 800413a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800413c:	e040      	b.n	80041c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d023      	beq.n	800418e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004146:	4b8c      	ldr	r3, [pc, #560]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a8b      	ldr	r2, [pc, #556]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004152:	f7fd ff4f 	bl	8001ff4 <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800415a:	f7fd ff4b 	bl	8001ff4 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e227      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800416c:	4b82      	ldr	r3, [pc, #520]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004178:	4b7f      	ldr	r3, [pc, #508]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	061b      	lsls	r3, r3, #24
 8004186:	497c      	ldr	r1, [pc, #496]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004188:	4313      	orrs	r3, r2
 800418a:	604b      	str	r3, [r1, #4]
 800418c:	e018      	b.n	80041c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800418e:	4b7a      	ldr	r3, [pc, #488]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a79      	ldr	r2, [pc, #484]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004194:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004198:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419a:	f7fd ff2b 	bl	8001ff4 <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041a2:	f7fd ff27 	bl	8001ff4 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e203      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041b4:	4b70      	ldr	r3, [pc, #448]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1f0      	bne.n	80041a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d03c      	beq.n	8004246 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d01c      	beq.n	800420e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041d4:	4b68      	ldr	r3, [pc, #416]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80041d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041da:	4a67      	ldr	r2, [pc, #412]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80041dc:	f043 0301 	orr.w	r3, r3, #1
 80041e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e4:	f7fd ff06 	bl	8001ff4 <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041ec:	f7fd ff02 	bl	8001ff4 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e1de      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80041fe:	4b5e      	ldr	r3, [pc, #376]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004200:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0ef      	beq.n	80041ec <HAL_RCC_OscConfig+0x3ec>
 800420c:	e01b      	b.n	8004246 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800420e:	4b5a      	ldr	r3, [pc, #360]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004210:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004214:	4a58      	ldr	r2, [pc, #352]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004216:	f023 0301 	bic.w	r3, r3, #1
 800421a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800421e:	f7fd fee9 	bl	8001ff4 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004226:	f7fd fee5 	bl	8001ff4 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e1c1      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004238:	4b4f      	ldr	r3, [pc, #316]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800423a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1ef      	bne.n	8004226 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	2b00      	cmp	r3, #0
 8004250:	f000 80a6 	beq.w	80043a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004254:	2300      	movs	r3, #0
 8004256:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004258:	4b47      	ldr	r3, [pc, #284]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800425a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10d      	bne.n	8004280 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004264:	4b44      	ldr	r3, [pc, #272]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004266:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004268:	4a43      	ldr	r2, [pc, #268]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800426a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800426e:	6593      	str	r3, [r2, #88]	; 0x58
 8004270:	4b41      	ldr	r3, [pc, #260]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004274:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004278:	60bb      	str	r3, [r7, #8]
 800427a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800427c:	2301      	movs	r3, #1
 800427e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004280:	4b3e      	ldr	r3, [pc, #248]	; (800437c <HAL_RCC_OscConfig+0x57c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004288:	2b00      	cmp	r3, #0
 800428a:	d118      	bne.n	80042be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800428c:	4b3b      	ldr	r3, [pc, #236]	; (800437c <HAL_RCC_OscConfig+0x57c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a3a      	ldr	r2, [pc, #232]	; (800437c <HAL_RCC_OscConfig+0x57c>)
 8004292:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004296:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004298:	f7fd feac 	bl	8001ff4 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a0:	f7fd fea8 	bl	8001ff4 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e184      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042b2:	4b32      	ldr	r3, [pc, #200]	; (800437c <HAL_RCC_OscConfig+0x57c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0f0      	beq.n	80042a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d108      	bne.n	80042d8 <HAL_RCC_OscConfig+0x4d8>
 80042c6:	4b2c      	ldr	r3, [pc, #176]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80042c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042cc:	4a2a      	ldr	r2, [pc, #168]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80042ce:	f043 0301 	orr.w	r3, r3, #1
 80042d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042d6:	e024      	b.n	8004322 <HAL_RCC_OscConfig+0x522>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2b05      	cmp	r3, #5
 80042de:	d110      	bne.n	8004302 <HAL_RCC_OscConfig+0x502>
 80042e0:	4b25      	ldr	r3, [pc, #148]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80042e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e6:	4a24      	ldr	r2, [pc, #144]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80042e8:	f043 0304 	orr.w	r3, r3, #4
 80042ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80042f0:	4b21      	ldr	r3, [pc, #132]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80042f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f6:	4a20      	ldr	r2, [pc, #128]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 80042f8:	f043 0301 	orr.w	r3, r3, #1
 80042fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004300:	e00f      	b.n	8004322 <HAL_RCC_OscConfig+0x522>
 8004302:	4b1d      	ldr	r3, [pc, #116]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004308:	4a1b      	ldr	r2, [pc, #108]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800430a:	f023 0301 	bic.w	r3, r3, #1
 800430e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004312:	4b19      	ldr	r3, [pc, #100]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 8004314:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004318:	4a17      	ldr	r2, [pc, #92]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800431a:	f023 0304 	bic.w	r3, r3, #4
 800431e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d016      	beq.n	8004358 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800432a:	f7fd fe63 	bl	8001ff4 <HAL_GetTick>
 800432e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004330:	e00a      	b.n	8004348 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004332:	f7fd fe5f 	bl	8001ff4 <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004340:	4293      	cmp	r3, r2
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e139      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004348:	4b0b      	ldr	r3, [pc, #44]	; (8004378 <HAL_RCC_OscConfig+0x578>)
 800434a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800434e:	f003 0302 	and.w	r3, r3, #2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d0ed      	beq.n	8004332 <HAL_RCC_OscConfig+0x532>
 8004356:	e01a      	b.n	800438e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004358:	f7fd fe4c 	bl	8001ff4 <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800435e:	e00f      	b.n	8004380 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004360:	f7fd fe48 	bl	8001ff4 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	f241 3288 	movw	r2, #5000	; 0x1388
 800436e:	4293      	cmp	r3, r2
 8004370:	d906      	bls.n	8004380 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e122      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
 8004376:	bf00      	nop
 8004378:	40021000 	.word	0x40021000
 800437c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004380:	4b90      	ldr	r3, [pc, #576]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004386:	f003 0302 	and.w	r3, r3, #2
 800438a:	2b00      	cmp	r3, #0
 800438c:	d1e8      	bne.n	8004360 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800438e:	7ffb      	ldrb	r3, [r7, #31]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d105      	bne.n	80043a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004394:	4b8b      	ldr	r3, [pc, #556]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004398:	4a8a      	ldr	r2, [pc, #552]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 800439a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800439e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 8108 	beq.w	80045ba <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	f040 80d0 	bne.w	8004554 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80043b4:	4b83      	ldr	r3, [pc, #524]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f003 0203 	and.w	r2, r3, #3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d130      	bne.n	800442a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d2:	3b01      	subs	r3, #1
 80043d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d127      	bne.n	800442a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d11f      	bne.n	800442a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043f4:	2a07      	cmp	r2, #7
 80043f6:	bf14      	ite	ne
 80043f8:	2201      	movne	r2, #1
 80043fa:	2200      	moveq	r2, #0
 80043fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043fe:	4293      	cmp	r3, r2
 8004400:	d113      	bne.n	800442a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800440c:	085b      	lsrs	r3, r3, #1
 800440e:	3b01      	subs	r3, #1
 8004410:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004412:	429a      	cmp	r2, r3
 8004414:	d109      	bne.n	800442a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004420:	085b      	lsrs	r3, r3, #1
 8004422:	3b01      	subs	r3, #1
 8004424:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004426:	429a      	cmp	r2, r3
 8004428:	d06e      	beq.n	8004508 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	2b0c      	cmp	r3, #12
 800442e:	d069      	beq.n	8004504 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004430:	4b64      	ldr	r3, [pc, #400]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004438:	2b00      	cmp	r3, #0
 800443a:	d105      	bne.n	8004448 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800443c:	4b61      	ldr	r3, [pc, #388]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d001      	beq.n	800444c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e0b7      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800444c:	4b5d      	ldr	r3, [pc, #372]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a5c      	ldr	r2, [pc, #368]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004452:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004456:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004458:	f7fd fdcc 	bl	8001ff4 <HAL_GetTick>
 800445c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800445e:	e008      	b.n	8004472 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004460:	f7fd fdc8 	bl	8001ff4 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e0a4      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004472:	4b54      	ldr	r3, [pc, #336]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1f0      	bne.n	8004460 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800447e:	4b51      	ldr	r3, [pc, #324]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004480:	68da      	ldr	r2, [r3, #12]
 8004482:	4b51      	ldr	r3, [pc, #324]	; (80045c8 <HAL_RCC_OscConfig+0x7c8>)
 8004484:	4013      	ands	r3, r2
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800448e:	3a01      	subs	r2, #1
 8004490:	0112      	lsls	r2, r2, #4
 8004492:	4311      	orrs	r1, r2
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004498:	0212      	lsls	r2, r2, #8
 800449a:	4311      	orrs	r1, r2
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80044a0:	0852      	lsrs	r2, r2, #1
 80044a2:	3a01      	subs	r2, #1
 80044a4:	0552      	lsls	r2, r2, #21
 80044a6:	4311      	orrs	r1, r2
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80044ac:	0852      	lsrs	r2, r2, #1
 80044ae:	3a01      	subs	r2, #1
 80044b0:	0652      	lsls	r2, r2, #25
 80044b2:	4311      	orrs	r1, r2
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044b8:	0912      	lsrs	r2, r2, #4
 80044ba:	0452      	lsls	r2, r2, #17
 80044bc:	430a      	orrs	r2, r1
 80044be:	4941      	ldr	r1, [pc, #260]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80044c4:	4b3f      	ldr	r3, [pc, #252]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a3e      	ldr	r2, [pc, #248]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80044ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044d0:	4b3c      	ldr	r3, [pc, #240]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	4a3b      	ldr	r2, [pc, #236]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80044d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044dc:	f7fd fd8a 	bl	8001ff4 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044e4:	f7fd fd86 	bl	8001ff4 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e062      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044f6:	4b33      	ldr	r3, [pc, #204]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0f0      	beq.n	80044e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004502:	e05a      	b.n	80045ba <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e059      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004508:	4b2e      	ldr	r3, [pc, #184]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d152      	bne.n	80045ba <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004514:	4b2b      	ldr	r3, [pc, #172]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a2a      	ldr	r2, [pc, #168]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 800451a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800451e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004520:	4b28      	ldr	r3, [pc, #160]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4a27      	ldr	r2, [pc, #156]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004526:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800452a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800452c:	f7fd fd62 	bl	8001ff4 <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004534:	f7fd fd5e 	bl	8001ff4 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e03a      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004546:	4b1f      	ldr	r3, [pc, #124]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d0f0      	beq.n	8004534 <HAL_RCC_OscConfig+0x734>
 8004552:	e032      	b.n	80045ba <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	2b0c      	cmp	r3, #12
 8004558:	d02d      	beq.n	80045b6 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800455a:	4b1a      	ldr	r3, [pc, #104]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a19      	ldr	r2, [pc, #100]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004560:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004564:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004566:	4b17      	ldr	r3, [pc, #92]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d105      	bne.n	800457e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004572:	4b14      	ldr	r3, [pc, #80]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	4a13      	ldr	r2, [pc, #76]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004578:	f023 0303 	bic.w	r3, r3, #3
 800457c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800457e:	4b11      	ldr	r3, [pc, #68]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	4a10      	ldr	r2, [pc, #64]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 8004584:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004588:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800458c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800458e:	f7fd fd31 	bl	8001ff4 <HAL_GetTick>
 8004592:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004594:	e008      	b.n	80045a8 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004596:	f7fd fd2d 	bl	8001ff4 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	1ad3      	subs	r3, r2, r3
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d901      	bls.n	80045a8 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80045a4:	2303      	movs	r3, #3
 80045a6:	e009      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045a8:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <HAL_RCC_OscConfig+0x7c4>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1f0      	bne.n	8004596 <HAL_RCC_OscConfig+0x796>
 80045b4:	e001      	b.n	80045ba <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e000      	b.n	80045bc <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3720      	adds	r7, #32
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	40021000 	.word	0x40021000
 80045c8:	f99d808c 	.word	0xf99d808c

080045cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d101      	bne.n	80045e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0c8      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045e0:	4b66      	ldr	r3, [pc, #408]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	683a      	ldr	r2, [r7, #0]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d910      	bls.n	8004610 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ee:	4b63      	ldr	r3, [pc, #396]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f023 0207 	bic.w	r2, r3, #7
 80045f6:	4961      	ldr	r1, [pc, #388]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045fe:	4b5f      	ldr	r3, [pc, #380]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	683a      	ldr	r2, [r7, #0]
 8004608:	429a      	cmp	r2, r3
 800460a:	d001      	beq.n	8004610 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e0b0      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0301 	and.w	r3, r3, #1
 8004618:	2b00      	cmp	r3, #0
 800461a:	d04c      	beq.n	80046b6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b03      	cmp	r3, #3
 8004622:	d107      	bne.n	8004634 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004624:	4b56      	ldr	r3, [pc, #344]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d121      	bne.n	8004674 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e09e      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	2b02      	cmp	r3, #2
 800463a:	d107      	bne.n	800464c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800463c:	4b50      	ldr	r3, [pc, #320]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d115      	bne.n	8004674 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e092      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d107      	bne.n	8004664 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004654:	4b4a      	ldr	r3, [pc, #296]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	2b00      	cmp	r3, #0
 800465e:	d109      	bne.n	8004674 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	e086      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004664:	4b46      	ldr	r3, [pc, #280]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e07e      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004674:	4b42      	ldr	r3, [pc, #264]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f023 0203 	bic.w	r2, r3, #3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	493f      	ldr	r1, [pc, #252]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 8004682:	4313      	orrs	r3, r2
 8004684:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004686:	f7fd fcb5 	bl	8001ff4 <HAL_GetTick>
 800468a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468c:	e00a      	b.n	80046a4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800468e:	f7fd fcb1 	bl	8001ff4 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	f241 3288 	movw	r2, #5000	; 0x1388
 800469c:	4293      	cmp	r3, r2
 800469e:	d901      	bls.n	80046a4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80046a0:	2303      	movs	r3, #3
 80046a2:	e066      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046a4:	4b36      	ldr	r3, [pc, #216]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f003 020c 	and.w	r2, r3, #12
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d1eb      	bne.n	800468e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0302 	and.w	r3, r3, #2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d008      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046c2:	4b2f      	ldr	r3, [pc, #188]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	492c      	ldr	r1, [pc, #176]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80046d4:	4b29      	ldr	r3, [pc, #164]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0307 	and.w	r3, r3, #7
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d210      	bcs.n	8004704 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e2:	4b26      	ldr	r3, [pc, #152]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f023 0207 	bic.w	r2, r3, #7
 80046ea:	4924      	ldr	r1, [pc, #144]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046f2:	4b22      	ldr	r3, [pc, #136]	; (800477c <HAL_RCC_ClockConfig+0x1b0>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d001      	beq.n	8004704 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e036      	b.n	8004772 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0304 	and.w	r3, r3, #4
 800470c:	2b00      	cmp	r3, #0
 800470e:	d008      	beq.n	8004722 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004710:	4b1b      	ldr	r3, [pc, #108]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	4918      	ldr	r1, [pc, #96]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 800471e:	4313      	orrs	r3, r2
 8004720:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0308 	and.w	r3, r3, #8
 800472a:	2b00      	cmp	r3, #0
 800472c:	d009      	beq.n	8004742 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800472e:	4b14      	ldr	r3, [pc, #80]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	691b      	ldr	r3, [r3, #16]
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	4910      	ldr	r1, [pc, #64]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 800473e:	4313      	orrs	r3, r2
 8004740:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004742:	f000 f825 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 8004746:	4601      	mov	r1, r0
 8004748:	4b0d      	ldr	r3, [pc, #52]	; (8004780 <HAL_RCC_ClockConfig+0x1b4>)
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	091b      	lsrs	r3, r3, #4
 800474e:	f003 030f 	and.w	r3, r3, #15
 8004752:	4a0c      	ldr	r2, [pc, #48]	; (8004784 <HAL_RCC_ClockConfig+0x1b8>)
 8004754:	5cd3      	ldrb	r3, [r2, r3]
 8004756:	f003 031f 	and.w	r3, r3, #31
 800475a:	fa21 f303 	lsr.w	r3, r1, r3
 800475e:	4a0a      	ldr	r2, [pc, #40]	; (8004788 <HAL_RCC_ClockConfig+0x1bc>)
 8004760:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004762:	4b0a      	ldr	r3, [pc, #40]	; (800478c <HAL_RCC_ClockConfig+0x1c0>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f7fd fbf4 	bl	8001f54 <HAL_InitTick>
 800476c:	4603      	mov	r3, r0
 800476e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004770:	7afb      	ldrb	r3, [r7, #11]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3710      	adds	r7, #16
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop
 800477c:	40022000 	.word	0x40022000
 8004780:	40021000 	.word	0x40021000
 8004784:	0800afec 	.word	0x0800afec
 8004788:	20000000 	.word	0x20000000
 800478c:	20000004 	.word	0x20000004

08004790 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004790:	b480      	push	{r7}
 8004792:	b089      	sub	sp, #36	; 0x24
 8004794:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004796:	2300      	movs	r3, #0
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	2300      	movs	r3, #0
 800479c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800479e:	4b3d      	ldr	r3, [pc, #244]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 030c 	and.w	r3, r3, #12
 80047a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047a8:	4b3a      	ldr	r3, [pc, #232]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f003 0303 	and.w	r3, r3, #3
 80047b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_RCC_GetSysClockFreq+0x34>
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	2b0c      	cmp	r3, #12
 80047bc:	d121      	bne.n	8004802 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d11e      	bne.n	8004802 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047c4:	4b33      	ldr	r3, [pc, #204]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0308 	and.w	r3, r3, #8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d107      	bne.n	80047e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80047d0:	4b30      	ldr	r3, [pc, #192]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 80047d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047d6:	0a1b      	lsrs	r3, r3, #8
 80047d8:	f003 030f 	and.w	r3, r3, #15
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	e005      	b.n	80047ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80047e0:	4b2c      	ldr	r3, [pc, #176]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	091b      	lsrs	r3, r3, #4
 80047e6:	f003 030f 	and.w	r3, r3, #15
 80047ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047ec:	4a2a      	ldr	r2, [pc, #168]	; (8004898 <HAL_RCC_GetSysClockFreq+0x108>)
 80047ee:	69fb      	ldr	r3, [r7, #28]
 80047f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d10d      	bne.n	8004818 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047fc:	69fb      	ldr	r3, [r7, #28]
 80047fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004800:	e00a      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	2b04      	cmp	r3, #4
 8004806:	d102      	bne.n	800480e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004808:	4b24      	ldr	r3, [pc, #144]	; (800489c <HAL_RCC_GetSysClockFreq+0x10c>)
 800480a:	61bb      	str	r3, [r7, #24]
 800480c:	e004      	b.n	8004818 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	2b08      	cmp	r3, #8
 8004812:	d101      	bne.n	8004818 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004814:	4b22      	ldr	r3, [pc, #136]	; (80048a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004816:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	2b0c      	cmp	r3, #12
 800481c:	d133      	bne.n	8004886 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800481e:	4b1d      	ldr	r3, [pc, #116]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	2b02      	cmp	r3, #2
 800482c:	d002      	beq.n	8004834 <HAL_RCC_GetSysClockFreq+0xa4>
 800482e:	2b03      	cmp	r3, #3
 8004830:	d003      	beq.n	800483a <HAL_RCC_GetSysClockFreq+0xaa>
 8004832:	e005      	b.n	8004840 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004834:	4b19      	ldr	r3, [pc, #100]	; (800489c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004836:	617b      	str	r3, [r7, #20]
      break;
 8004838:	e005      	b.n	8004846 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800483a:	4b19      	ldr	r3, [pc, #100]	; (80048a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800483c:	617b      	str	r3, [r7, #20]
      break;
 800483e:	e002      	b.n	8004846 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	617b      	str	r3, [r7, #20]
      break;
 8004844:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004846:	4b13      	ldr	r3, [pc, #76]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	091b      	lsrs	r3, r3, #4
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	3301      	adds	r3, #1
 8004852:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004854:	4b0f      	ldr	r3, [pc, #60]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	0a1b      	lsrs	r3, r3, #8
 800485a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	fb02 f203 	mul.w	r2, r2, r3
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	fbb2 f3f3 	udiv	r3, r2, r3
 800486a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800486c:	4b09      	ldr	r3, [pc, #36]	; (8004894 <HAL_RCC_GetSysClockFreq+0x104>)
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	0e5b      	lsrs	r3, r3, #25
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	3301      	adds	r3, #1
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800487c:	697a      	ldr	r2, [r7, #20]
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	fbb2 f3f3 	udiv	r3, r2, r3
 8004884:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004886:	69bb      	ldr	r3, [r7, #24]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3724      	adds	r7, #36	; 0x24
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr
 8004894:	40021000 	.word	0x40021000
 8004898:	0800b004 	.word	0x0800b004
 800489c:	00f42400 	.word	0x00f42400
 80048a0:	007a1200 	.word	0x007a1200

080048a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048a4:	b480      	push	{r7}
 80048a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048a8:	4b03      	ldr	r3, [pc, #12]	; (80048b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80048aa:	681b      	ldr	r3, [r3, #0]
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	20000000 	.word	0x20000000

080048bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80048c0:	f7ff fff0 	bl	80048a4 <HAL_RCC_GetHCLKFreq>
 80048c4:	4601      	mov	r1, r0
 80048c6:	4b06      	ldr	r3, [pc, #24]	; (80048e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	0a1b      	lsrs	r3, r3, #8
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	4a04      	ldr	r2, [pc, #16]	; (80048e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80048d2:	5cd3      	ldrb	r3, [r2, r3]
 80048d4:	f003 031f 	and.w	r3, r3, #31
 80048d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048dc:	4618      	mov	r0, r3
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40021000 	.word	0x40021000
 80048e4:	0800affc 	.word	0x0800affc

080048e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048ec:	f7ff ffda 	bl	80048a4 <HAL_RCC_GetHCLKFreq>
 80048f0:	4601      	mov	r1, r0
 80048f2:	4b06      	ldr	r3, [pc, #24]	; (800490c <HAL_RCC_GetPCLK2Freq+0x24>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	0adb      	lsrs	r3, r3, #11
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	4a04      	ldr	r2, [pc, #16]	; (8004910 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048fe:	5cd3      	ldrb	r3, [r2, r3]
 8004900:	f003 031f 	and.w	r3, r3, #31
 8004904:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004908:	4618      	mov	r0, r3
 800490a:	bd80      	pop	{r7, pc}
 800490c:	40021000 	.word	0x40021000
 8004910:	0800affc 	.word	0x0800affc

08004914 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800491c:	2300      	movs	r3, #0
 800491e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004920:	4b2a      	ldr	r3, [pc, #168]	; (80049cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800492c:	f7ff fa04 	bl	8003d38 <HAL_PWREx_GetVoltageRange>
 8004930:	6178      	str	r0, [r7, #20]
 8004932:	e014      	b.n	800495e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004934:	4b25      	ldr	r3, [pc, #148]	; (80049cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004938:	4a24      	ldr	r2, [pc, #144]	; (80049cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800493a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800493e:	6593      	str	r3, [r2, #88]	; 0x58
 8004940:	4b22      	ldr	r3, [pc, #136]	; (80049cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004948:	60fb      	str	r3, [r7, #12]
 800494a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800494c:	f7ff f9f4 	bl	8003d38 <HAL_PWREx_GetVoltageRange>
 8004950:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004952:	4b1e      	ldr	r3, [pc, #120]	; (80049cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004956:	4a1d      	ldr	r2, [pc, #116]	; (80049cc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004958:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800495c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004964:	d10b      	bne.n	800497e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2b80      	cmp	r3, #128	; 0x80
 800496a:	d919      	bls.n	80049a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2ba0      	cmp	r3, #160	; 0xa0
 8004970:	d902      	bls.n	8004978 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004972:	2302      	movs	r3, #2
 8004974:	613b      	str	r3, [r7, #16]
 8004976:	e013      	b.n	80049a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004978:	2301      	movs	r3, #1
 800497a:	613b      	str	r3, [r7, #16]
 800497c:	e010      	b.n	80049a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b80      	cmp	r3, #128	; 0x80
 8004982:	d902      	bls.n	800498a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004984:	2303      	movs	r3, #3
 8004986:	613b      	str	r3, [r7, #16]
 8004988:	e00a      	b.n	80049a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2b80      	cmp	r3, #128	; 0x80
 800498e:	d102      	bne.n	8004996 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004990:	2302      	movs	r3, #2
 8004992:	613b      	str	r3, [r7, #16]
 8004994:	e004      	b.n	80049a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b70      	cmp	r3, #112	; 0x70
 800499a:	d101      	bne.n	80049a0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800499c:	2301      	movs	r3, #1
 800499e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049a0:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f023 0207 	bic.w	r2, r3, #7
 80049a8:	4909      	ldr	r1, [pc, #36]	; (80049d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049b0:	4b07      	ldr	r3, [pc, #28]	; (80049d0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d001      	beq.n	80049c2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e000      	b.n	80049c4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3718      	adds	r7, #24
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	40021000 	.word	0x40021000
 80049d0:	40022000 	.word	0x40022000

080049d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049dc:	2300      	movs	r3, #0
 80049de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049e0:	2300      	movs	r3, #0
 80049e2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d03f      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049f8:	d01c      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80049fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80049fe:	d802      	bhi.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00e      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004a04:	e01f      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004a06:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a0a:	d003      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004a0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a10:	d01c      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004a12:	e018      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a14:	4b85      	ldr	r3, [pc, #532]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	4a84      	ldr	r2, [pc, #528]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a1e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a20:	e015      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	3304      	adds	r3, #4
 8004a26:	2100      	movs	r1, #0
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f000 fab9 	bl	8004fa0 <RCCEx_PLLSAI1_Config>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a32:	e00c      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3320      	adds	r3, #32
 8004a38:	2100      	movs	r1, #0
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 fba0 	bl	8005180 <RCCEx_PLLSAI2_Config>
 8004a40:	4603      	mov	r3, r0
 8004a42:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a44:	e003      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	74fb      	strb	r3, [r7, #19]
      break;
 8004a4a:	e000      	b.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004a4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a4e:	7cfb      	ldrb	r3, [r7, #19]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10b      	bne.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a54:	4b75      	ldr	r3, [pc, #468]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a5a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a62:	4972      	ldr	r1, [pc, #456]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004a6a:	e001      	b.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a6c:	7cfb      	ldrb	r3, [r7, #19]
 8004a6e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d03f      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a84:	d01c      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004a86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a8a:	d802      	bhi.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d00e      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004a90:	e01f      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004a92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a96:	d003      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004a98:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a9c:	d01c      	beq.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8004a9e:	e018      	b.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004aa0:	4b62      	ldr	r3, [pc, #392]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	4a61      	ldr	r2, [pc, #388]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aaa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004aac:	e015      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	3304      	adds	r3, #4
 8004ab2:	2100      	movs	r1, #0
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f000 fa73 	bl	8004fa0 <RCCEx_PLLSAI1_Config>
 8004aba:	4603      	mov	r3, r0
 8004abc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004abe:	e00c      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	3320      	adds	r3, #32
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 fb5a 	bl	8005180 <RCCEx_PLLSAI2_Config>
 8004acc:	4603      	mov	r3, r0
 8004ace:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ad0:	e003      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	74fb      	strb	r3, [r7, #19]
      break;
 8004ad6:	e000      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004ad8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ada:	7cfb      	ldrb	r3, [r7, #19]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10b      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ae0:	4b52      	ldr	r3, [pc, #328]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004aee:	494f      	ldr	r1, [pc, #316]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004af6:	e001      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af8:	7cfb      	ldrb	r3, [r7, #19]
 8004afa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 80a0 	beq.w	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b0e:	4b47      	ldr	r3, [pc, #284]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e000      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004b1e:	2300      	movs	r3, #0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00d      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b24:	4b41      	ldr	r3, [pc, #260]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b28:	4a40      	ldr	r2, [pc, #256]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b2e:	6593      	str	r3, [r2, #88]	; 0x58
 8004b30:	4b3e      	ldr	r3, [pc, #248]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b38:	60bb      	str	r3, [r7, #8]
 8004b3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b40:	4b3b      	ldr	r3, [pc, #236]	; (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a3a      	ldr	r2, [pc, #232]	; (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004b46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b4c:	f7fd fa52 	bl	8001ff4 <HAL_GetTick>
 8004b50:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b52:	e009      	b.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b54:	f7fd fa4e 	bl	8001ff4 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d902      	bls.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	74fb      	strb	r3, [r7, #19]
        break;
 8004b66:	e005      	b.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b68:	4b31      	ldr	r3, [pc, #196]	; (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0ef      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004b74:	7cfb      	ldrb	r3, [r7, #19]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d15c      	bne.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b7a:	4b2c      	ldr	r3, [pc, #176]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b84:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d01f      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d019      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b98:	4b24      	ldr	r3, [pc, #144]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ba2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ba4:	4b21      	ldr	r3, [pc, #132]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004baa:	4a20      	ldr	r2, [pc, #128]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004bb4:	4b1d      	ldr	r3, [pc, #116]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bba:	4a1c      	ldr	r2, [pc, #112]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004bc4:	4a19      	ldr	r2, [pc, #100]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d016      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd6:	f7fd fa0d 	bl	8001ff4 <HAL_GetTick>
 8004bda:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bdc:	e00b      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bde:	f7fd fa09 	bl	8001ff4 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d902      	bls.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	74fb      	strb	r3, [r7, #19]
            break;
 8004bf4:	e006      	b.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bf6:	4b0d      	ldr	r3, [pc, #52]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d0ec      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004c04:	7cfb      	ldrb	r3, [r7, #19]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10c      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c0a:	4b08      	ldr	r3, [pc, #32]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c1a:	4904      	ldr	r1, [pc, #16]	; (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c22:	e009      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c24:	7cfb      	ldrb	r3, [r7, #19]
 8004c26:	74bb      	strb	r3, [r7, #18]
 8004c28:	e006      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004c2a:	bf00      	nop
 8004c2c:	40021000 	.word	0x40021000
 8004c30:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c34:	7cfb      	ldrb	r3, [r7, #19]
 8004c36:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c38:	7c7b      	ldrb	r3, [r7, #17]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d105      	bne.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c3e:	4b9e      	ldr	r3, [pc, #632]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c42:	4a9d      	ldr	r2, [pc, #628]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c48:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0301 	and.w	r3, r3, #1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00a      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c56:	4b98      	ldr	r3, [pc, #608]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c5c:	f023 0203 	bic.w	r2, r3, #3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c64:	4994      	ldr	r1, [pc, #592]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00a      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c78:	4b8f      	ldr	r3, [pc, #572]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c7e:	f023 020c 	bic.w	r2, r3, #12
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c86:	498c      	ldr	r1, [pc, #560]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0304 	and.w	r3, r3, #4
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d00a      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c9a:	4b87      	ldr	r3, [pc, #540]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ca0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca8:	4983      	ldr	r1, [pc, #524]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0308 	and.w	r3, r3, #8
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d00a      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004cbc:	4b7e      	ldr	r3, [pc, #504]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cca:	497b      	ldr	r1, [pc, #492]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0310 	and.w	r3, r3, #16
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00a      	beq.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004cde:	4b76      	ldr	r3, [pc, #472]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cec:	4972      	ldr	r1, [pc, #456]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0320 	and.w	r3, r3, #32
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00a      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d00:	4b6d      	ldr	r3, [pc, #436]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d06:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d0e:	496a      	ldr	r1, [pc, #424]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00a      	beq.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d22:	4b65      	ldr	r3, [pc, #404]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d30:	4961      	ldr	r1, [pc, #388]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00a      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d44:	4b5c      	ldr	r3, [pc, #368]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d52:	4959      	ldr	r1, [pc, #356]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d00a      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d66:	4b54      	ldr	r3, [pc, #336]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d6c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d74:	4950      	ldr	r1, [pc, #320]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00a      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004d88:	4b4b      	ldr	r3, [pc, #300]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d96:	4948      	ldr	r1, [pc, #288]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004daa:	4b43      	ldr	r3, [pc, #268]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db8:	493f      	ldr	r1, [pc, #252]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d028      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dcc:	4b3a      	ldr	r3, [pc, #232]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dda:	4937      	ldr	r1, [pc, #220]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004de6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dea:	d106      	bne.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dec:	4b32      	ldr	r3, [pc, #200]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	4a31      	ldr	r2, [pc, #196]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004df2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004df6:	60d3      	str	r3, [r2, #12]
 8004df8:	e011      	b.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dfe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e02:	d10c      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	3304      	adds	r3, #4
 8004e08:	2101      	movs	r1, #1
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 f8c8 	bl	8004fa0 <RCCEx_PLLSAI1_Config>
 8004e10:	4603      	mov	r3, r0
 8004e12:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e14:	7cfb      	ldrb	r3, [r7, #19]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004e1a:	7cfb      	ldrb	r3, [r7, #19]
 8004e1c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d028      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e2a:	4b23      	ldr	r3, [pc, #140]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e30:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e38:	491f      	ldr	r1, [pc, #124]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e48:	d106      	bne.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e4a:	4b1b      	ldr	r3, [pc, #108]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	4a1a      	ldr	r2, [pc, #104]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e54:	60d3      	str	r3, [r2, #12]
 8004e56:	e011      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e60:	d10c      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	3304      	adds	r3, #4
 8004e66:	2101      	movs	r1, #1
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 f899 	bl	8004fa0 <RCCEx_PLLSAI1_Config>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e72:	7cfb      	ldrb	r3, [r7, #19]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d001      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004e78:	7cfb      	ldrb	r3, [r7, #19]
 8004e7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d02b      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e88:	4b0b      	ldr	r3, [pc, #44]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e96:	4908      	ldr	r1, [pc, #32]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ea2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ea6:	d109      	bne.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ea8:	4b03      	ldr	r3, [pc, #12]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	4a02      	ldr	r2, [pc, #8]	; (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004eae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004eb2:	60d3      	str	r3, [r2, #12]
 8004eb4:	e014      	b.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004eb6:	bf00      	nop
 8004eb8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ec0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ec4:	d10c      	bne.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	3304      	adds	r3, #4
 8004eca:	2101      	movs	r1, #1
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f000 f867 	bl	8004fa0 <RCCEx_PLLSAI1_Config>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ed6:	7cfb      	ldrb	r3, [r7, #19]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d001      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004edc:	7cfb      	ldrb	r3, [r7, #19]
 8004ede:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d02f      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004eec:	4b2b      	ldr	r3, [pc, #172]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004efa:	4928      	ldr	r1, [pc, #160]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f0a:	d10d      	bne.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3304      	adds	r3, #4
 8004f10:	2102      	movs	r1, #2
 8004f12:	4618      	mov	r0, r3
 8004f14:	f000 f844 	bl	8004fa0 <RCCEx_PLLSAI1_Config>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f1c:	7cfb      	ldrb	r3, [r7, #19]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d014      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004f22:	7cfb      	ldrb	r3, [r7, #19]
 8004f24:	74bb      	strb	r3, [r7, #18]
 8004f26:	e011      	b.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f30:	d10c      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	3320      	adds	r3, #32
 8004f36:	2102      	movs	r1, #2
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 f921 	bl	8005180 <RCCEx_PLLSAI2_Config>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f42:	7cfb      	ldrb	r3, [r7, #19]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004f48:	7cfb      	ldrb	r3, [r7, #19]
 8004f4a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004f58:	4b10      	ldr	r3, [pc, #64]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f5e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f66:	490d      	ldr	r1, [pc, #52]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00b      	beq.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f7a:	4b08      	ldr	r3, [pc, #32]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f80:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f8a:	4904      	ldr	r1, [pc, #16]	; (8004f9c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004f92:	7cbb      	ldrb	r3, [r7, #18]
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3718      	adds	r7, #24
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	40021000 	.word	0x40021000

08004fa0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004faa:	2300      	movs	r3, #0
 8004fac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004fae:	4b73      	ldr	r3, [pc, #460]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d018      	beq.n	8004fec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004fba:	4b70      	ldr	r3, [pc, #448]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fbc:	68db      	ldr	r3, [r3, #12]
 8004fbe:	f003 0203 	and.w	r2, r3, #3
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d10d      	bne.n	8004fe6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
       ||
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d009      	beq.n	8004fe6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004fd2:	4b6a      	ldr	r3, [pc, #424]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fd4:	68db      	ldr	r3, [r3, #12]
 8004fd6:	091b      	lsrs	r3, r3, #4
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	1c5a      	adds	r2, r3, #1
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
       ||
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d044      	beq.n	8005070 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	73fb      	strb	r3, [r7, #15]
 8004fea:	e041      	b.n	8005070 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d00c      	beq.n	800500e <RCCEx_PLLSAI1_Config+0x6e>
 8004ff4:	2b03      	cmp	r3, #3
 8004ff6:	d013      	beq.n	8005020 <RCCEx_PLLSAI1_Config+0x80>
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d120      	bne.n	800503e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ffc:	4b5f      	ldr	r3, [pc, #380]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d11d      	bne.n	8005044 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800500c:	e01a      	b.n	8005044 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800500e:	4b5b      	ldr	r3, [pc, #364]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005016:	2b00      	cmp	r3, #0
 8005018:	d116      	bne.n	8005048 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800501e:	e013      	b.n	8005048 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005020:	4b56      	ldr	r3, [pc, #344]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10f      	bne.n	800504c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800502c:	4b53      	ldr	r3, [pc, #332]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d109      	bne.n	800504c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800503c:	e006      	b.n	800504c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	73fb      	strb	r3, [r7, #15]
      break;
 8005042:	e004      	b.n	800504e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005044:	bf00      	nop
 8005046:	e002      	b.n	800504e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005048:	bf00      	nop
 800504a:	e000      	b.n	800504e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800504c:	bf00      	nop
    }

    if(status == HAL_OK)
 800504e:	7bfb      	ldrb	r3, [r7, #15]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10d      	bne.n	8005070 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005054:	4b49      	ldr	r3, [pc, #292]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6819      	ldr	r1, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	3b01      	subs	r3, #1
 8005066:	011b      	lsls	r3, r3, #4
 8005068:	430b      	orrs	r3, r1
 800506a:	4944      	ldr	r1, [pc, #272]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 800506c:	4313      	orrs	r3, r2
 800506e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005070:	7bfb      	ldrb	r3, [r7, #15]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d17d      	bne.n	8005172 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005076:	4b41      	ldr	r3, [pc, #260]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a40      	ldr	r2, [pc, #256]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 800507c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005080:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005082:	f7fc ffb7 	bl	8001ff4 <HAL_GetTick>
 8005086:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005088:	e009      	b.n	800509e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800508a:	f7fc ffb3 	bl	8001ff4 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	2b02      	cmp	r3, #2
 8005096:	d902      	bls.n	800509e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005098:	2303      	movs	r3, #3
 800509a:	73fb      	strb	r3, [r7, #15]
        break;
 800509c:	e005      	b.n	80050aa <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800509e:	4b37      	ldr	r3, [pc, #220]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d1ef      	bne.n	800508a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80050aa:	7bfb      	ldrb	r3, [r7, #15]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d160      	bne.n	8005172 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d111      	bne.n	80050da <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050b6:	4b31      	ldr	r3, [pc, #196]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80050be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	6892      	ldr	r2, [r2, #8]
 80050c6:	0211      	lsls	r1, r2, #8
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	68d2      	ldr	r2, [r2, #12]
 80050cc:	0912      	lsrs	r2, r2, #4
 80050ce:	0452      	lsls	r2, r2, #17
 80050d0:	430a      	orrs	r2, r1
 80050d2:	492a      	ldr	r1, [pc, #168]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	610b      	str	r3, [r1, #16]
 80050d8:	e027      	b.n	800512a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d112      	bne.n	8005106 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80050e0:	4b26      	ldr	r3, [pc, #152]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80050e8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	6892      	ldr	r2, [r2, #8]
 80050f0:	0211      	lsls	r1, r2, #8
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	6912      	ldr	r2, [r2, #16]
 80050f6:	0852      	lsrs	r2, r2, #1
 80050f8:	3a01      	subs	r2, #1
 80050fa:	0552      	lsls	r2, r2, #21
 80050fc:	430a      	orrs	r2, r1
 80050fe:	491f      	ldr	r1, [pc, #124]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005100:	4313      	orrs	r3, r2
 8005102:	610b      	str	r3, [r1, #16]
 8005104:	e011      	b.n	800512a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005106:	4b1d      	ldr	r3, [pc, #116]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005108:	691b      	ldr	r3, [r3, #16]
 800510a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800510e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	6892      	ldr	r2, [r2, #8]
 8005116:	0211      	lsls	r1, r2, #8
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	6952      	ldr	r2, [r2, #20]
 800511c:	0852      	lsrs	r2, r2, #1
 800511e:	3a01      	subs	r2, #1
 8005120:	0652      	lsls	r2, r2, #25
 8005122:	430a      	orrs	r2, r1
 8005124:	4915      	ldr	r1, [pc, #84]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005126:	4313      	orrs	r3, r2
 8005128:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800512a:	4b14      	ldr	r3, [pc, #80]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a13      	ldr	r2, [pc, #76]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005130:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005134:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005136:	f7fc ff5d 	bl	8001ff4 <HAL_GetTick>
 800513a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800513c:	e009      	b.n	8005152 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800513e:	f7fc ff59 	bl	8001ff4 <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	68bb      	ldr	r3, [r7, #8]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d902      	bls.n	8005152 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	73fb      	strb	r3, [r7, #15]
          break;
 8005150:	e005      	b.n	800515e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005152:	4b0a      	ldr	r3, [pc, #40]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0ef      	beq.n	800513e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800515e:	7bfb      	ldrb	r3, [r7, #15]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d106      	bne.n	8005172 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005164:	4b05      	ldr	r3, [pc, #20]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005166:	691a      	ldr	r2, [r3, #16]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	4903      	ldr	r1, [pc, #12]	; (800517c <RCCEx_PLLSAI1_Config+0x1dc>)
 800516e:	4313      	orrs	r3, r2
 8005170:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005172:	7bfb      	ldrb	r3, [r7, #15]
}
 8005174:	4618      	mov	r0, r3
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	40021000 	.word	0x40021000

08005180 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800518a:	2300      	movs	r3, #0
 800518c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800518e:	4b68      	ldr	r3, [pc, #416]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d018      	beq.n	80051cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800519a:	4b65      	ldr	r3, [pc, #404]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	f003 0203 	and.w	r2, r3, #3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d10d      	bne.n	80051c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
       ||
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d009      	beq.n	80051c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80051b2:	4b5f      	ldr	r3, [pc, #380]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	091b      	lsrs	r3, r3, #4
 80051b8:	f003 0307 	and.w	r3, r3, #7
 80051bc:	1c5a      	adds	r2, r3, #1
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
       ||
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d044      	beq.n	8005250 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	73fb      	strb	r3, [r7, #15]
 80051ca:	e041      	b.n	8005250 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d00c      	beq.n	80051ee <RCCEx_PLLSAI2_Config+0x6e>
 80051d4:	2b03      	cmp	r3, #3
 80051d6:	d013      	beq.n	8005200 <RCCEx_PLLSAI2_Config+0x80>
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d120      	bne.n	800521e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051dc:	4b54      	ldr	r3, [pc, #336]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d11d      	bne.n	8005224 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80051e8:	2301      	movs	r3, #1
 80051ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051ec:	e01a      	b.n	8005224 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051ee:	4b50      	ldr	r3, [pc, #320]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d116      	bne.n	8005228 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051fe:	e013      	b.n	8005228 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005200:	4b4b      	ldr	r3, [pc, #300]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10f      	bne.n	800522c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800520c:	4b48      	ldr	r3, [pc, #288]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d109      	bne.n	800522c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800521c:	e006      	b.n	800522c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	73fb      	strb	r3, [r7, #15]
      break;
 8005222:	e004      	b.n	800522e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005224:	bf00      	nop
 8005226:	e002      	b.n	800522e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005228:	bf00      	nop
 800522a:	e000      	b.n	800522e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800522c:	bf00      	nop
    }

    if(status == HAL_OK)
 800522e:	7bfb      	ldrb	r3, [r7, #15]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10d      	bne.n	8005250 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005234:	4b3e      	ldr	r3, [pc, #248]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6819      	ldr	r1, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	3b01      	subs	r3, #1
 8005246:	011b      	lsls	r3, r3, #4
 8005248:	430b      	orrs	r3, r1
 800524a:	4939      	ldr	r1, [pc, #228]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 800524c:	4313      	orrs	r3, r2
 800524e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005250:	7bfb      	ldrb	r3, [r7, #15]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d167      	bne.n	8005326 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005256:	4b36      	ldr	r3, [pc, #216]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a35      	ldr	r2, [pc, #212]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 800525c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005260:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005262:	f7fc fec7 	bl	8001ff4 <HAL_GetTick>
 8005266:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005268:	e009      	b.n	800527e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800526a:	f7fc fec3 	bl	8001ff4 <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d902      	bls.n	800527e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	73fb      	strb	r3, [r7, #15]
        break;
 800527c:	e005      	b.n	800528a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800527e:	4b2c      	ldr	r3, [pc, #176]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1ef      	bne.n	800526a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800528a:	7bfb      	ldrb	r3, [r7, #15]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d14a      	bne.n	8005326 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d111      	bne.n	80052ba <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005296:	4b26      	ldr	r3, [pc, #152]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005298:	695b      	ldr	r3, [r3, #20]
 800529a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800529e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6892      	ldr	r2, [r2, #8]
 80052a6:	0211      	lsls	r1, r2, #8
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	68d2      	ldr	r2, [r2, #12]
 80052ac:	0912      	lsrs	r2, r2, #4
 80052ae:	0452      	lsls	r2, r2, #17
 80052b0:	430a      	orrs	r2, r1
 80052b2:	491f      	ldr	r1, [pc, #124]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	614b      	str	r3, [r1, #20]
 80052b8:	e011      	b.n	80052de <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80052ba:	4b1d      	ldr	r3, [pc, #116]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80052c2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	6892      	ldr	r2, [r2, #8]
 80052ca:	0211      	lsls	r1, r2, #8
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	6912      	ldr	r2, [r2, #16]
 80052d0:	0852      	lsrs	r2, r2, #1
 80052d2:	3a01      	subs	r2, #1
 80052d4:	0652      	lsls	r2, r2, #25
 80052d6:	430a      	orrs	r2, r1
 80052d8:	4915      	ldr	r1, [pc, #84]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80052de:	4b14      	ldr	r3, [pc, #80]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a13      	ldr	r2, [pc, #76]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 80052e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052e8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ea:	f7fc fe83 	bl	8001ff4 <HAL_GetTick>
 80052ee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80052f0:	e009      	b.n	8005306 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80052f2:	f7fc fe7f 	bl	8001ff4 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d902      	bls.n	8005306 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	73fb      	strb	r3, [r7, #15]
          break;
 8005304:	e005      	b.n	8005312 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005306:	4b0a      	ldr	r3, [pc, #40]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d0ef      	beq.n	80052f2 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005312:	7bfb      	ldrb	r3, [r7, #15]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d106      	bne.n	8005326 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005318:	4b05      	ldr	r3, [pc, #20]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 800531a:	695a      	ldr	r2, [r3, #20]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	695b      	ldr	r3, [r3, #20]
 8005320:	4903      	ldr	r1, [pc, #12]	; (8005330 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005322:	4313      	orrs	r3, r2
 8005324:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005326:	7bfb      	ldrb	r3, [r7, #15]
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40021000 	.word	0x40021000

08005334 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e095      	b.n	8005472 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800534a:	2b00      	cmp	r3, #0
 800534c:	d108      	bne.n	8005360 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005356:	d009      	beq.n	800536c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	61da      	str	r2, [r3, #28]
 800535e:	e005      	b.n	800536c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005378:	b2db      	uxtb	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d106      	bne.n	800538c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f7fc fb14 	bl	80019b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2202      	movs	r2, #2
 8005390:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053ac:	d902      	bls.n	80053b4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053ae:	2300      	movs	r3, #0
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	e002      	b.n	80053ba <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053b8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80053c2:	d007      	beq.n	80053d4 <HAL_SPI_Init+0xa0>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053cc:	d002      	beq.n	80053d4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80053e4:	431a      	orrs	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	f003 0302 	and.w	r3, r3, #2
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	69db      	ldr	r3, [r3, #28]
 8005408:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800540c:	431a      	orrs	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005416:	ea42 0103 	orr.w	r1, r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800541e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	430a      	orrs	r2, r1
 8005428:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	0c1b      	lsrs	r3, r3, #16
 8005430:	f003 0204 	and.w	r2, r3, #4
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005438:	f003 0310 	and.w	r3, r3, #16
 800543c:	431a      	orrs	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005442:	f003 0308 	and.w	r3, r3, #8
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005450:	ea42 0103 	orr.w	r1, r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	430a      	orrs	r2, r1
 8005460:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b082      	sub	sp, #8
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e049      	b.n	8005520 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d106      	bne.n	80054a6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f7fc fae9 	bl	8001a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2202      	movs	r2, #2
 80054aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	3304      	adds	r3, #4
 80054b6:	4619      	mov	r1, r3
 80054b8:	4610      	mov	r0, r2
 80054ba:	f000 fb0d 	bl	8005ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2201      	movs	r2, #1
 80054d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2201      	movs	r2, #1
 80054da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b01      	cmp	r3, #1
 800553a:	d001      	beq.n	8005540 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e047      	b.n	80055d0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a23      	ldr	r2, [pc, #140]	; (80055dc <HAL_TIM_Base_Start+0xb4>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d01d      	beq.n	800558e <HAL_TIM_Base_Start+0x66>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800555a:	d018      	beq.n	800558e <HAL_TIM_Base_Start+0x66>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a1f      	ldr	r2, [pc, #124]	; (80055e0 <HAL_TIM_Base_Start+0xb8>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d013      	beq.n	800558e <HAL_TIM_Base_Start+0x66>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a1e      	ldr	r2, [pc, #120]	; (80055e4 <HAL_TIM_Base_Start+0xbc>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d00e      	beq.n	800558e <HAL_TIM_Base_Start+0x66>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a1c      	ldr	r2, [pc, #112]	; (80055e8 <HAL_TIM_Base_Start+0xc0>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d009      	beq.n	800558e <HAL_TIM_Base_Start+0x66>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a1b      	ldr	r2, [pc, #108]	; (80055ec <HAL_TIM_Base_Start+0xc4>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d004      	beq.n	800558e <HAL_TIM_Base_Start+0x66>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a19      	ldr	r2, [pc, #100]	; (80055f0 <HAL_TIM_Base_Start+0xc8>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d115      	bne.n	80055ba <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	4b17      	ldr	r3, [pc, #92]	; (80055f4 <HAL_TIM_Base_Start+0xcc>)
 8005596:	4013      	ands	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2b06      	cmp	r3, #6
 800559e:	d015      	beq.n	80055cc <HAL_TIM_Base_Start+0xa4>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055a6:	d011      	beq.n	80055cc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 0201 	orr.w	r2, r2, #1
 80055b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b8:	e008      	b.n	80055cc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f042 0201 	orr.w	r2, r2, #1
 80055c8:	601a      	str	r2, [r3, #0]
 80055ca:	e000      	b.n	80055ce <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3714      	adds	r7, #20
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr
 80055dc:	40012c00 	.word	0x40012c00
 80055e0:	40000400 	.word	0x40000400
 80055e4:	40000800 	.word	0x40000800
 80055e8:	40000c00 	.word	0x40000c00
 80055ec:	40013400 	.word	0x40013400
 80055f0:	40014000 	.word	0x40014000
 80055f4:	00010007 	.word	0x00010007

080055f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b085      	sub	sp, #20
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b01      	cmp	r3, #1
 800560a:	d001      	beq.n	8005610 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e04f      	b.n	80056b0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2202      	movs	r2, #2
 8005614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68da      	ldr	r2, [r3, #12]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f042 0201 	orr.w	r2, r2, #1
 8005626:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a23      	ldr	r2, [pc, #140]	; (80056bc <HAL_TIM_Base_Start_IT+0xc4>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d01d      	beq.n	800566e <HAL_TIM_Base_Start_IT+0x76>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800563a:	d018      	beq.n	800566e <HAL_TIM_Base_Start_IT+0x76>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a1f      	ldr	r2, [pc, #124]	; (80056c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d013      	beq.n	800566e <HAL_TIM_Base_Start_IT+0x76>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a1e      	ldr	r2, [pc, #120]	; (80056c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00e      	beq.n	800566e <HAL_TIM_Base_Start_IT+0x76>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a1c      	ldr	r2, [pc, #112]	; (80056c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d009      	beq.n	800566e <HAL_TIM_Base_Start_IT+0x76>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a1b      	ldr	r2, [pc, #108]	; (80056cc <HAL_TIM_Base_Start_IT+0xd4>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d004      	beq.n	800566e <HAL_TIM_Base_Start_IT+0x76>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a19      	ldr	r2, [pc, #100]	; (80056d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d115      	bne.n	800569a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	4b17      	ldr	r3, [pc, #92]	; (80056d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005676:	4013      	ands	r3, r2
 8005678:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2b06      	cmp	r3, #6
 800567e:	d015      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0xb4>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005686:	d011      	beq.n	80056ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f042 0201 	orr.w	r2, r2, #1
 8005696:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005698:	e008      	b.n	80056ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f042 0201 	orr.w	r2, r2, #1
 80056a8:	601a      	str	r2, [r3, #0]
 80056aa:	e000      	b.n	80056ae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80056ae:	2300      	movs	r3, #0
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3714      	adds	r7, #20
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr
 80056bc:	40012c00 	.word	0x40012c00
 80056c0:	40000400 	.word	0x40000400
 80056c4:	40000800 	.word	0x40000800
 80056c8:	40000c00 	.word	0x40000c00
 80056cc:	40013400 	.word	0x40013400
 80056d0:	40014000 	.word	0x40014000
 80056d4:	00010007 	.word	0x00010007

080056d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b082      	sub	sp, #8
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d122      	bne.n	8005734 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	f003 0302 	and.w	r3, r3, #2
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	d11b      	bne.n	8005734 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f06f 0202 	mvn.w	r2, #2
 8005704:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	f003 0303 	and.w	r3, r3, #3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d003      	beq.n	8005722 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 f9be 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 8005720:	e005      	b.n	800572e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f9b0 	bl	8005a88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 f9c1 	bl	8005ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	2b04      	cmp	r3, #4
 8005740:	d122      	bne.n	8005788 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	f003 0304 	and.w	r3, r3, #4
 800574c:	2b04      	cmp	r3, #4
 800574e:	d11b      	bne.n	8005788 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f06f 0204 	mvn.w	r2, #4
 8005758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2202      	movs	r2, #2
 800575e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f994 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 8005774:	e005      	b.n	8005782 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 f986 	bl	8005a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 f997 	bl	8005ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	f003 0308 	and.w	r3, r3, #8
 8005792:	2b08      	cmp	r3, #8
 8005794:	d122      	bne.n	80057dc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	f003 0308 	and.w	r3, r3, #8
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d11b      	bne.n	80057dc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f06f 0208 	mvn.w	r2, #8
 80057ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2204      	movs	r2, #4
 80057b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	f003 0303 	and.w	r3, r3, #3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d003      	beq.n	80057ca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f96a 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 80057c8:	e005      	b.n	80057d6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 f95c 	bl	8005a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f96d 	bl	8005ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	f003 0310 	and.w	r3, r3, #16
 80057e6:	2b10      	cmp	r3, #16
 80057e8:	d122      	bne.n	8005830 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68db      	ldr	r3, [r3, #12]
 80057f0:	f003 0310 	and.w	r3, r3, #16
 80057f4:	2b10      	cmp	r3, #16
 80057f6:	d11b      	bne.n	8005830 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f06f 0210 	mvn.w	r2, #16
 8005800:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2208      	movs	r2, #8
 8005806:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	69db      	ldr	r3, [r3, #28]
 800580e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f940 	bl	8005a9c <HAL_TIM_IC_CaptureCallback>
 800581c:	e005      	b.n	800582a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f932 	bl	8005a88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f000 f943 	bl	8005ab0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	f003 0301 	and.w	r3, r3, #1
 800583a:	2b01      	cmp	r3, #1
 800583c:	d10e      	bne.n	800585c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	f003 0301 	and.w	r3, r3, #1
 8005848:	2b01      	cmp	r3, #1
 800584a:	d107      	bne.n	800585c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f06f 0201 	mvn.w	r2, #1
 8005854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fb fc94 	bl	8001184 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005866:	2b80      	cmp	r3, #128	; 0x80
 8005868:	d10e      	bne.n	8005888 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005874:	2b80      	cmp	r3, #128	; 0x80
 8005876:	d107      	bne.n	8005888 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 faee 	bl	8005e64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	691b      	ldr	r3, [r3, #16]
 800588e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005892:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005896:	d10e      	bne.n	80058b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058a2:	2b80      	cmp	r3, #128	; 0x80
 80058a4:	d107      	bne.n	80058b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80058ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 fae1 	bl	8005e78 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	691b      	ldr	r3, [r3, #16]
 80058bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c0:	2b40      	cmp	r3, #64	; 0x40
 80058c2:	d10e      	bne.n	80058e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ce:	2b40      	cmp	r3, #64	; 0x40
 80058d0:	d107      	bne.n	80058e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f000 f8f1 	bl	8005ac4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	f003 0320 	and.w	r3, r3, #32
 80058ec:	2b20      	cmp	r3, #32
 80058ee:	d10e      	bne.n	800590e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	f003 0320 	and.w	r3, r3, #32
 80058fa:	2b20      	cmp	r3, #32
 80058fc:	d107      	bne.n	800590e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f06f 0220 	mvn.w	r2, #32
 8005906:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 faa1 	bl	8005e50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800590e:	bf00      	nop
 8005910:	3708      	adds	r7, #8
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005916:	b580      	push	{r7, lr}
 8005918:	b084      	sub	sp, #16
 800591a:	af00      	add	r7, sp, #0
 800591c:	6078      	str	r0, [r7, #4]
 800591e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005926:	2b01      	cmp	r3, #1
 8005928:	d101      	bne.n	800592e <HAL_TIM_ConfigClockSource+0x18>
 800592a:	2302      	movs	r3, #2
 800592c:	e0a8      	b.n	8005a80 <HAL_TIM_ConfigClockSource+0x16a>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2202      	movs	r2, #2
 800593a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800594c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005950:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005958:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2b40      	cmp	r3, #64	; 0x40
 8005968:	d067      	beq.n	8005a3a <HAL_TIM_ConfigClockSource+0x124>
 800596a:	2b40      	cmp	r3, #64	; 0x40
 800596c:	d80b      	bhi.n	8005986 <HAL_TIM_ConfigClockSource+0x70>
 800596e:	2b10      	cmp	r3, #16
 8005970:	d073      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x144>
 8005972:	2b10      	cmp	r3, #16
 8005974:	d802      	bhi.n	800597c <HAL_TIM_ConfigClockSource+0x66>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d06f      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800597a:	e078      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800597c:	2b20      	cmp	r3, #32
 800597e:	d06c      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x144>
 8005980:	2b30      	cmp	r3, #48	; 0x30
 8005982:	d06a      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x144>
      break;
 8005984:	e073      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005986:	2b70      	cmp	r3, #112	; 0x70
 8005988:	d00d      	beq.n	80059a6 <HAL_TIM_ConfigClockSource+0x90>
 800598a:	2b70      	cmp	r3, #112	; 0x70
 800598c:	d804      	bhi.n	8005998 <HAL_TIM_ConfigClockSource+0x82>
 800598e:	2b50      	cmp	r3, #80	; 0x50
 8005990:	d033      	beq.n	80059fa <HAL_TIM_ConfigClockSource+0xe4>
 8005992:	2b60      	cmp	r3, #96	; 0x60
 8005994:	d041      	beq.n	8005a1a <HAL_TIM_ConfigClockSource+0x104>
      break;
 8005996:	e06a      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005998:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800599c:	d066      	beq.n	8005a6c <HAL_TIM_ConfigClockSource+0x156>
 800599e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80059a2:	d017      	beq.n	80059d4 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80059a4:	e063      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6818      	ldr	r0, [r3, #0]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	6899      	ldr	r1, [r3, #8]
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	685a      	ldr	r2, [r3, #4]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f000 f9a3 	bl	8005d00 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80059c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	609a      	str	r2, [r3, #8]
      break;
 80059d2:	e04c      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6818      	ldr	r0, [r3, #0]
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	6899      	ldr	r1, [r3, #8]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685a      	ldr	r2, [r3, #4]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	f000 f98c 	bl	8005d00 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689a      	ldr	r2, [r3, #8]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059f6:	609a      	str	r2, [r3, #8]
      break;
 80059f8:	e039      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6818      	ldr	r0, [r3, #0]
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	6859      	ldr	r1, [r3, #4]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	68db      	ldr	r3, [r3, #12]
 8005a06:	461a      	mov	r2, r3
 8005a08:	f000 f900 	bl	8005c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2150      	movs	r1, #80	; 0x50
 8005a12:	4618      	mov	r0, r3
 8005a14:	f000 f959 	bl	8005cca <TIM_ITRx_SetConfig>
      break;
 8005a18:	e029      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6818      	ldr	r0, [r3, #0]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	6859      	ldr	r1, [r3, #4]
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	461a      	mov	r2, r3
 8005a28:	f000 f91f 	bl	8005c6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2160      	movs	r1, #96	; 0x60
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 f949 	bl	8005cca <TIM_ITRx_SetConfig>
      break;
 8005a38:	e019      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6818      	ldr	r0, [r3, #0]
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	6859      	ldr	r1, [r3, #4]
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	461a      	mov	r2, r3
 8005a48:	f000 f8e0 	bl	8005c0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2140      	movs	r1, #64	; 0x40
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 f939 	bl	8005cca <TIM_ITRx_SetConfig>
      break;
 8005a58:	e009      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4619      	mov	r1, r3
 8005a64:	4610      	mov	r0, r2
 8005a66:	f000 f930 	bl	8005cca <TIM_ITRx_SetConfig>
        break;
 8005a6a:	e000      	b.n	8005a6e <HAL_TIM_ConfigClockSource+0x158>
      break;
 8005a6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a40      	ldr	r2, [pc, #256]	; (8005bec <TIM_Base_SetConfig+0x114>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d013      	beq.n	8005b18 <TIM_Base_SetConfig+0x40>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005af6:	d00f      	beq.n	8005b18 <TIM_Base_SetConfig+0x40>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a3d      	ldr	r2, [pc, #244]	; (8005bf0 <TIM_Base_SetConfig+0x118>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d00b      	beq.n	8005b18 <TIM_Base_SetConfig+0x40>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a3c      	ldr	r2, [pc, #240]	; (8005bf4 <TIM_Base_SetConfig+0x11c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d007      	beq.n	8005b18 <TIM_Base_SetConfig+0x40>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a3b      	ldr	r2, [pc, #236]	; (8005bf8 <TIM_Base_SetConfig+0x120>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d003      	beq.n	8005b18 <TIM_Base_SetConfig+0x40>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a3a      	ldr	r2, [pc, #232]	; (8005bfc <TIM_Base_SetConfig+0x124>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d108      	bne.n	8005b2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a2f      	ldr	r2, [pc, #188]	; (8005bec <TIM_Base_SetConfig+0x114>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d01f      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b38:	d01b      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a2c      	ldr	r2, [pc, #176]	; (8005bf0 <TIM_Base_SetConfig+0x118>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d017      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a2b      	ldr	r2, [pc, #172]	; (8005bf4 <TIM_Base_SetConfig+0x11c>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d013      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a2a      	ldr	r2, [pc, #168]	; (8005bf8 <TIM_Base_SetConfig+0x120>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00f      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a29      	ldr	r2, [pc, #164]	; (8005bfc <TIM_Base_SetConfig+0x124>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d00b      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a28      	ldr	r2, [pc, #160]	; (8005c00 <TIM_Base_SetConfig+0x128>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d007      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a27      	ldr	r2, [pc, #156]	; (8005c04 <TIM_Base_SetConfig+0x12c>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d003      	beq.n	8005b72 <TIM_Base_SetConfig+0x9a>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	4a26      	ldr	r2, [pc, #152]	; (8005c08 <TIM_Base_SetConfig+0x130>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d108      	bne.n	8005b84 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	68db      	ldr	r3, [r3, #12]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	4313      	orrs	r3, r2
 8005b82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	689a      	ldr	r2, [r3, #8]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a10      	ldr	r2, [pc, #64]	; (8005bec <TIM_Base_SetConfig+0x114>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d00f      	beq.n	8005bd0 <TIM_Base_SetConfig+0xf8>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a12      	ldr	r2, [pc, #72]	; (8005bfc <TIM_Base_SetConfig+0x124>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d00b      	beq.n	8005bd0 <TIM_Base_SetConfig+0xf8>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a11      	ldr	r2, [pc, #68]	; (8005c00 <TIM_Base_SetConfig+0x128>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d007      	beq.n	8005bd0 <TIM_Base_SetConfig+0xf8>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a10      	ldr	r2, [pc, #64]	; (8005c04 <TIM_Base_SetConfig+0x12c>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d003      	beq.n	8005bd0 <TIM_Base_SetConfig+0xf8>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a0f      	ldr	r2, [pc, #60]	; (8005c08 <TIM_Base_SetConfig+0x130>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d103      	bne.n	8005bd8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	691a      	ldr	r2, [r3, #16]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	615a      	str	r2, [r3, #20]
}
 8005bde:	bf00      	nop
 8005be0:	3714      	adds	r7, #20
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr
 8005bea:	bf00      	nop
 8005bec:	40012c00 	.word	0x40012c00
 8005bf0:	40000400 	.word	0x40000400
 8005bf4:	40000800 	.word	0x40000800
 8005bf8:	40000c00 	.word	0x40000c00
 8005bfc:	40013400 	.word	0x40013400
 8005c00:	40014000 	.word	0x40014000
 8005c04:	40014400 	.word	0x40014400
 8005c08:	40014800 	.word	0x40014800

08005c0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b087      	sub	sp, #28
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
 8005c1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	f023 0201 	bic.w	r2, r3, #1
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	011b      	lsls	r3, r3, #4
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	f023 030a 	bic.w	r3, r3, #10
 8005c48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	693a      	ldr	r2, [r7, #16]
 8005c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	621a      	str	r2, [r3, #32]
}
 8005c5e:	bf00      	nop
 8005c60:	371c      	adds	r7, #28
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr

08005c6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b087      	sub	sp, #28
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	60f8      	str	r0, [r7, #12]
 8005c72:	60b9      	str	r1, [r7, #8]
 8005c74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	f023 0210 	bic.w	r2, r3, #16
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	031b      	lsls	r3, r3, #12
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ca6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	697a      	ldr	r2, [r7, #20]
 8005cb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	621a      	str	r2, [r3, #32]
}
 8005cbe:	bf00      	nop
 8005cc0:	371c      	adds	r7, #28
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b085      	sub	sp, #20
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ce0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f043 0307 	orr.w	r3, r3, #7
 8005cec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	609a      	str	r2, [r3, #8]
}
 8005cf4:	bf00      	nop
 8005cf6:	3714      	adds	r7, #20
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b087      	sub	sp, #28
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	607a      	str	r2, [r7, #4]
 8005d0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	021a      	lsls	r2, r3, #8
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	431a      	orrs	r2, r3
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	371c      	adds	r7, #28
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b085      	sub	sp, #20
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d101      	bne.n	8005d58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d54:	2302      	movs	r3, #2
 8005d56:	e068      	b.n	8005e2a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2202      	movs	r2, #2
 8005d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a2e      	ldr	r2, [pc, #184]	; (8005e38 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d004      	beq.n	8005d8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a2d      	ldr	r2, [pc, #180]	; (8005e3c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d108      	bne.n	8005d9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005da4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a1e      	ldr	r2, [pc, #120]	; (8005e38 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d01d      	beq.n	8005dfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dca:	d018      	beq.n	8005dfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a1b      	ldr	r2, [pc, #108]	; (8005e40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d013      	beq.n	8005dfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	4a1a      	ldr	r2, [pc, #104]	; (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d00e      	beq.n	8005dfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a18      	ldr	r2, [pc, #96]	; (8005e48 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d009      	beq.n	8005dfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a13      	ldr	r2, [pc, #76]	; (8005e3c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d004      	beq.n	8005dfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	4a14      	ldr	r2, [pc, #80]	; (8005e4c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d10c      	bne.n	8005e18 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3714      	adds	r7, #20
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	40012c00 	.word	0x40012c00
 8005e3c:	40013400 	.word	0x40013400
 8005e40:	40000400 	.word	0x40000400
 8005e44:	40000800 	.word	0x40000800
 8005e48:	40000c00 	.word	0x40000c00
 8005e4c:	40014000 	.word	0x40014000

08005e50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e50:	b480      	push	{r7}
 8005e52:	b083      	sub	sp, #12
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e58:	bf00      	nop
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr

08005e64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e6c:	bf00      	nop
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr

08005e78 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e80:	bf00      	nop
 8005e82:	370c      	adds	r7, #12
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d101      	bne.n	8005e9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e040      	b.n	8005f20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d106      	bne.n	8005eb4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7fb fe1a 	bl	8001ae8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2224      	movs	r2, #36	; 0x24
 8005eb8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f022 0201 	bic.w	r2, r2, #1
 8005ec8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 fa1c 	bl	8006308 <UART_SetConfig>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d101      	bne.n	8005eda <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e022      	b.n	8005f20 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 fc9a 	bl	800681c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ef6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689a      	ldr	r2, [r3, #8]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f18:	6878      	ldr	r0, [r7, #4]
 8005f1a:	f000 fd21 	bl	8006960 <UART_CheckIdleState>
 8005f1e:	4603      	mov	r3, r0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3708      	adds	r7, #8
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}

08005f28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08a      	sub	sp, #40	; 0x28
 8005f2c:	af02      	add	r7, sp, #8
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	60b9      	str	r1, [r7, #8]
 8005f32:	603b      	str	r3, [r7, #0]
 8005f34:	4613      	mov	r3, r2
 8005f36:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f3c:	2b20      	cmp	r3, #32
 8005f3e:	f040 8081 	bne.w	8006044 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d002      	beq.n	8005f4e <HAL_UART_Transmit+0x26>
 8005f48:	88fb      	ldrh	r3, [r7, #6]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d101      	bne.n	8005f52 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e079      	b.n	8006046 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d101      	bne.n	8005f60 <HAL_UART_Transmit+0x38>
 8005f5c:	2302      	movs	r3, #2
 8005f5e:	e072      	b.n	8006046 <HAL_UART_Transmit+0x11e>
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2221      	movs	r2, #33	; 0x21
 8005f72:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005f74:	f7fc f83e 	bl	8001ff4 <HAL_GetTick>
 8005f78:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	88fa      	ldrh	r2, [r7, #6]
 8005f7e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	88fa      	ldrh	r2, [r7, #6]
 8005f86:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f92:	d108      	bne.n	8005fa6 <HAL_UART_Transmit+0x7e>
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d104      	bne.n	8005fa6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	61bb      	str	r3, [r7, #24]
 8005fa4:	e003      	b.n	8005fae <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005faa:	2300      	movs	r3, #0
 8005fac:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8005fb6:	e02d      	b.n	8006014 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	9300      	str	r3, [sp, #0]
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	2180      	movs	r1, #128	; 0x80
 8005fc2:	68f8      	ldr	r0, [r7, #12]
 8005fc4:	f000 fd11 	bl	80069ea <UART_WaitOnFlagUntilTimeout>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e039      	b.n	8006046 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d10b      	bne.n	8005ff0 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	881a      	ldrh	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fe4:	b292      	uxth	r2, r2
 8005fe6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	3302      	adds	r3, #2
 8005fec:	61bb      	str	r3, [r7, #24]
 8005fee:	e008      	b.n	8006002 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	781a      	ldrb	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	b292      	uxth	r2, r2
 8005ffa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005ffc:	69fb      	ldr	r3, [r7, #28]
 8005ffe:	3301      	adds	r3, #1
 8006000:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006008:	b29b      	uxth	r3, r3
 800600a:	3b01      	subs	r3, #1
 800600c:	b29a      	uxth	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800601a:	b29b      	uxth	r3, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d1cb      	bne.n	8005fb8 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	2200      	movs	r2, #0
 8006028:	2140      	movs	r1, #64	; 0x40
 800602a:	68f8      	ldr	r0, [r7, #12]
 800602c:	f000 fcdd 	bl	80069ea <UART_WaitOnFlagUntilTimeout>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d001      	beq.n	800603a <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e005      	b.n	8006046 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2220      	movs	r2, #32
 800603e:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006040:	2300      	movs	r3, #0
 8006042:	e000      	b.n	8006046 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006044:	2302      	movs	r3, #2
  }
}
 8006046:	4618      	mov	r0, r3
 8006048:	3720      	adds	r7, #32
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
	...

08006050 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b088      	sub	sp, #32
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006070:	69fa      	ldr	r2, [r7, #28]
 8006072:	f640 030f 	movw	r3, #2063	; 0x80f
 8006076:	4013      	ands	r3, r2
 8006078:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d113      	bne.n	80060a8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	f003 0320 	and.w	r3, r3, #32
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00e      	beq.n	80060a8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	f003 0320 	and.w	r3, r3, #32
 8006090:	2b00      	cmp	r3, #0
 8006092:	d009      	beq.n	80060a8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006098:	2b00      	cmp	r3, #0
 800609a:	f000 8114 	beq.w	80062c6 <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	4798      	blx	r3
      }
      return;
 80060a6:	e10e      	b.n	80062c6 <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80060a8:	693b      	ldr	r3, [r7, #16]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 80d6 	beq.w	800625c <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d105      	bne.n	80060c6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80060ba:	69ba      	ldr	r2, [r7, #24]
 80060bc:	4b86      	ldr	r3, [pc, #536]	; (80062d8 <HAL_UART_IRQHandler+0x288>)
 80060be:	4013      	ands	r3, r2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f000 80cb 	beq.w	800625c <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00e      	beq.n	80060ee <HAL_UART_IRQHandler+0x9e>
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d009      	beq.n	80060ee <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2201      	movs	r2, #1
 80060e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80060e6:	f043 0201 	orr.w	r2, r3, #1
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	f003 0302 	and.w	r3, r3, #2
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00e      	beq.n	8006116 <HAL_UART_IRQHandler+0xc6>
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	f003 0301 	and.w	r3, r3, #1
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d009      	beq.n	8006116 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2202      	movs	r2, #2
 8006108:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800610e:	f043 0204 	orr.w	r2, r3, #4
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	f003 0304 	and.w	r3, r3, #4
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00e      	beq.n	800613e <HAL_UART_IRQHandler+0xee>
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	f003 0301 	and.w	r3, r3, #1
 8006126:	2b00      	cmp	r3, #0
 8006128:	d009      	beq.n	800613e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2204      	movs	r2, #4
 8006130:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006136:	f043 0202 	orr.w	r2, r3, #2
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	f003 0308 	and.w	r3, r3, #8
 8006144:	2b00      	cmp	r3, #0
 8006146:	d013      	beq.n	8006170 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	f003 0320 	and.w	r3, r3, #32
 800614e:	2b00      	cmp	r3, #0
 8006150:	d104      	bne.n	800615c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006158:	2b00      	cmp	r3, #0
 800615a:	d009      	beq.n	8006170 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2208      	movs	r2, #8
 8006162:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006168:	f043 0208 	orr.w	r2, r3, #8
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00f      	beq.n	800619a <HAL_UART_IRQHandler+0x14a>
 800617a:	69bb      	ldr	r3, [r7, #24]
 800617c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00a      	beq.n	800619a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800618c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006192:	f043 0220 	orr.w	r2, r3, #32
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 8093 	beq.w	80062ca <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	f003 0320 	and.w	r3, r3, #32
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d00c      	beq.n	80061c8 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d007      	beq.n	80061c8 <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d003      	beq.n	80061c8 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061cc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d8:	2b40      	cmp	r3, #64	; 0x40
 80061da:	d004      	beq.n	80061e6 <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d031      	beq.n	800624a <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 fc7a 	bl	8006ae0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f6:	2b40      	cmp	r3, #64	; 0x40
 80061f8:	d123      	bne.n	8006242 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689a      	ldr	r2, [r3, #8]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006208:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800620e:	2b00      	cmp	r3, #0
 8006210:	d013      	beq.n	800623a <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006216:	4a31      	ldr	r2, [pc, #196]	; (80062dc <HAL_UART_IRQHandler+0x28c>)
 8006218:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800621e:	4618      	mov	r0, r3
 8006220:	f7fd fac2 	bl	80037a8 <HAL_DMA_Abort_IT>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d016      	beq.n	8006258 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800622e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006234:	4610      	mov	r0, r2
 8006236:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006238:	e00e      	b.n	8006258 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f85a 	bl	80062f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006240:	e00a      	b.n	8006258 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f856 	bl	80062f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006248:	e006      	b.n	8006258 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f852 	bl	80062f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8006256:	e038      	b.n	80062ca <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006258:	bf00      	nop
    return;
 800625a:	e036      	b.n	80062ca <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00d      	beq.n	8006282 <HAL_UART_IRQHandler+0x232>
 8006266:	697b      	ldr	r3, [r7, #20]
 8006268:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800626c:	2b00      	cmp	r3, #0
 800626e:	d008      	beq.n	8006282 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006278:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fc7f 	bl	8006b7e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006280:	e026      	b.n	80062d0 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006288:	2b00      	cmp	r3, #0
 800628a:	d00d      	beq.n	80062a8 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006292:	2b00      	cmp	r3, #0
 8006294:	d008      	beq.n	80062a8 <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800629a:	2b00      	cmp	r3, #0
 800629c:	d017      	beq.n	80062ce <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	4798      	blx	r3
    }
    return;
 80062a6:	e012      	b.n	80062ce <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00e      	beq.n	80062d0 <HAL_UART_IRQHandler+0x280>
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d009      	beq.n	80062d0 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 fc45 	bl	8006b4c <UART_EndTransmit_IT>
    return;
 80062c2:	bf00      	nop
 80062c4:	e004      	b.n	80062d0 <HAL_UART_IRQHandler+0x280>
      return;
 80062c6:	bf00      	nop
 80062c8:	e002      	b.n	80062d0 <HAL_UART_IRQHandler+0x280>
    return;
 80062ca:	bf00      	nop
 80062cc:	e000      	b.n	80062d0 <HAL_UART_IRQHandler+0x280>
    return;
 80062ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80062d0:	3720      	adds	r7, #32
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop
 80062d8:	04000120 	.word	0x04000120
 80062dc:	08006b21 	.word	0x08006b21

080062e0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b083      	sub	sp, #12
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80062e8:	bf00      	nop
 80062ea:	370c      	adds	r7, #12
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr

080062f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062f4:	b480      	push	{r7}
 80062f6:	b083      	sub	sp, #12
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006308:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800630c:	b088      	sub	sp, #32
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	689a      	ldr	r2, [r3, #8]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	431a      	orrs	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	695b      	ldr	r3, [r3, #20]
 8006324:	431a      	orrs	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	69db      	ldr	r3, [r3, #28]
 800632a:	4313      	orrs	r3, r2
 800632c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	4bac      	ldr	r3, [pc, #688]	; (80065e8 <UART_SetConfig+0x2e0>)
 8006336:	4013      	ands	r3, r2
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	6812      	ldr	r2, [r2, #0]
 800633c:	69f9      	ldr	r1, [r7, #28]
 800633e:	430b      	orrs	r3, r1
 8006340:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	68da      	ldr	r2, [r3, #12]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	430a      	orrs	r2, r1
 8006356:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4aa2      	ldr	r2, [pc, #648]	; (80065ec <UART_SetConfig+0x2e4>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d004      	beq.n	8006372 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a1b      	ldr	r3, [r3, #32]
 800636c:	69fa      	ldr	r2, [r7, #28]
 800636e:	4313      	orrs	r3, r2
 8006370:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	69fa      	ldr	r2, [r7, #28]
 8006382:	430a      	orrs	r2, r1
 8006384:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a99      	ldr	r2, [pc, #612]	; (80065f0 <UART_SetConfig+0x2e8>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d121      	bne.n	80063d4 <UART_SetConfig+0xcc>
 8006390:	4b98      	ldr	r3, [pc, #608]	; (80065f4 <UART_SetConfig+0x2ec>)
 8006392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006396:	f003 0303 	and.w	r3, r3, #3
 800639a:	2b03      	cmp	r3, #3
 800639c:	d816      	bhi.n	80063cc <UART_SetConfig+0xc4>
 800639e:	a201      	add	r2, pc, #4	; (adr r2, 80063a4 <UART_SetConfig+0x9c>)
 80063a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a4:	080063b5 	.word	0x080063b5
 80063a8:	080063c1 	.word	0x080063c1
 80063ac:	080063bb 	.word	0x080063bb
 80063b0:	080063c7 	.word	0x080063c7
 80063b4:	2301      	movs	r3, #1
 80063b6:	76fb      	strb	r3, [r7, #27]
 80063b8:	e0e8      	b.n	800658c <UART_SetConfig+0x284>
 80063ba:	2302      	movs	r3, #2
 80063bc:	76fb      	strb	r3, [r7, #27]
 80063be:	e0e5      	b.n	800658c <UART_SetConfig+0x284>
 80063c0:	2304      	movs	r3, #4
 80063c2:	76fb      	strb	r3, [r7, #27]
 80063c4:	e0e2      	b.n	800658c <UART_SetConfig+0x284>
 80063c6:	2308      	movs	r3, #8
 80063c8:	76fb      	strb	r3, [r7, #27]
 80063ca:	e0df      	b.n	800658c <UART_SetConfig+0x284>
 80063cc:	2310      	movs	r3, #16
 80063ce:	76fb      	strb	r3, [r7, #27]
 80063d0:	bf00      	nop
 80063d2:	e0db      	b.n	800658c <UART_SetConfig+0x284>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a87      	ldr	r2, [pc, #540]	; (80065f8 <UART_SetConfig+0x2f0>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d134      	bne.n	8006448 <UART_SetConfig+0x140>
 80063de:	4b85      	ldr	r3, [pc, #532]	; (80065f4 <UART_SetConfig+0x2ec>)
 80063e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063e4:	f003 030c 	and.w	r3, r3, #12
 80063e8:	2b0c      	cmp	r3, #12
 80063ea:	d829      	bhi.n	8006440 <UART_SetConfig+0x138>
 80063ec:	a201      	add	r2, pc, #4	; (adr r2, 80063f4 <UART_SetConfig+0xec>)
 80063ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f2:	bf00      	nop
 80063f4:	08006429 	.word	0x08006429
 80063f8:	08006441 	.word	0x08006441
 80063fc:	08006441 	.word	0x08006441
 8006400:	08006441 	.word	0x08006441
 8006404:	08006435 	.word	0x08006435
 8006408:	08006441 	.word	0x08006441
 800640c:	08006441 	.word	0x08006441
 8006410:	08006441 	.word	0x08006441
 8006414:	0800642f 	.word	0x0800642f
 8006418:	08006441 	.word	0x08006441
 800641c:	08006441 	.word	0x08006441
 8006420:	08006441 	.word	0x08006441
 8006424:	0800643b 	.word	0x0800643b
 8006428:	2300      	movs	r3, #0
 800642a:	76fb      	strb	r3, [r7, #27]
 800642c:	e0ae      	b.n	800658c <UART_SetConfig+0x284>
 800642e:	2302      	movs	r3, #2
 8006430:	76fb      	strb	r3, [r7, #27]
 8006432:	e0ab      	b.n	800658c <UART_SetConfig+0x284>
 8006434:	2304      	movs	r3, #4
 8006436:	76fb      	strb	r3, [r7, #27]
 8006438:	e0a8      	b.n	800658c <UART_SetConfig+0x284>
 800643a:	2308      	movs	r3, #8
 800643c:	76fb      	strb	r3, [r7, #27]
 800643e:	e0a5      	b.n	800658c <UART_SetConfig+0x284>
 8006440:	2310      	movs	r3, #16
 8006442:	76fb      	strb	r3, [r7, #27]
 8006444:	bf00      	nop
 8006446:	e0a1      	b.n	800658c <UART_SetConfig+0x284>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a6b      	ldr	r2, [pc, #428]	; (80065fc <UART_SetConfig+0x2f4>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d120      	bne.n	8006494 <UART_SetConfig+0x18c>
 8006452:	4b68      	ldr	r3, [pc, #416]	; (80065f4 <UART_SetConfig+0x2ec>)
 8006454:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006458:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800645c:	2b10      	cmp	r3, #16
 800645e:	d00f      	beq.n	8006480 <UART_SetConfig+0x178>
 8006460:	2b10      	cmp	r3, #16
 8006462:	d802      	bhi.n	800646a <UART_SetConfig+0x162>
 8006464:	2b00      	cmp	r3, #0
 8006466:	d005      	beq.n	8006474 <UART_SetConfig+0x16c>
 8006468:	e010      	b.n	800648c <UART_SetConfig+0x184>
 800646a:	2b20      	cmp	r3, #32
 800646c:	d005      	beq.n	800647a <UART_SetConfig+0x172>
 800646e:	2b30      	cmp	r3, #48	; 0x30
 8006470:	d009      	beq.n	8006486 <UART_SetConfig+0x17e>
 8006472:	e00b      	b.n	800648c <UART_SetConfig+0x184>
 8006474:	2300      	movs	r3, #0
 8006476:	76fb      	strb	r3, [r7, #27]
 8006478:	e088      	b.n	800658c <UART_SetConfig+0x284>
 800647a:	2302      	movs	r3, #2
 800647c:	76fb      	strb	r3, [r7, #27]
 800647e:	e085      	b.n	800658c <UART_SetConfig+0x284>
 8006480:	2304      	movs	r3, #4
 8006482:	76fb      	strb	r3, [r7, #27]
 8006484:	e082      	b.n	800658c <UART_SetConfig+0x284>
 8006486:	2308      	movs	r3, #8
 8006488:	76fb      	strb	r3, [r7, #27]
 800648a:	e07f      	b.n	800658c <UART_SetConfig+0x284>
 800648c:	2310      	movs	r3, #16
 800648e:	76fb      	strb	r3, [r7, #27]
 8006490:	bf00      	nop
 8006492:	e07b      	b.n	800658c <UART_SetConfig+0x284>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a59      	ldr	r2, [pc, #356]	; (8006600 <UART_SetConfig+0x2f8>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d120      	bne.n	80064e0 <UART_SetConfig+0x1d8>
 800649e:	4b55      	ldr	r3, [pc, #340]	; (80065f4 <UART_SetConfig+0x2ec>)
 80064a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064a4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80064a8:	2b40      	cmp	r3, #64	; 0x40
 80064aa:	d00f      	beq.n	80064cc <UART_SetConfig+0x1c4>
 80064ac:	2b40      	cmp	r3, #64	; 0x40
 80064ae:	d802      	bhi.n	80064b6 <UART_SetConfig+0x1ae>
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d005      	beq.n	80064c0 <UART_SetConfig+0x1b8>
 80064b4:	e010      	b.n	80064d8 <UART_SetConfig+0x1d0>
 80064b6:	2b80      	cmp	r3, #128	; 0x80
 80064b8:	d005      	beq.n	80064c6 <UART_SetConfig+0x1be>
 80064ba:	2bc0      	cmp	r3, #192	; 0xc0
 80064bc:	d009      	beq.n	80064d2 <UART_SetConfig+0x1ca>
 80064be:	e00b      	b.n	80064d8 <UART_SetConfig+0x1d0>
 80064c0:	2300      	movs	r3, #0
 80064c2:	76fb      	strb	r3, [r7, #27]
 80064c4:	e062      	b.n	800658c <UART_SetConfig+0x284>
 80064c6:	2302      	movs	r3, #2
 80064c8:	76fb      	strb	r3, [r7, #27]
 80064ca:	e05f      	b.n	800658c <UART_SetConfig+0x284>
 80064cc:	2304      	movs	r3, #4
 80064ce:	76fb      	strb	r3, [r7, #27]
 80064d0:	e05c      	b.n	800658c <UART_SetConfig+0x284>
 80064d2:	2308      	movs	r3, #8
 80064d4:	76fb      	strb	r3, [r7, #27]
 80064d6:	e059      	b.n	800658c <UART_SetConfig+0x284>
 80064d8:	2310      	movs	r3, #16
 80064da:	76fb      	strb	r3, [r7, #27]
 80064dc:	bf00      	nop
 80064de:	e055      	b.n	800658c <UART_SetConfig+0x284>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4a47      	ldr	r2, [pc, #284]	; (8006604 <UART_SetConfig+0x2fc>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d124      	bne.n	8006534 <UART_SetConfig+0x22c>
 80064ea:	4b42      	ldr	r3, [pc, #264]	; (80065f4 <UART_SetConfig+0x2ec>)
 80064ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064f8:	d012      	beq.n	8006520 <UART_SetConfig+0x218>
 80064fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064fe:	d802      	bhi.n	8006506 <UART_SetConfig+0x1fe>
 8006500:	2b00      	cmp	r3, #0
 8006502:	d007      	beq.n	8006514 <UART_SetConfig+0x20c>
 8006504:	e012      	b.n	800652c <UART_SetConfig+0x224>
 8006506:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800650a:	d006      	beq.n	800651a <UART_SetConfig+0x212>
 800650c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006510:	d009      	beq.n	8006526 <UART_SetConfig+0x21e>
 8006512:	e00b      	b.n	800652c <UART_SetConfig+0x224>
 8006514:	2300      	movs	r3, #0
 8006516:	76fb      	strb	r3, [r7, #27]
 8006518:	e038      	b.n	800658c <UART_SetConfig+0x284>
 800651a:	2302      	movs	r3, #2
 800651c:	76fb      	strb	r3, [r7, #27]
 800651e:	e035      	b.n	800658c <UART_SetConfig+0x284>
 8006520:	2304      	movs	r3, #4
 8006522:	76fb      	strb	r3, [r7, #27]
 8006524:	e032      	b.n	800658c <UART_SetConfig+0x284>
 8006526:	2308      	movs	r3, #8
 8006528:	76fb      	strb	r3, [r7, #27]
 800652a:	e02f      	b.n	800658c <UART_SetConfig+0x284>
 800652c:	2310      	movs	r3, #16
 800652e:	76fb      	strb	r3, [r7, #27]
 8006530:	bf00      	nop
 8006532:	e02b      	b.n	800658c <UART_SetConfig+0x284>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a2c      	ldr	r2, [pc, #176]	; (80065ec <UART_SetConfig+0x2e4>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d124      	bne.n	8006588 <UART_SetConfig+0x280>
 800653e:	4b2d      	ldr	r3, [pc, #180]	; (80065f4 <UART_SetConfig+0x2ec>)
 8006540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006544:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006548:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800654c:	d012      	beq.n	8006574 <UART_SetConfig+0x26c>
 800654e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006552:	d802      	bhi.n	800655a <UART_SetConfig+0x252>
 8006554:	2b00      	cmp	r3, #0
 8006556:	d007      	beq.n	8006568 <UART_SetConfig+0x260>
 8006558:	e012      	b.n	8006580 <UART_SetConfig+0x278>
 800655a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800655e:	d006      	beq.n	800656e <UART_SetConfig+0x266>
 8006560:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006564:	d009      	beq.n	800657a <UART_SetConfig+0x272>
 8006566:	e00b      	b.n	8006580 <UART_SetConfig+0x278>
 8006568:	2300      	movs	r3, #0
 800656a:	76fb      	strb	r3, [r7, #27]
 800656c:	e00e      	b.n	800658c <UART_SetConfig+0x284>
 800656e:	2302      	movs	r3, #2
 8006570:	76fb      	strb	r3, [r7, #27]
 8006572:	e00b      	b.n	800658c <UART_SetConfig+0x284>
 8006574:	2304      	movs	r3, #4
 8006576:	76fb      	strb	r3, [r7, #27]
 8006578:	e008      	b.n	800658c <UART_SetConfig+0x284>
 800657a:	2308      	movs	r3, #8
 800657c:	76fb      	strb	r3, [r7, #27]
 800657e:	e005      	b.n	800658c <UART_SetConfig+0x284>
 8006580:	2310      	movs	r3, #16
 8006582:	76fb      	strb	r3, [r7, #27]
 8006584:	bf00      	nop
 8006586:	e001      	b.n	800658c <UART_SetConfig+0x284>
 8006588:	2310      	movs	r3, #16
 800658a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a16      	ldr	r2, [pc, #88]	; (80065ec <UART_SetConfig+0x2e4>)
 8006592:	4293      	cmp	r3, r2
 8006594:	f040 8087 	bne.w	80066a6 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006598:	7efb      	ldrb	r3, [r7, #27]
 800659a:	2b08      	cmp	r3, #8
 800659c:	d836      	bhi.n	800660c <UART_SetConfig+0x304>
 800659e:	a201      	add	r2, pc, #4	; (adr r2, 80065a4 <UART_SetConfig+0x29c>)
 80065a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a4:	080065c9 	.word	0x080065c9
 80065a8:	0800660d 	.word	0x0800660d
 80065ac:	080065d1 	.word	0x080065d1
 80065b0:	0800660d 	.word	0x0800660d
 80065b4:	080065d7 	.word	0x080065d7
 80065b8:	0800660d 	.word	0x0800660d
 80065bc:	0800660d 	.word	0x0800660d
 80065c0:	0800660d 	.word	0x0800660d
 80065c4:	080065df 	.word	0x080065df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065c8:	f7fe f978 	bl	80048bc <HAL_RCC_GetPCLK1Freq>
 80065cc:	6178      	str	r0, [r7, #20]
        break;
 80065ce:	e022      	b.n	8006616 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065d0:	4b0d      	ldr	r3, [pc, #52]	; (8006608 <UART_SetConfig+0x300>)
 80065d2:	617b      	str	r3, [r7, #20]
        break;
 80065d4:	e01f      	b.n	8006616 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065d6:	f7fe f8db 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 80065da:	6178      	str	r0, [r7, #20]
        break;
 80065dc:	e01b      	b.n	8006616 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065e2:	617b      	str	r3, [r7, #20]
        break;
 80065e4:	e017      	b.n	8006616 <UART_SetConfig+0x30e>
 80065e6:	bf00      	nop
 80065e8:	efff69f3 	.word	0xefff69f3
 80065ec:	40008000 	.word	0x40008000
 80065f0:	40013800 	.word	0x40013800
 80065f4:	40021000 	.word	0x40021000
 80065f8:	40004400 	.word	0x40004400
 80065fc:	40004800 	.word	0x40004800
 8006600:	40004c00 	.word	0x40004c00
 8006604:	40005000 	.word	0x40005000
 8006608:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800660c:	2300      	movs	r3, #0
 800660e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	76bb      	strb	r3, [r7, #26]
        break;
 8006614:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 80f1 	beq.w	8006800 <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	4613      	mov	r3, r2
 8006624:	005b      	lsls	r3, r3, #1
 8006626:	4413      	add	r3, r2
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	429a      	cmp	r2, r3
 800662c:	d305      	bcc.n	800663a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006634:	697a      	ldr	r2, [r7, #20]
 8006636:	429a      	cmp	r2, r3
 8006638:	d902      	bls.n	8006640 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	76bb      	strb	r3, [r7, #26]
 800663e:	e0df      	b.n	8006800 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8006640:	697b      	ldr	r3, [r7, #20]
 8006642:	4619      	mov	r1, r3
 8006644:	f04f 0200 	mov.w	r2, #0
 8006648:	f04f 0300 	mov.w	r3, #0
 800664c:	f04f 0400 	mov.w	r4, #0
 8006650:	0214      	lsls	r4, r2, #8
 8006652:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8006656:	020b      	lsls	r3, r1, #8
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	6852      	ldr	r2, [r2, #4]
 800665c:	0852      	lsrs	r2, r2, #1
 800665e:	4611      	mov	r1, r2
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	eb13 0b01 	adds.w	fp, r3, r1
 8006668:	eb44 0c02 	adc.w	ip, r4, r2
 800666c:	4658      	mov	r0, fp
 800666e:	4661      	mov	r1, ip
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	f04f 0400 	mov.w	r4, #0
 8006678:	461a      	mov	r2, r3
 800667a:	4623      	mov	r3, r4
 800667c:	f7fa fb04 	bl	8000c88 <__aeabi_uldivmod>
 8006680:	4603      	mov	r3, r0
 8006682:	460c      	mov	r4, r1
 8006684:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800668c:	d308      	bcc.n	80066a0 <UART_SetConfig+0x398>
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006694:	d204      	bcs.n	80066a0 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	693a      	ldr	r2, [r7, #16]
 800669c:	60da      	str	r2, [r3, #12]
 800669e:	e0af      	b.n	8006800 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	76bb      	strb	r3, [r7, #26]
 80066a4:	e0ac      	b.n	8006800 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	69db      	ldr	r3, [r3, #28]
 80066aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066ae:	d15b      	bne.n	8006768 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80066b0:	7efb      	ldrb	r3, [r7, #27]
 80066b2:	2b08      	cmp	r3, #8
 80066b4:	d827      	bhi.n	8006706 <UART_SetConfig+0x3fe>
 80066b6:	a201      	add	r2, pc, #4	; (adr r2, 80066bc <UART_SetConfig+0x3b4>)
 80066b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066bc:	080066e1 	.word	0x080066e1
 80066c0:	080066e9 	.word	0x080066e9
 80066c4:	080066f1 	.word	0x080066f1
 80066c8:	08006707 	.word	0x08006707
 80066cc:	080066f7 	.word	0x080066f7
 80066d0:	08006707 	.word	0x08006707
 80066d4:	08006707 	.word	0x08006707
 80066d8:	08006707 	.word	0x08006707
 80066dc:	080066ff 	.word	0x080066ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066e0:	f7fe f8ec 	bl	80048bc <HAL_RCC_GetPCLK1Freq>
 80066e4:	6178      	str	r0, [r7, #20]
        break;
 80066e6:	e013      	b.n	8006710 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066e8:	f7fe f8fe 	bl	80048e8 <HAL_RCC_GetPCLK2Freq>
 80066ec:	6178      	str	r0, [r7, #20]
        break;
 80066ee:	e00f      	b.n	8006710 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066f0:	4b49      	ldr	r3, [pc, #292]	; (8006818 <UART_SetConfig+0x510>)
 80066f2:	617b      	str	r3, [r7, #20]
        break;
 80066f4:	e00c      	b.n	8006710 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066f6:	f7fe f84b 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 80066fa:	6178      	str	r0, [r7, #20]
        break;
 80066fc:	e008      	b.n	8006710 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006702:	617b      	str	r3, [r7, #20]
        break;
 8006704:	e004      	b.n	8006710 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	76bb      	strb	r3, [r7, #26]
        break;
 800670e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d074      	beq.n	8006800 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	005a      	lsls	r2, r3, #1
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	085b      	lsrs	r3, r3, #1
 8006720:	441a      	add	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	fbb2 f3f3 	udiv	r3, r2, r3
 800672a:	b29b      	uxth	r3, r3
 800672c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	2b0f      	cmp	r3, #15
 8006732:	d916      	bls.n	8006762 <UART_SetConfig+0x45a>
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800673a:	d212      	bcs.n	8006762 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	b29b      	uxth	r3, r3
 8006740:	f023 030f 	bic.w	r3, r3, #15
 8006744:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	085b      	lsrs	r3, r3, #1
 800674a:	b29b      	uxth	r3, r3
 800674c:	f003 0307 	and.w	r3, r3, #7
 8006750:	b29a      	uxth	r2, r3
 8006752:	89fb      	ldrh	r3, [r7, #14]
 8006754:	4313      	orrs	r3, r2
 8006756:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	89fa      	ldrh	r2, [r7, #14]
 800675e:	60da      	str	r2, [r3, #12]
 8006760:	e04e      	b.n	8006800 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	76bb      	strb	r3, [r7, #26]
 8006766:	e04b      	b.n	8006800 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006768:	7efb      	ldrb	r3, [r7, #27]
 800676a:	2b08      	cmp	r3, #8
 800676c:	d827      	bhi.n	80067be <UART_SetConfig+0x4b6>
 800676e:	a201      	add	r2, pc, #4	; (adr r2, 8006774 <UART_SetConfig+0x46c>)
 8006770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006774:	08006799 	.word	0x08006799
 8006778:	080067a1 	.word	0x080067a1
 800677c:	080067a9 	.word	0x080067a9
 8006780:	080067bf 	.word	0x080067bf
 8006784:	080067af 	.word	0x080067af
 8006788:	080067bf 	.word	0x080067bf
 800678c:	080067bf 	.word	0x080067bf
 8006790:	080067bf 	.word	0x080067bf
 8006794:	080067b7 	.word	0x080067b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006798:	f7fe f890 	bl	80048bc <HAL_RCC_GetPCLK1Freq>
 800679c:	6178      	str	r0, [r7, #20]
        break;
 800679e:	e013      	b.n	80067c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067a0:	f7fe f8a2 	bl	80048e8 <HAL_RCC_GetPCLK2Freq>
 80067a4:	6178      	str	r0, [r7, #20]
        break;
 80067a6:	e00f      	b.n	80067c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067a8:	4b1b      	ldr	r3, [pc, #108]	; (8006818 <UART_SetConfig+0x510>)
 80067aa:	617b      	str	r3, [r7, #20]
        break;
 80067ac:	e00c      	b.n	80067c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067ae:	f7fd ffef 	bl	8004790 <HAL_RCC_GetSysClockFreq>
 80067b2:	6178      	str	r0, [r7, #20]
        break;
 80067b4:	e008      	b.n	80067c8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067ba:	617b      	str	r3, [r7, #20]
        break;
 80067bc:	e004      	b.n	80067c8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80067be:	2300      	movs	r3, #0
 80067c0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	76bb      	strb	r3, [r7, #26]
        break;
 80067c6:	bf00      	nop
    }

    if (pclk != 0U)
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d018      	beq.n	8006800 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	085a      	lsrs	r2, r3, #1
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	441a      	add	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	2b0f      	cmp	r3, #15
 80067e8:	d908      	bls.n	80067fc <UART_SetConfig+0x4f4>
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067f0:	d204      	bcs.n	80067fc <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	693a      	ldr	r2, [r7, #16]
 80067f8:	60da      	str	r2, [r3, #12]
 80067fa:	e001      	b.n	8006800 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800680c:	7ebb      	ldrb	r3, [r7, #26]
}
 800680e:	4618      	mov	r0, r3
 8006810:	3720      	adds	r7, #32
 8006812:	46bd      	mov	sp, r7
 8006814:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006818:	00f42400 	.word	0x00f42400

0800681c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800681c:	b480      	push	{r7}
 800681e:	b083      	sub	sp, #12
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006828:	f003 0301 	and.w	r3, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00a      	beq.n	8006846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	430a      	orrs	r2, r1
 8006844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	f003 0302 	and.w	r3, r3, #2
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00a      	beq.n	8006868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	430a      	orrs	r2, r1
 8006866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686c:	f003 0304 	and.w	r3, r3, #4
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00a      	beq.n	800688a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	430a      	orrs	r2, r1
 8006888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00a      	beq.n	80068ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	430a      	orrs	r2, r1
 80068aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b0:	f003 0310 	and.w	r3, r3, #16
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00a      	beq.n	80068ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	430a      	orrs	r2, r1
 80068cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d2:	f003 0320 	and.w	r3, r3, #32
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00a      	beq.n	80068f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	430a      	orrs	r2, r1
 80068ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d01a      	beq.n	8006932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006916:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800691a:	d10a      	bne.n	8006932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	430a      	orrs	r2, r1
 8006930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800693a:	2b00      	cmp	r3, #0
 800693c:	d00a      	beq.n	8006954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	430a      	orrs	r2, r1
 8006952:	605a      	str	r2, [r3, #4]
  }
}
 8006954:	bf00      	nop
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b086      	sub	sp, #24
 8006964:	af02      	add	r7, sp, #8
 8006966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800696e:	f7fb fb41 	bl	8001ff4 <HAL_GetTick>
 8006972:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 0308 	and.w	r3, r3, #8
 800697e:	2b08      	cmp	r3, #8
 8006980:	d10e      	bne.n	80069a0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006982:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006986:	9300      	str	r3, [sp, #0]
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	2200      	movs	r2, #0
 800698c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f000 f82a 	bl	80069ea <UART_WaitOnFlagUntilTimeout>
 8006996:	4603      	mov	r3, r0
 8006998:	2b00      	cmp	r3, #0
 800699a:	d001      	beq.n	80069a0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e020      	b.n	80069e2 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0304 	and.w	r3, r3, #4
 80069aa:	2b04      	cmp	r3, #4
 80069ac:	d10e      	bne.n	80069cc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069b2:	9300      	str	r3, [sp, #0]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2200      	movs	r2, #0
 80069b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 f814 	bl	80069ea <UART_WaitOnFlagUntilTimeout>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d001      	beq.n	80069cc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e00a      	b.n	80069e2 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2220      	movs	r2, #32
 80069d0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2220      	movs	r2, #32
 80069d6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b084      	sub	sp, #16
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	60f8      	str	r0, [r7, #12]
 80069f2:	60b9      	str	r1, [r7, #8]
 80069f4:	603b      	str	r3, [r7, #0]
 80069f6:	4613      	mov	r3, r2
 80069f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069fa:	e05d      	b.n	8006ab8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069fc:	69bb      	ldr	r3, [r7, #24]
 80069fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a02:	d059      	beq.n	8006ab8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a04:	f7fb faf6 	bl	8001ff4 <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	69ba      	ldr	r2, [r7, #24]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d302      	bcc.n	8006a1a <UART_WaitOnFlagUntilTimeout+0x30>
 8006a14:	69bb      	ldr	r3, [r7, #24]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d11b      	bne.n	8006a52 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a28:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 0201 	bic.w	r2, r2, #1
 8006a38:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2220      	movs	r2, #32
 8006a44:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8006a4e:	2303      	movs	r3, #3
 8006a50:	e042      	b.n	8006ad8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0304 	and.w	r3, r3, #4
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d02b      	beq.n	8006ab8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	69db      	ldr	r3, [r3, #28]
 8006a66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a6e:	d123      	bne.n	8006ab8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a78:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a88:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689a      	ldr	r2, [r3, #8]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f022 0201 	bic.w	r2, r2, #1
 8006a98:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2220      	movs	r2, #32
 8006a9e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	2220      	movs	r2, #32
 8006aa4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e00f      	b.n	8006ad8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	69da      	ldr	r2, [r3, #28]
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	68ba      	ldr	r2, [r7, #8]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	bf0c      	ite	eq
 8006ac8:	2301      	moveq	r3, #1
 8006aca:	2300      	movne	r3, #0
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	461a      	mov	r2, r3
 8006ad0:	79fb      	ldrb	r3, [r7, #7]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d092      	beq.n	80069fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006af6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f022 0201 	bic.w	r2, r2, #1
 8006b06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006b14:	bf00      	nop
 8006b16:	370c      	adds	r7, #12
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1e:	4770      	bx	lr

08006b20 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b084      	sub	sp, #16
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f7ff fbd8 	bl	80062f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b44:	bf00      	nop
 8006b46:	3710      	adds	r7, #16
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b62:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2220      	movs	r2, #32
 8006b68:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f7ff fbb5 	bl	80062e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b76:	bf00      	nop
 8006b78:	3708      	adds	r7, #8
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}

08006b7e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b7e:	b480      	push	{r7}
 8006b80:	b083      	sub	sp, #12
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b86:	bf00      	nop
 8006b88:	370c      	adds	r7, #12
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
	...

08006b94 <__errno>:
 8006b94:	4b01      	ldr	r3, [pc, #4]	; (8006b9c <__errno+0x8>)
 8006b96:	6818      	ldr	r0, [r3, #0]
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	2000000c 	.word	0x2000000c

08006ba0 <__libc_init_array>:
 8006ba0:	b570      	push	{r4, r5, r6, lr}
 8006ba2:	4e0d      	ldr	r6, [pc, #52]	; (8006bd8 <__libc_init_array+0x38>)
 8006ba4:	4c0d      	ldr	r4, [pc, #52]	; (8006bdc <__libc_init_array+0x3c>)
 8006ba6:	1ba4      	subs	r4, r4, r6
 8006ba8:	10a4      	asrs	r4, r4, #2
 8006baa:	2500      	movs	r5, #0
 8006bac:	42a5      	cmp	r5, r4
 8006bae:	d109      	bne.n	8006bc4 <__libc_init_array+0x24>
 8006bb0:	4e0b      	ldr	r6, [pc, #44]	; (8006be0 <__libc_init_array+0x40>)
 8006bb2:	4c0c      	ldr	r4, [pc, #48]	; (8006be4 <__libc_init_array+0x44>)
 8006bb4:	f004 f9fa 	bl	800afac <_init>
 8006bb8:	1ba4      	subs	r4, r4, r6
 8006bba:	10a4      	asrs	r4, r4, #2
 8006bbc:	2500      	movs	r5, #0
 8006bbe:	42a5      	cmp	r5, r4
 8006bc0:	d105      	bne.n	8006bce <__libc_init_array+0x2e>
 8006bc2:	bd70      	pop	{r4, r5, r6, pc}
 8006bc4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006bc8:	4798      	blx	r3
 8006bca:	3501      	adds	r5, #1
 8006bcc:	e7ee      	b.n	8006bac <__libc_init_array+0xc>
 8006bce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006bd2:	4798      	blx	r3
 8006bd4:	3501      	adds	r5, #1
 8006bd6:	e7f2      	b.n	8006bbe <__libc_init_array+0x1e>
 8006bd8:	0800b360 	.word	0x0800b360
 8006bdc:	0800b360 	.word	0x0800b360
 8006be0:	0800b360 	.word	0x0800b360
 8006be4:	0800b364 	.word	0x0800b364

08006be8 <memset>:
 8006be8:	4402      	add	r2, r0
 8006bea:	4603      	mov	r3, r0
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d100      	bne.n	8006bf2 <memset+0xa>
 8006bf0:	4770      	bx	lr
 8006bf2:	f803 1b01 	strb.w	r1, [r3], #1
 8006bf6:	e7f9      	b.n	8006bec <memset+0x4>

08006bf8 <__cvt>:
 8006bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bfc:	ec55 4b10 	vmov	r4, r5, d0
 8006c00:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006c02:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006c06:	2d00      	cmp	r5, #0
 8006c08:	460e      	mov	r6, r1
 8006c0a:	4691      	mov	r9, r2
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	bfb8      	it	lt
 8006c10:	4622      	movlt	r2, r4
 8006c12:	462b      	mov	r3, r5
 8006c14:	f027 0720 	bic.w	r7, r7, #32
 8006c18:	bfbb      	ittet	lt
 8006c1a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006c1e:	461d      	movlt	r5, r3
 8006c20:	2300      	movge	r3, #0
 8006c22:	232d      	movlt	r3, #45	; 0x2d
 8006c24:	bfb8      	it	lt
 8006c26:	4614      	movlt	r4, r2
 8006c28:	2f46      	cmp	r7, #70	; 0x46
 8006c2a:	700b      	strb	r3, [r1, #0]
 8006c2c:	d004      	beq.n	8006c38 <__cvt+0x40>
 8006c2e:	2f45      	cmp	r7, #69	; 0x45
 8006c30:	d100      	bne.n	8006c34 <__cvt+0x3c>
 8006c32:	3601      	adds	r6, #1
 8006c34:	2102      	movs	r1, #2
 8006c36:	e000      	b.n	8006c3a <__cvt+0x42>
 8006c38:	2103      	movs	r1, #3
 8006c3a:	ab03      	add	r3, sp, #12
 8006c3c:	9301      	str	r3, [sp, #4]
 8006c3e:	ab02      	add	r3, sp, #8
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	4632      	mov	r2, r6
 8006c44:	4653      	mov	r3, sl
 8006c46:	ec45 4b10 	vmov	d0, r4, r5
 8006c4a:	f001 fd8d 	bl	8008768 <_dtoa_r>
 8006c4e:	2f47      	cmp	r7, #71	; 0x47
 8006c50:	4680      	mov	r8, r0
 8006c52:	d102      	bne.n	8006c5a <__cvt+0x62>
 8006c54:	f019 0f01 	tst.w	r9, #1
 8006c58:	d026      	beq.n	8006ca8 <__cvt+0xb0>
 8006c5a:	2f46      	cmp	r7, #70	; 0x46
 8006c5c:	eb08 0906 	add.w	r9, r8, r6
 8006c60:	d111      	bne.n	8006c86 <__cvt+0x8e>
 8006c62:	f898 3000 	ldrb.w	r3, [r8]
 8006c66:	2b30      	cmp	r3, #48	; 0x30
 8006c68:	d10a      	bne.n	8006c80 <__cvt+0x88>
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	4620      	mov	r0, r4
 8006c70:	4629      	mov	r1, r5
 8006c72:	f7f9 ff29 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c76:	b918      	cbnz	r0, 8006c80 <__cvt+0x88>
 8006c78:	f1c6 0601 	rsb	r6, r6, #1
 8006c7c:	f8ca 6000 	str.w	r6, [sl]
 8006c80:	f8da 3000 	ldr.w	r3, [sl]
 8006c84:	4499      	add	r9, r3
 8006c86:	2200      	movs	r2, #0
 8006c88:	2300      	movs	r3, #0
 8006c8a:	4620      	mov	r0, r4
 8006c8c:	4629      	mov	r1, r5
 8006c8e:	f7f9 ff1b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c92:	b938      	cbnz	r0, 8006ca4 <__cvt+0xac>
 8006c94:	2230      	movs	r2, #48	; 0x30
 8006c96:	9b03      	ldr	r3, [sp, #12]
 8006c98:	454b      	cmp	r3, r9
 8006c9a:	d205      	bcs.n	8006ca8 <__cvt+0xb0>
 8006c9c:	1c59      	adds	r1, r3, #1
 8006c9e:	9103      	str	r1, [sp, #12]
 8006ca0:	701a      	strb	r2, [r3, #0]
 8006ca2:	e7f8      	b.n	8006c96 <__cvt+0x9e>
 8006ca4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006ca8:	9b03      	ldr	r3, [sp, #12]
 8006caa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cac:	eba3 0308 	sub.w	r3, r3, r8
 8006cb0:	4640      	mov	r0, r8
 8006cb2:	6013      	str	r3, [r2, #0]
 8006cb4:	b004      	add	sp, #16
 8006cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006cba <__exponent>:
 8006cba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006cbc:	2900      	cmp	r1, #0
 8006cbe:	4604      	mov	r4, r0
 8006cc0:	bfba      	itte	lt
 8006cc2:	4249      	neglt	r1, r1
 8006cc4:	232d      	movlt	r3, #45	; 0x2d
 8006cc6:	232b      	movge	r3, #43	; 0x2b
 8006cc8:	2909      	cmp	r1, #9
 8006cca:	f804 2b02 	strb.w	r2, [r4], #2
 8006cce:	7043      	strb	r3, [r0, #1]
 8006cd0:	dd20      	ble.n	8006d14 <__exponent+0x5a>
 8006cd2:	f10d 0307 	add.w	r3, sp, #7
 8006cd6:	461f      	mov	r7, r3
 8006cd8:	260a      	movs	r6, #10
 8006cda:	fb91 f5f6 	sdiv	r5, r1, r6
 8006cde:	fb06 1115 	mls	r1, r6, r5, r1
 8006ce2:	3130      	adds	r1, #48	; 0x30
 8006ce4:	2d09      	cmp	r5, #9
 8006ce6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006cea:	f103 32ff 	add.w	r2, r3, #4294967295
 8006cee:	4629      	mov	r1, r5
 8006cf0:	dc09      	bgt.n	8006d06 <__exponent+0x4c>
 8006cf2:	3130      	adds	r1, #48	; 0x30
 8006cf4:	3b02      	subs	r3, #2
 8006cf6:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006cfa:	42bb      	cmp	r3, r7
 8006cfc:	4622      	mov	r2, r4
 8006cfe:	d304      	bcc.n	8006d0a <__exponent+0x50>
 8006d00:	1a10      	subs	r0, r2, r0
 8006d02:	b003      	add	sp, #12
 8006d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d06:	4613      	mov	r3, r2
 8006d08:	e7e7      	b.n	8006cda <__exponent+0x20>
 8006d0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d0e:	f804 2b01 	strb.w	r2, [r4], #1
 8006d12:	e7f2      	b.n	8006cfa <__exponent+0x40>
 8006d14:	2330      	movs	r3, #48	; 0x30
 8006d16:	4419      	add	r1, r3
 8006d18:	7083      	strb	r3, [r0, #2]
 8006d1a:	1d02      	adds	r2, r0, #4
 8006d1c:	70c1      	strb	r1, [r0, #3]
 8006d1e:	e7ef      	b.n	8006d00 <__exponent+0x46>

08006d20 <_printf_float>:
 8006d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d24:	b08d      	sub	sp, #52	; 0x34
 8006d26:	460c      	mov	r4, r1
 8006d28:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006d2c:	4616      	mov	r6, r2
 8006d2e:	461f      	mov	r7, r3
 8006d30:	4605      	mov	r5, r0
 8006d32:	f002 fec7 	bl	8009ac4 <_localeconv_r>
 8006d36:	6803      	ldr	r3, [r0, #0]
 8006d38:	9304      	str	r3, [sp, #16]
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7f9 fa48 	bl	80001d0 <strlen>
 8006d40:	2300      	movs	r3, #0
 8006d42:	930a      	str	r3, [sp, #40]	; 0x28
 8006d44:	f8d8 3000 	ldr.w	r3, [r8]
 8006d48:	9005      	str	r0, [sp, #20]
 8006d4a:	3307      	adds	r3, #7
 8006d4c:	f023 0307 	bic.w	r3, r3, #7
 8006d50:	f103 0208 	add.w	r2, r3, #8
 8006d54:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d58:	f8d4 b000 	ldr.w	fp, [r4]
 8006d5c:	f8c8 2000 	str.w	r2, [r8]
 8006d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d64:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d68:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d6c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d70:	9307      	str	r3, [sp, #28]
 8006d72:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d76:	f04f 32ff 	mov.w	r2, #4294967295
 8006d7a:	4ba7      	ldr	r3, [pc, #668]	; (8007018 <_printf_float+0x2f8>)
 8006d7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d80:	f7f9 fed4 	bl	8000b2c <__aeabi_dcmpun>
 8006d84:	bb70      	cbnz	r0, 8006de4 <_printf_float+0xc4>
 8006d86:	f04f 32ff 	mov.w	r2, #4294967295
 8006d8a:	4ba3      	ldr	r3, [pc, #652]	; (8007018 <_printf_float+0x2f8>)
 8006d8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d90:	f7f9 feae 	bl	8000af0 <__aeabi_dcmple>
 8006d94:	bb30      	cbnz	r0, 8006de4 <_printf_float+0xc4>
 8006d96:	2200      	movs	r2, #0
 8006d98:	2300      	movs	r3, #0
 8006d9a:	4640      	mov	r0, r8
 8006d9c:	4649      	mov	r1, r9
 8006d9e:	f7f9 fe9d 	bl	8000adc <__aeabi_dcmplt>
 8006da2:	b110      	cbz	r0, 8006daa <_printf_float+0x8a>
 8006da4:	232d      	movs	r3, #45	; 0x2d
 8006da6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006daa:	4a9c      	ldr	r2, [pc, #624]	; (800701c <_printf_float+0x2fc>)
 8006dac:	4b9c      	ldr	r3, [pc, #624]	; (8007020 <_printf_float+0x300>)
 8006dae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006db2:	bf8c      	ite	hi
 8006db4:	4690      	movhi	r8, r2
 8006db6:	4698      	movls	r8, r3
 8006db8:	2303      	movs	r3, #3
 8006dba:	f02b 0204 	bic.w	r2, fp, #4
 8006dbe:	6123      	str	r3, [r4, #16]
 8006dc0:	6022      	str	r2, [r4, #0]
 8006dc2:	f04f 0900 	mov.w	r9, #0
 8006dc6:	9700      	str	r7, [sp, #0]
 8006dc8:	4633      	mov	r3, r6
 8006dca:	aa0b      	add	r2, sp, #44	; 0x2c
 8006dcc:	4621      	mov	r1, r4
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 f9e6 	bl	80071a0 <_printf_common>
 8006dd4:	3001      	adds	r0, #1
 8006dd6:	f040 808d 	bne.w	8006ef4 <_printf_float+0x1d4>
 8006dda:	f04f 30ff 	mov.w	r0, #4294967295
 8006dde:	b00d      	add	sp, #52	; 0x34
 8006de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006de4:	4642      	mov	r2, r8
 8006de6:	464b      	mov	r3, r9
 8006de8:	4640      	mov	r0, r8
 8006dea:	4649      	mov	r1, r9
 8006dec:	f7f9 fe9e 	bl	8000b2c <__aeabi_dcmpun>
 8006df0:	b110      	cbz	r0, 8006df8 <_printf_float+0xd8>
 8006df2:	4a8c      	ldr	r2, [pc, #560]	; (8007024 <_printf_float+0x304>)
 8006df4:	4b8c      	ldr	r3, [pc, #560]	; (8007028 <_printf_float+0x308>)
 8006df6:	e7da      	b.n	8006dae <_printf_float+0x8e>
 8006df8:	6861      	ldr	r1, [r4, #4]
 8006dfa:	1c4b      	adds	r3, r1, #1
 8006dfc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006e00:	a80a      	add	r0, sp, #40	; 0x28
 8006e02:	d13e      	bne.n	8006e82 <_printf_float+0x162>
 8006e04:	2306      	movs	r3, #6
 8006e06:	6063      	str	r3, [r4, #4]
 8006e08:	2300      	movs	r3, #0
 8006e0a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006e0e:	ab09      	add	r3, sp, #36	; 0x24
 8006e10:	9300      	str	r3, [sp, #0]
 8006e12:	ec49 8b10 	vmov	d0, r8, r9
 8006e16:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e1a:	6022      	str	r2, [r4, #0]
 8006e1c:	f8cd a004 	str.w	sl, [sp, #4]
 8006e20:	6861      	ldr	r1, [r4, #4]
 8006e22:	4628      	mov	r0, r5
 8006e24:	f7ff fee8 	bl	8006bf8 <__cvt>
 8006e28:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006e2c:	2b47      	cmp	r3, #71	; 0x47
 8006e2e:	4680      	mov	r8, r0
 8006e30:	d109      	bne.n	8006e46 <_printf_float+0x126>
 8006e32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e34:	1cd8      	adds	r0, r3, #3
 8006e36:	db02      	blt.n	8006e3e <_printf_float+0x11e>
 8006e38:	6862      	ldr	r2, [r4, #4]
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	dd47      	ble.n	8006ece <_printf_float+0x1ae>
 8006e3e:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e42:	fa5f fa8a 	uxtb.w	sl, sl
 8006e46:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006e4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e4c:	d824      	bhi.n	8006e98 <_printf_float+0x178>
 8006e4e:	3901      	subs	r1, #1
 8006e50:	4652      	mov	r2, sl
 8006e52:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e56:	9109      	str	r1, [sp, #36]	; 0x24
 8006e58:	f7ff ff2f 	bl	8006cba <__exponent>
 8006e5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e5e:	1813      	adds	r3, r2, r0
 8006e60:	2a01      	cmp	r2, #1
 8006e62:	4681      	mov	r9, r0
 8006e64:	6123      	str	r3, [r4, #16]
 8006e66:	dc02      	bgt.n	8006e6e <_printf_float+0x14e>
 8006e68:	6822      	ldr	r2, [r4, #0]
 8006e6a:	07d1      	lsls	r1, r2, #31
 8006e6c:	d501      	bpl.n	8006e72 <_printf_float+0x152>
 8006e6e:	3301      	adds	r3, #1
 8006e70:	6123      	str	r3, [r4, #16]
 8006e72:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d0a5      	beq.n	8006dc6 <_printf_float+0xa6>
 8006e7a:	232d      	movs	r3, #45	; 0x2d
 8006e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e80:	e7a1      	b.n	8006dc6 <_printf_float+0xa6>
 8006e82:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006e86:	f000 8177 	beq.w	8007178 <_printf_float+0x458>
 8006e8a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006e8e:	d1bb      	bne.n	8006e08 <_printf_float+0xe8>
 8006e90:	2900      	cmp	r1, #0
 8006e92:	d1b9      	bne.n	8006e08 <_printf_float+0xe8>
 8006e94:	2301      	movs	r3, #1
 8006e96:	e7b6      	b.n	8006e06 <_printf_float+0xe6>
 8006e98:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006e9c:	d119      	bne.n	8006ed2 <_printf_float+0x1b2>
 8006e9e:	2900      	cmp	r1, #0
 8006ea0:	6863      	ldr	r3, [r4, #4]
 8006ea2:	dd0c      	ble.n	8006ebe <_printf_float+0x19e>
 8006ea4:	6121      	str	r1, [r4, #16]
 8006ea6:	b913      	cbnz	r3, 8006eae <_printf_float+0x18e>
 8006ea8:	6822      	ldr	r2, [r4, #0]
 8006eaa:	07d2      	lsls	r2, r2, #31
 8006eac:	d502      	bpl.n	8006eb4 <_printf_float+0x194>
 8006eae:	3301      	adds	r3, #1
 8006eb0:	440b      	add	r3, r1
 8006eb2:	6123      	str	r3, [r4, #16]
 8006eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb6:	65a3      	str	r3, [r4, #88]	; 0x58
 8006eb8:	f04f 0900 	mov.w	r9, #0
 8006ebc:	e7d9      	b.n	8006e72 <_printf_float+0x152>
 8006ebe:	b913      	cbnz	r3, 8006ec6 <_printf_float+0x1a6>
 8006ec0:	6822      	ldr	r2, [r4, #0]
 8006ec2:	07d0      	lsls	r0, r2, #31
 8006ec4:	d501      	bpl.n	8006eca <_printf_float+0x1aa>
 8006ec6:	3302      	adds	r3, #2
 8006ec8:	e7f3      	b.n	8006eb2 <_printf_float+0x192>
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e7f1      	b.n	8006eb2 <_printf_float+0x192>
 8006ece:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006ed2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	db05      	blt.n	8006ee6 <_printf_float+0x1c6>
 8006eda:	6822      	ldr	r2, [r4, #0]
 8006edc:	6123      	str	r3, [r4, #16]
 8006ede:	07d1      	lsls	r1, r2, #31
 8006ee0:	d5e8      	bpl.n	8006eb4 <_printf_float+0x194>
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	e7e5      	b.n	8006eb2 <_printf_float+0x192>
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	bfd4      	ite	le
 8006eea:	f1c3 0302 	rsble	r3, r3, #2
 8006eee:	2301      	movgt	r3, #1
 8006ef0:	4413      	add	r3, r2
 8006ef2:	e7de      	b.n	8006eb2 <_printf_float+0x192>
 8006ef4:	6823      	ldr	r3, [r4, #0]
 8006ef6:	055a      	lsls	r2, r3, #21
 8006ef8:	d407      	bmi.n	8006f0a <_printf_float+0x1ea>
 8006efa:	6923      	ldr	r3, [r4, #16]
 8006efc:	4642      	mov	r2, r8
 8006efe:	4631      	mov	r1, r6
 8006f00:	4628      	mov	r0, r5
 8006f02:	47b8      	blx	r7
 8006f04:	3001      	adds	r0, #1
 8006f06:	d12b      	bne.n	8006f60 <_printf_float+0x240>
 8006f08:	e767      	b.n	8006dda <_printf_float+0xba>
 8006f0a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006f0e:	f240 80dc 	bls.w	80070ca <_printf_float+0x3aa>
 8006f12:	2200      	movs	r2, #0
 8006f14:	2300      	movs	r3, #0
 8006f16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f1a:	f7f9 fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	d033      	beq.n	8006f8a <_printf_float+0x26a>
 8006f22:	2301      	movs	r3, #1
 8006f24:	4a41      	ldr	r2, [pc, #260]	; (800702c <_printf_float+0x30c>)
 8006f26:	4631      	mov	r1, r6
 8006f28:	4628      	mov	r0, r5
 8006f2a:	47b8      	blx	r7
 8006f2c:	3001      	adds	r0, #1
 8006f2e:	f43f af54 	beq.w	8006dda <_printf_float+0xba>
 8006f32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f36:	429a      	cmp	r2, r3
 8006f38:	db02      	blt.n	8006f40 <_printf_float+0x220>
 8006f3a:	6823      	ldr	r3, [r4, #0]
 8006f3c:	07d8      	lsls	r0, r3, #31
 8006f3e:	d50f      	bpl.n	8006f60 <_printf_float+0x240>
 8006f40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f44:	4631      	mov	r1, r6
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	f43f af45 	beq.w	8006dda <_printf_float+0xba>
 8006f50:	f04f 0800 	mov.w	r8, #0
 8006f54:	f104 091a 	add.w	r9, r4, #26
 8006f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	4543      	cmp	r3, r8
 8006f5e:	dc09      	bgt.n	8006f74 <_printf_float+0x254>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	079b      	lsls	r3, r3, #30
 8006f64:	f100 8103 	bmi.w	800716e <_printf_float+0x44e>
 8006f68:	68e0      	ldr	r0, [r4, #12]
 8006f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f6c:	4298      	cmp	r0, r3
 8006f6e:	bfb8      	it	lt
 8006f70:	4618      	movlt	r0, r3
 8006f72:	e734      	b.n	8006dde <_printf_float+0xbe>
 8006f74:	2301      	movs	r3, #1
 8006f76:	464a      	mov	r2, r9
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	47b8      	blx	r7
 8006f7e:	3001      	adds	r0, #1
 8006f80:	f43f af2b 	beq.w	8006dda <_printf_float+0xba>
 8006f84:	f108 0801 	add.w	r8, r8, #1
 8006f88:	e7e6      	b.n	8006f58 <_printf_float+0x238>
 8006f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	dc2b      	bgt.n	8006fe8 <_printf_float+0x2c8>
 8006f90:	2301      	movs	r3, #1
 8006f92:	4a26      	ldr	r2, [pc, #152]	; (800702c <_printf_float+0x30c>)
 8006f94:	4631      	mov	r1, r6
 8006f96:	4628      	mov	r0, r5
 8006f98:	47b8      	blx	r7
 8006f9a:	3001      	adds	r0, #1
 8006f9c:	f43f af1d 	beq.w	8006dda <_printf_float+0xba>
 8006fa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fa2:	b923      	cbnz	r3, 8006fae <_printf_float+0x28e>
 8006fa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fa6:	b913      	cbnz	r3, 8006fae <_printf_float+0x28e>
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	07d9      	lsls	r1, r3, #31
 8006fac:	d5d8      	bpl.n	8006f60 <_printf_float+0x240>
 8006fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fb2:	4631      	mov	r1, r6
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	47b8      	blx	r7
 8006fb8:	3001      	adds	r0, #1
 8006fba:	f43f af0e 	beq.w	8006dda <_printf_float+0xba>
 8006fbe:	f04f 0900 	mov.w	r9, #0
 8006fc2:	f104 0a1a 	add.w	sl, r4, #26
 8006fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fc8:	425b      	negs	r3, r3
 8006fca:	454b      	cmp	r3, r9
 8006fcc:	dc01      	bgt.n	8006fd2 <_printf_float+0x2b2>
 8006fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd0:	e794      	b.n	8006efc <_printf_float+0x1dc>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	4652      	mov	r2, sl
 8006fd6:	4631      	mov	r1, r6
 8006fd8:	4628      	mov	r0, r5
 8006fda:	47b8      	blx	r7
 8006fdc:	3001      	adds	r0, #1
 8006fde:	f43f aefc 	beq.w	8006dda <_printf_float+0xba>
 8006fe2:	f109 0901 	add.w	r9, r9, #1
 8006fe6:	e7ee      	b.n	8006fc6 <_printf_float+0x2a6>
 8006fe8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006fea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006fec:	429a      	cmp	r2, r3
 8006fee:	bfa8      	it	ge
 8006ff0:	461a      	movge	r2, r3
 8006ff2:	2a00      	cmp	r2, #0
 8006ff4:	4691      	mov	r9, r2
 8006ff6:	dd07      	ble.n	8007008 <_printf_float+0x2e8>
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	4631      	mov	r1, r6
 8006ffc:	4642      	mov	r2, r8
 8006ffe:	4628      	mov	r0, r5
 8007000:	47b8      	blx	r7
 8007002:	3001      	adds	r0, #1
 8007004:	f43f aee9 	beq.w	8006dda <_printf_float+0xba>
 8007008:	f104 031a 	add.w	r3, r4, #26
 800700c:	f04f 0b00 	mov.w	fp, #0
 8007010:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007014:	9306      	str	r3, [sp, #24]
 8007016:	e015      	b.n	8007044 <_printf_float+0x324>
 8007018:	7fefffff 	.word	0x7fefffff
 800701c:	0800b03c 	.word	0x0800b03c
 8007020:	0800b038 	.word	0x0800b038
 8007024:	0800b044 	.word	0x0800b044
 8007028:	0800b040 	.word	0x0800b040
 800702c:	0800b048 	.word	0x0800b048
 8007030:	2301      	movs	r3, #1
 8007032:	9a06      	ldr	r2, [sp, #24]
 8007034:	4631      	mov	r1, r6
 8007036:	4628      	mov	r0, r5
 8007038:	47b8      	blx	r7
 800703a:	3001      	adds	r0, #1
 800703c:	f43f aecd 	beq.w	8006dda <_printf_float+0xba>
 8007040:	f10b 0b01 	add.w	fp, fp, #1
 8007044:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007048:	ebaa 0309 	sub.w	r3, sl, r9
 800704c:	455b      	cmp	r3, fp
 800704e:	dcef      	bgt.n	8007030 <_printf_float+0x310>
 8007050:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007054:	429a      	cmp	r2, r3
 8007056:	44d0      	add	r8, sl
 8007058:	db15      	blt.n	8007086 <_printf_float+0x366>
 800705a:	6823      	ldr	r3, [r4, #0]
 800705c:	07da      	lsls	r2, r3, #31
 800705e:	d412      	bmi.n	8007086 <_printf_float+0x366>
 8007060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007062:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007064:	eba3 020a 	sub.w	r2, r3, sl
 8007068:	eba3 0a01 	sub.w	sl, r3, r1
 800706c:	4592      	cmp	sl, r2
 800706e:	bfa8      	it	ge
 8007070:	4692      	movge	sl, r2
 8007072:	f1ba 0f00 	cmp.w	sl, #0
 8007076:	dc0e      	bgt.n	8007096 <_printf_float+0x376>
 8007078:	f04f 0800 	mov.w	r8, #0
 800707c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007080:	f104 091a 	add.w	r9, r4, #26
 8007084:	e019      	b.n	80070ba <_printf_float+0x39a>
 8007086:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800708a:	4631      	mov	r1, r6
 800708c:	4628      	mov	r0, r5
 800708e:	47b8      	blx	r7
 8007090:	3001      	adds	r0, #1
 8007092:	d1e5      	bne.n	8007060 <_printf_float+0x340>
 8007094:	e6a1      	b.n	8006dda <_printf_float+0xba>
 8007096:	4653      	mov	r3, sl
 8007098:	4642      	mov	r2, r8
 800709a:	4631      	mov	r1, r6
 800709c:	4628      	mov	r0, r5
 800709e:	47b8      	blx	r7
 80070a0:	3001      	adds	r0, #1
 80070a2:	d1e9      	bne.n	8007078 <_printf_float+0x358>
 80070a4:	e699      	b.n	8006dda <_printf_float+0xba>
 80070a6:	2301      	movs	r3, #1
 80070a8:	464a      	mov	r2, r9
 80070aa:	4631      	mov	r1, r6
 80070ac:	4628      	mov	r0, r5
 80070ae:	47b8      	blx	r7
 80070b0:	3001      	adds	r0, #1
 80070b2:	f43f ae92 	beq.w	8006dda <_printf_float+0xba>
 80070b6:	f108 0801 	add.w	r8, r8, #1
 80070ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80070be:	1a9b      	subs	r3, r3, r2
 80070c0:	eba3 030a 	sub.w	r3, r3, sl
 80070c4:	4543      	cmp	r3, r8
 80070c6:	dcee      	bgt.n	80070a6 <_printf_float+0x386>
 80070c8:	e74a      	b.n	8006f60 <_printf_float+0x240>
 80070ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070cc:	2a01      	cmp	r2, #1
 80070ce:	dc01      	bgt.n	80070d4 <_printf_float+0x3b4>
 80070d0:	07db      	lsls	r3, r3, #31
 80070d2:	d53a      	bpl.n	800714a <_printf_float+0x42a>
 80070d4:	2301      	movs	r3, #1
 80070d6:	4642      	mov	r2, r8
 80070d8:	4631      	mov	r1, r6
 80070da:	4628      	mov	r0, r5
 80070dc:	47b8      	blx	r7
 80070de:	3001      	adds	r0, #1
 80070e0:	f43f ae7b 	beq.w	8006dda <_printf_float+0xba>
 80070e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e8:	4631      	mov	r1, r6
 80070ea:	4628      	mov	r0, r5
 80070ec:	47b8      	blx	r7
 80070ee:	3001      	adds	r0, #1
 80070f0:	f108 0801 	add.w	r8, r8, #1
 80070f4:	f43f ae71 	beq.w	8006dda <_printf_float+0xba>
 80070f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070fa:	2200      	movs	r2, #0
 80070fc:	f103 3aff 	add.w	sl, r3, #4294967295
 8007100:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007104:	2300      	movs	r3, #0
 8007106:	f7f9 fcdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800710a:	b9c8      	cbnz	r0, 8007140 <_printf_float+0x420>
 800710c:	4653      	mov	r3, sl
 800710e:	4642      	mov	r2, r8
 8007110:	4631      	mov	r1, r6
 8007112:	4628      	mov	r0, r5
 8007114:	47b8      	blx	r7
 8007116:	3001      	adds	r0, #1
 8007118:	d10e      	bne.n	8007138 <_printf_float+0x418>
 800711a:	e65e      	b.n	8006dda <_printf_float+0xba>
 800711c:	2301      	movs	r3, #1
 800711e:	4652      	mov	r2, sl
 8007120:	4631      	mov	r1, r6
 8007122:	4628      	mov	r0, r5
 8007124:	47b8      	blx	r7
 8007126:	3001      	adds	r0, #1
 8007128:	f43f ae57 	beq.w	8006dda <_printf_float+0xba>
 800712c:	f108 0801 	add.w	r8, r8, #1
 8007130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007132:	3b01      	subs	r3, #1
 8007134:	4543      	cmp	r3, r8
 8007136:	dcf1      	bgt.n	800711c <_printf_float+0x3fc>
 8007138:	464b      	mov	r3, r9
 800713a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800713e:	e6de      	b.n	8006efe <_printf_float+0x1de>
 8007140:	f04f 0800 	mov.w	r8, #0
 8007144:	f104 0a1a 	add.w	sl, r4, #26
 8007148:	e7f2      	b.n	8007130 <_printf_float+0x410>
 800714a:	2301      	movs	r3, #1
 800714c:	e7df      	b.n	800710e <_printf_float+0x3ee>
 800714e:	2301      	movs	r3, #1
 8007150:	464a      	mov	r2, r9
 8007152:	4631      	mov	r1, r6
 8007154:	4628      	mov	r0, r5
 8007156:	47b8      	blx	r7
 8007158:	3001      	adds	r0, #1
 800715a:	f43f ae3e 	beq.w	8006dda <_printf_float+0xba>
 800715e:	f108 0801 	add.w	r8, r8, #1
 8007162:	68e3      	ldr	r3, [r4, #12]
 8007164:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007166:	1a9b      	subs	r3, r3, r2
 8007168:	4543      	cmp	r3, r8
 800716a:	dcf0      	bgt.n	800714e <_printf_float+0x42e>
 800716c:	e6fc      	b.n	8006f68 <_printf_float+0x248>
 800716e:	f04f 0800 	mov.w	r8, #0
 8007172:	f104 0919 	add.w	r9, r4, #25
 8007176:	e7f4      	b.n	8007162 <_printf_float+0x442>
 8007178:	2900      	cmp	r1, #0
 800717a:	f43f ae8b 	beq.w	8006e94 <_printf_float+0x174>
 800717e:	2300      	movs	r3, #0
 8007180:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007184:	ab09      	add	r3, sp, #36	; 0x24
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	ec49 8b10 	vmov	d0, r8, r9
 800718c:	6022      	str	r2, [r4, #0]
 800718e:	f8cd a004 	str.w	sl, [sp, #4]
 8007192:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007196:	4628      	mov	r0, r5
 8007198:	f7ff fd2e 	bl	8006bf8 <__cvt>
 800719c:	4680      	mov	r8, r0
 800719e:	e648      	b.n	8006e32 <_printf_float+0x112>

080071a0 <_printf_common>:
 80071a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a4:	4691      	mov	r9, r2
 80071a6:	461f      	mov	r7, r3
 80071a8:	688a      	ldr	r2, [r1, #8]
 80071aa:	690b      	ldr	r3, [r1, #16]
 80071ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80071b0:	4293      	cmp	r3, r2
 80071b2:	bfb8      	it	lt
 80071b4:	4613      	movlt	r3, r2
 80071b6:	f8c9 3000 	str.w	r3, [r9]
 80071ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80071be:	4606      	mov	r6, r0
 80071c0:	460c      	mov	r4, r1
 80071c2:	b112      	cbz	r2, 80071ca <_printf_common+0x2a>
 80071c4:	3301      	adds	r3, #1
 80071c6:	f8c9 3000 	str.w	r3, [r9]
 80071ca:	6823      	ldr	r3, [r4, #0]
 80071cc:	0699      	lsls	r1, r3, #26
 80071ce:	bf42      	ittt	mi
 80071d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80071d4:	3302      	addmi	r3, #2
 80071d6:	f8c9 3000 	strmi.w	r3, [r9]
 80071da:	6825      	ldr	r5, [r4, #0]
 80071dc:	f015 0506 	ands.w	r5, r5, #6
 80071e0:	d107      	bne.n	80071f2 <_printf_common+0x52>
 80071e2:	f104 0a19 	add.w	sl, r4, #25
 80071e6:	68e3      	ldr	r3, [r4, #12]
 80071e8:	f8d9 2000 	ldr.w	r2, [r9]
 80071ec:	1a9b      	subs	r3, r3, r2
 80071ee:	42ab      	cmp	r3, r5
 80071f0:	dc28      	bgt.n	8007244 <_printf_common+0xa4>
 80071f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80071f6:	6822      	ldr	r2, [r4, #0]
 80071f8:	3300      	adds	r3, #0
 80071fa:	bf18      	it	ne
 80071fc:	2301      	movne	r3, #1
 80071fe:	0692      	lsls	r2, r2, #26
 8007200:	d42d      	bmi.n	800725e <_printf_common+0xbe>
 8007202:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007206:	4639      	mov	r1, r7
 8007208:	4630      	mov	r0, r6
 800720a:	47c0      	blx	r8
 800720c:	3001      	adds	r0, #1
 800720e:	d020      	beq.n	8007252 <_printf_common+0xb2>
 8007210:	6823      	ldr	r3, [r4, #0]
 8007212:	68e5      	ldr	r5, [r4, #12]
 8007214:	f8d9 2000 	ldr.w	r2, [r9]
 8007218:	f003 0306 	and.w	r3, r3, #6
 800721c:	2b04      	cmp	r3, #4
 800721e:	bf08      	it	eq
 8007220:	1aad      	subeq	r5, r5, r2
 8007222:	68a3      	ldr	r3, [r4, #8]
 8007224:	6922      	ldr	r2, [r4, #16]
 8007226:	bf0c      	ite	eq
 8007228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800722c:	2500      	movne	r5, #0
 800722e:	4293      	cmp	r3, r2
 8007230:	bfc4      	itt	gt
 8007232:	1a9b      	subgt	r3, r3, r2
 8007234:	18ed      	addgt	r5, r5, r3
 8007236:	f04f 0900 	mov.w	r9, #0
 800723a:	341a      	adds	r4, #26
 800723c:	454d      	cmp	r5, r9
 800723e:	d11a      	bne.n	8007276 <_printf_common+0xd6>
 8007240:	2000      	movs	r0, #0
 8007242:	e008      	b.n	8007256 <_printf_common+0xb6>
 8007244:	2301      	movs	r3, #1
 8007246:	4652      	mov	r2, sl
 8007248:	4639      	mov	r1, r7
 800724a:	4630      	mov	r0, r6
 800724c:	47c0      	blx	r8
 800724e:	3001      	adds	r0, #1
 8007250:	d103      	bne.n	800725a <_printf_common+0xba>
 8007252:	f04f 30ff 	mov.w	r0, #4294967295
 8007256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800725a:	3501      	adds	r5, #1
 800725c:	e7c3      	b.n	80071e6 <_printf_common+0x46>
 800725e:	18e1      	adds	r1, r4, r3
 8007260:	1c5a      	adds	r2, r3, #1
 8007262:	2030      	movs	r0, #48	; 0x30
 8007264:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007268:	4422      	add	r2, r4
 800726a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800726e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007272:	3302      	adds	r3, #2
 8007274:	e7c5      	b.n	8007202 <_printf_common+0x62>
 8007276:	2301      	movs	r3, #1
 8007278:	4622      	mov	r2, r4
 800727a:	4639      	mov	r1, r7
 800727c:	4630      	mov	r0, r6
 800727e:	47c0      	blx	r8
 8007280:	3001      	adds	r0, #1
 8007282:	d0e6      	beq.n	8007252 <_printf_common+0xb2>
 8007284:	f109 0901 	add.w	r9, r9, #1
 8007288:	e7d8      	b.n	800723c <_printf_common+0x9c>
	...

0800728c <_printf_i>:
 800728c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007290:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007294:	460c      	mov	r4, r1
 8007296:	7e09      	ldrb	r1, [r1, #24]
 8007298:	b085      	sub	sp, #20
 800729a:	296e      	cmp	r1, #110	; 0x6e
 800729c:	4617      	mov	r7, r2
 800729e:	4606      	mov	r6, r0
 80072a0:	4698      	mov	r8, r3
 80072a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80072a4:	f000 80b3 	beq.w	800740e <_printf_i+0x182>
 80072a8:	d822      	bhi.n	80072f0 <_printf_i+0x64>
 80072aa:	2963      	cmp	r1, #99	; 0x63
 80072ac:	d036      	beq.n	800731c <_printf_i+0x90>
 80072ae:	d80a      	bhi.n	80072c6 <_printf_i+0x3a>
 80072b0:	2900      	cmp	r1, #0
 80072b2:	f000 80b9 	beq.w	8007428 <_printf_i+0x19c>
 80072b6:	2958      	cmp	r1, #88	; 0x58
 80072b8:	f000 8083 	beq.w	80073c2 <_printf_i+0x136>
 80072bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80072c4:	e032      	b.n	800732c <_printf_i+0xa0>
 80072c6:	2964      	cmp	r1, #100	; 0x64
 80072c8:	d001      	beq.n	80072ce <_printf_i+0x42>
 80072ca:	2969      	cmp	r1, #105	; 0x69
 80072cc:	d1f6      	bne.n	80072bc <_printf_i+0x30>
 80072ce:	6820      	ldr	r0, [r4, #0]
 80072d0:	6813      	ldr	r3, [r2, #0]
 80072d2:	0605      	lsls	r5, r0, #24
 80072d4:	f103 0104 	add.w	r1, r3, #4
 80072d8:	d52a      	bpl.n	8007330 <_printf_i+0xa4>
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6011      	str	r1, [r2, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	da03      	bge.n	80072ea <_printf_i+0x5e>
 80072e2:	222d      	movs	r2, #45	; 0x2d
 80072e4:	425b      	negs	r3, r3
 80072e6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80072ea:	486f      	ldr	r0, [pc, #444]	; (80074a8 <_printf_i+0x21c>)
 80072ec:	220a      	movs	r2, #10
 80072ee:	e039      	b.n	8007364 <_printf_i+0xd8>
 80072f0:	2973      	cmp	r1, #115	; 0x73
 80072f2:	f000 809d 	beq.w	8007430 <_printf_i+0x1a4>
 80072f6:	d808      	bhi.n	800730a <_printf_i+0x7e>
 80072f8:	296f      	cmp	r1, #111	; 0x6f
 80072fa:	d020      	beq.n	800733e <_printf_i+0xb2>
 80072fc:	2970      	cmp	r1, #112	; 0x70
 80072fe:	d1dd      	bne.n	80072bc <_printf_i+0x30>
 8007300:	6823      	ldr	r3, [r4, #0]
 8007302:	f043 0320 	orr.w	r3, r3, #32
 8007306:	6023      	str	r3, [r4, #0]
 8007308:	e003      	b.n	8007312 <_printf_i+0x86>
 800730a:	2975      	cmp	r1, #117	; 0x75
 800730c:	d017      	beq.n	800733e <_printf_i+0xb2>
 800730e:	2978      	cmp	r1, #120	; 0x78
 8007310:	d1d4      	bne.n	80072bc <_printf_i+0x30>
 8007312:	2378      	movs	r3, #120	; 0x78
 8007314:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007318:	4864      	ldr	r0, [pc, #400]	; (80074ac <_printf_i+0x220>)
 800731a:	e055      	b.n	80073c8 <_printf_i+0x13c>
 800731c:	6813      	ldr	r3, [r2, #0]
 800731e:	1d19      	adds	r1, r3, #4
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	6011      	str	r1, [r2, #0]
 8007324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007328:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800732c:	2301      	movs	r3, #1
 800732e:	e08c      	b.n	800744a <_printf_i+0x1be>
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6011      	str	r1, [r2, #0]
 8007334:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007338:	bf18      	it	ne
 800733a:	b21b      	sxthne	r3, r3
 800733c:	e7cf      	b.n	80072de <_printf_i+0x52>
 800733e:	6813      	ldr	r3, [r2, #0]
 8007340:	6825      	ldr	r5, [r4, #0]
 8007342:	1d18      	adds	r0, r3, #4
 8007344:	6010      	str	r0, [r2, #0]
 8007346:	0628      	lsls	r0, r5, #24
 8007348:	d501      	bpl.n	800734e <_printf_i+0xc2>
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	e002      	b.n	8007354 <_printf_i+0xc8>
 800734e:	0668      	lsls	r0, r5, #25
 8007350:	d5fb      	bpl.n	800734a <_printf_i+0xbe>
 8007352:	881b      	ldrh	r3, [r3, #0]
 8007354:	4854      	ldr	r0, [pc, #336]	; (80074a8 <_printf_i+0x21c>)
 8007356:	296f      	cmp	r1, #111	; 0x6f
 8007358:	bf14      	ite	ne
 800735a:	220a      	movne	r2, #10
 800735c:	2208      	moveq	r2, #8
 800735e:	2100      	movs	r1, #0
 8007360:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007364:	6865      	ldr	r5, [r4, #4]
 8007366:	60a5      	str	r5, [r4, #8]
 8007368:	2d00      	cmp	r5, #0
 800736a:	f2c0 8095 	blt.w	8007498 <_printf_i+0x20c>
 800736e:	6821      	ldr	r1, [r4, #0]
 8007370:	f021 0104 	bic.w	r1, r1, #4
 8007374:	6021      	str	r1, [r4, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d13d      	bne.n	80073f6 <_printf_i+0x16a>
 800737a:	2d00      	cmp	r5, #0
 800737c:	f040 808e 	bne.w	800749c <_printf_i+0x210>
 8007380:	4665      	mov	r5, ip
 8007382:	2a08      	cmp	r2, #8
 8007384:	d10b      	bne.n	800739e <_printf_i+0x112>
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	07db      	lsls	r3, r3, #31
 800738a:	d508      	bpl.n	800739e <_printf_i+0x112>
 800738c:	6923      	ldr	r3, [r4, #16]
 800738e:	6862      	ldr	r2, [r4, #4]
 8007390:	429a      	cmp	r2, r3
 8007392:	bfde      	ittt	le
 8007394:	2330      	movle	r3, #48	; 0x30
 8007396:	f805 3c01 	strble.w	r3, [r5, #-1]
 800739a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800739e:	ebac 0305 	sub.w	r3, ip, r5
 80073a2:	6123      	str	r3, [r4, #16]
 80073a4:	f8cd 8000 	str.w	r8, [sp]
 80073a8:	463b      	mov	r3, r7
 80073aa:	aa03      	add	r2, sp, #12
 80073ac:	4621      	mov	r1, r4
 80073ae:	4630      	mov	r0, r6
 80073b0:	f7ff fef6 	bl	80071a0 <_printf_common>
 80073b4:	3001      	adds	r0, #1
 80073b6:	d14d      	bne.n	8007454 <_printf_i+0x1c8>
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295
 80073bc:	b005      	add	sp, #20
 80073be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073c2:	4839      	ldr	r0, [pc, #228]	; (80074a8 <_printf_i+0x21c>)
 80073c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80073c8:	6813      	ldr	r3, [r2, #0]
 80073ca:	6821      	ldr	r1, [r4, #0]
 80073cc:	1d1d      	adds	r5, r3, #4
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	6015      	str	r5, [r2, #0]
 80073d2:	060a      	lsls	r2, r1, #24
 80073d4:	d50b      	bpl.n	80073ee <_printf_i+0x162>
 80073d6:	07ca      	lsls	r2, r1, #31
 80073d8:	bf44      	itt	mi
 80073da:	f041 0120 	orrmi.w	r1, r1, #32
 80073de:	6021      	strmi	r1, [r4, #0]
 80073e0:	b91b      	cbnz	r3, 80073ea <_printf_i+0x15e>
 80073e2:	6822      	ldr	r2, [r4, #0]
 80073e4:	f022 0220 	bic.w	r2, r2, #32
 80073e8:	6022      	str	r2, [r4, #0]
 80073ea:	2210      	movs	r2, #16
 80073ec:	e7b7      	b.n	800735e <_printf_i+0xd2>
 80073ee:	064d      	lsls	r5, r1, #25
 80073f0:	bf48      	it	mi
 80073f2:	b29b      	uxthmi	r3, r3
 80073f4:	e7ef      	b.n	80073d6 <_printf_i+0x14a>
 80073f6:	4665      	mov	r5, ip
 80073f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80073fc:	fb02 3311 	mls	r3, r2, r1, r3
 8007400:	5cc3      	ldrb	r3, [r0, r3]
 8007402:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007406:	460b      	mov	r3, r1
 8007408:	2900      	cmp	r1, #0
 800740a:	d1f5      	bne.n	80073f8 <_printf_i+0x16c>
 800740c:	e7b9      	b.n	8007382 <_printf_i+0xf6>
 800740e:	6813      	ldr	r3, [r2, #0]
 8007410:	6825      	ldr	r5, [r4, #0]
 8007412:	6961      	ldr	r1, [r4, #20]
 8007414:	1d18      	adds	r0, r3, #4
 8007416:	6010      	str	r0, [r2, #0]
 8007418:	0628      	lsls	r0, r5, #24
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	d501      	bpl.n	8007422 <_printf_i+0x196>
 800741e:	6019      	str	r1, [r3, #0]
 8007420:	e002      	b.n	8007428 <_printf_i+0x19c>
 8007422:	066a      	lsls	r2, r5, #25
 8007424:	d5fb      	bpl.n	800741e <_printf_i+0x192>
 8007426:	8019      	strh	r1, [r3, #0]
 8007428:	2300      	movs	r3, #0
 800742a:	6123      	str	r3, [r4, #16]
 800742c:	4665      	mov	r5, ip
 800742e:	e7b9      	b.n	80073a4 <_printf_i+0x118>
 8007430:	6813      	ldr	r3, [r2, #0]
 8007432:	1d19      	adds	r1, r3, #4
 8007434:	6011      	str	r1, [r2, #0]
 8007436:	681d      	ldr	r5, [r3, #0]
 8007438:	6862      	ldr	r2, [r4, #4]
 800743a:	2100      	movs	r1, #0
 800743c:	4628      	mov	r0, r5
 800743e:	f7f8 fecf 	bl	80001e0 <memchr>
 8007442:	b108      	cbz	r0, 8007448 <_printf_i+0x1bc>
 8007444:	1b40      	subs	r0, r0, r5
 8007446:	6060      	str	r0, [r4, #4]
 8007448:	6863      	ldr	r3, [r4, #4]
 800744a:	6123      	str	r3, [r4, #16]
 800744c:	2300      	movs	r3, #0
 800744e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007452:	e7a7      	b.n	80073a4 <_printf_i+0x118>
 8007454:	6923      	ldr	r3, [r4, #16]
 8007456:	462a      	mov	r2, r5
 8007458:	4639      	mov	r1, r7
 800745a:	4630      	mov	r0, r6
 800745c:	47c0      	blx	r8
 800745e:	3001      	adds	r0, #1
 8007460:	d0aa      	beq.n	80073b8 <_printf_i+0x12c>
 8007462:	6823      	ldr	r3, [r4, #0]
 8007464:	079b      	lsls	r3, r3, #30
 8007466:	d413      	bmi.n	8007490 <_printf_i+0x204>
 8007468:	68e0      	ldr	r0, [r4, #12]
 800746a:	9b03      	ldr	r3, [sp, #12]
 800746c:	4298      	cmp	r0, r3
 800746e:	bfb8      	it	lt
 8007470:	4618      	movlt	r0, r3
 8007472:	e7a3      	b.n	80073bc <_printf_i+0x130>
 8007474:	2301      	movs	r3, #1
 8007476:	464a      	mov	r2, r9
 8007478:	4639      	mov	r1, r7
 800747a:	4630      	mov	r0, r6
 800747c:	47c0      	blx	r8
 800747e:	3001      	adds	r0, #1
 8007480:	d09a      	beq.n	80073b8 <_printf_i+0x12c>
 8007482:	3501      	adds	r5, #1
 8007484:	68e3      	ldr	r3, [r4, #12]
 8007486:	9a03      	ldr	r2, [sp, #12]
 8007488:	1a9b      	subs	r3, r3, r2
 800748a:	42ab      	cmp	r3, r5
 800748c:	dcf2      	bgt.n	8007474 <_printf_i+0x1e8>
 800748e:	e7eb      	b.n	8007468 <_printf_i+0x1dc>
 8007490:	2500      	movs	r5, #0
 8007492:	f104 0919 	add.w	r9, r4, #25
 8007496:	e7f5      	b.n	8007484 <_printf_i+0x1f8>
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1ac      	bne.n	80073f6 <_printf_i+0x16a>
 800749c:	7803      	ldrb	r3, [r0, #0]
 800749e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80074a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80074a6:	e76c      	b.n	8007382 <_printf_i+0xf6>
 80074a8:	0800b04a 	.word	0x0800b04a
 80074ac:	0800b05b 	.word	0x0800b05b

080074b0 <_scanf_float>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	469a      	mov	sl, r3
 80074b6:	688b      	ldr	r3, [r1, #8]
 80074b8:	4616      	mov	r6, r2
 80074ba:	1e5a      	subs	r2, r3, #1
 80074bc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80074c0:	b087      	sub	sp, #28
 80074c2:	bf83      	ittte	hi
 80074c4:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 80074c8:	189b      	addhi	r3, r3, r2
 80074ca:	9301      	strhi	r3, [sp, #4]
 80074cc:	2300      	movls	r3, #0
 80074ce:	bf86      	itte	hi
 80074d0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80074d4:	608b      	strhi	r3, [r1, #8]
 80074d6:	9301      	strls	r3, [sp, #4]
 80074d8:	680b      	ldr	r3, [r1, #0]
 80074da:	4688      	mov	r8, r1
 80074dc:	f04f 0b00 	mov.w	fp, #0
 80074e0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80074e4:	f848 3b1c 	str.w	r3, [r8], #28
 80074e8:	e9cd bb03 	strd	fp, fp, [sp, #12]
 80074ec:	4607      	mov	r7, r0
 80074ee:	460c      	mov	r4, r1
 80074f0:	4645      	mov	r5, r8
 80074f2:	465a      	mov	r2, fp
 80074f4:	46d9      	mov	r9, fp
 80074f6:	f8cd b008 	str.w	fp, [sp, #8]
 80074fa:	68a1      	ldr	r1, [r4, #8]
 80074fc:	b181      	cbz	r1, 8007520 <_scanf_float+0x70>
 80074fe:	6833      	ldr	r3, [r6, #0]
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	2b49      	cmp	r3, #73	; 0x49
 8007504:	d071      	beq.n	80075ea <_scanf_float+0x13a>
 8007506:	d84d      	bhi.n	80075a4 <_scanf_float+0xf4>
 8007508:	2b39      	cmp	r3, #57	; 0x39
 800750a:	d840      	bhi.n	800758e <_scanf_float+0xde>
 800750c:	2b31      	cmp	r3, #49	; 0x31
 800750e:	f080 8088 	bcs.w	8007622 <_scanf_float+0x172>
 8007512:	2b2d      	cmp	r3, #45	; 0x2d
 8007514:	f000 8090 	beq.w	8007638 <_scanf_float+0x188>
 8007518:	d815      	bhi.n	8007546 <_scanf_float+0x96>
 800751a:	2b2b      	cmp	r3, #43	; 0x2b
 800751c:	f000 808c 	beq.w	8007638 <_scanf_float+0x188>
 8007520:	f1b9 0f00 	cmp.w	r9, #0
 8007524:	d003      	beq.n	800752e <_scanf_float+0x7e>
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	3a01      	subs	r2, #1
 8007530:	2a01      	cmp	r2, #1
 8007532:	f200 80ea 	bhi.w	800770a <_scanf_float+0x25a>
 8007536:	4545      	cmp	r5, r8
 8007538:	f200 80dc 	bhi.w	80076f4 <_scanf_float+0x244>
 800753c:	2601      	movs	r6, #1
 800753e:	4630      	mov	r0, r6
 8007540:	b007      	add	sp, #28
 8007542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007546:	2b2e      	cmp	r3, #46	; 0x2e
 8007548:	f000 809f 	beq.w	800768a <_scanf_float+0x1da>
 800754c:	2b30      	cmp	r3, #48	; 0x30
 800754e:	d1e7      	bne.n	8007520 <_scanf_float+0x70>
 8007550:	6820      	ldr	r0, [r4, #0]
 8007552:	f410 7f80 	tst.w	r0, #256	; 0x100
 8007556:	d064      	beq.n	8007622 <_scanf_float+0x172>
 8007558:	9b01      	ldr	r3, [sp, #4]
 800755a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800755e:	6020      	str	r0, [r4, #0]
 8007560:	f109 0901 	add.w	r9, r9, #1
 8007564:	b11b      	cbz	r3, 800756e <_scanf_float+0xbe>
 8007566:	3b01      	subs	r3, #1
 8007568:	3101      	adds	r1, #1
 800756a:	9301      	str	r3, [sp, #4]
 800756c:	60a1      	str	r1, [r4, #8]
 800756e:	68a3      	ldr	r3, [r4, #8]
 8007570:	3b01      	subs	r3, #1
 8007572:	60a3      	str	r3, [r4, #8]
 8007574:	6923      	ldr	r3, [r4, #16]
 8007576:	3301      	adds	r3, #1
 8007578:	6123      	str	r3, [r4, #16]
 800757a:	6873      	ldr	r3, [r6, #4]
 800757c:	3b01      	subs	r3, #1
 800757e:	2b00      	cmp	r3, #0
 8007580:	6073      	str	r3, [r6, #4]
 8007582:	f340 80ac 	ble.w	80076de <_scanf_float+0x22e>
 8007586:	6833      	ldr	r3, [r6, #0]
 8007588:	3301      	adds	r3, #1
 800758a:	6033      	str	r3, [r6, #0]
 800758c:	e7b5      	b.n	80074fa <_scanf_float+0x4a>
 800758e:	2b45      	cmp	r3, #69	; 0x45
 8007590:	f000 8085 	beq.w	800769e <_scanf_float+0x1ee>
 8007594:	2b46      	cmp	r3, #70	; 0x46
 8007596:	d06a      	beq.n	800766e <_scanf_float+0x1be>
 8007598:	2b41      	cmp	r3, #65	; 0x41
 800759a:	d1c1      	bne.n	8007520 <_scanf_float+0x70>
 800759c:	2a01      	cmp	r2, #1
 800759e:	d1bf      	bne.n	8007520 <_scanf_float+0x70>
 80075a0:	2202      	movs	r2, #2
 80075a2:	e046      	b.n	8007632 <_scanf_float+0x182>
 80075a4:	2b65      	cmp	r3, #101	; 0x65
 80075a6:	d07a      	beq.n	800769e <_scanf_float+0x1ee>
 80075a8:	d818      	bhi.n	80075dc <_scanf_float+0x12c>
 80075aa:	2b54      	cmp	r3, #84	; 0x54
 80075ac:	d066      	beq.n	800767c <_scanf_float+0x1cc>
 80075ae:	d811      	bhi.n	80075d4 <_scanf_float+0x124>
 80075b0:	2b4e      	cmp	r3, #78	; 0x4e
 80075b2:	d1b5      	bne.n	8007520 <_scanf_float+0x70>
 80075b4:	2a00      	cmp	r2, #0
 80075b6:	d146      	bne.n	8007646 <_scanf_float+0x196>
 80075b8:	f1b9 0f00 	cmp.w	r9, #0
 80075bc:	d145      	bne.n	800764a <_scanf_float+0x19a>
 80075be:	6821      	ldr	r1, [r4, #0]
 80075c0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80075c4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 80075c8:	d13f      	bne.n	800764a <_scanf_float+0x19a>
 80075ca:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80075ce:	6021      	str	r1, [r4, #0]
 80075d0:	2201      	movs	r2, #1
 80075d2:	e02e      	b.n	8007632 <_scanf_float+0x182>
 80075d4:	2b59      	cmp	r3, #89	; 0x59
 80075d6:	d01e      	beq.n	8007616 <_scanf_float+0x166>
 80075d8:	2b61      	cmp	r3, #97	; 0x61
 80075da:	e7de      	b.n	800759a <_scanf_float+0xea>
 80075dc:	2b6e      	cmp	r3, #110	; 0x6e
 80075de:	d0e9      	beq.n	80075b4 <_scanf_float+0x104>
 80075e0:	d815      	bhi.n	800760e <_scanf_float+0x15e>
 80075e2:	2b66      	cmp	r3, #102	; 0x66
 80075e4:	d043      	beq.n	800766e <_scanf_float+0x1be>
 80075e6:	2b69      	cmp	r3, #105	; 0x69
 80075e8:	d19a      	bne.n	8007520 <_scanf_float+0x70>
 80075ea:	f1bb 0f00 	cmp.w	fp, #0
 80075ee:	d138      	bne.n	8007662 <_scanf_float+0x1b2>
 80075f0:	f1b9 0f00 	cmp.w	r9, #0
 80075f4:	d197      	bne.n	8007526 <_scanf_float+0x76>
 80075f6:	6821      	ldr	r1, [r4, #0]
 80075f8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 80075fc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8007600:	d195      	bne.n	800752e <_scanf_float+0x7e>
 8007602:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8007606:	6021      	str	r1, [r4, #0]
 8007608:	f04f 0b01 	mov.w	fp, #1
 800760c:	e011      	b.n	8007632 <_scanf_float+0x182>
 800760e:	2b74      	cmp	r3, #116	; 0x74
 8007610:	d034      	beq.n	800767c <_scanf_float+0x1cc>
 8007612:	2b79      	cmp	r3, #121	; 0x79
 8007614:	d184      	bne.n	8007520 <_scanf_float+0x70>
 8007616:	f1bb 0f07 	cmp.w	fp, #7
 800761a:	d181      	bne.n	8007520 <_scanf_float+0x70>
 800761c:	f04f 0b08 	mov.w	fp, #8
 8007620:	e007      	b.n	8007632 <_scanf_float+0x182>
 8007622:	eb12 0f0b 	cmn.w	r2, fp
 8007626:	f47f af7b 	bne.w	8007520 <_scanf_float+0x70>
 800762a:	6821      	ldr	r1, [r4, #0]
 800762c:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8007630:	6021      	str	r1, [r4, #0]
 8007632:	702b      	strb	r3, [r5, #0]
 8007634:	3501      	adds	r5, #1
 8007636:	e79a      	b.n	800756e <_scanf_float+0xbe>
 8007638:	6821      	ldr	r1, [r4, #0]
 800763a:	0608      	lsls	r0, r1, #24
 800763c:	f57f af70 	bpl.w	8007520 <_scanf_float+0x70>
 8007640:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007644:	e7f4      	b.n	8007630 <_scanf_float+0x180>
 8007646:	2a02      	cmp	r2, #2
 8007648:	d047      	beq.n	80076da <_scanf_float+0x22a>
 800764a:	f1bb 0f01 	cmp.w	fp, #1
 800764e:	d003      	beq.n	8007658 <_scanf_float+0x1a8>
 8007650:	f1bb 0f04 	cmp.w	fp, #4
 8007654:	f47f af64 	bne.w	8007520 <_scanf_float+0x70>
 8007658:	f10b 0b01 	add.w	fp, fp, #1
 800765c:	fa5f fb8b 	uxtb.w	fp, fp
 8007660:	e7e7      	b.n	8007632 <_scanf_float+0x182>
 8007662:	f1bb 0f03 	cmp.w	fp, #3
 8007666:	d0f7      	beq.n	8007658 <_scanf_float+0x1a8>
 8007668:	f1bb 0f05 	cmp.w	fp, #5
 800766c:	e7f2      	b.n	8007654 <_scanf_float+0x1a4>
 800766e:	f1bb 0f02 	cmp.w	fp, #2
 8007672:	f47f af55 	bne.w	8007520 <_scanf_float+0x70>
 8007676:	f04f 0b03 	mov.w	fp, #3
 800767a:	e7da      	b.n	8007632 <_scanf_float+0x182>
 800767c:	f1bb 0f06 	cmp.w	fp, #6
 8007680:	f47f af4e 	bne.w	8007520 <_scanf_float+0x70>
 8007684:	f04f 0b07 	mov.w	fp, #7
 8007688:	e7d3      	b.n	8007632 <_scanf_float+0x182>
 800768a:	6821      	ldr	r1, [r4, #0]
 800768c:	0588      	lsls	r0, r1, #22
 800768e:	f57f af47 	bpl.w	8007520 <_scanf_float+0x70>
 8007692:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8007696:	6021      	str	r1, [r4, #0]
 8007698:	f8cd 9008 	str.w	r9, [sp, #8]
 800769c:	e7c9      	b.n	8007632 <_scanf_float+0x182>
 800769e:	6821      	ldr	r1, [r4, #0]
 80076a0:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80076a4:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80076a8:	d006      	beq.n	80076b8 <_scanf_float+0x208>
 80076aa:	0548      	lsls	r0, r1, #21
 80076ac:	f57f af38 	bpl.w	8007520 <_scanf_float+0x70>
 80076b0:	f1b9 0f00 	cmp.w	r9, #0
 80076b4:	f43f af3b 	beq.w	800752e <_scanf_float+0x7e>
 80076b8:	0588      	lsls	r0, r1, #22
 80076ba:	bf58      	it	pl
 80076bc:	9802      	ldrpl	r0, [sp, #8]
 80076be:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80076c2:	bf58      	it	pl
 80076c4:	eba9 0000 	subpl.w	r0, r9, r0
 80076c8:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80076cc:	bf58      	it	pl
 80076ce:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 80076d2:	6021      	str	r1, [r4, #0]
 80076d4:	f04f 0900 	mov.w	r9, #0
 80076d8:	e7ab      	b.n	8007632 <_scanf_float+0x182>
 80076da:	2203      	movs	r2, #3
 80076dc:	e7a9      	b.n	8007632 <_scanf_float+0x182>
 80076de:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80076e2:	9205      	str	r2, [sp, #20]
 80076e4:	4631      	mov	r1, r6
 80076e6:	4638      	mov	r0, r7
 80076e8:	4798      	blx	r3
 80076ea:	9a05      	ldr	r2, [sp, #20]
 80076ec:	2800      	cmp	r0, #0
 80076ee:	f43f af04 	beq.w	80074fa <_scanf_float+0x4a>
 80076f2:	e715      	b.n	8007520 <_scanf_float+0x70>
 80076f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80076f8:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80076fc:	4632      	mov	r2, r6
 80076fe:	4638      	mov	r0, r7
 8007700:	4798      	blx	r3
 8007702:	6923      	ldr	r3, [r4, #16]
 8007704:	3b01      	subs	r3, #1
 8007706:	6123      	str	r3, [r4, #16]
 8007708:	e715      	b.n	8007536 <_scanf_float+0x86>
 800770a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800770e:	2b06      	cmp	r3, #6
 8007710:	d80a      	bhi.n	8007728 <_scanf_float+0x278>
 8007712:	f1bb 0f02 	cmp.w	fp, #2
 8007716:	d968      	bls.n	80077ea <_scanf_float+0x33a>
 8007718:	f1ab 0b03 	sub.w	fp, fp, #3
 800771c:	fa5f fb8b 	uxtb.w	fp, fp
 8007720:	eba5 0b0b 	sub.w	fp, r5, fp
 8007724:	455d      	cmp	r5, fp
 8007726:	d14b      	bne.n	80077c0 <_scanf_float+0x310>
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	05da      	lsls	r2, r3, #23
 800772c:	d51f      	bpl.n	800776e <_scanf_float+0x2be>
 800772e:	055b      	lsls	r3, r3, #21
 8007730:	d468      	bmi.n	8007804 <_scanf_float+0x354>
 8007732:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007736:	6923      	ldr	r3, [r4, #16]
 8007738:	2965      	cmp	r1, #101	; 0x65
 800773a:	f103 33ff 	add.w	r3, r3, #4294967295
 800773e:	f105 3bff 	add.w	fp, r5, #4294967295
 8007742:	6123      	str	r3, [r4, #16]
 8007744:	d00d      	beq.n	8007762 <_scanf_float+0x2b2>
 8007746:	2945      	cmp	r1, #69	; 0x45
 8007748:	d00b      	beq.n	8007762 <_scanf_float+0x2b2>
 800774a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800774e:	4632      	mov	r2, r6
 8007750:	4638      	mov	r0, r7
 8007752:	4798      	blx	r3
 8007754:	6923      	ldr	r3, [r4, #16]
 8007756:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800775a:	3b01      	subs	r3, #1
 800775c:	f1a5 0b02 	sub.w	fp, r5, #2
 8007760:	6123      	str	r3, [r4, #16]
 8007762:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007766:	4632      	mov	r2, r6
 8007768:	4638      	mov	r0, r7
 800776a:	4798      	blx	r3
 800776c:	465d      	mov	r5, fp
 800776e:	6826      	ldr	r6, [r4, #0]
 8007770:	f016 0610 	ands.w	r6, r6, #16
 8007774:	d17a      	bne.n	800786c <_scanf_float+0x3bc>
 8007776:	702e      	strb	r6, [r5, #0]
 8007778:	6823      	ldr	r3, [r4, #0]
 800777a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800777e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007782:	d142      	bne.n	800780a <_scanf_float+0x35a>
 8007784:	9b02      	ldr	r3, [sp, #8]
 8007786:	eba9 0303 	sub.w	r3, r9, r3
 800778a:	425a      	negs	r2, r3
 800778c:	2b00      	cmp	r3, #0
 800778e:	d149      	bne.n	8007824 <_scanf_float+0x374>
 8007790:	2200      	movs	r2, #0
 8007792:	4641      	mov	r1, r8
 8007794:	4638      	mov	r0, r7
 8007796:	f000 febb 	bl	8008510 <_strtod_r>
 800779a:	6825      	ldr	r5, [r4, #0]
 800779c:	f8da 3000 	ldr.w	r3, [sl]
 80077a0:	f015 0f02 	tst.w	r5, #2
 80077a4:	f103 0204 	add.w	r2, r3, #4
 80077a8:	ec59 8b10 	vmov	r8, r9, d0
 80077ac:	f8ca 2000 	str.w	r2, [sl]
 80077b0:	d043      	beq.n	800783a <_scanf_float+0x38a>
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	e9c3 8900 	strd	r8, r9, [r3]
 80077b8:	68e3      	ldr	r3, [r4, #12]
 80077ba:	3301      	adds	r3, #1
 80077bc:	60e3      	str	r3, [r4, #12]
 80077be:	e6be      	b.n	800753e <_scanf_float+0x8e>
 80077c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077c4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80077c8:	4632      	mov	r2, r6
 80077ca:	4638      	mov	r0, r7
 80077cc:	4798      	blx	r3
 80077ce:	6923      	ldr	r3, [r4, #16]
 80077d0:	3b01      	subs	r3, #1
 80077d2:	6123      	str	r3, [r4, #16]
 80077d4:	e7a6      	b.n	8007724 <_scanf_float+0x274>
 80077d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077da:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80077de:	4632      	mov	r2, r6
 80077e0:	4638      	mov	r0, r7
 80077e2:	4798      	blx	r3
 80077e4:	6923      	ldr	r3, [r4, #16]
 80077e6:	3b01      	subs	r3, #1
 80077e8:	6123      	str	r3, [r4, #16]
 80077ea:	4545      	cmp	r5, r8
 80077ec:	d8f3      	bhi.n	80077d6 <_scanf_float+0x326>
 80077ee:	e6a5      	b.n	800753c <_scanf_float+0x8c>
 80077f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80077f4:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80077f8:	4632      	mov	r2, r6
 80077fa:	4638      	mov	r0, r7
 80077fc:	4798      	blx	r3
 80077fe:	6923      	ldr	r3, [r4, #16]
 8007800:	3b01      	subs	r3, #1
 8007802:	6123      	str	r3, [r4, #16]
 8007804:	4545      	cmp	r5, r8
 8007806:	d8f3      	bhi.n	80077f0 <_scanf_float+0x340>
 8007808:	e698      	b.n	800753c <_scanf_float+0x8c>
 800780a:	9b03      	ldr	r3, [sp, #12]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d0bf      	beq.n	8007790 <_scanf_float+0x2e0>
 8007810:	9904      	ldr	r1, [sp, #16]
 8007812:	230a      	movs	r3, #10
 8007814:	4632      	mov	r2, r6
 8007816:	3101      	adds	r1, #1
 8007818:	4638      	mov	r0, r7
 800781a:	f000 ff05 	bl	8008628 <_strtol_r>
 800781e:	9b03      	ldr	r3, [sp, #12]
 8007820:	9d04      	ldr	r5, [sp, #16]
 8007822:	1ac2      	subs	r2, r0, r3
 8007824:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007828:	429d      	cmp	r5, r3
 800782a:	bf28      	it	cs
 800782c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8007830:	490f      	ldr	r1, [pc, #60]	; (8007870 <_scanf_float+0x3c0>)
 8007832:	4628      	mov	r0, r5
 8007834:	f000 f83c 	bl	80078b0 <siprintf>
 8007838:	e7aa      	b.n	8007790 <_scanf_float+0x2e0>
 800783a:	f015 0504 	ands.w	r5, r5, #4
 800783e:	d1b8      	bne.n	80077b2 <_scanf_float+0x302>
 8007840:	681f      	ldr	r7, [r3, #0]
 8007842:	ee10 2a10 	vmov	r2, s0
 8007846:	464b      	mov	r3, r9
 8007848:	ee10 0a10 	vmov	r0, s0
 800784c:	4649      	mov	r1, r9
 800784e:	f7f9 f96d 	bl	8000b2c <__aeabi_dcmpun>
 8007852:	b128      	cbz	r0, 8007860 <_scanf_float+0x3b0>
 8007854:	4628      	mov	r0, r5
 8007856:	f000 f825 	bl	80078a4 <nanf>
 800785a:	ed87 0a00 	vstr	s0, [r7]
 800785e:	e7ab      	b.n	80077b8 <_scanf_float+0x308>
 8007860:	4640      	mov	r0, r8
 8007862:	4649      	mov	r1, r9
 8007864:	f7f9 f9c0 	bl	8000be8 <__aeabi_d2f>
 8007868:	6038      	str	r0, [r7, #0]
 800786a:	e7a5      	b.n	80077b8 <_scanf_float+0x308>
 800786c:	2600      	movs	r6, #0
 800786e:	e666      	b.n	800753e <_scanf_float+0x8e>
 8007870:	0800b06c 	.word	0x0800b06c

08007874 <iprintf>:
 8007874:	b40f      	push	{r0, r1, r2, r3}
 8007876:	4b0a      	ldr	r3, [pc, #40]	; (80078a0 <iprintf+0x2c>)
 8007878:	b513      	push	{r0, r1, r4, lr}
 800787a:	681c      	ldr	r4, [r3, #0]
 800787c:	b124      	cbz	r4, 8007888 <iprintf+0x14>
 800787e:	69a3      	ldr	r3, [r4, #24]
 8007880:	b913      	cbnz	r3, 8007888 <iprintf+0x14>
 8007882:	4620      	mov	r0, r4
 8007884:	f001 fd68 	bl	8009358 <__sinit>
 8007888:	ab05      	add	r3, sp, #20
 800788a:	9a04      	ldr	r2, [sp, #16]
 800788c:	68a1      	ldr	r1, [r4, #8]
 800788e:	9301      	str	r3, [sp, #4]
 8007890:	4620      	mov	r0, r4
 8007892:	f002 ff7b 	bl	800a78c <_vfiprintf_r>
 8007896:	b002      	add	sp, #8
 8007898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800789c:	b004      	add	sp, #16
 800789e:	4770      	bx	lr
 80078a0:	2000000c 	.word	0x2000000c

080078a4 <nanf>:
 80078a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80078ac <nanf+0x8>
 80078a8:	4770      	bx	lr
 80078aa:	bf00      	nop
 80078ac:	7fc00000 	.word	0x7fc00000

080078b0 <siprintf>:
 80078b0:	b40e      	push	{r1, r2, r3}
 80078b2:	b500      	push	{lr}
 80078b4:	b09c      	sub	sp, #112	; 0x70
 80078b6:	ab1d      	add	r3, sp, #116	; 0x74
 80078b8:	9002      	str	r0, [sp, #8]
 80078ba:	9006      	str	r0, [sp, #24]
 80078bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80078c0:	4809      	ldr	r0, [pc, #36]	; (80078e8 <siprintf+0x38>)
 80078c2:	9107      	str	r1, [sp, #28]
 80078c4:	9104      	str	r1, [sp, #16]
 80078c6:	4909      	ldr	r1, [pc, #36]	; (80078ec <siprintf+0x3c>)
 80078c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80078cc:	9105      	str	r1, [sp, #20]
 80078ce:	6800      	ldr	r0, [r0, #0]
 80078d0:	9301      	str	r3, [sp, #4]
 80078d2:	a902      	add	r1, sp, #8
 80078d4:	f002 fe38 	bl	800a548 <_svfiprintf_r>
 80078d8:	9b02      	ldr	r3, [sp, #8]
 80078da:	2200      	movs	r2, #0
 80078dc:	701a      	strb	r2, [r3, #0]
 80078de:	b01c      	add	sp, #112	; 0x70
 80078e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078e4:	b003      	add	sp, #12
 80078e6:	4770      	bx	lr
 80078e8:	2000000c 	.word	0x2000000c
 80078ec:	ffff0208 	.word	0xffff0208

080078f0 <sulp>:
 80078f0:	b570      	push	{r4, r5, r6, lr}
 80078f2:	4604      	mov	r4, r0
 80078f4:	460d      	mov	r5, r1
 80078f6:	ec45 4b10 	vmov	d0, r4, r5
 80078fa:	4616      	mov	r6, r2
 80078fc:	f002 fbe0 	bl	800a0c0 <__ulp>
 8007900:	ec51 0b10 	vmov	r0, r1, d0
 8007904:	b17e      	cbz	r6, 8007926 <sulp+0x36>
 8007906:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800790a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800790e:	2b00      	cmp	r3, #0
 8007910:	dd09      	ble.n	8007926 <sulp+0x36>
 8007912:	051b      	lsls	r3, r3, #20
 8007914:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007918:	2400      	movs	r4, #0
 800791a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800791e:	4622      	mov	r2, r4
 8007920:	462b      	mov	r3, r5
 8007922:	f7f8 fe69 	bl	80005f8 <__aeabi_dmul>
 8007926:	bd70      	pop	{r4, r5, r6, pc}

08007928 <_strtod_l>:
 8007928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792c:	461f      	mov	r7, r3
 800792e:	b0a1      	sub	sp, #132	; 0x84
 8007930:	2300      	movs	r3, #0
 8007932:	4681      	mov	r9, r0
 8007934:	4638      	mov	r0, r7
 8007936:	460e      	mov	r6, r1
 8007938:	9217      	str	r2, [sp, #92]	; 0x5c
 800793a:	931c      	str	r3, [sp, #112]	; 0x70
 800793c:	f002 f8bf 	bl	8009abe <__localeconv_l>
 8007940:	4680      	mov	r8, r0
 8007942:	6800      	ldr	r0, [r0, #0]
 8007944:	f7f8 fc44 	bl	80001d0 <strlen>
 8007948:	f04f 0a00 	mov.w	sl, #0
 800794c:	4604      	mov	r4, r0
 800794e:	f04f 0b00 	mov.w	fp, #0
 8007952:	961b      	str	r6, [sp, #108]	; 0x6c
 8007954:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007956:	781a      	ldrb	r2, [r3, #0]
 8007958:	2a0d      	cmp	r2, #13
 800795a:	d832      	bhi.n	80079c2 <_strtod_l+0x9a>
 800795c:	2a09      	cmp	r2, #9
 800795e:	d236      	bcs.n	80079ce <_strtod_l+0xa6>
 8007960:	2a00      	cmp	r2, #0
 8007962:	d03e      	beq.n	80079e2 <_strtod_l+0xba>
 8007964:	2300      	movs	r3, #0
 8007966:	930d      	str	r3, [sp, #52]	; 0x34
 8007968:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800796a:	782b      	ldrb	r3, [r5, #0]
 800796c:	2b30      	cmp	r3, #48	; 0x30
 800796e:	f040 80ac 	bne.w	8007aca <_strtod_l+0x1a2>
 8007972:	786b      	ldrb	r3, [r5, #1]
 8007974:	2b58      	cmp	r3, #88	; 0x58
 8007976:	d001      	beq.n	800797c <_strtod_l+0x54>
 8007978:	2b78      	cmp	r3, #120	; 0x78
 800797a:	d167      	bne.n	8007a4c <_strtod_l+0x124>
 800797c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800797e:	9301      	str	r3, [sp, #4]
 8007980:	ab1c      	add	r3, sp, #112	; 0x70
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	9702      	str	r7, [sp, #8]
 8007986:	ab1d      	add	r3, sp, #116	; 0x74
 8007988:	4a88      	ldr	r2, [pc, #544]	; (8007bac <_strtod_l+0x284>)
 800798a:	a91b      	add	r1, sp, #108	; 0x6c
 800798c:	4648      	mov	r0, r9
 800798e:	f001 fdbc 	bl	800950a <__gethex>
 8007992:	f010 0407 	ands.w	r4, r0, #7
 8007996:	4606      	mov	r6, r0
 8007998:	d005      	beq.n	80079a6 <_strtod_l+0x7e>
 800799a:	2c06      	cmp	r4, #6
 800799c:	d12b      	bne.n	80079f6 <_strtod_l+0xce>
 800799e:	3501      	adds	r5, #1
 80079a0:	2300      	movs	r3, #0
 80079a2:	951b      	str	r5, [sp, #108]	; 0x6c
 80079a4:	930d      	str	r3, [sp, #52]	; 0x34
 80079a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	f040 859a 	bne.w	80084e2 <_strtod_l+0xbba>
 80079ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079b0:	b1e3      	cbz	r3, 80079ec <_strtod_l+0xc4>
 80079b2:	4652      	mov	r2, sl
 80079b4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80079b8:	ec43 2b10 	vmov	d0, r2, r3
 80079bc:	b021      	add	sp, #132	; 0x84
 80079be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c2:	2a2b      	cmp	r2, #43	; 0x2b
 80079c4:	d015      	beq.n	80079f2 <_strtod_l+0xca>
 80079c6:	2a2d      	cmp	r2, #45	; 0x2d
 80079c8:	d004      	beq.n	80079d4 <_strtod_l+0xac>
 80079ca:	2a20      	cmp	r2, #32
 80079cc:	d1ca      	bne.n	8007964 <_strtod_l+0x3c>
 80079ce:	3301      	adds	r3, #1
 80079d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80079d2:	e7bf      	b.n	8007954 <_strtod_l+0x2c>
 80079d4:	2201      	movs	r2, #1
 80079d6:	920d      	str	r2, [sp, #52]	; 0x34
 80079d8:	1c5a      	adds	r2, r3, #1
 80079da:	921b      	str	r2, [sp, #108]	; 0x6c
 80079dc:	785b      	ldrb	r3, [r3, #1]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d1c2      	bne.n	8007968 <_strtod_l+0x40>
 80079e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079e4:	961b      	str	r6, [sp, #108]	; 0x6c
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	f040 8579 	bne.w	80084de <_strtod_l+0xbb6>
 80079ec:	4652      	mov	r2, sl
 80079ee:	465b      	mov	r3, fp
 80079f0:	e7e2      	b.n	80079b8 <_strtod_l+0x90>
 80079f2:	2200      	movs	r2, #0
 80079f4:	e7ef      	b.n	80079d6 <_strtod_l+0xae>
 80079f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80079f8:	b13a      	cbz	r2, 8007a0a <_strtod_l+0xe2>
 80079fa:	2135      	movs	r1, #53	; 0x35
 80079fc:	a81e      	add	r0, sp, #120	; 0x78
 80079fe:	f002 fc57 	bl	800a2b0 <__copybits>
 8007a02:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007a04:	4648      	mov	r0, r9
 8007a06:	f002 f8c4 	bl	8009b92 <_Bfree>
 8007a0a:	3c01      	subs	r4, #1
 8007a0c:	2c04      	cmp	r4, #4
 8007a0e:	d806      	bhi.n	8007a1e <_strtod_l+0xf6>
 8007a10:	e8df f004 	tbb	[pc, r4]
 8007a14:	1714030a 	.word	0x1714030a
 8007a18:	0a          	.byte	0x0a
 8007a19:	00          	.byte	0x00
 8007a1a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8007a1e:	0730      	lsls	r0, r6, #28
 8007a20:	d5c1      	bpl.n	80079a6 <_strtod_l+0x7e>
 8007a22:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007a26:	e7be      	b.n	80079a6 <_strtod_l+0x7e>
 8007a28:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8007a2c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007a2e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007a32:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007a36:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007a3a:	e7f0      	b.n	8007a1e <_strtod_l+0xf6>
 8007a3c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007bb0 <_strtod_l+0x288>
 8007a40:	e7ed      	b.n	8007a1e <_strtod_l+0xf6>
 8007a42:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007a46:	f04f 3aff 	mov.w	sl, #4294967295
 8007a4a:	e7e8      	b.n	8007a1e <_strtod_l+0xf6>
 8007a4c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a4e:	1c5a      	adds	r2, r3, #1
 8007a50:	921b      	str	r2, [sp, #108]	; 0x6c
 8007a52:	785b      	ldrb	r3, [r3, #1]
 8007a54:	2b30      	cmp	r3, #48	; 0x30
 8007a56:	d0f9      	beq.n	8007a4c <_strtod_l+0x124>
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d0a4      	beq.n	80079a6 <_strtod_l+0x7e>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	2500      	movs	r5, #0
 8007a60:	9306      	str	r3, [sp, #24]
 8007a62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a64:	9308      	str	r3, [sp, #32]
 8007a66:	9507      	str	r5, [sp, #28]
 8007a68:	9505      	str	r5, [sp, #20]
 8007a6a:	220a      	movs	r2, #10
 8007a6c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007a6e:	7807      	ldrb	r7, [r0, #0]
 8007a70:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007a74:	b2d9      	uxtb	r1, r3
 8007a76:	2909      	cmp	r1, #9
 8007a78:	d929      	bls.n	8007ace <_strtod_l+0x1a6>
 8007a7a:	4622      	mov	r2, r4
 8007a7c:	f8d8 1000 	ldr.w	r1, [r8]
 8007a80:	f002 ffed 	bl	800aa5e <strncmp>
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d031      	beq.n	8007aec <_strtod_l+0x1c4>
 8007a88:	2000      	movs	r0, #0
 8007a8a:	9c05      	ldr	r4, [sp, #20]
 8007a8c:	9004      	str	r0, [sp, #16]
 8007a8e:	463b      	mov	r3, r7
 8007a90:	4602      	mov	r2, r0
 8007a92:	2b65      	cmp	r3, #101	; 0x65
 8007a94:	d001      	beq.n	8007a9a <_strtod_l+0x172>
 8007a96:	2b45      	cmp	r3, #69	; 0x45
 8007a98:	d114      	bne.n	8007ac4 <_strtod_l+0x19c>
 8007a9a:	b924      	cbnz	r4, 8007aa6 <_strtod_l+0x17e>
 8007a9c:	b910      	cbnz	r0, 8007aa4 <_strtod_l+0x17c>
 8007a9e:	9b06      	ldr	r3, [sp, #24]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d09e      	beq.n	80079e2 <_strtod_l+0xba>
 8007aa4:	2400      	movs	r4, #0
 8007aa6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007aa8:	1c73      	adds	r3, r6, #1
 8007aaa:	931b      	str	r3, [sp, #108]	; 0x6c
 8007aac:	7873      	ldrb	r3, [r6, #1]
 8007aae:	2b2b      	cmp	r3, #43	; 0x2b
 8007ab0:	d078      	beq.n	8007ba4 <_strtod_l+0x27c>
 8007ab2:	2b2d      	cmp	r3, #45	; 0x2d
 8007ab4:	d070      	beq.n	8007b98 <_strtod_l+0x270>
 8007ab6:	f04f 0c00 	mov.w	ip, #0
 8007aba:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8007abe:	2f09      	cmp	r7, #9
 8007ac0:	d97c      	bls.n	8007bbc <_strtod_l+0x294>
 8007ac2:	961b      	str	r6, [sp, #108]	; 0x6c
 8007ac4:	f04f 0e00 	mov.w	lr, #0
 8007ac8:	e09a      	b.n	8007c00 <_strtod_l+0x2d8>
 8007aca:	2300      	movs	r3, #0
 8007acc:	e7c7      	b.n	8007a5e <_strtod_l+0x136>
 8007ace:	9905      	ldr	r1, [sp, #20]
 8007ad0:	2908      	cmp	r1, #8
 8007ad2:	bfdd      	ittte	le
 8007ad4:	9907      	ldrle	r1, [sp, #28]
 8007ad6:	fb02 3301 	mlale	r3, r2, r1, r3
 8007ada:	9307      	strle	r3, [sp, #28]
 8007adc:	fb02 3505 	mlagt	r5, r2, r5, r3
 8007ae0:	9b05      	ldr	r3, [sp, #20]
 8007ae2:	3001      	adds	r0, #1
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	9305      	str	r3, [sp, #20]
 8007ae8:	901b      	str	r0, [sp, #108]	; 0x6c
 8007aea:	e7bf      	b.n	8007a6c <_strtod_l+0x144>
 8007aec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007aee:	191a      	adds	r2, r3, r4
 8007af0:	921b      	str	r2, [sp, #108]	; 0x6c
 8007af2:	9a05      	ldr	r2, [sp, #20]
 8007af4:	5d1b      	ldrb	r3, [r3, r4]
 8007af6:	2a00      	cmp	r2, #0
 8007af8:	d037      	beq.n	8007b6a <_strtod_l+0x242>
 8007afa:	9c05      	ldr	r4, [sp, #20]
 8007afc:	4602      	mov	r2, r0
 8007afe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007b02:	2909      	cmp	r1, #9
 8007b04:	d913      	bls.n	8007b2e <_strtod_l+0x206>
 8007b06:	2101      	movs	r1, #1
 8007b08:	9104      	str	r1, [sp, #16]
 8007b0a:	e7c2      	b.n	8007a92 <_strtod_l+0x16a>
 8007b0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b0e:	1c5a      	adds	r2, r3, #1
 8007b10:	921b      	str	r2, [sp, #108]	; 0x6c
 8007b12:	785b      	ldrb	r3, [r3, #1]
 8007b14:	3001      	adds	r0, #1
 8007b16:	2b30      	cmp	r3, #48	; 0x30
 8007b18:	d0f8      	beq.n	8007b0c <_strtod_l+0x1e4>
 8007b1a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007b1e:	2a08      	cmp	r2, #8
 8007b20:	f200 84e4 	bhi.w	80084ec <_strtod_l+0xbc4>
 8007b24:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007b26:	9208      	str	r2, [sp, #32]
 8007b28:	4602      	mov	r2, r0
 8007b2a:	2000      	movs	r0, #0
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8007b32:	f100 0101 	add.w	r1, r0, #1
 8007b36:	d012      	beq.n	8007b5e <_strtod_l+0x236>
 8007b38:	440a      	add	r2, r1
 8007b3a:	eb00 0c04 	add.w	ip, r0, r4
 8007b3e:	4621      	mov	r1, r4
 8007b40:	270a      	movs	r7, #10
 8007b42:	458c      	cmp	ip, r1
 8007b44:	d113      	bne.n	8007b6e <_strtod_l+0x246>
 8007b46:	1821      	adds	r1, r4, r0
 8007b48:	2908      	cmp	r1, #8
 8007b4a:	f104 0401 	add.w	r4, r4, #1
 8007b4e:	4404      	add	r4, r0
 8007b50:	dc19      	bgt.n	8007b86 <_strtod_l+0x25e>
 8007b52:	9b07      	ldr	r3, [sp, #28]
 8007b54:	210a      	movs	r1, #10
 8007b56:	fb01 e303 	mla	r3, r1, r3, lr
 8007b5a:	9307      	str	r3, [sp, #28]
 8007b5c:	2100      	movs	r1, #0
 8007b5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b60:	1c58      	adds	r0, r3, #1
 8007b62:	901b      	str	r0, [sp, #108]	; 0x6c
 8007b64:	785b      	ldrb	r3, [r3, #1]
 8007b66:	4608      	mov	r0, r1
 8007b68:	e7c9      	b.n	8007afe <_strtod_l+0x1d6>
 8007b6a:	9805      	ldr	r0, [sp, #20]
 8007b6c:	e7d3      	b.n	8007b16 <_strtod_l+0x1ee>
 8007b6e:	2908      	cmp	r1, #8
 8007b70:	f101 0101 	add.w	r1, r1, #1
 8007b74:	dc03      	bgt.n	8007b7e <_strtod_l+0x256>
 8007b76:	9b07      	ldr	r3, [sp, #28]
 8007b78:	437b      	muls	r3, r7
 8007b7a:	9307      	str	r3, [sp, #28]
 8007b7c:	e7e1      	b.n	8007b42 <_strtod_l+0x21a>
 8007b7e:	2910      	cmp	r1, #16
 8007b80:	bfd8      	it	le
 8007b82:	437d      	mulle	r5, r7
 8007b84:	e7dd      	b.n	8007b42 <_strtod_l+0x21a>
 8007b86:	2c10      	cmp	r4, #16
 8007b88:	bfdc      	itt	le
 8007b8a:	210a      	movle	r1, #10
 8007b8c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007b90:	e7e4      	b.n	8007b5c <_strtod_l+0x234>
 8007b92:	2301      	movs	r3, #1
 8007b94:	9304      	str	r3, [sp, #16]
 8007b96:	e781      	b.n	8007a9c <_strtod_l+0x174>
 8007b98:	f04f 0c01 	mov.w	ip, #1
 8007b9c:	1cb3      	adds	r3, r6, #2
 8007b9e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007ba0:	78b3      	ldrb	r3, [r6, #2]
 8007ba2:	e78a      	b.n	8007aba <_strtod_l+0x192>
 8007ba4:	f04f 0c00 	mov.w	ip, #0
 8007ba8:	e7f8      	b.n	8007b9c <_strtod_l+0x274>
 8007baa:	bf00      	nop
 8007bac:	0800b074 	.word	0x0800b074
 8007bb0:	7ff00000 	.word	0x7ff00000
 8007bb4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007bb6:	1c5f      	adds	r7, r3, #1
 8007bb8:	971b      	str	r7, [sp, #108]	; 0x6c
 8007bba:	785b      	ldrb	r3, [r3, #1]
 8007bbc:	2b30      	cmp	r3, #48	; 0x30
 8007bbe:	d0f9      	beq.n	8007bb4 <_strtod_l+0x28c>
 8007bc0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8007bc4:	2f08      	cmp	r7, #8
 8007bc6:	f63f af7d 	bhi.w	8007ac4 <_strtod_l+0x19c>
 8007bca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007bce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007bd0:	930a      	str	r3, [sp, #40]	; 0x28
 8007bd2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007bd4:	1c5f      	adds	r7, r3, #1
 8007bd6:	971b      	str	r7, [sp, #108]	; 0x6c
 8007bd8:	785b      	ldrb	r3, [r3, #1]
 8007bda:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8007bde:	f1b8 0f09 	cmp.w	r8, #9
 8007be2:	d937      	bls.n	8007c54 <_strtod_l+0x32c>
 8007be4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007be6:	1a7f      	subs	r7, r7, r1
 8007be8:	2f08      	cmp	r7, #8
 8007bea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007bee:	dc37      	bgt.n	8007c60 <_strtod_l+0x338>
 8007bf0:	45be      	cmp	lr, r7
 8007bf2:	bfa8      	it	ge
 8007bf4:	46be      	movge	lr, r7
 8007bf6:	f1bc 0f00 	cmp.w	ip, #0
 8007bfa:	d001      	beq.n	8007c00 <_strtod_l+0x2d8>
 8007bfc:	f1ce 0e00 	rsb	lr, lr, #0
 8007c00:	2c00      	cmp	r4, #0
 8007c02:	d151      	bne.n	8007ca8 <_strtod_l+0x380>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	f47f aece 	bne.w	80079a6 <_strtod_l+0x7e>
 8007c0a:	9a06      	ldr	r2, [sp, #24]
 8007c0c:	2a00      	cmp	r2, #0
 8007c0e:	f47f aeca 	bne.w	80079a6 <_strtod_l+0x7e>
 8007c12:	9a04      	ldr	r2, [sp, #16]
 8007c14:	2a00      	cmp	r2, #0
 8007c16:	f47f aee4 	bne.w	80079e2 <_strtod_l+0xba>
 8007c1a:	2b4e      	cmp	r3, #78	; 0x4e
 8007c1c:	d027      	beq.n	8007c6e <_strtod_l+0x346>
 8007c1e:	dc21      	bgt.n	8007c64 <_strtod_l+0x33c>
 8007c20:	2b49      	cmp	r3, #73	; 0x49
 8007c22:	f47f aede 	bne.w	80079e2 <_strtod_l+0xba>
 8007c26:	49a0      	ldr	r1, [pc, #640]	; (8007ea8 <_strtod_l+0x580>)
 8007c28:	a81b      	add	r0, sp, #108	; 0x6c
 8007c2a:	f001 fea1 	bl	8009970 <__match>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f43f aed7 	beq.w	80079e2 <_strtod_l+0xba>
 8007c34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007c36:	499d      	ldr	r1, [pc, #628]	; (8007eac <_strtod_l+0x584>)
 8007c38:	3b01      	subs	r3, #1
 8007c3a:	a81b      	add	r0, sp, #108	; 0x6c
 8007c3c:	931b      	str	r3, [sp, #108]	; 0x6c
 8007c3e:	f001 fe97 	bl	8009970 <__match>
 8007c42:	b910      	cbnz	r0, 8007c4a <_strtod_l+0x322>
 8007c44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007c46:	3301      	adds	r3, #1
 8007c48:	931b      	str	r3, [sp, #108]	; 0x6c
 8007c4a:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007ec0 <_strtod_l+0x598>
 8007c4e:	f04f 0a00 	mov.w	sl, #0
 8007c52:	e6a8      	b.n	80079a6 <_strtod_l+0x7e>
 8007c54:	210a      	movs	r1, #10
 8007c56:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007c5a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007c5e:	e7b8      	b.n	8007bd2 <_strtod_l+0x2aa>
 8007c60:	46be      	mov	lr, r7
 8007c62:	e7c8      	b.n	8007bf6 <_strtod_l+0x2ce>
 8007c64:	2b69      	cmp	r3, #105	; 0x69
 8007c66:	d0de      	beq.n	8007c26 <_strtod_l+0x2fe>
 8007c68:	2b6e      	cmp	r3, #110	; 0x6e
 8007c6a:	f47f aeba 	bne.w	80079e2 <_strtod_l+0xba>
 8007c6e:	4990      	ldr	r1, [pc, #576]	; (8007eb0 <_strtod_l+0x588>)
 8007c70:	a81b      	add	r0, sp, #108	; 0x6c
 8007c72:	f001 fe7d 	bl	8009970 <__match>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f43f aeb3 	beq.w	80079e2 <_strtod_l+0xba>
 8007c7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	2b28      	cmp	r3, #40	; 0x28
 8007c82:	d10e      	bne.n	8007ca2 <_strtod_l+0x37a>
 8007c84:	aa1e      	add	r2, sp, #120	; 0x78
 8007c86:	498b      	ldr	r1, [pc, #556]	; (8007eb4 <_strtod_l+0x58c>)
 8007c88:	a81b      	add	r0, sp, #108	; 0x6c
 8007c8a:	f001 fe85 	bl	8009998 <__hexnan>
 8007c8e:	2805      	cmp	r0, #5
 8007c90:	d107      	bne.n	8007ca2 <_strtod_l+0x37a>
 8007c92:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007c94:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007c98:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007c9c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007ca0:	e681      	b.n	80079a6 <_strtod_l+0x7e>
 8007ca2:	f8df b224 	ldr.w	fp, [pc, #548]	; 8007ec8 <_strtod_l+0x5a0>
 8007ca6:	e7d2      	b.n	8007c4e <_strtod_l+0x326>
 8007ca8:	ebae 0302 	sub.w	r3, lr, r2
 8007cac:	9306      	str	r3, [sp, #24]
 8007cae:	9b05      	ldr	r3, [sp, #20]
 8007cb0:	9807      	ldr	r0, [sp, #28]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	bf08      	it	eq
 8007cb6:	4623      	moveq	r3, r4
 8007cb8:	2c10      	cmp	r4, #16
 8007cba:	9305      	str	r3, [sp, #20]
 8007cbc:	46a0      	mov	r8, r4
 8007cbe:	bfa8      	it	ge
 8007cc0:	f04f 0810 	movge.w	r8, #16
 8007cc4:	f7f8 fc1e 	bl	8000504 <__aeabi_ui2d>
 8007cc8:	2c09      	cmp	r4, #9
 8007cca:	4682      	mov	sl, r0
 8007ccc:	468b      	mov	fp, r1
 8007cce:	dc13      	bgt.n	8007cf8 <_strtod_l+0x3d0>
 8007cd0:	9b06      	ldr	r3, [sp, #24]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f43f ae67 	beq.w	80079a6 <_strtod_l+0x7e>
 8007cd8:	9b06      	ldr	r3, [sp, #24]
 8007cda:	dd7a      	ble.n	8007dd2 <_strtod_l+0x4aa>
 8007cdc:	2b16      	cmp	r3, #22
 8007cde:	dc61      	bgt.n	8007da4 <_strtod_l+0x47c>
 8007ce0:	4a75      	ldr	r2, [pc, #468]	; (8007eb8 <_strtod_l+0x590>)
 8007ce2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8007ce6:	e9de 0100 	ldrd	r0, r1, [lr]
 8007cea:	4652      	mov	r2, sl
 8007cec:	465b      	mov	r3, fp
 8007cee:	f7f8 fc83 	bl	80005f8 <__aeabi_dmul>
 8007cf2:	4682      	mov	sl, r0
 8007cf4:	468b      	mov	fp, r1
 8007cf6:	e656      	b.n	80079a6 <_strtod_l+0x7e>
 8007cf8:	4b6f      	ldr	r3, [pc, #444]	; (8007eb8 <_strtod_l+0x590>)
 8007cfa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007cfe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007d02:	f7f8 fc79 	bl	80005f8 <__aeabi_dmul>
 8007d06:	4606      	mov	r6, r0
 8007d08:	4628      	mov	r0, r5
 8007d0a:	460f      	mov	r7, r1
 8007d0c:	f7f8 fbfa 	bl	8000504 <__aeabi_ui2d>
 8007d10:	4602      	mov	r2, r0
 8007d12:	460b      	mov	r3, r1
 8007d14:	4630      	mov	r0, r6
 8007d16:	4639      	mov	r1, r7
 8007d18:	f7f8 fab8 	bl	800028c <__adddf3>
 8007d1c:	2c0f      	cmp	r4, #15
 8007d1e:	4682      	mov	sl, r0
 8007d20:	468b      	mov	fp, r1
 8007d22:	ddd5      	ble.n	8007cd0 <_strtod_l+0x3a8>
 8007d24:	9b06      	ldr	r3, [sp, #24]
 8007d26:	eba4 0808 	sub.w	r8, r4, r8
 8007d2a:	4498      	add	r8, r3
 8007d2c:	f1b8 0f00 	cmp.w	r8, #0
 8007d30:	f340 8096 	ble.w	8007e60 <_strtod_l+0x538>
 8007d34:	f018 030f 	ands.w	r3, r8, #15
 8007d38:	d00a      	beq.n	8007d50 <_strtod_l+0x428>
 8007d3a:	495f      	ldr	r1, [pc, #380]	; (8007eb8 <_strtod_l+0x590>)
 8007d3c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007d40:	4652      	mov	r2, sl
 8007d42:	465b      	mov	r3, fp
 8007d44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d48:	f7f8 fc56 	bl	80005f8 <__aeabi_dmul>
 8007d4c:	4682      	mov	sl, r0
 8007d4e:	468b      	mov	fp, r1
 8007d50:	f038 080f 	bics.w	r8, r8, #15
 8007d54:	d073      	beq.n	8007e3e <_strtod_l+0x516>
 8007d56:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007d5a:	dd47      	ble.n	8007dec <_strtod_l+0x4c4>
 8007d5c:	2400      	movs	r4, #0
 8007d5e:	46a0      	mov	r8, r4
 8007d60:	9407      	str	r4, [sp, #28]
 8007d62:	9405      	str	r4, [sp, #20]
 8007d64:	2322      	movs	r3, #34	; 0x22
 8007d66:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007ec0 <_strtod_l+0x598>
 8007d6a:	f8c9 3000 	str.w	r3, [r9]
 8007d6e:	f04f 0a00 	mov.w	sl, #0
 8007d72:	9b07      	ldr	r3, [sp, #28]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f43f ae16 	beq.w	80079a6 <_strtod_l+0x7e>
 8007d7a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007d7c:	4648      	mov	r0, r9
 8007d7e:	f001 ff08 	bl	8009b92 <_Bfree>
 8007d82:	9905      	ldr	r1, [sp, #20]
 8007d84:	4648      	mov	r0, r9
 8007d86:	f001 ff04 	bl	8009b92 <_Bfree>
 8007d8a:	4641      	mov	r1, r8
 8007d8c:	4648      	mov	r0, r9
 8007d8e:	f001 ff00 	bl	8009b92 <_Bfree>
 8007d92:	9907      	ldr	r1, [sp, #28]
 8007d94:	4648      	mov	r0, r9
 8007d96:	f001 fefc 	bl	8009b92 <_Bfree>
 8007d9a:	4621      	mov	r1, r4
 8007d9c:	4648      	mov	r0, r9
 8007d9e:	f001 fef8 	bl	8009b92 <_Bfree>
 8007da2:	e600      	b.n	80079a6 <_strtod_l+0x7e>
 8007da4:	9a06      	ldr	r2, [sp, #24]
 8007da6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8007daa:	4293      	cmp	r3, r2
 8007dac:	dbba      	blt.n	8007d24 <_strtod_l+0x3fc>
 8007dae:	4d42      	ldr	r5, [pc, #264]	; (8007eb8 <_strtod_l+0x590>)
 8007db0:	f1c4 040f 	rsb	r4, r4, #15
 8007db4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007db8:	4652      	mov	r2, sl
 8007dba:	465b      	mov	r3, fp
 8007dbc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dc0:	f7f8 fc1a 	bl	80005f8 <__aeabi_dmul>
 8007dc4:	9b06      	ldr	r3, [sp, #24]
 8007dc6:	1b1c      	subs	r4, r3, r4
 8007dc8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8007dcc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007dd0:	e78d      	b.n	8007cee <_strtod_l+0x3c6>
 8007dd2:	f113 0f16 	cmn.w	r3, #22
 8007dd6:	dba5      	blt.n	8007d24 <_strtod_l+0x3fc>
 8007dd8:	4a37      	ldr	r2, [pc, #220]	; (8007eb8 <_strtod_l+0x590>)
 8007dda:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 8007dde:	e9d2 2300 	ldrd	r2, r3, [r2]
 8007de2:	4650      	mov	r0, sl
 8007de4:	4659      	mov	r1, fp
 8007de6:	f7f8 fd31 	bl	800084c <__aeabi_ddiv>
 8007dea:	e782      	b.n	8007cf2 <_strtod_l+0x3ca>
 8007dec:	2300      	movs	r3, #0
 8007dee:	4e33      	ldr	r6, [pc, #204]	; (8007ebc <_strtod_l+0x594>)
 8007df0:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007df4:	4650      	mov	r0, sl
 8007df6:	4659      	mov	r1, fp
 8007df8:	461d      	mov	r5, r3
 8007dfa:	f1b8 0f01 	cmp.w	r8, #1
 8007dfe:	dc21      	bgt.n	8007e44 <_strtod_l+0x51c>
 8007e00:	b10b      	cbz	r3, 8007e06 <_strtod_l+0x4de>
 8007e02:	4682      	mov	sl, r0
 8007e04:	468b      	mov	fp, r1
 8007e06:	4b2d      	ldr	r3, [pc, #180]	; (8007ebc <_strtod_l+0x594>)
 8007e08:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007e0c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007e10:	4652      	mov	r2, sl
 8007e12:	465b      	mov	r3, fp
 8007e14:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007e18:	f7f8 fbee 	bl	80005f8 <__aeabi_dmul>
 8007e1c:	4b28      	ldr	r3, [pc, #160]	; (8007ec0 <_strtod_l+0x598>)
 8007e1e:	460a      	mov	r2, r1
 8007e20:	400b      	ands	r3, r1
 8007e22:	4928      	ldr	r1, [pc, #160]	; (8007ec4 <_strtod_l+0x59c>)
 8007e24:	428b      	cmp	r3, r1
 8007e26:	4682      	mov	sl, r0
 8007e28:	d898      	bhi.n	8007d5c <_strtod_l+0x434>
 8007e2a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007e2e:	428b      	cmp	r3, r1
 8007e30:	bf86      	itte	hi
 8007e32:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007ecc <_strtod_l+0x5a4>
 8007e36:	f04f 3aff 	movhi.w	sl, #4294967295
 8007e3a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007e3e:	2300      	movs	r3, #0
 8007e40:	9304      	str	r3, [sp, #16]
 8007e42:	e077      	b.n	8007f34 <_strtod_l+0x60c>
 8007e44:	f018 0f01 	tst.w	r8, #1
 8007e48:	d006      	beq.n	8007e58 <_strtod_l+0x530>
 8007e4a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8007e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e52:	f7f8 fbd1 	bl	80005f8 <__aeabi_dmul>
 8007e56:	2301      	movs	r3, #1
 8007e58:	3501      	adds	r5, #1
 8007e5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007e5e:	e7cc      	b.n	8007dfa <_strtod_l+0x4d2>
 8007e60:	d0ed      	beq.n	8007e3e <_strtod_l+0x516>
 8007e62:	f1c8 0800 	rsb	r8, r8, #0
 8007e66:	f018 020f 	ands.w	r2, r8, #15
 8007e6a:	d00a      	beq.n	8007e82 <_strtod_l+0x55a>
 8007e6c:	4b12      	ldr	r3, [pc, #72]	; (8007eb8 <_strtod_l+0x590>)
 8007e6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e72:	4650      	mov	r0, sl
 8007e74:	4659      	mov	r1, fp
 8007e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7a:	f7f8 fce7 	bl	800084c <__aeabi_ddiv>
 8007e7e:	4682      	mov	sl, r0
 8007e80:	468b      	mov	fp, r1
 8007e82:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007e86:	d0da      	beq.n	8007e3e <_strtod_l+0x516>
 8007e88:	f1b8 0f1f 	cmp.w	r8, #31
 8007e8c:	dd20      	ble.n	8007ed0 <_strtod_l+0x5a8>
 8007e8e:	2400      	movs	r4, #0
 8007e90:	46a0      	mov	r8, r4
 8007e92:	9407      	str	r4, [sp, #28]
 8007e94:	9405      	str	r4, [sp, #20]
 8007e96:	2322      	movs	r3, #34	; 0x22
 8007e98:	f04f 0a00 	mov.w	sl, #0
 8007e9c:	f04f 0b00 	mov.w	fp, #0
 8007ea0:	f8c9 3000 	str.w	r3, [r9]
 8007ea4:	e765      	b.n	8007d72 <_strtod_l+0x44a>
 8007ea6:	bf00      	nop
 8007ea8:	0800b03d 	.word	0x0800b03d
 8007eac:	0800b0cb 	.word	0x0800b0cb
 8007eb0:	0800b045 	.word	0x0800b045
 8007eb4:	0800b088 	.word	0x0800b088
 8007eb8:	0800b170 	.word	0x0800b170
 8007ebc:	0800b148 	.word	0x0800b148
 8007ec0:	7ff00000 	.word	0x7ff00000
 8007ec4:	7ca00000 	.word	0x7ca00000
 8007ec8:	fff80000 	.word	0xfff80000
 8007ecc:	7fefffff 	.word	0x7fefffff
 8007ed0:	f018 0310 	ands.w	r3, r8, #16
 8007ed4:	bf18      	it	ne
 8007ed6:	236a      	movne	r3, #106	; 0x6a
 8007ed8:	4da0      	ldr	r5, [pc, #640]	; (800815c <_strtod_l+0x834>)
 8007eda:	9304      	str	r3, [sp, #16]
 8007edc:	4650      	mov	r0, sl
 8007ede:	4659      	mov	r1, fp
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	f1b8 0f00 	cmp.w	r8, #0
 8007ee6:	f300 810a 	bgt.w	80080fe <_strtod_l+0x7d6>
 8007eea:	b10b      	cbz	r3, 8007ef0 <_strtod_l+0x5c8>
 8007eec:	4682      	mov	sl, r0
 8007eee:	468b      	mov	fp, r1
 8007ef0:	9b04      	ldr	r3, [sp, #16]
 8007ef2:	b1bb      	cbz	r3, 8007f24 <_strtod_l+0x5fc>
 8007ef4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007ef8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	4659      	mov	r1, fp
 8007f00:	dd10      	ble.n	8007f24 <_strtod_l+0x5fc>
 8007f02:	2b1f      	cmp	r3, #31
 8007f04:	f340 8107 	ble.w	8008116 <_strtod_l+0x7ee>
 8007f08:	2b34      	cmp	r3, #52	; 0x34
 8007f0a:	bfde      	ittt	le
 8007f0c:	3b20      	suble	r3, #32
 8007f0e:	f04f 32ff 	movle.w	r2, #4294967295
 8007f12:	fa02 f303 	lslle.w	r3, r2, r3
 8007f16:	f04f 0a00 	mov.w	sl, #0
 8007f1a:	bfcc      	ite	gt
 8007f1c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007f20:	ea03 0b01 	andle.w	fp, r3, r1
 8007f24:	2200      	movs	r2, #0
 8007f26:	2300      	movs	r3, #0
 8007f28:	4650      	mov	r0, sl
 8007f2a:	4659      	mov	r1, fp
 8007f2c:	f7f8 fdcc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f30:	2800      	cmp	r0, #0
 8007f32:	d1ac      	bne.n	8007e8e <_strtod_l+0x566>
 8007f34:	9b07      	ldr	r3, [sp, #28]
 8007f36:	9300      	str	r3, [sp, #0]
 8007f38:	9a05      	ldr	r2, [sp, #20]
 8007f3a:	9908      	ldr	r1, [sp, #32]
 8007f3c:	4623      	mov	r3, r4
 8007f3e:	4648      	mov	r0, r9
 8007f40:	f001 fe79 	bl	8009c36 <__s2b>
 8007f44:	9007      	str	r0, [sp, #28]
 8007f46:	2800      	cmp	r0, #0
 8007f48:	f43f af08 	beq.w	8007d5c <_strtod_l+0x434>
 8007f4c:	9a06      	ldr	r2, [sp, #24]
 8007f4e:	9b06      	ldr	r3, [sp, #24]
 8007f50:	2a00      	cmp	r2, #0
 8007f52:	f1c3 0300 	rsb	r3, r3, #0
 8007f56:	bfa8      	it	ge
 8007f58:	2300      	movge	r3, #0
 8007f5a:	930e      	str	r3, [sp, #56]	; 0x38
 8007f5c:	2400      	movs	r4, #0
 8007f5e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007f62:	9316      	str	r3, [sp, #88]	; 0x58
 8007f64:	46a0      	mov	r8, r4
 8007f66:	9b07      	ldr	r3, [sp, #28]
 8007f68:	4648      	mov	r0, r9
 8007f6a:	6859      	ldr	r1, [r3, #4]
 8007f6c:	f001 fddd 	bl	8009b2a <_Balloc>
 8007f70:	9005      	str	r0, [sp, #20]
 8007f72:	2800      	cmp	r0, #0
 8007f74:	f43f aef6 	beq.w	8007d64 <_strtod_l+0x43c>
 8007f78:	9b07      	ldr	r3, [sp, #28]
 8007f7a:	691a      	ldr	r2, [r3, #16]
 8007f7c:	3202      	adds	r2, #2
 8007f7e:	f103 010c 	add.w	r1, r3, #12
 8007f82:	0092      	lsls	r2, r2, #2
 8007f84:	300c      	adds	r0, #12
 8007f86:	f001 fdc5 	bl	8009b14 <memcpy>
 8007f8a:	aa1e      	add	r2, sp, #120	; 0x78
 8007f8c:	a91d      	add	r1, sp, #116	; 0x74
 8007f8e:	ec4b ab10 	vmov	d0, sl, fp
 8007f92:	4648      	mov	r0, r9
 8007f94:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007f98:	f002 f908 	bl	800a1ac <__d2b>
 8007f9c:	901c      	str	r0, [sp, #112]	; 0x70
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	f43f aee0 	beq.w	8007d64 <_strtod_l+0x43c>
 8007fa4:	2101      	movs	r1, #1
 8007fa6:	4648      	mov	r0, r9
 8007fa8:	f001 fed1 	bl	8009d4e <__i2b>
 8007fac:	4680      	mov	r8, r0
 8007fae:	2800      	cmp	r0, #0
 8007fb0:	f43f aed8 	beq.w	8007d64 <_strtod_l+0x43c>
 8007fb4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007fb6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007fb8:	2e00      	cmp	r6, #0
 8007fba:	bfab      	itete	ge
 8007fbc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007fbe:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007fc0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007fc2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8007fc4:	bfac      	ite	ge
 8007fc6:	18f7      	addge	r7, r6, r3
 8007fc8:	1b9d      	sublt	r5, r3, r6
 8007fca:	9b04      	ldr	r3, [sp, #16]
 8007fcc:	1af6      	subs	r6, r6, r3
 8007fce:	4416      	add	r6, r2
 8007fd0:	4b63      	ldr	r3, [pc, #396]	; (8008160 <_strtod_l+0x838>)
 8007fd2:	3e01      	subs	r6, #1
 8007fd4:	429e      	cmp	r6, r3
 8007fd6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007fda:	f280 80af 	bge.w	800813c <_strtod_l+0x814>
 8007fde:	1b9b      	subs	r3, r3, r6
 8007fe0:	2b1f      	cmp	r3, #31
 8007fe2:	eba2 0203 	sub.w	r2, r2, r3
 8007fe6:	f04f 0101 	mov.w	r1, #1
 8007fea:	f300 809b 	bgt.w	8008124 <_strtod_l+0x7fc>
 8007fee:	fa01 f303 	lsl.w	r3, r1, r3
 8007ff2:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ff8:	18be      	adds	r6, r7, r2
 8007ffa:	9b04      	ldr	r3, [sp, #16]
 8007ffc:	42b7      	cmp	r7, r6
 8007ffe:	4415      	add	r5, r2
 8008000:	441d      	add	r5, r3
 8008002:	463b      	mov	r3, r7
 8008004:	bfa8      	it	ge
 8008006:	4633      	movge	r3, r6
 8008008:	42ab      	cmp	r3, r5
 800800a:	bfa8      	it	ge
 800800c:	462b      	movge	r3, r5
 800800e:	2b00      	cmp	r3, #0
 8008010:	bfc2      	ittt	gt
 8008012:	1af6      	subgt	r6, r6, r3
 8008014:	1aed      	subgt	r5, r5, r3
 8008016:	1aff      	subgt	r7, r7, r3
 8008018:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800801a:	b1bb      	cbz	r3, 800804c <_strtod_l+0x724>
 800801c:	4641      	mov	r1, r8
 800801e:	461a      	mov	r2, r3
 8008020:	4648      	mov	r0, r9
 8008022:	f001 ff33 	bl	8009e8c <__pow5mult>
 8008026:	4680      	mov	r8, r0
 8008028:	2800      	cmp	r0, #0
 800802a:	f43f ae9b 	beq.w	8007d64 <_strtod_l+0x43c>
 800802e:	4601      	mov	r1, r0
 8008030:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008032:	4648      	mov	r0, r9
 8008034:	f001 fe94 	bl	8009d60 <__multiply>
 8008038:	900c      	str	r0, [sp, #48]	; 0x30
 800803a:	2800      	cmp	r0, #0
 800803c:	f43f ae92 	beq.w	8007d64 <_strtod_l+0x43c>
 8008040:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008042:	4648      	mov	r0, r9
 8008044:	f001 fda5 	bl	8009b92 <_Bfree>
 8008048:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800804a:	931c      	str	r3, [sp, #112]	; 0x70
 800804c:	2e00      	cmp	r6, #0
 800804e:	dc7a      	bgt.n	8008146 <_strtod_l+0x81e>
 8008050:	9b06      	ldr	r3, [sp, #24]
 8008052:	2b00      	cmp	r3, #0
 8008054:	dd08      	ble.n	8008068 <_strtod_l+0x740>
 8008056:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008058:	9905      	ldr	r1, [sp, #20]
 800805a:	4648      	mov	r0, r9
 800805c:	f001 ff16 	bl	8009e8c <__pow5mult>
 8008060:	9005      	str	r0, [sp, #20]
 8008062:	2800      	cmp	r0, #0
 8008064:	f43f ae7e 	beq.w	8007d64 <_strtod_l+0x43c>
 8008068:	2d00      	cmp	r5, #0
 800806a:	dd08      	ble.n	800807e <_strtod_l+0x756>
 800806c:	462a      	mov	r2, r5
 800806e:	9905      	ldr	r1, [sp, #20]
 8008070:	4648      	mov	r0, r9
 8008072:	f001 ff59 	bl	8009f28 <__lshift>
 8008076:	9005      	str	r0, [sp, #20]
 8008078:	2800      	cmp	r0, #0
 800807a:	f43f ae73 	beq.w	8007d64 <_strtod_l+0x43c>
 800807e:	2f00      	cmp	r7, #0
 8008080:	dd08      	ble.n	8008094 <_strtod_l+0x76c>
 8008082:	4641      	mov	r1, r8
 8008084:	463a      	mov	r2, r7
 8008086:	4648      	mov	r0, r9
 8008088:	f001 ff4e 	bl	8009f28 <__lshift>
 800808c:	4680      	mov	r8, r0
 800808e:	2800      	cmp	r0, #0
 8008090:	f43f ae68 	beq.w	8007d64 <_strtod_l+0x43c>
 8008094:	9a05      	ldr	r2, [sp, #20]
 8008096:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008098:	4648      	mov	r0, r9
 800809a:	f001 ffb3 	bl	800a004 <__mdiff>
 800809e:	4604      	mov	r4, r0
 80080a0:	2800      	cmp	r0, #0
 80080a2:	f43f ae5f 	beq.w	8007d64 <_strtod_l+0x43c>
 80080a6:	68c3      	ldr	r3, [r0, #12]
 80080a8:	930c      	str	r3, [sp, #48]	; 0x30
 80080aa:	2300      	movs	r3, #0
 80080ac:	60c3      	str	r3, [r0, #12]
 80080ae:	4641      	mov	r1, r8
 80080b0:	f001 ff8e 	bl	8009fd0 <__mcmp>
 80080b4:	2800      	cmp	r0, #0
 80080b6:	da55      	bge.n	8008164 <_strtod_l+0x83c>
 80080b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080ba:	b9e3      	cbnz	r3, 80080f6 <_strtod_l+0x7ce>
 80080bc:	f1ba 0f00 	cmp.w	sl, #0
 80080c0:	d119      	bne.n	80080f6 <_strtod_l+0x7ce>
 80080c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80080c6:	b9b3      	cbnz	r3, 80080f6 <_strtod_l+0x7ce>
 80080c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80080cc:	0d1b      	lsrs	r3, r3, #20
 80080ce:	051b      	lsls	r3, r3, #20
 80080d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80080d4:	d90f      	bls.n	80080f6 <_strtod_l+0x7ce>
 80080d6:	6963      	ldr	r3, [r4, #20]
 80080d8:	b913      	cbnz	r3, 80080e0 <_strtod_l+0x7b8>
 80080da:	6923      	ldr	r3, [r4, #16]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	dd0a      	ble.n	80080f6 <_strtod_l+0x7ce>
 80080e0:	4621      	mov	r1, r4
 80080e2:	2201      	movs	r2, #1
 80080e4:	4648      	mov	r0, r9
 80080e6:	f001 ff1f 	bl	8009f28 <__lshift>
 80080ea:	4641      	mov	r1, r8
 80080ec:	4604      	mov	r4, r0
 80080ee:	f001 ff6f 	bl	8009fd0 <__mcmp>
 80080f2:	2800      	cmp	r0, #0
 80080f4:	dc67      	bgt.n	80081c6 <_strtod_l+0x89e>
 80080f6:	9b04      	ldr	r3, [sp, #16]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d171      	bne.n	80081e0 <_strtod_l+0x8b8>
 80080fc:	e63d      	b.n	8007d7a <_strtod_l+0x452>
 80080fe:	f018 0f01 	tst.w	r8, #1
 8008102:	d004      	beq.n	800810e <_strtod_l+0x7e6>
 8008104:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008108:	f7f8 fa76 	bl	80005f8 <__aeabi_dmul>
 800810c:	2301      	movs	r3, #1
 800810e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008112:	3508      	adds	r5, #8
 8008114:	e6e5      	b.n	8007ee2 <_strtod_l+0x5ba>
 8008116:	f04f 32ff 	mov.w	r2, #4294967295
 800811a:	fa02 f303 	lsl.w	r3, r2, r3
 800811e:	ea03 0a0a 	and.w	sl, r3, sl
 8008122:	e6ff      	b.n	8007f24 <_strtod_l+0x5fc>
 8008124:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008128:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800812c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008130:	36e2      	adds	r6, #226	; 0xe2
 8008132:	fa01 f306 	lsl.w	r3, r1, r6
 8008136:	930a      	str	r3, [sp, #40]	; 0x28
 8008138:	910f      	str	r1, [sp, #60]	; 0x3c
 800813a:	e75d      	b.n	8007ff8 <_strtod_l+0x6d0>
 800813c:	2300      	movs	r3, #0
 800813e:	930a      	str	r3, [sp, #40]	; 0x28
 8008140:	2301      	movs	r3, #1
 8008142:	930f      	str	r3, [sp, #60]	; 0x3c
 8008144:	e758      	b.n	8007ff8 <_strtod_l+0x6d0>
 8008146:	4632      	mov	r2, r6
 8008148:	991c      	ldr	r1, [sp, #112]	; 0x70
 800814a:	4648      	mov	r0, r9
 800814c:	f001 feec 	bl	8009f28 <__lshift>
 8008150:	901c      	str	r0, [sp, #112]	; 0x70
 8008152:	2800      	cmp	r0, #0
 8008154:	f47f af7c 	bne.w	8008050 <_strtod_l+0x728>
 8008158:	e604      	b.n	8007d64 <_strtod_l+0x43c>
 800815a:	bf00      	nop
 800815c:	0800b0a0 	.word	0x0800b0a0
 8008160:	fffffc02 	.word	0xfffffc02
 8008164:	465d      	mov	r5, fp
 8008166:	f040 8086 	bne.w	8008276 <_strtod_l+0x94e>
 800816a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800816c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008170:	b32a      	cbz	r2, 80081be <_strtod_l+0x896>
 8008172:	4aaf      	ldr	r2, [pc, #700]	; (8008430 <_strtod_l+0xb08>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d153      	bne.n	8008220 <_strtod_l+0x8f8>
 8008178:	9b04      	ldr	r3, [sp, #16]
 800817a:	4650      	mov	r0, sl
 800817c:	b1d3      	cbz	r3, 80081b4 <_strtod_l+0x88c>
 800817e:	4aad      	ldr	r2, [pc, #692]	; (8008434 <_strtod_l+0xb0c>)
 8008180:	402a      	ands	r2, r5
 8008182:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008186:	f04f 31ff 	mov.w	r1, #4294967295
 800818a:	d816      	bhi.n	80081ba <_strtod_l+0x892>
 800818c:	0d12      	lsrs	r2, r2, #20
 800818e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008192:	fa01 f303 	lsl.w	r3, r1, r3
 8008196:	4298      	cmp	r0, r3
 8008198:	d142      	bne.n	8008220 <_strtod_l+0x8f8>
 800819a:	4ba7      	ldr	r3, [pc, #668]	; (8008438 <_strtod_l+0xb10>)
 800819c:	429d      	cmp	r5, r3
 800819e:	d102      	bne.n	80081a6 <_strtod_l+0x87e>
 80081a0:	3001      	adds	r0, #1
 80081a2:	f43f addf 	beq.w	8007d64 <_strtod_l+0x43c>
 80081a6:	4ba3      	ldr	r3, [pc, #652]	; (8008434 <_strtod_l+0xb0c>)
 80081a8:	402b      	ands	r3, r5
 80081aa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80081ae:	f04f 0a00 	mov.w	sl, #0
 80081b2:	e7a0      	b.n	80080f6 <_strtod_l+0x7ce>
 80081b4:	f04f 33ff 	mov.w	r3, #4294967295
 80081b8:	e7ed      	b.n	8008196 <_strtod_l+0x86e>
 80081ba:	460b      	mov	r3, r1
 80081bc:	e7eb      	b.n	8008196 <_strtod_l+0x86e>
 80081be:	bb7b      	cbnz	r3, 8008220 <_strtod_l+0x8f8>
 80081c0:	f1ba 0f00 	cmp.w	sl, #0
 80081c4:	d12c      	bne.n	8008220 <_strtod_l+0x8f8>
 80081c6:	9904      	ldr	r1, [sp, #16]
 80081c8:	4a9a      	ldr	r2, [pc, #616]	; (8008434 <_strtod_l+0xb0c>)
 80081ca:	465b      	mov	r3, fp
 80081cc:	b1f1      	cbz	r1, 800820c <_strtod_l+0x8e4>
 80081ce:	ea02 010b 	and.w	r1, r2, fp
 80081d2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80081d6:	dc19      	bgt.n	800820c <_strtod_l+0x8e4>
 80081d8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80081dc:	f77f ae5b 	ble.w	8007e96 <_strtod_l+0x56e>
 80081e0:	4a96      	ldr	r2, [pc, #600]	; (800843c <_strtod_l+0xb14>)
 80081e2:	2300      	movs	r3, #0
 80081e4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80081e8:	4650      	mov	r0, sl
 80081ea:	4659      	mov	r1, fp
 80081ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80081f0:	f7f8 fa02 	bl	80005f8 <__aeabi_dmul>
 80081f4:	4682      	mov	sl, r0
 80081f6:	468b      	mov	fp, r1
 80081f8:	2900      	cmp	r1, #0
 80081fa:	f47f adbe 	bne.w	8007d7a <_strtod_l+0x452>
 80081fe:	2800      	cmp	r0, #0
 8008200:	f47f adbb 	bne.w	8007d7a <_strtod_l+0x452>
 8008204:	2322      	movs	r3, #34	; 0x22
 8008206:	f8c9 3000 	str.w	r3, [r9]
 800820a:	e5b6      	b.n	8007d7a <_strtod_l+0x452>
 800820c:	4013      	ands	r3, r2
 800820e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008212:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008216:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800821a:	f04f 3aff 	mov.w	sl, #4294967295
 800821e:	e76a      	b.n	80080f6 <_strtod_l+0x7ce>
 8008220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008222:	b193      	cbz	r3, 800824a <_strtod_l+0x922>
 8008224:	422b      	tst	r3, r5
 8008226:	f43f af66 	beq.w	80080f6 <_strtod_l+0x7ce>
 800822a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800822c:	9a04      	ldr	r2, [sp, #16]
 800822e:	4650      	mov	r0, sl
 8008230:	4659      	mov	r1, fp
 8008232:	b173      	cbz	r3, 8008252 <_strtod_l+0x92a>
 8008234:	f7ff fb5c 	bl	80078f0 <sulp>
 8008238:	4602      	mov	r2, r0
 800823a:	460b      	mov	r3, r1
 800823c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008240:	f7f8 f824 	bl	800028c <__adddf3>
 8008244:	4682      	mov	sl, r0
 8008246:	468b      	mov	fp, r1
 8008248:	e755      	b.n	80080f6 <_strtod_l+0x7ce>
 800824a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800824c:	ea13 0f0a 	tst.w	r3, sl
 8008250:	e7e9      	b.n	8008226 <_strtod_l+0x8fe>
 8008252:	f7ff fb4d 	bl	80078f0 <sulp>
 8008256:	4602      	mov	r2, r0
 8008258:	460b      	mov	r3, r1
 800825a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800825e:	f7f8 f813 	bl	8000288 <__aeabi_dsub>
 8008262:	2200      	movs	r2, #0
 8008264:	2300      	movs	r3, #0
 8008266:	4682      	mov	sl, r0
 8008268:	468b      	mov	fp, r1
 800826a:	f7f8 fc2d 	bl	8000ac8 <__aeabi_dcmpeq>
 800826e:	2800      	cmp	r0, #0
 8008270:	f47f ae11 	bne.w	8007e96 <_strtod_l+0x56e>
 8008274:	e73f      	b.n	80080f6 <_strtod_l+0x7ce>
 8008276:	4641      	mov	r1, r8
 8008278:	4620      	mov	r0, r4
 800827a:	f001 ffe6 	bl	800a24a <__ratio>
 800827e:	ec57 6b10 	vmov	r6, r7, d0
 8008282:	2200      	movs	r2, #0
 8008284:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008288:	ee10 0a10 	vmov	r0, s0
 800828c:	4639      	mov	r1, r7
 800828e:	f7f8 fc2f 	bl	8000af0 <__aeabi_dcmple>
 8008292:	2800      	cmp	r0, #0
 8008294:	d077      	beq.n	8008386 <_strtod_l+0xa5e>
 8008296:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008298:	2b00      	cmp	r3, #0
 800829a:	d04a      	beq.n	8008332 <_strtod_l+0xa0a>
 800829c:	4b68      	ldr	r3, [pc, #416]	; (8008440 <_strtod_l+0xb18>)
 800829e:	2200      	movs	r2, #0
 80082a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80082a4:	4f66      	ldr	r7, [pc, #408]	; (8008440 <_strtod_l+0xb18>)
 80082a6:	2600      	movs	r6, #0
 80082a8:	4b62      	ldr	r3, [pc, #392]	; (8008434 <_strtod_l+0xb0c>)
 80082aa:	402b      	ands	r3, r5
 80082ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80082ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80082b0:	4b64      	ldr	r3, [pc, #400]	; (8008444 <_strtod_l+0xb1c>)
 80082b2:	429a      	cmp	r2, r3
 80082b4:	f040 80ce 	bne.w	8008454 <_strtod_l+0xb2c>
 80082b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80082bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80082c0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80082c4:	ec4b ab10 	vmov	d0, sl, fp
 80082c8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80082cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80082d0:	f001 fef6 	bl	800a0c0 <__ulp>
 80082d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80082d8:	ec53 2b10 	vmov	r2, r3, d0
 80082dc:	f7f8 f98c 	bl	80005f8 <__aeabi_dmul>
 80082e0:	4652      	mov	r2, sl
 80082e2:	465b      	mov	r3, fp
 80082e4:	f7f7 ffd2 	bl	800028c <__adddf3>
 80082e8:	460b      	mov	r3, r1
 80082ea:	4952      	ldr	r1, [pc, #328]	; (8008434 <_strtod_l+0xb0c>)
 80082ec:	4a56      	ldr	r2, [pc, #344]	; (8008448 <_strtod_l+0xb20>)
 80082ee:	4019      	ands	r1, r3
 80082f0:	4291      	cmp	r1, r2
 80082f2:	4682      	mov	sl, r0
 80082f4:	d95b      	bls.n	80083ae <_strtod_l+0xa86>
 80082f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082f8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d103      	bne.n	8008308 <_strtod_l+0x9e0>
 8008300:	9b08      	ldr	r3, [sp, #32]
 8008302:	3301      	adds	r3, #1
 8008304:	f43f ad2e 	beq.w	8007d64 <_strtod_l+0x43c>
 8008308:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8008438 <_strtod_l+0xb10>
 800830c:	f04f 3aff 	mov.w	sl, #4294967295
 8008310:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008312:	4648      	mov	r0, r9
 8008314:	f001 fc3d 	bl	8009b92 <_Bfree>
 8008318:	9905      	ldr	r1, [sp, #20]
 800831a:	4648      	mov	r0, r9
 800831c:	f001 fc39 	bl	8009b92 <_Bfree>
 8008320:	4641      	mov	r1, r8
 8008322:	4648      	mov	r0, r9
 8008324:	f001 fc35 	bl	8009b92 <_Bfree>
 8008328:	4621      	mov	r1, r4
 800832a:	4648      	mov	r0, r9
 800832c:	f001 fc31 	bl	8009b92 <_Bfree>
 8008330:	e619      	b.n	8007f66 <_strtod_l+0x63e>
 8008332:	f1ba 0f00 	cmp.w	sl, #0
 8008336:	d11a      	bne.n	800836e <_strtod_l+0xa46>
 8008338:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800833c:	b9eb      	cbnz	r3, 800837a <_strtod_l+0xa52>
 800833e:	2200      	movs	r2, #0
 8008340:	4b3f      	ldr	r3, [pc, #252]	; (8008440 <_strtod_l+0xb18>)
 8008342:	4630      	mov	r0, r6
 8008344:	4639      	mov	r1, r7
 8008346:	f7f8 fbc9 	bl	8000adc <__aeabi_dcmplt>
 800834a:	b9c8      	cbnz	r0, 8008380 <_strtod_l+0xa58>
 800834c:	4630      	mov	r0, r6
 800834e:	4639      	mov	r1, r7
 8008350:	2200      	movs	r2, #0
 8008352:	4b3e      	ldr	r3, [pc, #248]	; (800844c <_strtod_l+0xb24>)
 8008354:	f7f8 f950 	bl	80005f8 <__aeabi_dmul>
 8008358:	4606      	mov	r6, r0
 800835a:	460f      	mov	r7, r1
 800835c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008360:	9618      	str	r6, [sp, #96]	; 0x60
 8008362:	9319      	str	r3, [sp, #100]	; 0x64
 8008364:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8008368:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800836c:	e79c      	b.n	80082a8 <_strtod_l+0x980>
 800836e:	f1ba 0f01 	cmp.w	sl, #1
 8008372:	d102      	bne.n	800837a <_strtod_l+0xa52>
 8008374:	2d00      	cmp	r5, #0
 8008376:	f43f ad8e 	beq.w	8007e96 <_strtod_l+0x56e>
 800837a:	2200      	movs	r2, #0
 800837c:	4b34      	ldr	r3, [pc, #208]	; (8008450 <_strtod_l+0xb28>)
 800837e:	e78f      	b.n	80082a0 <_strtod_l+0x978>
 8008380:	2600      	movs	r6, #0
 8008382:	4f32      	ldr	r7, [pc, #200]	; (800844c <_strtod_l+0xb24>)
 8008384:	e7ea      	b.n	800835c <_strtod_l+0xa34>
 8008386:	4b31      	ldr	r3, [pc, #196]	; (800844c <_strtod_l+0xb24>)
 8008388:	4630      	mov	r0, r6
 800838a:	4639      	mov	r1, r7
 800838c:	2200      	movs	r2, #0
 800838e:	f7f8 f933 	bl	80005f8 <__aeabi_dmul>
 8008392:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008394:	4606      	mov	r6, r0
 8008396:	460f      	mov	r7, r1
 8008398:	b933      	cbnz	r3, 80083a8 <_strtod_l+0xa80>
 800839a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800839e:	9010      	str	r0, [sp, #64]	; 0x40
 80083a0:	9311      	str	r3, [sp, #68]	; 0x44
 80083a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80083a6:	e7df      	b.n	8008368 <_strtod_l+0xa40>
 80083a8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80083ac:	e7f9      	b.n	80083a2 <_strtod_l+0xa7a>
 80083ae:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80083b2:	9b04      	ldr	r3, [sp, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1ab      	bne.n	8008310 <_strtod_l+0x9e8>
 80083b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80083bc:	0d1b      	lsrs	r3, r3, #20
 80083be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80083c0:	051b      	lsls	r3, r3, #20
 80083c2:	429a      	cmp	r2, r3
 80083c4:	465d      	mov	r5, fp
 80083c6:	d1a3      	bne.n	8008310 <_strtod_l+0x9e8>
 80083c8:	4639      	mov	r1, r7
 80083ca:	4630      	mov	r0, r6
 80083cc:	f7f8 fbc4 	bl	8000b58 <__aeabi_d2iz>
 80083d0:	f7f8 f8a8 	bl	8000524 <__aeabi_i2d>
 80083d4:	460b      	mov	r3, r1
 80083d6:	4602      	mov	r2, r0
 80083d8:	4639      	mov	r1, r7
 80083da:	4630      	mov	r0, r6
 80083dc:	f7f7 ff54 	bl	8000288 <__aeabi_dsub>
 80083e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083e2:	4606      	mov	r6, r0
 80083e4:	460f      	mov	r7, r1
 80083e6:	b933      	cbnz	r3, 80083f6 <_strtod_l+0xace>
 80083e8:	f1ba 0f00 	cmp.w	sl, #0
 80083ec:	d103      	bne.n	80083f6 <_strtod_l+0xace>
 80083ee:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80083f2:	2d00      	cmp	r5, #0
 80083f4:	d06d      	beq.n	80084d2 <_strtod_l+0xbaa>
 80083f6:	a30a      	add	r3, pc, #40	; (adr r3, 8008420 <_strtod_l+0xaf8>)
 80083f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fc:	4630      	mov	r0, r6
 80083fe:	4639      	mov	r1, r7
 8008400:	f7f8 fb6c 	bl	8000adc <__aeabi_dcmplt>
 8008404:	2800      	cmp	r0, #0
 8008406:	f47f acb8 	bne.w	8007d7a <_strtod_l+0x452>
 800840a:	a307      	add	r3, pc, #28	; (adr r3, 8008428 <_strtod_l+0xb00>)
 800840c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008410:	4630      	mov	r0, r6
 8008412:	4639      	mov	r1, r7
 8008414:	f7f8 fb80 	bl	8000b18 <__aeabi_dcmpgt>
 8008418:	2800      	cmp	r0, #0
 800841a:	f43f af79 	beq.w	8008310 <_strtod_l+0x9e8>
 800841e:	e4ac      	b.n	8007d7a <_strtod_l+0x452>
 8008420:	94a03595 	.word	0x94a03595
 8008424:	3fdfffff 	.word	0x3fdfffff
 8008428:	35afe535 	.word	0x35afe535
 800842c:	3fe00000 	.word	0x3fe00000
 8008430:	000fffff 	.word	0x000fffff
 8008434:	7ff00000 	.word	0x7ff00000
 8008438:	7fefffff 	.word	0x7fefffff
 800843c:	39500000 	.word	0x39500000
 8008440:	3ff00000 	.word	0x3ff00000
 8008444:	7fe00000 	.word	0x7fe00000
 8008448:	7c9fffff 	.word	0x7c9fffff
 800844c:	3fe00000 	.word	0x3fe00000
 8008450:	bff00000 	.word	0xbff00000
 8008454:	9b04      	ldr	r3, [sp, #16]
 8008456:	b333      	cbz	r3, 80084a6 <_strtod_l+0xb7e>
 8008458:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800845a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800845e:	d822      	bhi.n	80084a6 <_strtod_l+0xb7e>
 8008460:	a327      	add	r3, pc, #156	; (adr r3, 8008500 <_strtod_l+0xbd8>)
 8008462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008466:	4630      	mov	r0, r6
 8008468:	4639      	mov	r1, r7
 800846a:	f7f8 fb41 	bl	8000af0 <__aeabi_dcmple>
 800846e:	b1a0      	cbz	r0, 800849a <_strtod_l+0xb72>
 8008470:	4639      	mov	r1, r7
 8008472:	4630      	mov	r0, r6
 8008474:	f7f8 fb98 	bl	8000ba8 <__aeabi_d2uiz>
 8008478:	2800      	cmp	r0, #0
 800847a:	bf08      	it	eq
 800847c:	2001      	moveq	r0, #1
 800847e:	f7f8 f841 	bl	8000504 <__aeabi_ui2d>
 8008482:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008484:	4606      	mov	r6, r0
 8008486:	460f      	mov	r7, r1
 8008488:	bb03      	cbnz	r3, 80084cc <_strtod_l+0xba4>
 800848a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800848e:	9012      	str	r0, [sp, #72]	; 0x48
 8008490:	9313      	str	r3, [sp, #76]	; 0x4c
 8008492:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008496:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800849a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800849c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800849e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80084a2:	1a9b      	subs	r3, r3, r2
 80084a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80084a6:	ed9d 0b08 	vldr	d0, [sp, #32]
 80084aa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 80084ae:	f001 fe07 	bl	800a0c0 <__ulp>
 80084b2:	4650      	mov	r0, sl
 80084b4:	ec53 2b10 	vmov	r2, r3, d0
 80084b8:	4659      	mov	r1, fp
 80084ba:	f7f8 f89d 	bl	80005f8 <__aeabi_dmul>
 80084be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80084c2:	f7f7 fee3 	bl	800028c <__adddf3>
 80084c6:	4682      	mov	sl, r0
 80084c8:	468b      	mov	fp, r1
 80084ca:	e772      	b.n	80083b2 <_strtod_l+0xa8a>
 80084cc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80084d0:	e7df      	b.n	8008492 <_strtod_l+0xb6a>
 80084d2:	a30d      	add	r3, pc, #52	; (adr r3, 8008508 <_strtod_l+0xbe0>)
 80084d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084d8:	f7f8 fb00 	bl	8000adc <__aeabi_dcmplt>
 80084dc:	e79c      	b.n	8008418 <_strtod_l+0xaf0>
 80084de:	2300      	movs	r3, #0
 80084e0:	930d      	str	r3, [sp, #52]	; 0x34
 80084e2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80084e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80084e6:	6013      	str	r3, [r2, #0]
 80084e8:	f7ff ba61 	b.w	80079ae <_strtod_l+0x86>
 80084ec:	2b65      	cmp	r3, #101	; 0x65
 80084ee:	f04f 0200 	mov.w	r2, #0
 80084f2:	f43f ab4e 	beq.w	8007b92 <_strtod_l+0x26a>
 80084f6:	2101      	movs	r1, #1
 80084f8:	4614      	mov	r4, r2
 80084fa:	9104      	str	r1, [sp, #16]
 80084fc:	f7ff bacb 	b.w	8007a96 <_strtod_l+0x16e>
 8008500:	ffc00000 	.word	0xffc00000
 8008504:	41dfffff 	.word	0x41dfffff
 8008508:	94a03595 	.word	0x94a03595
 800850c:	3fcfffff 	.word	0x3fcfffff

08008510 <_strtod_r>:
 8008510:	4b05      	ldr	r3, [pc, #20]	; (8008528 <_strtod_r+0x18>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	b410      	push	{r4}
 8008516:	6a1b      	ldr	r3, [r3, #32]
 8008518:	4c04      	ldr	r4, [pc, #16]	; (800852c <_strtod_r+0x1c>)
 800851a:	2b00      	cmp	r3, #0
 800851c:	bf08      	it	eq
 800851e:	4623      	moveq	r3, r4
 8008520:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008524:	f7ff ba00 	b.w	8007928 <_strtod_l>
 8008528:	2000000c 	.word	0x2000000c
 800852c:	20000070 	.word	0x20000070

08008530 <_strtol_l.isra.0>:
 8008530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008534:	4680      	mov	r8, r0
 8008536:	4689      	mov	r9, r1
 8008538:	4692      	mov	sl, r2
 800853a:	461e      	mov	r6, r3
 800853c:	460f      	mov	r7, r1
 800853e:	463d      	mov	r5, r7
 8008540:	9808      	ldr	r0, [sp, #32]
 8008542:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008546:	f001 fab7 	bl	8009ab8 <__locale_ctype_ptr_l>
 800854a:	4420      	add	r0, r4
 800854c:	7843      	ldrb	r3, [r0, #1]
 800854e:	f013 0308 	ands.w	r3, r3, #8
 8008552:	d132      	bne.n	80085ba <_strtol_l.isra.0+0x8a>
 8008554:	2c2d      	cmp	r4, #45	; 0x2d
 8008556:	d132      	bne.n	80085be <_strtol_l.isra.0+0x8e>
 8008558:	787c      	ldrb	r4, [r7, #1]
 800855a:	1cbd      	adds	r5, r7, #2
 800855c:	2201      	movs	r2, #1
 800855e:	2e00      	cmp	r6, #0
 8008560:	d05d      	beq.n	800861e <_strtol_l.isra.0+0xee>
 8008562:	2e10      	cmp	r6, #16
 8008564:	d109      	bne.n	800857a <_strtol_l.isra.0+0x4a>
 8008566:	2c30      	cmp	r4, #48	; 0x30
 8008568:	d107      	bne.n	800857a <_strtol_l.isra.0+0x4a>
 800856a:	782b      	ldrb	r3, [r5, #0]
 800856c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008570:	2b58      	cmp	r3, #88	; 0x58
 8008572:	d14f      	bne.n	8008614 <_strtol_l.isra.0+0xe4>
 8008574:	786c      	ldrb	r4, [r5, #1]
 8008576:	2610      	movs	r6, #16
 8008578:	3502      	adds	r5, #2
 800857a:	2a00      	cmp	r2, #0
 800857c:	bf14      	ite	ne
 800857e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008582:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008586:	2700      	movs	r7, #0
 8008588:	fbb1 fcf6 	udiv	ip, r1, r6
 800858c:	4638      	mov	r0, r7
 800858e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008592:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008596:	2b09      	cmp	r3, #9
 8008598:	d817      	bhi.n	80085ca <_strtol_l.isra.0+0x9a>
 800859a:	461c      	mov	r4, r3
 800859c:	42a6      	cmp	r6, r4
 800859e:	dd23      	ble.n	80085e8 <_strtol_l.isra.0+0xb8>
 80085a0:	1c7b      	adds	r3, r7, #1
 80085a2:	d007      	beq.n	80085b4 <_strtol_l.isra.0+0x84>
 80085a4:	4584      	cmp	ip, r0
 80085a6:	d31c      	bcc.n	80085e2 <_strtol_l.isra.0+0xb2>
 80085a8:	d101      	bne.n	80085ae <_strtol_l.isra.0+0x7e>
 80085aa:	45a6      	cmp	lr, r4
 80085ac:	db19      	blt.n	80085e2 <_strtol_l.isra.0+0xb2>
 80085ae:	fb00 4006 	mla	r0, r0, r6, r4
 80085b2:	2701      	movs	r7, #1
 80085b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80085b8:	e7eb      	b.n	8008592 <_strtol_l.isra.0+0x62>
 80085ba:	462f      	mov	r7, r5
 80085bc:	e7bf      	b.n	800853e <_strtol_l.isra.0+0xe>
 80085be:	2c2b      	cmp	r4, #43	; 0x2b
 80085c0:	bf04      	itt	eq
 80085c2:	1cbd      	addeq	r5, r7, #2
 80085c4:	787c      	ldrbeq	r4, [r7, #1]
 80085c6:	461a      	mov	r2, r3
 80085c8:	e7c9      	b.n	800855e <_strtol_l.isra.0+0x2e>
 80085ca:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80085ce:	2b19      	cmp	r3, #25
 80085d0:	d801      	bhi.n	80085d6 <_strtol_l.isra.0+0xa6>
 80085d2:	3c37      	subs	r4, #55	; 0x37
 80085d4:	e7e2      	b.n	800859c <_strtol_l.isra.0+0x6c>
 80085d6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80085da:	2b19      	cmp	r3, #25
 80085dc:	d804      	bhi.n	80085e8 <_strtol_l.isra.0+0xb8>
 80085de:	3c57      	subs	r4, #87	; 0x57
 80085e0:	e7dc      	b.n	800859c <_strtol_l.isra.0+0x6c>
 80085e2:	f04f 37ff 	mov.w	r7, #4294967295
 80085e6:	e7e5      	b.n	80085b4 <_strtol_l.isra.0+0x84>
 80085e8:	1c7b      	adds	r3, r7, #1
 80085ea:	d108      	bne.n	80085fe <_strtol_l.isra.0+0xce>
 80085ec:	2322      	movs	r3, #34	; 0x22
 80085ee:	f8c8 3000 	str.w	r3, [r8]
 80085f2:	4608      	mov	r0, r1
 80085f4:	f1ba 0f00 	cmp.w	sl, #0
 80085f8:	d107      	bne.n	800860a <_strtol_l.isra.0+0xda>
 80085fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085fe:	b102      	cbz	r2, 8008602 <_strtol_l.isra.0+0xd2>
 8008600:	4240      	negs	r0, r0
 8008602:	f1ba 0f00 	cmp.w	sl, #0
 8008606:	d0f8      	beq.n	80085fa <_strtol_l.isra.0+0xca>
 8008608:	b10f      	cbz	r7, 800860e <_strtol_l.isra.0+0xde>
 800860a:	f105 39ff 	add.w	r9, r5, #4294967295
 800860e:	f8ca 9000 	str.w	r9, [sl]
 8008612:	e7f2      	b.n	80085fa <_strtol_l.isra.0+0xca>
 8008614:	2430      	movs	r4, #48	; 0x30
 8008616:	2e00      	cmp	r6, #0
 8008618:	d1af      	bne.n	800857a <_strtol_l.isra.0+0x4a>
 800861a:	2608      	movs	r6, #8
 800861c:	e7ad      	b.n	800857a <_strtol_l.isra.0+0x4a>
 800861e:	2c30      	cmp	r4, #48	; 0x30
 8008620:	d0a3      	beq.n	800856a <_strtol_l.isra.0+0x3a>
 8008622:	260a      	movs	r6, #10
 8008624:	e7a9      	b.n	800857a <_strtol_l.isra.0+0x4a>
	...

08008628 <_strtol_r>:
 8008628:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800862a:	4c06      	ldr	r4, [pc, #24]	; (8008644 <_strtol_r+0x1c>)
 800862c:	4d06      	ldr	r5, [pc, #24]	; (8008648 <_strtol_r+0x20>)
 800862e:	6824      	ldr	r4, [r4, #0]
 8008630:	6a24      	ldr	r4, [r4, #32]
 8008632:	2c00      	cmp	r4, #0
 8008634:	bf08      	it	eq
 8008636:	462c      	moveq	r4, r5
 8008638:	9400      	str	r4, [sp, #0]
 800863a:	f7ff ff79 	bl	8008530 <_strtol_l.isra.0>
 800863e:	b003      	add	sp, #12
 8008640:	bd30      	pop	{r4, r5, pc}
 8008642:	bf00      	nop
 8008644:	2000000c 	.word	0x2000000c
 8008648:	20000070 	.word	0x20000070

0800864c <quorem>:
 800864c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008650:	6903      	ldr	r3, [r0, #16]
 8008652:	690c      	ldr	r4, [r1, #16]
 8008654:	42a3      	cmp	r3, r4
 8008656:	4680      	mov	r8, r0
 8008658:	f2c0 8082 	blt.w	8008760 <quorem+0x114>
 800865c:	3c01      	subs	r4, #1
 800865e:	f101 0714 	add.w	r7, r1, #20
 8008662:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008666:	f100 0614 	add.w	r6, r0, #20
 800866a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800866e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008672:	eb06 030c 	add.w	r3, r6, ip
 8008676:	3501      	adds	r5, #1
 8008678:	eb07 090c 	add.w	r9, r7, ip
 800867c:	9301      	str	r3, [sp, #4]
 800867e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008682:	b395      	cbz	r5, 80086ea <quorem+0x9e>
 8008684:	f04f 0a00 	mov.w	sl, #0
 8008688:	4638      	mov	r0, r7
 800868a:	46b6      	mov	lr, r6
 800868c:	46d3      	mov	fp, sl
 800868e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008692:	b293      	uxth	r3, r2
 8008694:	fb05 a303 	mla	r3, r5, r3, sl
 8008698:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800869c:	b29b      	uxth	r3, r3
 800869e:	ebab 0303 	sub.w	r3, fp, r3
 80086a2:	0c12      	lsrs	r2, r2, #16
 80086a4:	f8de b000 	ldr.w	fp, [lr]
 80086a8:	fb05 a202 	mla	r2, r5, r2, sl
 80086ac:	fa13 f38b 	uxtah	r3, r3, fp
 80086b0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80086b4:	fa1f fb82 	uxth.w	fp, r2
 80086b8:	f8de 2000 	ldr.w	r2, [lr]
 80086bc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80086c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086ca:	4581      	cmp	r9, r0
 80086cc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80086d0:	f84e 3b04 	str.w	r3, [lr], #4
 80086d4:	d2db      	bcs.n	800868e <quorem+0x42>
 80086d6:	f856 300c 	ldr.w	r3, [r6, ip]
 80086da:	b933      	cbnz	r3, 80086ea <quorem+0x9e>
 80086dc:	9b01      	ldr	r3, [sp, #4]
 80086de:	3b04      	subs	r3, #4
 80086e0:	429e      	cmp	r6, r3
 80086e2:	461a      	mov	r2, r3
 80086e4:	d330      	bcc.n	8008748 <quorem+0xfc>
 80086e6:	f8c8 4010 	str.w	r4, [r8, #16]
 80086ea:	4640      	mov	r0, r8
 80086ec:	f001 fc70 	bl	8009fd0 <__mcmp>
 80086f0:	2800      	cmp	r0, #0
 80086f2:	db25      	blt.n	8008740 <quorem+0xf4>
 80086f4:	3501      	adds	r5, #1
 80086f6:	4630      	mov	r0, r6
 80086f8:	f04f 0c00 	mov.w	ip, #0
 80086fc:	f857 2b04 	ldr.w	r2, [r7], #4
 8008700:	f8d0 e000 	ldr.w	lr, [r0]
 8008704:	b293      	uxth	r3, r2
 8008706:	ebac 0303 	sub.w	r3, ip, r3
 800870a:	0c12      	lsrs	r2, r2, #16
 800870c:	fa13 f38e 	uxtah	r3, r3, lr
 8008710:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008714:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008718:	b29b      	uxth	r3, r3
 800871a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800871e:	45b9      	cmp	r9, r7
 8008720:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008724:	f840 3b04 	str.w	r3, [r0], #4
 8008728:	d2e8      	bcs.n	80086fc <quorem+0xb0>
 800872a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800872e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008732:	b92a      	cbnz	r2, 8008740 <quorem+0xf4>
 8008734:	3b04      	subs	r3, #4
 8008736:	429e      	cmp	r6, r3
 8008738:	461a      	mov	r2, r3
 800873a:	d30b      	bcc.n	8008754 <quorem+0x108>
 800873c:	f8c8 4010 	str.w	r4, [r8, #16]
 8008740:	4628      	mov	r0, r5
 8008742:	b003      	add	sp, #12
 8008744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008748:	6812      	ldr	r2, [r2, #0]
 800874a:	3b04      	subs	r3, #4
 800874c:	2a00      	cmp	r2, #0
 800874e:	d1ca      	bne.n	80086e6 <quorem+0x9a>
 8008750:	3c01      	subs	r4, #1
 8008752:	e7c5      	b.n	80086e0 <quorem+0x94>
 8008754:	6812      	ldr	r2, [r2, #0]
 8008756:	3b04      	subs	r3, #4
 8008758:	2a00      	cmp	r2, #0
 800875a:	d1ef      	bne.n	800873c <quorem+0xf0>
 800875c:	3c01      	subs	r4, #1
 800875e:	e7ea      	b.n	8008736 <quorem+0xea>
 8008760:	2000      	movs	r0, #0
 8008762:	e7ee      	b.n	8008742 <quorem+0xf6>
 8008764:	0000      	movs	r0, r0
	...

08008768 <_dtoa_r>:
 8008768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	ec57 6b10 	vmov	r6, r7, d0
 8008770:	b097      	sub	sp, #92	; 0x5c
 8008772:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008774:	9106      	str	r1, [sp, #24]
 8008776:	4604      	mov	r4, r0
 8008778:	920b      	str	r2, [sp, #44]	; 0x2c
 800877a:	9312      	str	r3, [sp, #72]	; 0x48
 800877c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008780:	e9cd 6700 	strd	r6, r7, [sp]
 8008784:	b93d      	cbnz	r5, 8008796 <_dtoa_r+0x2e>
 8008786:	2010      	movs	r0, #16
 8008788:	f001 f9aa 	bl	8009ae0 <malloc>
 800878c:	6260      	str	r0, [r4, #36]	; 0x24
 800878e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008792:	6005      	str	r5, [r0, #0]
 8008794:	60c5      	str	r5, [r0, #12]
 8008796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008798:	6819      	ldr	r1, [r3, #0]
 800879a:	b151      	cbz	r1, 80087b2 <_dtoa_r+0x4a>
 800879c:	685a      	ldr	r2, [r3, #4]
 800879e:	604a      	str	r2, [r1, #4]
 80087a0:	2301      	movs	r3, #1
 80087a2:	4093      	lsls	r3, r2
 80087a4:	608b      	str	r3, [r1, #8]
 80087a6:	4620      	mov	r0, r4
 80087a8:	f001 f9f3 	bl	8009b92 <_Bfree>
 80087ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087ae:	2200      	movs	r2, #0
 80087b0:	601a      	str	r2, [r3, #0]
 80087b2:	1e3b      	subs	r3, r7, #0
 80087b4:	bfbb      	ittet	lt
 80087b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80087ba:	9301      	strlt	r3, [sp, #4]
 80087bc:	2300      	movge	r3, #0
 80087be:	2201      	movlt	r2, #1
 80087c0:	bfac      	ite	ge
 80087c2:	f8c8 3000 	strge.w	r3, [r8]
 80087c6:	f8c8 2000 	strlt.w	r2, [r8]
 80087ca:	4baf      	ldr	r3, [pc, #700]	; (8008a88 <_dtoa_r+0x320>)
 80087cc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80087d0:	ea33 0308 	bics.w	r3, r3, r8
 80087d4:	d114      	bne.n	8008800 <_dtoa_r+0x98>
 80087d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80087d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80087dc:	6013      	str	r3, [r2, #0]
 80087de:	9b00      	ldr	r3, [sp, #0]
 80087e0:	b923      	cbnz	r3, 80087ec <_dtoa_r+0x84>
 80087e2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80087e6:	2800      	cmp	r0, #0
 80087e8:	f000 8542 	beq.w	8009270 <_dtoa_r+0xb08>
 80087ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80087ee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8008a9c <_dtoa_r+0x334>
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f000 8544 	beq.w	8009280 <_dtoa_r+0xb18>
 80087f8:	f10b 0303 	add.w	r3, fp, #3
 80087fc:	f000 bd3e 	b.w	800927c <_dtoa_r+0xb14>
 8008800:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008804:	2200      	movs	r2, #0
 8008806:	2300      	movs	r3, #0
 8008808:	4630      	mov	r0, r6
 800880a:	4639      	mov	r1, r7
 800880c:	f7f8 f95c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008810:	4681      	mov	r9, r0
 8008812:	b168      	cbz	r0, 8008830 <_dtoa_r+0xc8>
 8008814:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008816:	2301      	movs	r3, #1
 8008818:	6013      	str	r3, [r2, #0]
 800881a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800881c:	2b00      	cmp	r3, #0
 800881e:	f000 8524 	beq.w	800926a <_dtoa_r+0xb02>
 8008822:	4b9a      	ldr	r3, [pc, #616]	; (8008a8c <_dtoa_r+0x324>)
 8008824:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008826:	f103 3bff 	add.w	fp, r3, #4294967295
 800882a:	6013      	str	r3, [r2, #0]
 800882c:	f000 bd28 	b.w	8009280 <_dtoa_r+0xb18>
 8008830:	aa14      	add	r2, sp, #80	; 0x50
 8008832:	a915      	add	r1, sp, #84	; 0x54
 8008834:	ec47 6b10 	vmov	d0, r6, r7
 8008838:	4620      	mov	r0, r4
 800883a:	f001 fcb7 	bl	800a1ac <__d2b>
 800883e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008842:	9004      	str	r0, [sp, #16]
 8008844:	2d00      	cmp	r5, #0
 8008846:	d07c      	beq.n	8008942 <_dtoa_r+0x1da>
 8008848:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800884c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008850:	46b2      	mov	sl, r6
 8008852:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008856:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800885a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800885e:	2200      	movs	r2, #0
 8008860:	4b8b      	ldr	r3, [pc, #556]	; (8008a90 <_dtoa_r+0x328>)
 8008862:	4650      	mov	r0, sl
 8008864:	4659      	mov	r1, fp
 8008866:	f7f7 fd0f 	bl	8000288 <__aeabi_dsub>
 800886a:	a381      	add	r3, pc, #516	; (adr r3, 8008a70 <_dtoa_r+0x308>)
 800886c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008870:	f7f7 fec2 	bl	80005f8 <__aeabi_dmul>
 8008874:	a380      	add	r3, pc, #512	; (adr r3, 8008a78 <_dtoa_r+0x310>)
 8008876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800887a:	f7f7 fd07 	bl	800028c <__adddf3>
 800887e:	4606      	mov	r6, r0
 8008880:	4628      	mov	r0, r5
 8008882:	460f      	mov	r7, r1
 8008884:	f7f7 fe4e 	bl	8000524 <__aeabi_i2d>
 8008888:	a37d      	add	r3, pc, #500	; (adr r3, 8008a80 <_dtoa_r+0x318>)
 800888a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888e:	f7f7 feb3 	bl	80005f8 <__aeabi_dmul>
 8008892:	4602      	mov	r2, r0
 8008894:	460b      	mov	r3, r1
 8008896:	4630      	mov	r0, r6
 8008898:	4639      	mov	r1, r7
 800889a:	f7f7 fcf7 	bl	800028c <__adddf3>
 800889e:	4606      	mov	r6, r0
 80088a0:	460f      	mov	r7, r1
 80088a2:	f7f8 f959 	bl	8000b58 <__aeabi_d2iz>
 80088a6:	2200      	movs	r2, #0
 80088a8:	4682      	mov	sl, r0
 80088aa:	2300      	movs	r3, #0
 80088ac:	4630      	mov	r0, r6
 80088ae:	4639      	mov	r1, r7
 80088b0:	f7f8 f914 	bl	8000adc <__aeabi_dcmplt>
 80088b4:	b148      	cbz	r0, 80088ca <_dtoa_r+0x162>
 80088b6:	4650      	mov	r0, sl
 80088b8:	f7f7 fe34 	bl	8000524 <__aeabi_i2d>
 80088bc:	4632      	mov	r2, r6
 80088be:	463b      	mov	r3, r7
 80088c0:	f7f8 f902 	bl	8000ac8 <__aeabi_dcmpeq>
 80088c4:	b908      	cbnz	r0, 80088ca <_dtoa_r+0x162>
 80088c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088ca:	f1ba 0f16 	cmp.w	sl, #22
 80088ce:	d859      	bhi.n	8008984 <_dtoa_r+0x21c>
 80088d0:	4970      	ldr	r1, [pc, #448]	; (8008a94 <_dtoa_r+0x32c>)
 80088d2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80088d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088de:	f7f8 f91b 	bl	8000b18 <__aeabi_dcmpgt>
 80088e2:	2800      	cmp	r0, #0
 80088e4:	d050      	beq.n	8008988 <_dtoa_r+0x220>
 80088e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088ea:	2300      	movs	r3, #0
 80088ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80088ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80088f0:	1b5d      	subs	r5, r3, r5
 80088f2:	f1b5 0801 	subs.w	r8, r5, #1
 80088f6:	bf49      	itett	mi
 80088f8:	f1c5 0301 	rsbmi	r3, r5, #1
 80088fc:	2300      	movpl	r3, #0
 80088fe:	9305      	strmi	r3, [sp, #20]
 8008900:	f04f 0800 	movmi.w	r8, #0
 8008904:	bf58      	it	pl
 8008906:	9305      	strpl	r3, [sp, #20]
 8008908:	f1ba 0f00 	cmp.w	sl, #0
 800890c:	db3e      	blt.n	800898c <_dtoa_r+0x224>
 800890e:	2300      	movs	r3, #0
 8008910:	44d0      	add	r8, sl
 8008912:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008916:	9307      	str	r3, [sp, #28]
 8008918:	9b06      	ldr	r3, [sp, #24]
 800891a:	2b09      	cmp	r3, #9
 800891c:	f200 8090 	bhi.w	8008a40 <_dtoa_r+0x2d8>
 8008920:	2b05      	cmp	r3, #5
 8008922:	bfc4      	itt	gt
 8008924:	3b04      	subgt	r3, #4
 8008926:	9306      	strgt	r3, [sp, #24]
 8008928:	9b06      	ldr	r3, [sp, #24]
 800892a:	f1a3 0302 	sub.w	r3, r3, #2
 800892e:	bfcc      	ite	gt
 8008930:	2500      	movgt	r5, #0
 8008932:	2501      	movle	r5, #1
 8008934:	2b03      	cmp	r3, #3
 8008936:	f200 808f 	bhi.w	8008a58 <_dtoa_r+0x2f0>
 800893a:	e8df f003 	tbb	[pc, r3]
 800893e:	7f7d      	.short	0x7f7d
 8008940:	7131      	.short	0x7131
 8008942:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008946:	441d      	add	r5, r3
 8008948:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800894c:	2820      	cmp	r0, #32
 800894e:	dd13      	ble.n	8008978 <_dtoa_r+0x210>
 8008950:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008954:	9b00      	ldr	r3, [sp, #0]
 8008956:	fa08 f800 	lsl.w	r8, r8, r0
 800895a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800895e:	fa23 f000 	lsr.w	r0, r3, r0
 8008962:	ea48 0000 	orr.w	r0, r8, r0
 8008966:	f7f7 fdcd 	bl	8000504 <__aeabi_ui2d>
 800896a:	2301      	movs	r3, #1
 800896c:	4682      	mov	sl, r0
 800896e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008972:	3d01      	subs	r5, #1
 8008974:	9313      	str	r3, [sp, #76]	; 0x4c
 8008976:	e772      	b.n	800885e <_dtoa_r+0xf6>
 8008978:	9b00      	ldr	r3, [sp, #0]
 800897a:	f1c0 0020 	rsb	r0, r0, #32
 800897e:	fa03 f000 	lsl.w	r0, r3, r0
 8008982:	e7f0      	b.n	8008966 <_dtoa_r+0x1fe>
 8008984:	2301      	movs	r3, #1
 8008986:	e7b1      	b.n	80088ec <_dtoa_r+0x184>
 8008988:	900f      	str	r0, [sp, #60]	; 0x3c
 800898a:	e7b0      	b.n	80088ee <_dtoa_r+0x186>
 800898c:	9b05      	ldr	r3, [sp, #20]
 800898e:	eba3 030a 	sub.w	r3, r3, sl
 8008992:	9305      	str	r3, [sp, #20]
 8008994:	f1ca 0300 	rsb	r3, sl, #0
 8008998:	9307      	str	r3, [sp, #28]
 800899a:	2300      	movs	r3, #0
 800899c:	930e      	str	r3, [sp, #56]	; 0x38
 800899e:	e7bb      	b.n	8008918 <_dtoa_r+0x1b0>
 80089a0:	2301      	movs	r3, #1
 80089a2:	930a      	str	r3, [sp, #40]	; 0x28
 80089a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	dd59      	ble.n	8008a5e <_dtoa_r+0x2f6>
 80089aa:	9302      	str	r3, [sp, #8]
 80089ac:	4699      	mov	r9, r3
 80089ae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80089b0:	2200      	movs	r2, #0
 80089b2:	6072      	str	r2, [r6, #4]
 80089b4:	2204      	movs	r2, #4
 80089b6:	f102 0014 	add.w	r0, r2, #20
 80089ba:	4298      	cmp	r0, r3
 80089bc:	6871      	ldr	r1, [r6, #4]
 80089be:	d953      	bls.n	8008a68 <_dtoa_r+0x300>
 80089c0:	4620      	mov	r0, r4
 80089c2:	f001 f8b2 	bl	8009b2a <_Balloc>
 80089c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089c8:	6030      	str	r0, [r6, #0]
 80089ca:	f1b9 0f0e 	cmp.w	r9, #14
 80089ce:	f8d3 b000 	ldr.w	fp, [r3]
 80089d2:	f200 80e6 	bhi.w	8008ba2 <_dtoa_r+0x43a>
 80089d6:	2d00      	cmp	r5, #0
 80089d8:	f000 80e3 	beq.w	8008ba2 <_dtoa_r+0x43a>
 80089dc:	ed9d 7b00 	vldr	d7, [sp]
 80089e0:	f1ba 0f00 	cmp.w	sl, #0
 80089e4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80089e8:	dd74      	ble.n	8008ad4 <_dtoa_r+0x36c>
 80089ea:	4a2a      	ldr	r2, [pc, #168]	; (8008a94 <_dtoa_r+0x32c>)
 80089ec:	f00a 030f 	and.w	r3, sl, #15
 80089f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80089f4:	ed93 7b00 	vldr	d7, [r3]
 80089f8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80089fc:	06f0      	lsls	r0, r6, #27
 80089fe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008a02:	d565      	bpl.n	8008ad0 <_dtoa_r+0x368>
 8008a04:	4b24      	ldr	r3, [pc, #144]	; (8008a98 <_dtoa_r+0x330>)
 8008a06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008a0a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008a0e:	f7f7 ff1d 	bl	800084c <__aeabi_ddiv>
 8008a12:	e9cd 0100 	strd	r0, r1, [sp]
 8008a16:	f006 060f 	and.w	r6, r6, #15
 8008a1a:	2503      	movs	r5, #3
 8008a1c:	4f1e      	ldr	r7, [pc, #120]	; (8008a98 <_dtoa_r+0x330>)
 8008a1e:	e04c      	b.n	8008aba <_dtoa_r+0x352>
 8008a20:	2301      	movs	r3, #1
 8008a22:	930a      	str	r3, [sp, #40]	; 0x28
 8008a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a26:	4453      	add	r3, sl
 8008a28:	f103 0901 	add.w	r9, r3, #1
 8008a2c:	9302      	str	r3, [sp, #8]
 8008a2e:	464b      	mov	r3, r9
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	bfb8      	it	lt
 8008a34:	2301      	movlt	r3, #1
 8008a36:	e7ba      	b.n	80089ae <_dtoa_r+0x246>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	e7b2      	b.n	80089a2 <_dtoa_r+0x23a>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	e7f0      	b.n	8008a22 <_dtoa_r+0x2ba>
 8008a40:	2501      	movs	r5, #1
 8008a42:	2300      	movs	r3, #0
 8008a44:	9306      	str	r3, [sp, #24]
 8008a46:	950a      	str	r5, [sp, #40]	; 0x28
 8008a48:	f04f 33ff 	mov.w	r3, #4294967295
 8008a4c:	9302      	str	r3, [sp, #8]
 8008a4e:	4699      	mov	r9, r3
 8008a50:	2200      	movs	r2, #0
 8008a52:	2312      	movs	r3, #18
 8008a54:	920b      	str	r2, [sp, #44]	; 0x2c
 8008a56:	e7aa      	b.n	80089ae <_dtoa_r+0x246>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8008a5c:	e7f4      	b.n	8008a48 <_dtoa_r+0x2e0>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	9302      	str	r3, [sp, #8]
 8008a62:	4699      	mov	r9, r3
 8008a64:	461a      	mov	r2, r3
 8008a66:	e7f5      	b.n	8008a54 <_dtoa_r+0x2ec>
 8008a68:	3101      	adds	r1, #1
 8008a6a:	6071      	str	r1, [r6, #4]
 8008a6c:	0052      	lsls	r2, r2, #1
 8008a6e:	e7a2      	b.n	80089b6 <_dtoa_r+0x24e>
 8008a70:	636f4361 	.word	0x636f4361
 8008a74:	3fd287a7 	.word	0x3fd287a7
 8008a78:	8b60c8b3 	.word	0x8b60c8b3
 8008a7c:	3fc68a28 	.word	0x3fc68a28
 8008a80:	509f79fb 	.word	0x509f79fb
 8008a84:	3fd34413 	.word	0x3fd34413
 8008a88:	7ff00000 	.word	0x7ff00000
 8008a8c:	0800b049 	.word	0x0800b049
 8008a90:	3ff80000 	.word	0x3ff80000
 8008a94:	0800b170 	.word	0x0800b170
 8008a98:	0800b148 	.word	0x0800b148
 8008a9c:	0800b0d1 	.word	0x0800b0d1
 8008aa0:	07f1      	lsls	r1, r6, #31
 8008aa2:	d508      	bpl.n	8008ab6 <_dtoa_r+0x34e>
 8008aa4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008aa8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aac:	f7f7 fda4 	bl	80005f8 <__aeabi_dmul>
 8008ab0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008ab4:	3501      	adds	r5, #1
 8008ab6:	1076      	asrs	r6, r6, #1
 8008ab8:	3708      	adds	r7, #8
 8008aba:	2e00      	cmp	r6, #0
 8008abc:	d1f0      	bne.n	8008aa0 <_dtoa_r+0x338>
 8008abe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008ac2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ac6:	f7f7 fec1 	bl	800084c <__aeabi_ddiv>
 8008aca:	e9cd 0100 	strd	r0, r1, [sp]
 8008ace:	e01a      	b.n	8008b06 <_dtoa_r+0x39e>
 8008ad0:	2502      	movs	r5, #2
 8008ad2:	e7a3      	b.n	8008a1c <_dtoa_r+0x2b4>
 8008ad4:	f000 80a0 	beq.w	8008c18 <_dtoa_r+0x4b0>
 8008ad8:	f1ca 0600 	rsb	r6, sl, #0
 8008adc:	4b9f      	ldr	r3, [pc, #636]	; (8008d5c <_dtoa_r+0x5f4>)
 8008ade:	4fa0      	ldr	r7, [pc, #640]	; (8008d60 <_dtoa_r+0x5f8>)
 8008ae0:	f006 020f 	and.w	r2, r6, #15
 8008ae4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008af0:	f7f7 fd82 	bl	80005f8 <__aeabi_dmul>
 8008af4:	e9cd 0100 	strd	r0, r1, [sp]
 8008af8:	1136      	asrs	r6, r6, #4
 8008afa:	2300      	movs	r3, #0
 8008afc:	2502      	movs	r5, #2
 8008afe:	2e00      	cmp	r6, #0
 8008b00:	d17f      	bne.n	8008c02 <_dtoa_r+0x49a>
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d1e1      	bne.n	8008aca <_dtoa_r+0x362>
 8008b06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f000 8087 	beq.w	8008c1c <_dtoa_r+0x4b4>
 8008b0e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008b12:	2200      	movs	r2, #0
 8008b14:	4b93      	ldr	r3, [pc, #588]	; (8008d64 <_dtoa_r+0x5fc>)
 8008b16:	4630      	mov	r0, r6
 8008b18:	4639      	mov	r1, r7
 8008b1a:	f7f7 ffdf 	bl	8000adc <__aeabi_dcmplt>
 8008b1e:	2800      	cmp	r0, #0
 8008b20:	d07c      	beq.n	8008c1c <_dtoa_r+0x4b4>
 8008b22:	f1b9 0f00 	cmp.w	r9, #0
 8008b26:	d079      	beq.n	8008c1c <_dtoa_r+0x4b4>
 8008b28:	9b02      	ldr	r3, [sp, #8]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	dd35      	ble.n	8008b9a <_dtoa_r+0x432>
 8008b2e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008b32:	9308      	str	r3, [sp, #32]
 8008b34:	4639      	mov	r1, r7
 8008b36:	2200      	movs	r2, #0
 8008b38:	4b8b      	ldr	r3, [pc, #556]	; (8008d68 <_dtoa_r+0x600>)
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	f7f7 fd5c 	bl	80005f8 <__aeabi_dmul>
 8008b40:	e9cd 0100 	strd	r0, r1, [sp]
 8008b44:	9f02      	ldr	r7, [sp, #8]
 8008b46:	3501      	adds	r5, #1
 8008b48:	4628      	mov	r0, r5
 8008b4a:	f7f7 fceb 	bl	8000524 <__aeabi_i2d>
 8008b4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b52:	f7f7 fd51 	bl	80005f8 <__aeabi_dmul>
 8008b56:	2200      	movs	r2, #0
 8008b58:	4b84      	ldr	r3, [pc, #528]	; (8008d6c <_dtoa_r+0x604>)
 8008b5a:	f7f7 fb97 	bl	800028c <__adddf3>
 8008b5e:	4605      	mov	r5, r0
 8008b60:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008b64:	2f00      	cmp	r7, #0
 8008b66:	d15d      	bne.n	8008c24 <_dtoa_r+0x4bc>
 8008b68:	2200      	movs	r2, #0
 8008b6a:	4b81      	ldr	r3, [pc, #516]	; (8008d70 <_dtoa_r+0x608>)
 8008b6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b70:	f7f7 fb8a 	bl	8000288 <__aeabi_dsub>
 8008b74:	462a      	mov	r2, r5
 8008b76:	4633      	mov	r3, r6
 8008b78:	e9cd 0100 	strd	r0, r1, [sp]
 8008b7c:	f7f7 ffcc 	bl	8000b18 <__aeabi_dcmpgt>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	f040 8288 	bne.w	8009096 <_dtoa_r+0x92e>
 8008b86:	462a      	mov	r2, r5
 8008b88:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008b8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b90:	f7f7 ffa4 	bl	8000adc <__aeabi_dcmplt>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	f040 827c 	bne.w	8009092 <_dtoa_r+0x92a>
 8008b9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008b9e:	e9cd 2300 	strd	r2, r3, [sp]
 8008ba2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	f2c0 8150 	blt.w	8008e4a <_dtoa_r+0x6e2>
 8008baa:	f1ba 0f0e 	cmp.w	sl, #14
 8008bae:	f300 814c 	bgt.w	8008e4a <_dtoa_r+0x6e2>
 8008bb2:	4b6a      	ldr	r3, [pc, #424]	; (8008d5c <_dtoa_r+0x5f4>)
 8008bb4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008bb8:	ed93 7b00 	vldr	d7, [r3]
 8008bbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008bc4:	f280 80d8 	bge.w	8008d78 <_dtoa_r+0x610>
 8008bc8:	f1b9 0f00 	cmp.w	r9, #0
 8008bcc:	f300 80d4 	bgt.w	8008d78 <_dtoa_r+0x610>
 8008bd0:	f040 825e 	bne.w	8009090 <_dtoa_r+0x928>
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	4b66      	ldr	r3, [pc, #408]	; (8008d70 <_dtoa_r+0x608>)
 8008bd8:	ec51 0b17 	vmov	r0, r1, d7
 8008bdc:	f7f7 fd0c 	bl	80005f8 <__aeabi_dmul>
 8008be0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008be4:	f7f7 ff8e 	bl	8000b04 <__aeabi_dcmpge>
 8008be8:	464f      	mov	r7, r9
 8008bea:	464e      	mov	r6, r9
 8008bec:	2800      	cmp	r0, #0
 8008bee:	f040 8234 	bne.w	800905a <_dtoa_r+0x8f2>
 8008bf2:	2331      	movs	r3, #49	; 0x31
 8008bf4:	f10b 0501 	add.w	r5, fp, #1
 8008bf8:	f88b 3000 	strb.w	r3, [fp]
 8008bfc:	f10a 0a01 	add.w	sl, sl, #1
 8008c00:	e22f      	b.n	8009062 <_dtoa_r+0x8fa>
 8008c02:	07f2      	lsls	r2, r6, #31
 8008c04:	d505      	bpl.n	8008c12 <_dtoa_r+0x4aa>
 8008c06:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c0a:	f7f7 fcf5 	bl	80005f8 <__aeabi_dmul>
 8008c0e:	3501      	adds	r5, #1
 8008c10:	2301      	movs	r3, #1
 8008c12:	1076      	asrs	r6, r6, #1
 8008c14:	3708      	adds	r7, #8
 8008c16:	e772      	b.n	8008afe <_dtoa_r+0x396>
 8008c18:	2502      	movs	r5, #2
 8008c1a:	e774      	b.n	8008b06 <_dtoa_r+0x39e>
 8008c1c:	f8cd a020 	str.w	sl, [sp, #32]
 8008c20:	464f      	mov	r7, r9
 8008c22:	e791      	b.n	8008b48 <_dtoa_r+0x3e0>
 8008c24:	4b4d      	ldr	r3, [pc, #308]	; (8008d5c <_dtoa_r+0x5f4>)
 8008c26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008c2a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008c2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d047      	beq.n	8008cc4 <_dtoa_r+0x55c>
 8008c34:	4602      	mov	r2, r0
 8008c36:	460b      	mov	r3, r1
 8008c38:	2000      	movs	r0, #0
 8008c3a:	494e      	ldr	r1, [pc, #312]	; (8008d74 <_dtoa_r+0x60c>)
 8008c3c:	f7f7 fe06 	bl	800084c <__aeabi_ddiv>
 8008c40:	462a      	mov	r2, r5
 8008c42:	4633      	mov	r3, r6
 8008c44:	f7f7 fb20 	bl	8000288 <__aeabi_dsub>
 8008c48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008c4c:	465d      	mov	r5, fp
 8008c4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c52:	f7f7 ff81 	bl	8000b58 <__aeabi_d2iz>
 8008c56:	4606      	mov	r6, r0
 8008c58:	f7f7 fc64 	bl	8000524 <__aeabi_i2d>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	460b      	mov	r3, r1
 8008c60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c64:	f7f7 fb10 	bl	8000288 <__aeabi_dsub>
 8008c68:	3630      	adds	r6, #48	; 0x30
 8008c6a:	f805 6b01 	strb.w	r6, [r5], #1
 8008c6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008c72:	e9cd 0100 	strd	r0, r1, [sp]
 8008c76:	f7f7 ff31 	bl	8000adc <__aeabi_dcmplt>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d163      	bne.n	8008d46 <_dtoa_r+0x5de>
 8008c7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008c82:	2000      	movs	r0, #0
 8008c84:	4937      	ldr	r1, [pc, #220]	; (8008d64 <_dtoa_r+0x5fc>)
 8008c86:	f7f7 faff 	bl	8000288 <__aeabi_dsub>
 8008c8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008c8e:	f7f7 ff25 	bl	8000adc <__aeabi_dcmplt>
 8008c92:	2800      	cmp	r0, #0
 8008c94:	f040 80b7 	bne.w	8008e06 <_dtoa_r+0x69e>
 8008c98:	eba5 030b 	sub.w	r3, r5, fp
 8008c9c:	429f      	cmp	r7, r3
 8008c9e:	f77f af7c 	ble.w	8008b9a <_dtoa_r+0x432>
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	4b30      	ldr	r3, [pc, #192]	; (8008d68 <_dtoa_r+0x600>)
 8008ca6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008caa:	f7f7 fca5 	bl	80005f8 <__aeabi_dmul>
 8008cae:	2200      	movs	r2, #0
 8008cb0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008cb4:	4b2c      	ldr	r3, [pc, #176]	; (8008d68 <_dtoa_r+0x600>)
 8008cb6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cba:	f7f7 fc9d 	bl	80005f8 <__aeabi_dmul>
 8008cbe:	e9cd 0100 	strd	r0, r1, [sp]
 8008cc2:	e7c4      	b.n	8008c4e <_dtoa_r+0x4e6>
 8008cc4:	462a      	mov	r2, r5
 8008cc6:	4633      	mov	r3, r6
 8008cc8:	f7f7 fc96 	bl	80005f8 <__aeabi_dmul>
 8008ccc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008cd0:	eb0b 0507 	add.w	r5, fp, r7
 8008cd4:	465e      	mov	r6, fp
 8008cd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cda:	f7f7 ff3d 	bl	8000b58 <__aeabi_d2iz>
 8008cde:	4607      	mov	r7, r0
 8008ce0:	f7f7 fc20 	bl	8000524 <__aeabi_i2d>
 8008ce4:	3730      	adds	r7, #48	; 0x30
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	460b      	mov	r3, r1
 8008cea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cee:	f7f7 facb 	bl	8000288 <__aeabi_dsub>
 8008cf2:	f806 7b01 	strb.w	r7, [r6], #1
 8008cf6:	42ae      	cmp	r6, r5
 8008cf8:	e9cd 0100 	strd	r0, r1, [sp]
 8008cfc:	f04f 0200 	mov.w	r2, #0
 8008d00:	d126      	bne.n	8008d50 <_dtoa_r+0x5e8>
 8008d02:	4b1c      	ldr	r3, [pc, #112]	; (8008d74 <_dtoa_r+0x60c>)
 8008d04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008d08:	f7f7 fac0 	bl	800028c <__adddf3>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	460b      	mov	r3, r1
 8008d10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d14:	f7f7 ff00 	bl	8000b18 <__aeabi_dcmpgt>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	d174      	bne.n	8008e06 <_dtoa_r+0x69e>
 8008d1c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008d20:	2000      	movs	r0, #0
 8008d22:	4914      	ldr	r1, [pc, #80]	; (8008d74 <_dtoa_r+0x60c>)
 8008d24:	f7f7 fab0 	bl	8000288 <__aeabi_dsub>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008d30:	f7f7 fed4 	bl	8000adc <__aeabi_dcmplt>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	f43f af30 	beq.w	8008b9a <_dtoa_r+0x432>
 8008d3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008d3e:	2b30      	cmp	r3, #48	; 0x30
 8008d40:	f105 32ff 	add.w	r2, r5, #4294967295
 8008d44:	d002      	beq.n	8008d4c <_dtoa_r+0x5e4>
 8008d46:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008d4a:	e04a      	b.n	8008de2 <_dtoa_r+0x67a>
 8008d4c:	4615      	mov	r5, r2
 8008d4e:	e7f4      	b.n	8008d3a <_dtoa_r+0x5d2>
 8008d50:	4b05      	ldr	r3, [pc, #20]	; (8008d68 <_dtoa_r+0x600>)
 8008d52:	f7f7 fc51 	bl	80005f8 <__aeabi_dmul>
 8008d56:	e9cd 0100 	strd	r0, r1, [sp]
 8008d5a:	e7bc      	b.n	8008cd6 <_dtoa_r+0x56e>
 8008d5c:	0800b170 	.word	0x0800b170
 8008d60:	0800b148 	.word	0x0800b148
 8008d64:	3ff00000 	.word	0x3ff00000
 8008d68:	40240000 	.word	0x40240000
 8008d6c:	401c0000 	.word	0x401c0000
 8008d70:	40140000 	.word	0x40140000
 8008d74:	3fe00000 	.word	0x3fe00000
 8008d78:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008d7c:	465d      	mov	r5, fp
 8008d7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d82:	4630      	mov	r0, r6
 8008d84:	4639      	mov	r1, r7
 8008d86:	f7f7 fd61 	bl	800084c <__aeabi_ddiv>
 8008d8a:	f7f7 fee5 	bl	8000b58 <__aeabi_d2iz>
 8008d8e:	4680      	mov	r8, r0
 8008d90:	f7f7 fbc8 	bl	8000524 <__aeabi_i2d>
 8008d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008d98:	f7f7 fc2e 	bl	80005f8 <__aeabi_dmul>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	460b      	mov	r3, r1
 8008da0:	4630      	mov	r0, r6
 8008da2:	4639      	mov	r1, r7
 8008da4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008da8:	f7f7 fa6e 	bl	8000288 <__aeabi_dsub>
 8008dac:	f805 6b01 	strb.w	r6, [r5], #1
 8008db0:	eba5 060b 	sub.w	r6, r5, fp
 8008db4:	45b1      	cmp	r9, r6
 8008db6:	4602      	mov	r2, r0
 8008db8:	460b      	mov	r3, r1
 8008dba:	d139      	bne.n	8008e30 <_dtoa_r+0x6c8>
 8008dbc:	f7f7 fa66 	bl	800028c <__adddf3>
 8008dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008dc4:	4606      	mov	r6, r0
 8008dc6:	460f      	mov	r7, r1
 8008dc8:	f7f7 fea6 	bl	8000b18 <__aeabi_dcmpgt>
 8008dcc:	b9c8      	cbnz	r0, 8008e02 <_dtoa_r+0x69a>
 8008dce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	4639      	mov	r1, r7
 8008dd6:	f7f7 fe77 	bl	8000ac8 <__aeabi_dcmpeq>
 8008dda:	b110      	cbz	r0, 8008de2 <_dtoa_r+0x67a>
 8008ddc:	f018 0f01 	tst.w	r8, #1
 8008de0:	d10f      	bne.n	8008e02 <_dtoa_r+0x69a>
 8008de2:	9904      	ldr	r1, [sp, #16]
 8008de4:	4620      	mov	r0, r4
 8008de6:	f000 fed4 	bl	8009b92 <_Bfree>
 8008dea:	2300      	movs	r3, #0
 8008dec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008dee:	702b      	strb	r3, [r5, #0]
 8008df0:	f10a 0301 	add.w	r3, sl, #1
 8008df4:	6013      	str	r3, [r2, #0]
 8008df6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 8241 	beq.w	8009280 <_dtoa_r+0xb18>
 8008dfe:	601d      	str	r5, [r3, #0]
 8008e00:	e23e      	b.n	8009280 <_dtoa_r+0xb18>
 8008e02:	f8cd a020 	str.w	sl, [sp, #32]
 8008e06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008e0a:	2a39      	cmp	r2, #57	; 0x39
 8008e0c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008e10:	d108      	bne.n	8008e24 <_dtoa_r+0x6bc>
 8008e12:	459b      	cmp	fp, r3
 8008e14:	d10a      	bne.n	8008e2c <_dtoa_r+0x6c4>
 8008e16:	9b08      	ldr	r3, [sp, #32]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	9308      	str	r3, [sp, #32]
 8008e1c:	2330      	movs	r3, #48	; 0x30
 8008e1e:	f88b 3000 	strb.w	r3, [fp]
 8008e22:	465b      	mov	r3, fp
 8008e24:	781a      	ldrb	r2, [r3, #0]
 8008e26:	3201      	adds	r2, #1
 8008e28:	701a      	strb	r2, [r3, #0]
 8008e2a:	e78c      	b.n	8008d46 <_dtoa_r+0x5de>
 8008e2c:	461d      	mov	r5, r3
 8008e2e:	e7ea      	b.n	8008e06 <_dtoa_r+0x69e>
 8008e30:	2200      	movs	r2, #0
 8008e32:	4b9b      	ldr	r3, [pc, #620]	; (80090a0 <_dtoa_r+0x938>)
 8008e34:	f7f7 fbe0 	bl	80005f8 <__aeabi_dmul>
 8008e38:	2200      	movs	r2, #0
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	4606      	mov	r6, r0
 8008e3e:	460f      	mov	r7, r1
 8008e40:	f7f7 fe42 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e44:	2800      	cmp	r0, #0
 8008e46:	d09a      	beq.n	8008d7e <_dtoa_r+0x616>
 8008e48:	e7cb      	b.n	8008de2 <_dtoa_r+0x67a>
 8008e4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e4c:	2a00      	cmp	r2, #0
 8008e4e:	f000 808b 	beq.w	8008f68 <_dtoa_r+0x800>
 8008e52:	9a06      	ldr	r2, [sp, #24]
 8008e54:	2a01      	cmp	r2, #1
 8008e56:	dc6e      	bgt.n	8008f36 <_dtoa_r+0x7ce>
 8008e58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e5a:	2a00      	cmp	r2, #0
 8008e5c:	d067      	beq.n	8008f2e <_dtoa_r+0x7c6>
 8008e5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008e62:	9f07      	ldr	r7, [sp, #28]
 8008e64:	9d05      	ldr	r5, [sp, #20]
 8008e66:	9a05      	ldr	r2, [sp, #20]
 8008e68:	2101      	movs	r1, #1
 8008e6a:	441a      	add	r2, r3
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	9205      	str	r2, [sp, #20]
 8008e70:	4498      	add	r8, r3
 8008e72:	f000 ff6c 	bl	8009d4e <__i2b>
 8008e76:	4606      	mov	r6, r0
 8008e78:	2d00      	cmp	r5, #0
 8008e7a:	dd0c      	ble.n	8008e96 <_dtoa_r+0x72e>
 8008e7c:	f1b8 0f00 	cmp.w	r8, #0
 8008e80:	dd09      	ble.n	8008e96 <_dtoa_r+0x72e>
 8008e82:	4545      	cmp	r5, r8
 8008e84:	9a05      	ldr	r2, [sp, #20]
 8008e86:	462b      	mov	r3, r5
 8008e88:	bfa8      	it	ge
 8008e8a:	4643      	movge	r3, r8
 8008e8c:	1ad2      	subs	r2, r2, r3
 8008e8e:	9205      	str	r2, [sp, #20]
 8008e90:	1aed      	subs	r5, r5, r3
 8008e92:	eba8 0803 	sub.w	r8, r8, r3
 8008e96:	9b07      	ldr	r3, [sp, #28]
 8008e98:	b1eb      	cbz	r3, 8008ed6 <_dtoa_r+0x76e>
 8008e9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d067      	beq.n	8008f70 <_dtoa_r+0x808>
 8008ea0:	b18f      	cbz	r7, 8008ec6 <_dtoa_r+0x75e>
 8008ea2:	4631      	mov	r1, r6
 8008ea4:	463a      	mov	r2, r7
 8008ea6:	4620      	mov	r0, r4
 8008ea8:	f000 fff0 	bl	8009e8c <__pow5mult>
 8008eac:	9a04      	ldr	r2, [sp, #16]
 8008eae:	4601      	mov	r1, r0
 8008eb0:	4606      	mov	r6, r0
 8008eb2:	4620      	mov	r0, r4
 8008eb4:	f000 ff54 	bl	8009d60 <__multiply>
 8008eb8:	9904      	ldr	r1, [sp, #16]
 8008eba:	9008      	str	r0, [sp, #32]
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	f000 fe68 	bl	8009b92 <_Bfree>
 8008ec2:	9b08      	ldr	r3, [sp, #32]
 8008ec4:	9304      	str	r3, [sp, #16]
 8008ec6:	9b07      	ldr	r3, [sp, #28]
 8008ec8:	1bda      	subs	r2, r3, r7
 8008eca:	d004      	beq.n	8008ed6 <_dtoa_r+0x76e>
 8008ecc:	9904      	ldr	r1, [sp, #16]
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f000 ffdc 	bl	8009e8c <__pow5mult>
 8008ed4:	9004      	str	r0, [sp, #16]
 8008ed6:	2101      	movs	r1, #1
 8008ed8:	4620      	mov	r0, r4
 8008eda:	f000 ff38 	bl	8009d4e <__i2b>
 8008ede:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008ee0:	4607      	mov	r7, r0
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	f000 81d0 	beq.w	8009288 <_dtoa_r+0xb20>
 8008ee8:	461a      	mov	r2, r3
 8008eea:	4601      	mov	r1, r0
 8008eec:	4620      	mov	r0, r4
 8008eee:	f000 ffcd 	bl	8009e8c <__pow5mult>
 8008ef2:	9b06      	ldr	r3, [sp, #24]
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	4607      	mov	r7, r0
 8008ef8:	dc40      	bgt.n	8008f7c <_dtoa_r+0x814>
 8008efa:	9b00      	ldr	r3, [sp, #0]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d139      	bne.n	8008f74 <_dtoa_r+0x80c>
 8008f00:	9b01      	ldr	r3, [sp, #4]
 8008f02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d136      	bne.n	8008f78 <_dtoa_r+0x810>
 8008f0a:	9b01      	ldr	r3, [sp, #4]
 8008f0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f10:	0d1b      	lsrs	r3, r3, #20
 8008f12:	051b      	lsls	r3, r3, #20
 8008f14:	b12b      	cbz	r3, 8008f22 <_dtoa_r+0x7ba>
 8008f16:	9b05      	ldr	r3, [sp, #20]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	9305      	str	r3, [sp, #20]
 8008f1c:	f108 0801 	add.w	r8, r8, #1
 8008f20:	2301      	movs	r3, #1
 8008f22:	9307      	str	r3, [sp, #28]
 8008f24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d12a      	bne.n	8008f80 <_dtoa_r+0x818>
 8008f2a:	2001      	movs	r0, #1
 8008f2c:	e030      	b.n	8008f90 <_dtoa_r+0x828>
 8008f2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f30:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008f34:	e795      	b.n	8008e62 <_dtoa_r+0x6fa>
 8008f36:	9b07      	ldr	r3, [sp, #28]
 8008f38:	f109 37ff 	add.w	r7, r9, #4294967295
 8008f3c:	42bb      	cmp	r3, r7
 8008f3e:	bfbf      	itttt	lt
 8008f40:	9b07      	ldrlt	r3, [sp, #28]
 8008f42:	9707      	strlt	r7, [sp, #28]
 8008f44:	1afa      	sublt	r2, r7, r3
 8008f46:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008f48:	bfbb      	ittet	lt
 8008f4a:	189b      	addlt	r3, r3, r2
 8008f4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008f4e:	1bdf      	subge	r7, r3, r7
 8008f50:	2700      	movlt	r7, #0
 8008f52:	f1b9 0f00 	cmp.w	r9, #0
 8008f56:	bfb5      	itete	lt
 8008f58:	9b05      	ldrlt	r3, [sp, #20]
 8008f5a:	9d05      	ldrge	r5, [sp, #20]
 8008f5c:	eba3 0509 	sublt.w	r5, r3, r9
 8008f60:	464b      	movge	r3, r9
 8008f62:	bfb8      	it	lt
 8008f64:	2300      	movlt	r3, #0
 8008f66:	e77e      	b.n	8008e66 <_dtoa_r+0x6fe>
 8008f68:	9f07      	ldr	r7, [sp, #28]
 8008f6a:	9d05      	ldr	r5, [sp, #20]
 8008f6c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008f6e:	e783      	b.n	8008e78 <_dtoa_r+0x710>
 8008f70:	9a07      	ldr	r2, [sp, #28]
 8008f72:	e7ab      	b.n	8008ecc <_dtoa_r+0x764>
 8008f74:	2300      	movs	r3, #0
 8008f76:	e7d4      	b.n	8008f22 <_dtoa_r+0x7ba>
 8008f78:	9b00      	ldr	r3, [sp, #0]
 8008f7a:	e7d2      	b.n	8008f22 <_dtoa_r+0x7ba>
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	9307      	str	r3, [sp, #28]
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008f86:	6918      	ldr	r0, [r3, #16]
 8008f88:	f000 fe93 	bl	8009cb2 <__hi0bits>
 8008f8c:	f1c0 0020 	rsb	r0, r0, #32
 8008f90:	4440      	add	r0, r8
 8008f92:	f010 001f 	ands.w	r0, r0, #31
 8008f96:	d047      	beq.n	8009028 <_dtoa_r+0x8c0>
 8008f98:	f1c0 0320 	rsb	r3, r0, #32
 8008f9c:	2b04      	cmp	r3, #4
 8008f9e:	dd3b      	ble.n	8009018 <_dtoa_r+0x8b0>
 8008fa0:	9b05      	ldr	r3, [sp, #20]
 8008fa2:	f1c0 001c 	rsb	r0, r0, #28
 8008fa6:	4403      	add	r3, r0
 8008fa8:	9305      	str	r3, [sp, #20]
 8008faa:	4405      	add	r5, r0
 8008fac:	4480      	add	r8, r0
 8008fae:	9b05      	ldr	r3, [sp, #20]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	dd05      	ble.n	8008fc0 <_dtoa_r+0x858>
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	9904      	ldr	r1, [sp, #16]
 8008fb8:	4620      	mov	r0, r4
 8008fba:	f000 ffb5 	bl	8009f28 <__lshift>
 8008fbe:	9004      	str	r0, [sp, #16]
 8008fc0:	f1b8 0f00 	cmp.w	r8, #0
 8008fc4:	dd05      	ble.n	8008fd2 <_dtoa_r+0x86a>
 8008fc6:	4639      	mov	r1, r7
 8008fc8:	4642      	mov	r2, r8
 8008fca:	4620      	mov	r0, r4
 8008fcc:	f000 ffac 	bl	8009f28 <__lshift>
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fd4:	b353      	cbz	r3, 800902c <_dtoa_r+0x8c4>
 8008fd6:	4639      	mov	r1, r7
 8008fd8:	9804      	ldr	r0, [sp, #16]
 8008fda:	f000 fff9 	bl	8009fd0 <__mcmp>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	da24      	bge.n	800902c <_dtoa_r+0x8c4>
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	220a      	movs	r2, #10
 8008fe6:	9904      	ldr	r1, [sp, #16]
 8008fe8:	4620      	mov	r0, r4
 8008fea:	f000 fde9 	bl	8009bc0 <__multadd>
 8008fee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ff0:	9004      	str	r0, [sp, #16]
 8008ff2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	f000 814d 	beq.w	8009296 <_dtoa_r+0xb2e>
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	4631      	mov	r1, r6
 8009000:	220a      	movs	r2, #10
 8009002:	4620      	mov	r0, r4
 8009004:	f000 fddc 	bl	8009bc0 <__multadd>
 8009008:	9b02      	ldr	r3, [sp, #8]
 800900a:	2b00      	cmp	r3, #0
 800900c:	4606      	mov	r6, r0
 800900e:	dc4f      	bgt.n	80090b0 <_dtoa_r+0x948>
 8009010:	9b06      	ldr	r3, [sp, #24]
 8009012:	2b02      	cmp	r3, #2
 8009014:	dd4c      	ble.n	80090b0 <_dtoa_r+0x948>
 8009016:	e011      	b.n	800903c <_dtoa_r+0x8d4>
 8009018:	d0c9      	beq.n	8008fae <_dtoa_r+0x846>
 800901a:	9a05      	ldr	r2, [sp, #20]
 800901c:	331c      	adds	r3, #28
 800901e:	441a      	add	r2, r3
 8009020:	9205      	str	r2, [sp, #20]
 8009022:	441d      	add	r5, r3
 8009024:	4498      	add	r8, r3
 8009026:	e7c2      	b.n	8008fae <_dtoa_r+0x846>
 8009028:	4603      	mov	r3, r0
 800902a:	e7f6      	b.n	800901a <_dtoa_r+0x8b2>
 800902c:	f1b9 0f00 	cmp.w	r9, #0
 8009030:	dc38      	bgt.n	80090a4 <_dtoa_r+0x93c>
 8009032:	9b06      	ldr	r3, [sp, #24]
 8009034:	2b02      	cmp	r3, #2
 8009036:	dd35      	ble.n	80090a4 <_dtoa_r+0x93c>
 8009038:	f8cd 9008 	str.w	r9, [sp, #8]
 800903c:	9b02      	ldr	r3, [sp, #8]
 800903e:	b963      	cbnz	r3, 800905a <_dtoa_r+0x8f2>
 8009040:	4639      	mov	r1, r7
 8009042:	2205      	movs	r2, #5
 8009044:	4620      	mov	r0, r4
 8009046:	f000 fdbb 	bl	8009bc0 <__multadd>
 800904a:	4601      	mov	r1, r0
 800904c:	4607      	mov	r7, r0
 800904e:	9804      	ldr	r0, [sp, #16]
 8009050:	f000 ffbe 	bl	8009fd0 <__mcmp>
 8009054:	2800      	cmp	r0, #0
 8009056:	f73f adcc 	bgt.w	8008bf2 <_dtoa_r+0x48a>
 800905a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800905c:	465d      	mov	r5, fp
 800905e:	ea6f 0a03 	mvn.w	sl, r3
 8009062:	f04f 0900 	mov.w	r9, #0
 8009066:	4639      	mov	r1, r7
 8009068:	4620      	mov	r0, r4
 800906a:	f000 fd92 	bl	8009b92 <_Bfree>
 800906e:	2e00      	cmp	r6, #0
 8009070:	f43f aeb7 	beq.w	8008de2 <_dtoa_r+0x67a>
 8009074:	f1b9 0f00 	cmp.w	r9, #0
 8009078:	d005      	beq.n	8009086 <_dtoa_r+0x91e>
 800907a:	45b1      	cmp	r9, r6
 800907c:	d003      	beq.n	8009086 <_dtoa_r+0x91e>
 800907e:	4649      	mov	r1, r9
 8009080:	4620      	mov	r0, r4
 8009082:	f000 fd86 	bl	8009b92 <_Bfree>
 8009086:	4631      	mov	r1, r6
 8009088:	4620      	mov	r0, r4
 800908a:	f000 fd82 	bl	8009b92 <_Bfree>
 800908e:	e6a8      	b.n	8008de2 <_dtoa_r+0x67a>
 8009090:	2700      	movs	r7, #0
 8009092:	463e      	mov	r6, r7
 8009094:	e7e1      	b.n	800905a <_dtoa_r+0x8f2>
 8009096:	f8dd a020 	ldr.w	sl, [sp, #32]
 800909a:	463e      	mov	r6, r7
 800909c:	e5a9      	b.n	8008bf2 <_dtoa_r+0x48a>
 800909e:	bf00      	nop
 80090a0:	40240000 	.word	0x40240000
 80090a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090a6:	f8cd 9008 	str.w	r9, [sp, #8]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 80fa 	beq.w	80092a4 <_dtoa_r+0xb3c>
 80090b0:	2d00      	cmp	r5, #0
 80090b2:	dd05      	ble.n	80090c0 <_dtoa_r+0x958>
 80090b4:	4631      	mov	r1, r6
 80090b6:	462a      	mov	r2, r5
 80090b8:	4620      	mov	r0, r4
 80090ba:	f000 ff35 	bl	8009f28 <__lshift>
 80090be:	4606      	mov	r6, r0
 80090c0:	9b07      	ldr	r3, [sp, #28]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d04c      	beq.n	8009160 <_dtoa_r+0x9f8>
 80090c6:	6871      	ldr	r1, [r6, #4]
 80090c8:	4620      	mov	r0, r4
 80090ca:	f000 fd2e 	bl	8009b2a <_Balloc>
 80090ce:	6932      	ldr	r2, [r6, #16]
 80090d0:	3202      	adds	r2, #2
 80090d2:	4605      	mov	r5, r0
 80090d4:	0092      	lsls	r2, r2, #2
 80090d6:	f106 010c 	add.w	r1, r6, #12
 80090da:	300c      	adds	r0, #12
 80090dc:	f000 fd1a 	bl	8009b14 <memcpy>
 80090e0:	2201      	movs	r2, #1
 80090e2:	4629      	mov	r1, r5
 80090e4:	4620      	mov	r0, r4
 80090e6:	f000 ff1f 	bl	8009f28 <__lshift>
 80090ea:	9b00      	ldr	r3, [sp, #0]
 80090ec:	f8cd b014 	str.w	fp, [sp, #20]
 80090f0:	f003 0301 	and.w	r3, r3, #1
 80090f4:	46b1      	mov	r9, r6
 80090f6:	9307      	str	r3, [sp, #28]
 80090f8:	4606      	mov	r6, r0
 80090fa:	4639      	mov	r1, r7
 80090fc:	9804      	ldr	r0, [sp, #16]
 80090fe:	f7ff faa5 	bl	800864c <quorem>
 8009102:	4649      	mov	r1, r9
 8009104:	4605      	mov	r5, r0
 8009106:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800910a:	9804      	ldr	r0, [sp, #16]
 800910c:	f000 ff60 	bl	8009fd0 <__mcmp>
 8009110:	4632      	mov	r2, r6
 8009112:	9000      	str	r0, [sp, #0]
 8009114:	4639      	mov	r1, r7
 8009116:	4620      	mov	r0, r4
 8009118:	f000 ff74 	bl	800a004 <__mdiff>
 800911c:	68c3      	ldr	r3, [r0, #12]
 800911e:	4602      	mov	r2, r0
 8009120:	bb03      	cbnz	r3, 8009164 <_dtoa_r+0x9fc>
 8009122:	4601      	mov	r1, r0
 8009124:	9008      	str	r0, [sp, #32]
 8009126:	9804      	ldr	r0, [sp, #16]
 8009128:	f000 ff52 	bl	8009fd0 <__mcmp>
 800912c:	9a08      	ldr	r2, [sp, #32]
 800912e:	4603      	mov	r3, r0
 8009130:	4611      	mov	r1, r2
 8009132:	4620      	mov	r0, r4
 8009134:	9308      	str	r3, [sp, #32]
 8009136:	f000 fd2c 	bl	8009b92 <_Bfree>
 800913a:	9b08      	ldr	r3, [sp, #32]
 800913c:	b9a3      	cbnz	r3, 8009168 <_dtoa_r+0xa00>
 800913e:	9a06      	ldr	r2, [sp, #24]
 8009140:	b992      	cbnz	r2, 8009168 <_dtoa_r+0xa00>
 8009142:	9a07      	ldr	r2, [sp, #28]
 8009144:	b982      	cbnz	r2, 8009168 <_dtoa_r+0xa00>
 8009146:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800914a:	d029      	beq.n	80091a0 <_dtoa_r+0xa38>
 800914c:	9b00      	ldr	r3, [sp, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	dd01      	ble.n	8009156 <_dtoa_r+0x9ee>
 8009152:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009156:	9b05      	ldr	r3, [sp, #20]
 8009158:	1c5d      	adds	r5, r3, #1
 800915a:	f883 8000 	strb.w	r8, [r3]
 800915e:	e782      	b.n	8009066 <_dtoa_r+0x8fe>
 8009160:	4630      	mov	r0, r6
 8009162:	e7c2      	b.n	80090ea <_dtoa_r+0x982>
 8009164:	2301      	movs	r3, #1
 8009166:	e7e3      	b.n	8009130 <_dtoa_r+0x9c8>
 8009168:	9a00      	ldr	r2, [sp, #0]
 800916a:	2a00      	cmp	r2, #0
 800916c:	db04      	blt.n	8009178 <_dtoa_r+0xa10>
 800916e:	d125      	bne.n	80091bc <_dtoa_r+0xa54>
 8009170:	9a06      	ldr	r2, [sp, #24]
 8009172:	bb1a      	cbnz	r2, 80091bc <_dtoa_r+0xa54>
 8009174:	9a07      	ldr	r2, [sp, #28]
 8009176:	bb0a      	cbnz	r2, 80091bc <_dtoa_r+0xa54>
 8009178:	2b00      	cmp	r3, #0
 800917a:	ddec      	ble.n	8009156 <_dtoa_r+0x9ee>
 800917c:	2201      	movs	r2, #1
 800917e:	9904      	ldr	r1, [sp, #16]
 8009180:	4620      	mov	r0, r4
 8009182:	f000 fed1 	bl	8009f28 <__lshift>
 8009186:	4639      	mov	r1, r7
 8009188:	9004      	str	r0, [sp, #16]
 800918a:	f000 ff21 	bl	8009fd0 <__mcmp>
 800918e:	2800      	cmp	r0, #0
 8009190:	dc03      	bgt.n	800919a <_dtoa_r+0xa32>
 8009192:	d1e0      	bne.n	8009156 <_dtoa_r+0x9ee>
 8009194:	f018 0f01 	tst.w	r8, #1
 8009198:	d0dd      	beq.n	8009156 <_dtoa_r+0x9ee>
 800919a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800919e:	d1d8      	bne.n	8009152 <_dtoa_r+0x9ea>
 80091a0:	9b05      	ldr	r3, [sp, #20]
 80091a2:	9a05      	ldr	r2, [sp, #20]
 80091a4:	1c5d      	adds	r5, r3, #1
 80091a6:	2339      	movs	r3, #57	; 0x39
 80091a8:	7013      	strb	r3, [r2, #0]
 80091aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80091ae:	2b39      	cmp	r3, #57	; 0x39
 80091b0:	f105 32ff 	add.w	r2, r5, #4294967295
 80091b4:	d04f      	beq.n	8009256 <_dtoa_r+0xaee>
 80091b6:	3301      	adds	r3, #1
 80091b8:	7013      	strb	r3, [r2, #0]
 80091ba:	e754      	b.n	8009066 <_dtoa_r+0x8fe>
 80091bc:	9a05      	ldr	r2, [sp, #20]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f102 0501 	add.w	r5, r2, #1
 80091c4:	dd06      	ble.n	80091d4 <_dtoa_r+0xa6c>
 80091c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80091ca:	d0e9      	beq.n	80091a0 <_dtoa_r+0xa38>
 80091cc:	f108 0801 	add.w	r8, r8, #1
 80091d0:	9b05      	ldr	r3, [sp, #20]
 80091d2:	e7c2      	b.n	800915a <_dtoa_r+0x9f2>
 80091d4:	9a02      	ldr	r2, [sp, #8]
 80091d6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80091da:	eba5 030b 	sub.w	r3, r5, fp
 80091de:	4293      	cmp	r3, r2
 80091e0:	d021      	beq.n	8009226 <_dtoa_r+0xabe>
 80091e2:	2300      	movs	r3, #0
 80091e4:	220a      	movs	r2, #10
 80091e6:	9904      	ldr	r1, [sp, #16]
 80091e8:	4620      	mov	r0, r4
 80091ea:	f000 fce9 	bl	8009bc0 <__multadd>
 80091ee:	45b1      	cmp	r9, r6
 80091f0:	9004      	str	r0, [sp, #16]
 80091f2:	f04f 0300 	mov.w	r3, #0
 80091f6:	f04f 020a 	mov.w	r2, #10
 80091fa:	4649      	mov	r1, r9
 80091fc:	4620      	mov	r0, r4
 80091fe:	d105      	bne.n	800920c <_dtoa_r+0xaa4>
 8009200:	f000 fcde 	bl	8009bc0 <__multadd>
 8009204:	4681      	mov	r9, r0
 8009206:	4606      	mov	r6, r0
 8009208:	9505      	str	r5, [sp, #20]
 800920a:	e776      	b.n	80090fa <_dtoa_r+0x992>
 800920c:	f000 fcd8 	bl	8009bc0 <__multadd>
 8009210:	4631      	mov	r1, r6
 8009212:	4681      	mov	r9, r0
 8009214:	2300      	movs	r3, #0
 8009216:	220a      	movs	r2, #10
 8009218:	4620      	mov	r0, r4
 800921a:	f000 fcd1 	bl	8009bc0 <__multadd>
 800921e:	4606      	mov	r6, r0
 8009220:	e7f2      	b.n	8009208 <_dtoa_r+0xaa0>
 8009222:	f04f 0900 	mov.w	r9, #0
 8009226:	2201      	movs	r2, #1
 8009228:	9904      	ldr	r1, [sp, #16]
 800922a:	4620      	mov	r0, r4
 800922c:	f000 fe7c 	bl	8009f28 <__lshift>
 8009230:	4639      	mov	r1, r7
 8009232:	9004      	str	r0, [sp, #16]
 8009234:	f000 fecc 	bl	8009fd0 <__mcmp>
 8009238:	2800      	cmp	r0, #0
 800923a:	dcb6      	bgt.n	80091aa <_dtoa_r+0xa42>
 800923c:	d102      	bne.n	8009244 <_dtoa_r+0xadc>
 800923e:	f018 0f01 	tst.w	r8, #1
 8009242:	d1b2      	bne.n	80091aa <_dtoa_r+0xa42>
 8009244:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009248:	2b30      	cmp	r3, #48	; 0x30
 800924a:	f105 32ff 	add.w	r2, r5, #4294967295
 800924e:	f47f af0a 	bne.w	8009066 <_dtoa_r+0x8fe>
 8009252:	4615      	mov	r5, r2
 8009254:	e7f6      	b.n	8009244 <_dtoa_r+0xadc>
 8009256:	4593      	cmp	fp, r2
 8009258:	d105      	bne.n	8009266 <_dtoa_r+0xafe>
 800925a:	2331      	movs	r3, #49	; 0x31
 800925c:	f10a 0a01 	add.w	sl, sl, #1
 8009260:	f88b 3000 	strb.w	r3, [fp]
 8009264:	e6ff      	b.n	8009066 <_dtoa_r+0x8fe>
 8009266:	4615      	mov	r5, r2
 8009268:	e79f      	b.n	80091aa <_dtoa_r+0xa42>
 800926a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80092d0 <_dtoa_r+0xb68>
 800926e:	e007      	b.n	8009280 <_dtoa_r+0xb18>
 8009270:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009272:	f8df b060 	ldr.w	fp, [pc, #96]	; 80092d4 <_dtoa_r+0xb6c>
 8009276:	b11b      	cbz	r3, 8009280 <_dtoa_r+0xb18>
 8009278:	f10b 0308 	add.w	r3, fp, #8
 800927c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800927e:	6013      	str	r3, [r2, #0]
 8009280:	4658      	mov	r0, fp
 8009282:	b017      	add	sp, #92	; 0x5c
 8009284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009288:	9b06      	ldr	r3, [sp, #24]
 800928a:	2b01      	cmp	r3, #1
 800928c:	f77f ae35 	ble.w	8008efa <_dtoa_r+0x792>
 8009290:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009292:	9307      	str	r3, [sp, #28]
 8009294:	e649      	b.n	8008f2a <_dtoa_r+0x7c2>
 8009296:	9b02      	ldr	r3, [sp, #8]
 8009298:	2b00      	cmp	r3, #0
 800929a:	dc03      	bgt.n	80092a4 <_dtoa_r+0xb3c>
 800929c:	9b06      	ldr	r3, [sp, #24]
 800929e:	2b02      	cmp	r3, #2
 80092a0:	f73f aecc 	bgt.w	800903c <_dtoa_r+0x8d4>
 80092a4:	465d      	mov	r5, fp
 80092a6:	4639      	mov	r1, r7
 80092a8:	9804      	ldr	r0, [sp, #16]
 80092aa:	f7ff f9cf 	bl	800864c <quorem>
 80092ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80092b2:	f805 8b01 	strb.w	r8, [r5], #1
 80092b6:	9a02      	ldr	r2, [sp, #8]
 80092b8:	eba5 030b 	sub.w	r3, r5, fp
 80092bc:	429a      	cmp	r2, r3
 80092be:	ddb0      	ble.n	8009222 <_dtoa_r+0xaba>
 80092c0:	2300      	movs	r3, #0
 80092c2:	220a      	movs	r2, #10
 80092c4:	9904      	ldr	r1, [sp, #16]
 80092c6:	4620      	mov	r0, r4
 80092c8:	f000 fc7a 	bl	8009bc0 <__multadd>
 80092cc:	9004      	str	r0, [sp, #16]
 80092ce:	e7ea      	b.n	80092a6 <_dtoa_r+0xb3e>
 80092d0:	0800b048 	.word	0x0800b048
 80092d4:	0800b0c8 	.word	0x0800b0c8

080092d8 <std>:
 80092d8:	2300      	movs	r3, #0
 80092da:	b510      	push	{r4, lr}
 80092dc:	4604      	mov	r4, r0
 80092de:	e9c0 3300 	strd	r3, r3, [r0]
 80092e2:	6083      	str	r3, [r0, #8]
 80092e4:	8181      	strh	r1, [r0, #12]
 80092e6:	6643      	str	r3, [r0, #100]	; 0x64
 80092e8:	81c2      	strh	r2, [r0, #14]
 80092ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ee:	6183      	str	r3, [r0, #24]
 80092f0:	4619      	mov	r1, r3
 80092f2:	2208      	movs	r2, #8
 80092f4:	305c      	adds	r0, #92	; 0x5c
 80092f6:	f7fd fc77 	bl	8006be8 <memset>
 80092fa:	4b05      	ldr	r3, [pc, #20]	; (8009310 <std+0x38>)
 80092fc:	6263      	str	r3, [r4, #36]	; 0x24
 80092fe:	4b05      	ldr	r3, [pc, #20]	; (8009314 <std+0x3c>)
 8009300:	62a3      	str	r3, [r4, #40]	; 0x28
 8009302:	4b05      	ldr	r3, [pc, #20]	; (8009318 <std+0x40>)
 8009304:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009306:	4b05      	ldr	r3, [pc, #20]	; (800931c <std+0x44>)
 8009308:	6224      	str	r4, [r4, #32]
 800930a:	6323      	str	r3, [r4, #48]	; 0x30
 800930c:	bd10      	pop	{r4, pc}
 800930e:	bf00      	nop
 8009310:	0800a9d9 	.word	0x0800a9d9
 8009314:	0800a9fb 	.word	0x0800a9fb
 8009318:	0800aa33 	.word	0x0800aa33
 800931c:	0800aa57 	.word	0x0800aa57

08009320 <_cleanup_r>:
 8009320:	4901      	ldr	r1, [pc, #4]	; (8009328 <_cleanup_r+0x8>)
 8009322:	f000 b885 	b.w	8009430 <_fwalk_reent>
 8009326:	bf00      	nop
 8009328:	0800ad71 	.word	0x0800ad71

0800932c <__sfmoreglue>:
 800932c:	b570      	push	{r4, r5, r6, lr}
 800932e:	1e4a      	subs	r2, r1, #1
 8009330:	2568      	movs	r5, #104	; 0x68
 8009332:	4355      	muls	r5, r2
 8009334:	460e      	mov	r6, r1
 8009336:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800933a:	f001 f851 	bl	800a3e0 <_malloc_r>
 800933e:	4604      	mov	r4, r0
 8009340:	b140      	cbz	r0, 8009354 <__sfmoreglue+0x28>
 8009342:	2100      	movs	r1, #0
 8009344:	e9c0 1600 	strd	r1, r6, [r0]
 8009348:	300c      	adds	r0, #12
 800934a:	60a0      	str	r0, [r4, #8]
 800934c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009350:	f7fd fc4a 	bl	8006be8 <memset>
 8009354:	4620      	mov	r0, r4
 8009356:	bd70      	pop	{r4, r5, r6, pc}

08009358 <__sinit>:
 8009358:	6983      	ldr	r3, [r0, #24]
 800935a:	b510      	push	{r4, lr}
 800935c:	4604      	mov	r4, r0
 800935e:	bb33      	cbnz	r3, 80093ae <__sinit+0x56>
 8009360:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8009364:	6503      	str	r3, [r0, #80]	; 0x50
 8009366:	4b12      	ldr	r3, [pc, #72]	; (80093b0 <__sinit+0x58>)
 8009368:	4a12      	ldr	r2, [pc, #72]	; (80093b4 <__sinit+0x5c>)
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	6282      	str	r2, [r0, #40]	; 0x28
 800936e:	4298      	cmp	r0, r3
 8009370:	bf04      	itt	eq
 8009372:	2301      	moveq	r3, #1
 8009374:	6183      	streq	r3, [r0, #24]
 8009376:	f000 f81f 	bl	80093b8 <__sfp>
 800937a:	6060      	str	r0, [r4, #4]
 800937c:	4620      	mov	r0, r4
 800937e:	f000 f81b 	bl	80093b8 <__sfp>
 8009382:	60a0      	str	r0, [r4, #8]
 8009384:	4620      	mov	r0, r4
 8009386:	f000 f817 	bl	80093b8 <__sfp>
 800938a:	2200      	movs	r2, #0
 800938c:	60e0      	str	r0, [r4, #12]
 800938e:	2104      	movs	r1, #4
 8009390:	6860      	ldr	r0, [r4, #4]
 8009392:	f7ff ffa1 	bl	80092d8 <std>
 8009396:	2201      	movs	r2, #1
 8009398:	2109      	movs	r1, #9
 800939a:	68a0      	ldr	r0, [r4, #8]
 800939c:	f7ff ff9c 	bl	80092d8 <std>
 80093a0:	2202      	movs	r2, #2
 80093a2:	2112      	movs	r1, #18
 80093a4:	68e0      	ldr	r0, [r4, #12]
 80093a6:	f7ff ff97 	bl	80092d8 <std>
 80093aa:	2301      	movs	r3, #1
 80093ac:	61a3      	str	r3, [r4, #24]
 80093ae:	bd10      	pop	{r4, pc}
 80093b0:	0800b034 	.word	0x0800b034
 80093b4:	08009321 	.word	0x08009321

080093b8 <__sfp>:
 80093b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ba:	4b1b      	ldr	r3, [pc, #108]	; (8009428 <__sfp+0x70>)
 80093bc:	681e      	ldr	r6, [r3, #0]
 80093be:	69b3      	ldr	r3, [r6, #24]
 80093c0:	4607      	mov	r7, r0
 80093c2:	b913      	cbnz	r3, 80093ca <__sfp+0x12>
 80093c4:	4630      	mov	r0, r6
 80093c6:	f7ff ffc7 	bl	8009358 <__sinit>
 80093ca:	3648      	adds	r6, #72	; 0x48
 80093cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80093d0:	3b01      	subs	r3, #1
 80093d2:	d503      	bpl.n	80093dc <__sfp+0x24>
 80093d4:	6833      	ldr	r3, [r6, #0]
 80093d6:	b133      	cbz	r3, 80093e6 <__sfp+0x2e>
 80093d8:	6836      	ldr	r6, [r6, #0]
 80093da:	e7f7      	b.n	80093cc <__sfp+0x14>
 80093dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80093e0:	b16d      	cbz	r5, 80093fe <__sfp+0x46>
 80093e2:	3468      	adds	r4, #104	; 0x68
 80093e4:	e7f4      	b.n	80093d0 <__sfp+0x18>
 80093e6:	2104      	movs	r1, #4
 80093e8:	4638      	mov	r0, r7
 80093ea:	f7ff ff9f 	bl	800932c <__sfmoreglue>
 80093ee:	6030      	str	r0, [r6, #0]
 80093f0:	2800      	cmp	r0, #0
 80093f2:	d1f1      	bne.n	80093d8 <__sfp+0x20>
 80093f4:	230c      	movs	r3, #12
 80093f6:	603b      	str	r3, [r7, #0]
 80093f8:	4604      	mov	r4, r0
 80093fa:	4620      	mov	r0, r4
 80093fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093fe:	4b0b      	ldr	r3, [pc, #44]	; (800942c <__sfp+0x74>)
 8009400:	6665      	str	r5, [r4, #100]	; 0x64
 8009402:	e9c4 5500 	strd	r5, r5, [r4]
 8009406:	60a5      	str	r5, [r4, #8]
 8009408:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800940c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009410:	2208      	movs	r2, #8
 8009412:	4629      	mov	r1, r5
 8009414:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009418:	f7fd fbe6 	bl	8006be8 <memset>
 800941c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009420:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009424:	e7e9      	b.n	80093fa <__sfp+0x42>
 8009426:	bf00      	nop
 8009428:	0800b034 	.word	0x0800b034
 800942c:	ffff0001 	.word	0xffff0001

08009430 <_fwalk_reent>:
 8009430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009434:	4680      	mov	r8, r0
 8009436:	4689      	mov	r9, r1
 8009438:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800943c:	2600      	movs	r6, #0
 800943e:	b914      	cbnz	r4, 8009446 <_fwalk_reent+0x16>
 8009440:	4630      	mov	r0, r6
 8009442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009446:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800944a:	3f01      	subs	r7, #1
 800944c:	d501      	bpl.n	8009452 <_fwalk_reent+0x22>
 800944e:	6824      	ldr	r4, [r4, #0]
 8009450:	e7f5      	b.n	800943e <_fwalk_reent+0xe>
 8009452:	89ab      	ldrh	r3, [r5, #12]
 8009454:	2b01      	cmp	r3, #1
 8009456:	d907      	bls.n	8009468 <_fwalk_reent+0x38>
 8009458:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800945c:	3301      	adds	r3, #1
 800945e:	d003      	beq.n	8009468 <_fwalk_reent+0x38>
 8009460:	4629      	mov	r1, r5
 8009462:	4640      	mov	r0, r8
 8009464:	47c8      	blx	r9
 8009466:	4306      	orrs	r6, r0
 8009468:	3568      	adds	r5, #104	; 0x68
 800946a:	e7ee      	b.n	800944a <_fwalk_reent+0x1a>

0800946c <rshift>:
 800946c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800946e:	6906      	ldr	r6, [r0, #16]
 8009470:	114b      	asrs	r3, r1, #5
 8009472:	429e      	cmp	r6, r3
 8009474:	f100 0414 	add.w	r4, r0, #20
 8009478:	dd30      	ble.n	80094dc <rshift+0x70>
 800947a:	f011 011f 	ands.w	r1, r1, #31
 800947e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8009482:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8009486:	d108      	bne.n	800949a <rshift+0x2e>
 8009488:	4621      	mov	r1, r4
 800948a:	42b2      	cmp	r2, r6
 800948c:	460b      	mov	r3, r1
 800948e:	d211      	bcs.n	80094b4 <rshift+0x48>
 8009490:	f852 3b04 	ldr.w	r3, [r2], #4
 8009494:	f841 3b04 	str.w	r3, [r1], #4
 8009498:	e7f7      	b.n	800948a <rshift+0x1e>
 800949a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800949e:	f1c1 0c20 	rsb	ip, r1, #32
 80094a2:	40cd      	lsrs	r5, r1
 80094a4:	3204      	adds	r2, #4
 80094a6:	4623      	mov	r3, r4
 80094a8:	42b2      	cmp	r2, r6
 80094aa:	4617      	mov	r7, r2
 80094ac:	d30c      	bcc.n	80094c8 <rshift+0x5c>
 80094ae:	601d      	str	r5, [r3, #0]
 80094b0:	b105      	cbz	r5, 80094b4 <rshift+0x48>
 80094b2:	3304      	adds	r3, #4
 80094b4:	1b1a      	subs	r2, r3, r4
 80094b6:	42a3      	cmp	r3, r4
 80094b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80094bc:	bf08      	it	eq
 80094be:	2300      	moveq	r3, #0
 80094c0:	6102      	str	r2, [r0, #16]
 80094c2:	bf08      	it	eq
 80094c4:	6143      	streq	r3, [r0, #20]
 80094c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094c8:	683f      	ldr	r7, [r7, #0]
 80094ca:	fa07 f70c 	lsl.w	r7, r7, ip
 80094ce:	433d      	orrs	r5, r7
 80094d0:	f843 5b04 	str.w	r5, [r3], #4
 80094d4:	f852 5b04 	ldr.w	r5, [r2], #4
 80094d8:	40cd      	lsrs	r5, r1
 80094da:	e7e5      	b.n	80094a8 <rshift+0x3c>
 80094dc:	4623      	mov	r3, r4
 80094de:	e7e9      	b.n	80094b4 <rshift+0x48>

080094e0 <__hexdig_fun>:
 80094e0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80094e4:	2b09      	cmp	r3, #9
 80094e6:	d802      	bhi.n	80094ee <__hexdig_fun+0xe>
 80094e8:	3820      	subs	r0, #32
 80094ea:	b2c0      	uxtb	r0, r0
 80094ec:	4770      	bx	lr
 80094ee:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80094f2:	2b05      	cmp	r3, #5
 80094f4:	d801      	bhi.n	80094fa <__hexdig_fun+0x1a>
 80094f6:	3847      	subs	r0, #71	; 0x47
 80094f8:	e7f7      	b.n	80094ea <__hexdig_fun+0xa>
 80094fa:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80094fe:	2b05      	cmp	r3, #5
 8009500:	d801      	bhi.n	8009506 <__hexdig_fun+0x26>
 8009502:	3827      	subs	r0, #39	; 0x27
 8009504:	e7f1      	b.n	80094ea <__hexdig_fun+0xa>
 8009506:	2000      	movs	r0, #0
 8009508:	4770      	bx	lr

0800950a <__gethex>:
 800950a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800950e:	b08b      	sub	sp, #44	; 0x2c
 8009510:	468a      	mov	sl, r1
 8009512:	9002      	str	r0, [sp, #8]
 8009514:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009516:	9306      	str	r3, [sp, #24]
 8009518:	4690      	mov	r8, r2
 800951a:	f000 fad0 	bl	8009abe <__localeconv_l>
 800951e:	6803      	ldr	r3, [r0, #0]
 8009520:	9303      	str	r3, [sp, #12]
 8009522:	4618      	mov	r0, r3
 8009524:	f7f6 fe54 	bl	80001d0 <strlen>
 8009528:	9b03      	ldr	r3, [sp, #12]
 800952a:	9001      	str	r0, [sp, #4]
 800952c:	4403      	add	r3, r0
 800952e:	f04f 0b00 	mov.w	fp, #0
 8009532:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009536:	9307      	str	r3, [sp, #28]
 8009538:	f8da 3000 	ldr.w	r3, [sl]
 800953c:	3302      	adds	r3, #2
 800953e:	461f      	mov	r7, r3
 8009540:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009544:	2830      	cmp	r0, #48	; 0x30
 8009546:	d06c      	beq.n	8009622 <__gethex+0x118>
 8009548:	f7ff ffca 	bl	80094e0 <__hexdig_fun>
 800954c:	4604      	mov	r4, r0
 800954e:	2800      	cmp	r0, #0
 8009550:	d16a      	bne.n	8009628 <__gethex+0x11e>
 8009552:	9a01      	ldr	r2, [sp, #4]
 8009554:	9903      	ldr	r1, [sp, #12]
 8009556:	4638      	mov	r0, r7
 8009558:	f001 fa81 	bl	800aa5e <strncmp>
 800955c:	2800      	cmp	r0, #0
 800955e:	d166      	bne.n	800962e <__gethex+0x124>
 8009560:	9b01      	ldr	r3, [sp, #4]
 8009562:	5cf8      	ldrb	r0, [r7, r3]
 8009564:	18fe      	adds	r6, r7, r3
 8009566:	f7ff ffbb 	bl	80094e0 <__hexdig_fun>
 800956a:	2800      	cmp	r0, #0
 800956c:	d062      	beq.n	8009634 <__gethex+0x12a>
 800956e:	4633      	mov	r3, r6
 8009570:	7818      	ldrb	r0, [r3, #0]
 8009572:	2830      	cmp	r0, #48	; 0x30
 8009574:	461f      	mov	r7, r3
 8009576:	f103 0301 	add.w	r3, r3, #1
 800957a:	d0f9      	beq.n	8009570 <__gethex+0x66>
 800957c:	f7ff ffb0 	bl	80094e0 <__hexdig_fun>
 8009580:	fab0 f580 	clz	r5, r0
 8009584:	096d      	lsrs	r5, r5, #5
 8009586:	4634      	mov	r4, r6
 8009588:	f04f 0b01 	mov.w	fp, #1
 800958c:	463a      	mov	r2, r7
 800958e:	4616      	mov	r6, r2
 8009590:	3201      	adds	r2, #1
 8009592:	7830      	ldrb	r0, [r6, #0]
 8009594:	f7ff ffa4 	bl	80094e0 <__hexdig_fun>
 8009598:	2800      	cmp	r0, #0
 800959a:	d1f8      	bne.n	800958e <__gethex+0x84>
 800959c:	9a01      	ldr	r2, [sp, #4]
 800959e:	9903      	ldr	r1, [sp, #12]
 80095a0:	4630      	mov	r0, r6
 80095a2:	f001 fa5c 	bl	800aa5e <strncmp>
 80095a6:	b950      	cbnz	r0, 80095be <__gethex+0xb4>
 80095a8:	b954      	cbnz	r4, 80095c0 <__gethex+0xb6>
 80095aa:	9b01      	ldr	r3, [sp, #4]
 80095ac:	18f4      	adds	r4, r6, r3
 80095ae:	4622      	mov	r2, r4
 80095b0:	4616      	mov	r6, r2
 80095b2:	3201      	adds	r2, #1
 80095b4:	7830      	ldrb	r0, [r6, #0]
 80095b6:	f7ff ff93 	bl	80094e0 <__hexdig_fun>
 80095ba:	2800      	cmp	r0, #0
 80095bc:	d1f8      	bne.n	80095b0 <__gethex+0xa6>
 80095be:	b10c      	cbz	r4, 80095c4 <__gethex+0xba>
 80095c0:	1ba4      	subs	r4, r4, r6
 80095c2:	00a4      	lsls	r4, r4, #2
 80095c4:	7833      	ldrb	r3, [r6, #0]
 80095c6:	2b50      	cmp	r3, #80	; 0x50
 80095c8:	d001      	beq.n	80095ce <__gethex+0xc4>
 80095ca:	2b70      	cmp	r3, #112	; 0x70
 80095cc:	d140      	bne.n	8009650 <__gethex+0x146>
 80095ce:	7873      	ldrb	r3, [r6, #1]
 80095d0:	2b2b      	cmp	r3, #43	; 0x2b
 80095d2:	d031      	beq.n	8009638 <__gethex+0x12e>
 80095d4:	2b2d      	cmp	r3, #45	; 0x2d
 80095d6:	d033      	beq.n	8009640 <__gethex+0x136>
 80095d8:	1c71      	adds	r1, r6, #1
 80095da:	f04f 0900 	mov.w	r9, #0
 80095de:	7808      	ldrb	r0, [r1, #0]
 80095e0:	f7ff ff7e 	bl	80094e0 <__hexdig_fun>
 80095e4:	1e43      	subs	r3, r0, #1
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	2b18      	cmp	r3, #24
 80095ea:	d831      	bhi.n	8009650 <__gethex+0x146>
 80095ec:	f1a0 0210 	sub.w	r2, r0, #16
 80095f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80095f4:	f7ff ff74 	bl	80094e0 <__hexdig_fun>
 80095f8:	1e43      	subs	r3, r0, #1
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	2b18      	cmp	r3, #24
 80095fe:	d922      	bls.n	8009646 <__gethex+0x13c>
 8009600:	f1b9 0f00 	cmp.w	r9, #0
 8009604:	d000      	beq.n	8009608 <__gethex+0xfe>
 8009606:	4252      	negs	r2, r2
 8009608:	4414      	add	r4, r2
 800960a:	f8ca 1000 	str.w	r1, [sl]
 800960e:	b30d      	cbz	r5, 8009654 <__gethex+0x14a>
 8009610:	f1bb 0f00 	cmp.w	fp, #0
 8009614:	bf0c      	ite	eq
 8009616:	2706      	moveq	r7, #6
 8009618:	2700      	movne	r7, #0
 800961a:	4638      	mov	r0, r7
 800961c:	b00b      	add	sp, #44	; 0x2c
 800961e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009622:	f10b 0b01 	add.w	fp, fp, #1
 8009626:	e78a      	b.n	800953e <__gethex+0x34>
 8009628:	2500      	movs	r5, #0
 800962a:	462c      	mov	r4, r5
 800962c:	e7ae      	b.n	800958c <__gethex+0x82>
 800962e:	463e      	mov	r6, r7
 8009630:	2501      	movs	r5, #1
 8009632:	e7c7      	b.n	80095c4 <__gethex+0xba>
 8009634:	4604      	mov	r4, r0
 8009636:	e7fb      	b.n	8009630 <__gethex+0x126>
 8009638:	f04f 0900 	mov.w	r9, #0
 800963c:	1cb1      	adds	r1, r6, #2
 800963e:	e7ce      	b.n	80095de <__gethex+0xd4>
 8009640:	f04f 0901 	mov.w	r9, #1
 8009644:	e7fa      	b.n	800963c <__gethex+0x132>
 8009646:	230a      	movs	r3, #10
 8009648:	fb03 0202 	mla	r2, r3, r2, r0
 800964c:	3a10      	subs	r2, #16
 800964e:	e7cf      	b.n	80095f0 <__gethex+0xe6>
 8009650:	4631      	mov	r1, r6
 8009652:	e7da      	b.n	800960a <__gethex+0x100>
 8009654:	1bf3      	subs	r3, r6, r7
 8009656:	3b01      	subs	r3, #1
 8009658:	4629      	mov	r1, r5
 800965a:	2b07      	cmp	r3, #7
 800965c:	dc49      	bgt.n	80096f2 <__gethex+0x1e8>
 800965e:	9802      	ldr	r0, [sp, #8]
 8009660:	f000 fa63 	bl	8009b2a <_Balloc>
 8009664:	9b01      	ldr	r3, [sp, #4]
 8009666:	f100 0914 	add.w	r9, r0, #20
 800966a:	f04f 0b00 	mov.w	fp, #0
 800966e:	f1c3 0301 	rsb	r3, r3, #1
 8009672:	4605      	mov	r5, r0
 8009674:	f8cd 9010 	str.w	r9, [sp, #16]
 8009678:	46da      	mov	sl, fp
 800967a:	9308      	str	r3, [sp, #32]
 800967c:	42b7      	cmp	r7, r6
 800967e:	d33b      	bcc.n	80096f8 <__gethex+0x1ee>
 8009680:	9804      	ldr	r0, [sp, #16]
 8009682:	f840 ab04 	str.w	sl, [r0], #4
 8009686:	eba0 0009 	sub.w	r0, r0, r9
 800968a:	1080      	asrs	r0, r0, #2
 800968c:	6128      	str	r0, [r5, #16]
 800968e:	0147      	lsls	r7, r0, #5
 8009690:	4650      	mov	r0, sl
 8009692:	f000 fb0e 	bl	8009cb2 <__hi0bits>
 8009696:	f8d8 6000 	ldr.w	r6, [r8]
 800969a:	1a3f      	subs	r7, r7, r0
 800969c:	42b7      	cmp	r7, r6
 800969e:	dd64      	ble.n	800976a <__gethex+0x260>
 80096a0:	1bbf      	subs	r7, r7, r6
 80096a2:	4639      	mov	r1, r7
 80096a4:	4628      	mov	r0, r5
 80096a6:	f000 fe1d 	bl	800a2e4 <__any_on>
 80096aa:	4682      	mov	sl, r0
 80096ac:	b178      	cbz	r0, 80096ce <__gethex+0x1c4>
 80096ae:	1e7b      	subs	r3, r7, #1
 80096b0:	1159      	asrs	r1, r3, #5
 80096b2:	f003 021f 	and.w	r2, r3, #31
 80096b6:	f04f 0a01 	mov.w	sl, #1
 80096ba:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80096be:	fa0a f202 	lsl.w	r2, sl, r2
 80096c2:	420a      	tst	r2, r1
 80096c4:	d003      	beq.n	80096ce <__gethex+0x1c4>
 80096c6:	4553      	cmp	r3, sl
 80096c8:	dc46      	bgt.n	8009758 <__gethex+0x24e>
 80096ca:	f04f 0a02 	mov.w	sl, #2
 80096ce:	4639      	mov	r1, r7
 80096d0:	4628      	mov	r0, r5
 80096d2:	f7ff fecb 	bl	800946c <rshift>
 80096d6:	443c      	add	r4, r7
 80096d8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096dc:	42a3      	cmp	r3, r4
 80096de:	da52      	bge.n	8009786 <__gethex+0x27c>
 80096e0:	4629      	mov	r1, r5
 80096e2:	9802      	ldr	r0, [sp, #8]
 80096e4:	f000 fa55 	bl	8009b92 <_Bfree>
 80096e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80096ea:	2300      	movs	r3, #0
 80096ec:	6013      	str	r3, [r2, #0]
 80096ee:	27a3      	movs	r7, #163	; 0xa3
 80096f0:	e793      	b.n	800961a <__gethex+0x110>
 80096f2:	3101      	adds	r1, #1
 80096f4:	105b      	asrs	r3, r3, #1
 80096f6:	e7b0      	b.n	800965a <__gethex+0x150>
 80096f8:	1e73      	subs	r3, r6, #1
 80096fa:	9305      	str	r3, [sp, #20]
 80096fc:	9a07      	ldr	r2, [sp, #28]
 80096fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009702:	4293      	cmp	r3, r2
 8009704:	d018      	beq.n	8009738 <__gethex+0x22e>
 8009706:	f1bb 0f20 	cmp.w	fp, #32
 800970a:	d107      	bne.n	800971c <__gethex+0x212>
 800970c:	9b04      	ldr	r3, [sp, #16]
 800970e:	f8c3 a000 	str.w	sl, [r3]
 8009712:	3304      	adds	r3, #4
 8009714:	f04f 0a00 	mov.w	sl, #0
 8009718:	9304      	str	r3, [sp, #16]
 800971a:	46d3      	mov	fp, sl
 800971c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009720:	f7ff fede 	bl	80094e0 <__hexdig_fun>
 8009724:	f000 000f 	and.w	r0, r0, #15
 8009728:	fa00 f00b 	lsl.w	r0, r0, fp
 800972c:	ea4a 0a00 	orr.w	sl, sl, r0
 8009730:	f10b 0b04 	add.w	fp, fp, #4
 8009734:	9b05      	ldr	r3, [sp, #20]
 8009736:	e00d      	b.n	8009754 <__gethex+0x24a>
 8009738:	9b05      	ldr	r3, [sp, #20]
 800973a:	9a08      	ldr	r2, [sp, #32]
 800973c:	4413      	add	r3, r2
 800973e:	42bb      	cmp	r3, r7
 8009740:	d3e1      	bcc.n	8009706 <__gethex+0x1fc>
 8009742:	4618      	mov	r0, r3
 8009744:	9a01      	ldr	r2, [sp, #4]
 8009746:	9903      	ldr	r1, [sp, #12]
 8009748:	9309      	str	r3, [sp, #36]	; 0x24
 800974a:	f001 f988 	bl	800aa5e <strncmp>
 800974e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009750:	2800      	cmp	r0, #0
 8009752:	d1d8      	bne.n	8009706 <__gethex+0x1fc>
 8009754:	461e      	mov	r6, r3
 8009756:	e791      	b.n	800967c <__gethex+0x172>
 8009758:	1eb9      	subs	r1, r7, #2
 800975a:	4628      	mov	r0, r5
 800975c:	f000 fdc2 	bl	800a2e4 <__any_on>
 8009760:	2800      	cmp	r0, #0
 8009762:	d0b2      	beq.n	80096ca <__gethex+0x1c0>
 8009764:	f04f 0a03 	mov.w	sl, #3
 8009768:	e7b1      	b.n	80096ce <__gethex+0x1c4>
 800976a:	da09      	bge.n	8009780 <__gethex+0x276>
 800976c:	1bf7      	subs	r7, r6, r7
 800976e:	4629      	mov	r1, r5
 8009770:	463a      	mov	r2, r7
 8009772:	9802      	ldr	r0, [sp, #8]
 8009774:	f000 fbd8 	bl	8009f28 <__lshift>
 8009778:	1be4      	subs	r4, r4, r7
 800977a:	4605      	mov	r5, r0
 800977c:	f100 0914 	add.w	r9, r0, #20
 8009780:	f04f 0a00 	mov.w	sl, #0
 8009784:	e7a8      	b.n	80096d8 <__gethex+0x1ce>
 8009786:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800978a:	42a0      	cmp	r0, r4
 800978c:	dd6a      	ble.n	8009864 <__gethex+0x35a>
 800978e:	1b04      	subs	r4, r0, r4
 8009790:	42a6      	cmp	r6, r4
 8009792:	dc2e      	bgt.n	80097f2 <__gethex+0x2e8>
 8009794:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009798:	2b02      	cmp	r3, #2
 800979a:	d022      	beq.n	80097e2 <__gethex+0x2d8>
 800979c:	2b03      	cmp	r3, #3
 800979e:	d024      	beq.n	80097ea <__gethex+0x2e0>
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d115      	bne.n	80097d0 <__gethex+0x2c6>
 80097a4:	42a6      	cmp	r6, r4
 80097a6:	d113      	bne.n	80097d0 <__gethex+0x2c6>
 80097a8:	2e01      	cmp	r6, #1
 80097aa:	dc0b      	bgt.n	80097c4 <__gethex+0x2ba>
 80097ac:	9a06      	ldr	r2, [sp, #24]
 80097ae:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80097b2:	6013      	str	r3, [r2, #0]
 80097b4:	2301      	movs	r3, #1
 80097b6:	612b      	str	r3, [r5, #16]
 80097b8:	f8c9 3000 	str.w	r3, [r9]
 80097bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80097be:	2762      	movs	r7, #98	; 0x62
 80097c0:	601d      	str	r5, [r3, #0]
 80097c2:	e72a      	b.n	800961a <__gethex+0x110>
 80097c4:	1e71      	subs	r1, r6, #1
 80097c6:	4628      	mov	r0, r5
 80097c8:	f000 fd8c 	bl	800a2e4 <__any_on>
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d1ed      	bne.n	80097ac <__gethex+0x2a2>
 80097d0:	4629      	mov	r1, r5
 80097d2:	9802      	ldr	r0, [sp, #8]
 80097d4:	f000 f9dd 	bl	8009b92 <_Bfree>
 80097d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80097da:	2300      	movs	r3, #0
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	2750      	movs	r7, #80	; 0x50
 80097e0:	e71b      	b.n	800961a <__gethex+0x110>
 80097e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d0e1      	beq.n	80097ac <__gethex+0x2a2>
 80097e8:	e7f2      	b.n	80097d0 <__gethex+0x2c6>
 80097ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d1dd      	bne.n	80097ac <__gethex+0x2a2>
 80097f0:	e7ee      	b.n	80097d0 <__gethex+0x2c6>
 80097f2:	1e67      	subs	r7, r4, #1
 80097f4:	f1ba 0f00 	cmp.w	sl, #0
 80097f8:	d131      	bne.n	800985e <__gethex+0x354>
 80097fa:	b127      	cbz	r7, 8009806 <__gethex+0x2fc>
 80097fc:	4639      	mov	r1, r7
 80097fe:	4628      	mov	r0, r5
 8009800:	f000 fd70 	bl	800a2e4 <__any_on>
 8009804:	4682      	mov	sl, r0
 8009806:	117a      	asrs	r2, r7, #5
 8009808:	2301      	movs	r3, #1
 800980a:	f007 071f 	and.w	r7, r7, #31
 800980e:	fa03 f707 	lsl.w	r7, r3, r7
 8009812:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009816:	4621      	mov	r1, r4
 8009818:	421f      	tst	r7, r3
 800981a:	4628      	mov	r0, r5
 800981c:	bf18      	it	ne
 800981e:	f04a 0a02 	orrne.w	sl, sl, #2
 8009822:	1b36      	subs	r6, r6, r4
 8009824:	f7ff fe22 	bl	800946c <rshift>
 8009828:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800982c:	2702      	movs	r7, #2
 800982e:	f1ba 0f00 	cmp.w	sl, #0
 8009832:	d048      	beq.n	80098c6 <__gethex+0x3bc>
 8009834:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009838:	2b02      	cmp	r3, #2
 800983a:	d015      	beq.n	8009868 <__gethex+0x35e>
 800983c:	2b03      	cmp	r3, #3
 800983e:	d017      	beq.n	8009870 <__gethex+0x366>
 8009840:	2b01      	cmp	r3, #1
 8009842:	d109      	bne.n	8009858 <__gethex+0x34e>
 8009844:	f01a 0f02 	tst.w	sl, #2
 8009848:	d006      	beq.n	8009858 <__gethex+0x34e>
 800984a:	f8d9 3000 	ldr.w	r3, [r9]
 800984e:	ea4a 0a03 	orr.w	sl, sl, r3
 8009852:	f01a 0f01 	tst.w	sl, #1
 8009856:	d10e      	bne.n	8009876 <__gethex+0x36c>
 8009858:	f047 0710 	orr.w	r7, r7, #16
 800985c:	e033      	b.n	80098c6 <__gethex+0x3bc>
 800985e:	f04f 0a01 	mov.w	sl, #1
 8009862:	e7d0      	b.n	8009806 <__gethex+0x2fc>
 8009864:	2701      	movs	r7, #1
 8009866:	e7e2      	b.n	800982e <__gethex+0x324>
 8009868:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800986a:	f1c3 0301 	rsb	r3, r3, #1
 800986e:	9315      	str	r3, [sp, #84]	; 0x54
 8009870:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0f0      	beq.n	8009858 <__gethex+0x34e>
 8009876:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800987a:	f105 0314 	add.w	r3, r5, #20
 800987e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8009882:	eb03 010a 	add.w	r1, r3, sl
 8009886:	f04f 0c00 	mov.w	ip, #0
 800988a:	4618      	mov	r0, r3
 800988c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009890:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009894:	d01c      	beq.n	80098d0 <__gethex+0x3c6>
 8009896:	3201      	adds	r2, #1
 8009898:	6002      	str	r2, [r0, #0]
 800989a:	2f02      	cmp	r7, #2
 800989c:	f105 0314 	add.w	r3, r5, #20
 80098a0:	d138      	bne.n	8009914 <__gethex+0x40a>
 80098a2:	f8d8 2000 	ldr.w	r2, [r8]
 80098a6:	3a01      	subs	r2, #1
 80098a8:	42b2      	cmp	r2, r6
 80098aa:	d10a      	bne.n	80098c2 <__gethex+0x3b8>
 80098ac:	1171      	asrs	r1, r6, #5
 80098ae:	2201      	movs	r2, #1
 80098b0:	f006 061f 	and.w	r6, r6, #31
 80098b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80098b8:	fa02 f606 	lsl.w	r6, r2, r6
 80098bc:	421e      	tst	r6, r3
 80098be:	bf18      	it	ne
 80098c0:	4617      	movne	r7, r2
 80098c2:	f047 0720 	orr.w	r7, r7, #32
 80098c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80098c8:	601d      	str	r5, [r3, #0]
 80098ca:	9b06      	ldr	r3, [sp, #24]
 80098cc:	601c      	str	r4, [r3, #0]
 80098ce:	e6a4      	b.n	800961a <__gethex+0x110>
 80098d0:	4299      	cmp	r1, r3
 80098d2:	f843 cc04 	str.w	ip, [r3, #-4]
 80098d6:	d8d8      	bhi.n	800988a <__gethex+0x380>
 80098d8:	68ab      	ldr	r3, [r5, #8]
 80098da:	4599      	cmp	r9, r3
 80098dc:	db12      	blt.n	8009904 <__gethex+0x3fa>
 80098de:	6869      	ldr	r1, [r5, #4]
 80098e0:	9802      	ldr	r0, [sp, #8]
 80098e2:	3101      	adds	r1, #1
 80098e4:	f000 f921 	bl	8009b2a <_Balloc>
 80098e8:	692a      	ldr	r2, [r5, #16]
 80098ea:	3202      	adds	r2, #2
 80098ec:	f105 010c 	add.w	r1, r5, #12
 80098f0:	4683      	mov	fp, r0
 80098f2:	0092      	lsls	r2, r2, #2
 80098f4:	300c      	adds	r0, #12
 80098f6:	f000 f90d 	bl	8009b14 <memcpy>
 80098fa:	4629      	mov	r1, r5
 80098fc:	9802      	ldr	r0, [sp, #8]
 80098fe:	f000 f948 	bl	8009b92 <_Bfree>
 8009902:	465d      	mov	r5, fp
 8009904:	692b      	ldr	r3, [r5, #16]
 8009906:	1c5a      	adds	r2, r3, #1
 8009908:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800990c:	612a      	str	r2, [r5, #16]
 800990e:	2201      	movs	r2, #1
 8009910:	615a      	str	r2, [r3, #20]
 8009912:	e7c2      	b.n	800989a <__gethex+0x390>
 8009914:	692a      	ldr	r2, [r5, #16]
 8009916:	454a      	cmp	r2, r9
 8009918:	dd0b      	ble.n	8009932 <__gethex+0x428>
 800991a:	2101      	movs	r1, #1
 800991c:	4628      	mov	r0, r5
 800991e:	f7ff fda5 	bl	800946c <rshift>
 8009922:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009926:	3401      	adds	r4, #1
 8009928:	42a3      	cmp	r3, r4
 800992a:	f6ff aed9 	blt.w	80096e0 <__gethex+0x1d6>
 800992e:	2701      	movs	r7, #1
 8009930:	e7c7      	b.n	80098c2 <__gethex+0x3b8>
 8009932:	f016 061f 	ands.w	r6, r6, #31
 8009936:	d0fa      	beq.n	800992e <__gethex+0x424>
 8009938:	449a      	add	sl, r3
 800993a:	f1c6 0620 	rsb	r6, r6, #32
 800993e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009942:	f000 f9b6 	bl	8009cb2 <__hi0bits>
 8009946:	42b0      	cmp	r0, r6
 8009948:	dbe7      	blt.n	800991a <__gethex+0x410>
 800994a:	e7f0      	b.n	800992e <__gethex+0x424>

0800994c <L_shift>:
 800994c:	f1c2 0208 	rsb	r2, r2, #8
 8009950:	0092      	lsls	r2, r2, #2
 8009952:	b570      	push	{r4, r5, r6, lr}
 8009954:	f1c2 0620 	rsb	r6, r2, #32
 8009958:	6843      	ldr	r3, [r0, #4]
 800995a:	6804      	ldr	r4, [r0, #0]
 800995c:	fa03 f506 	lsl.w	r5, r3, r6
 8009960:	432c      	orrs	r4, r5
 8009962:	40d3      	lsrs	r3, r2
 8009964:	6004      	str	r4, [r0, #0]
 8009966:	f840 3f04 	str.w	r3, [r0, #4]!
 800996a:	4288      	cmp	r0, r1
 800996c:	d3f4      	bcc.n	8009958 <L_shift+0xc>
 800996e:	bd70      	pop	{r4, r5, r6, pc}

08009970 <__match>:
 8009970:	b530      	push	{r4, r5, lr}
 8009972:	6803      	ldr	r3, [r0, #0]
 8009974:	3301      	adds	r3, #1
 8009976:	f811 4b01 	ldrb.w	r4, [r1], #1
 800997a:	b914      	cbnz	r4, 8009982 <__match+0x12>
 800997c:	6003      	str	r3, [r0, #0]
 800997e:	2001      	movs	r0, #1
 8009980:	bd30      	pop	{r4, r5, pc}
 8009982:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009986:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800998a:	2d19      	cmp	r5, #25
 800998c:	bf98      	it	ls
 800998e:	3220      	addls	r2, #32
 8009990:	42a2      	cmp	r2, r4
 8009992:	d0f0      	beq.n	8009976 <__match+0x6>
 8009994:	2000      	movs	r0, #0
 8009996:	e7f3      	b.n	8009980 <__match+0x10>

08009998 <__hexnan>:
 8009998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800999c:	680b      	ldr	r3, [r1, #0]
 800999e:	6801      	ldr	r1, [r0, #0]
 80099a0:	115f      	asrs	r7, r3, #5
 80099a2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80099a6:	f013 031f 	ands.w	r3, r3, #31
 80099aa:	b087      	sub	sp, #28
 80099ac:	bf18      	it	ne
 80099ae:	3704      	addne	r7, #4
 80099b0:	2500      	movs	r5, #0
 80099b2:	1f3e      	subs	r6, r7, #4
 80099b4:	4682      	mov	sl, r0
 80099b6:	4690      	mov	r8, r2
 80099b8:	9301      	str	r3, [sp, #4]
 80099ba:	f847 5c04 	str.w	r5, [r7, #-4]
 80099be:	46b1      	mov	r9, r6
 80099c0:	4634      	mov	r4, r6
 80099c2:	9502      	str	r5, [sp, #8]
 80099c4:	46ab      	mov	fp, r5
 80099c6:	784a      	ldrb	r2, [r1, #1]
 80099c8:	1c4b      	adds	r3, r1, #1
 80099ca:	9303      	str	r3, [sp, #12]
 80099cc:	b342      	cbz	r2, 8009a20 <__hexnan+0x88>
 80099ce:	4610      	mov	r0, r2
 80099d0:	9105      	str	r1, [sp, #20]
 80099d2:	9204      	str	r2, [sp, #16]
 80099d4:	f7ff fd84 	bl	80094e0 <__hexdig_fun>
 80099d8:	2800      	cmp	r0, #0
 80099da:	d143      	bne.n	8009a64 <__hexnan+0xcc>
 80099dc:	9a04      	ldr	r2, [sp, #16]
 80099de:	9905      	ldr	r1, [sp, #20]
 80099e0:	2a20      	cmp	r2, #32
 80099e2:	d818      	bhi.n	8009a16 <__hexnan+0x7e>
 80099e4:	9b02      	ldr	r3, [sp, #8]
 80099e6:	459b      	cmp	fp, r3
 80099e8:	dd13      	ble.n	8009a12 <__hexnan+0x7a>
 80099ea:	454c      	cmp	r4, r9
 80099ec:	d206      	bcs.n	80099fc <__hexnan+0x64>
 80099ee:	2d07      	cmp	r5, #7
 80099f0:	dc04      	bgt.n	80099fc <__hexnan+0x64>
 80099f2:	462a      	mov	r2, r5
 80099f4:	4649      	mov	r1, r9
 80099f6:	4620      	mov	r0, r4
 80099f8:	f7ff ffa8 	bl	800994c <L_shift>
 80099fc:	4544      	cmp	r4, r8
 80099fe:	d944      	bls.n	8009a8a <__hexnan+0xf2>
 8009a00:	2300      	movs	r3, #0
 8009a02:	f1a4 0904 	sub.w	r9, r4, #4
 8009a06:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a0a:	f8cd b008 	str.w	fp, [sp, #8]
 8009a0e:	464c      	mov	r4, r9
 8009a10:	461d      	mov	r5, r3
 8009a12:	9903      	ldr	r1, [sp, #12]
 8009a14:	e7d7      	b.n	80099c6 <__hexnan+0x2e>
 8009a16:	2a29      	cmp	r2, #41	; 0x29
 8009a18:	d14a      	bne.n	8009ab0 <__hexnan+0x118>
 8009a1a:	3102      	adds	r1, #2
 8009a1c:	f8ca 1000 	str.w	r1, [sl]
 8009a20:	f1bb 0f00 	cmp.w	fp, #0
 8009a24:	d044      	beq.n	8009ab0 <__hexnan+0x118>
 8009a26:	454c      	cmp	r4, r9
 8009a28:	d206      	bcs.n	8009a38 <__hexnan+0xa0>
 8009a2a:	2d07      	cmp	r5, #7
 8009a2c:	dc04      	bgt.n	8009a38 <__hexnan+0xa0>
 8009a2e:	462a      	mov	r2, r5
 8009a30:	4649      	mov	r1, r9
 8009a32:	4620      	mov	r0, r4
 8009a34:	f7ff ff8a 	bl	800994c <L_shift>
 8009a38:	4544      	cmp	r4, r8
 8009a3a:	d928      	bls.n	8009a8e <__hexnan+0xf6>
 8009a3c:	4643      	mov	r3, r8
 8009a3e:	f854 2b04 	ldr.w	r2, [r4], #4
 8009a42:	f843 2b04 	str.w	r2, [r3], #4
 8009a46:	42a6      	cmp	r6, r4
 8009a48:	d2f9      	bcs.n	8009a3e <__hexnan+0xa6>
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f843 2b04 	str.w	r2, [r3], #4
 8009a50:	429e      	cmp	r6, r3
 8009a52:	d2fb      	bcs.n	8009a4c <__hexnan+0xb4>
 8009a54:	6833      	ldr	r3, [r6, #0]
 8009a56:	b91b      	cbnz	r3, 8009a60 <__hexnan+0xc8>
 8009a58:	4546      	cmp	r6, r8
 8009a5a:	d127      	bne.n	8009aac <__hexnan+0x114>
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	6033      	str	r3, [r6, #0]
 8009a60:	2005      	movs	r0, #5
 8009a62:	e026      	b.n	8009ab2 <__hexnan+0x11a>
 8009a64:	3501      	adds	r5, #1
 8009a66:	2d08      	cmp	r5, #8
 8009a68:	f10b 0b01 	add.w	fp, fp, #1
 8009a6c:	dd06      	ble.n	8009a7c <__hexnan+0xe4>
 8009a6e:	4544      	cmp	r4, r8
 8009a70:	d9cf      	bls.n	8009a12 <__hexnan+0x7a>
 8009a72:	2300      	movs	r3, #0
 8009a74:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a78:	2501      	movs	r5, #1
 8009a7a:	3c04      	subs	r4, #4
 8009a7c:	6822      	ldr	r2, [r4, #0]
 8009a7e:	f000 000f 	and.w	r0, r0, #15
 8009a82:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a86:	6020      	str	r0, [r4, #0]
 8009a88:	e7c3      	b.n	8009a12 <__hexnan+0x7a>
 8009a8a:	2508      	movs	r5, #8
 8009a8c:	e7c1      	b.n	8009a12 <__hexnan+0x7a>
 8009a8e:	9b01      	ldr	r3, [sp, #4]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d0df      	beq.n	8009a54 <__hexnan+0xbc>
 8009a94:	f04f 32ff 	mov.w	r2, #4294967295
 8009a98:	f1c3 0320 	rsb	r3, r3, #32
 8009a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8009aa0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8009aa4:	401a      	ands	r2, r3
 8009aa6:	f847 2c04 	str.w	r2, [r7, #-4]
 8009aaa:	e7d3      	b.n	8009a54 <__hexnan+0xbc>
 8009aac:	3e04      	subs	r6, #4
 8009aae:	e7d1      	b.n	8009a54 <__hexnan+0xbc>
 8009ab0:	2004      	movs	r0, #4
 8009ab2:	b007      	add	sp, #28
 8009ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ab8 <__locale_ctype_ptr_l>:
 8009ab8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009abc:	4770      	bx	lr

08009abe <__localeconv_l>:
 8009abe:	30f0      	adds	r0, #240	; 0xf0
 8009ac0:	4770      	bx	lr
	...

08009ac4 <_localeconv_r>:
 8009ac4:	4b04      	ldr	r3, [pc, #16]	; (8009ad8 <_localeconv_r+0x14>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	6a18      	ldr	r0, [r3, #32]
 8009aca:	4b04      	ldr	r3, [pc, #16]	; (8009adc <_localeconv_r+0x18>)
 8009acc:	2800      	cmp	r0, #0
 8009ace:	bf08      	it	eq
 8009ad0:	4618      	moveq	r0, r3
 8009ad2:	30f0      	adds	r0, #240	; 0xf0
 8009ad4:	4770      	bx	lr
 8009ad6:	bf00      	nop
 8009ad8:	2000000c 	.word	0x2000000c
 8009adc:	20000070 	.word	0x20000070

08009ae0 <malloc>:
 8009ae0:	4b02      	ldr	r3, [pc, #8]	; (8009aec <malloc+0xc>)
 8009ae2:	4601      	mov	r1, r0
 8009ae4:	6818      	ldr	r0, [r3, #0]
 8009ae6:	f000 bc7b 	b.w	800a3e0 <_malloc_r>
 8009aea:	bf00      	nop
 8009aec:	2000000c 	.word	0x2000000c

08009af0 <__ascii_mbtowc>:
 8009af0:	b082      	sub	sp, #8
 8009af2:	b901      	cbnz	r1, 8009af6 <__ascii_mbtowc+0x6>
 8009af4:	a901      	add	r1, sp, #4
 8009af6:	b142      	cbz	r2, 8009b0a <__ascii_mbtowc+0x1a>
 8009af8:	b14b      	cbz	r3, 8009b0e <__ascii_mbtowc+0x1e>
 8009afa:	7813      	ldrb	r3, [r2, #0]
 8009afc:	600b      	str	r3, [r1, #0]
 8009afe:	7812      	ldrb	r2, [r2, #0]
 8009b00:	1c10      	adds	r0, r2, #0
 8009b02:	bf18      	it	ne
 8009b04:	2001      	movne	r0, #1
 8009b06:	b002      	add	sp, #8
 8009b08:	4770      	bx	lr
 8009b0a:	4610      	mov	r0, r2
 8009b0c:	e7fb      	b.n	8009b06 <__ascii_mbtowc+0x16>
 8009b0e:	f06f 0001 	mvn.w	r0, #1
 8009b12:	e7f8      	b.n	8009b06 <__ascii_mbtowc+0x16>

08009b14 <memcpy>:
 8009b14:	b510      	push	{r4, lr}
 8009b16:	1e43      	subs	r3, r0, #1
 8009b18:	440a      	add	r2, r1
 8009b1a:	4291      	cmp	r1, r2
 8009b1c:	d100      	bne.n	8009b20 <memcpy+0xc>
 8009b1e:	bd10      	pop	{r4, pc}
 8009b20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b28:	e7f7      	b.n	8009b1a <memcpy+0x6>

08009b2a <_Balloc>:
 8009b2a:	b570      	push	{r4, r5, r6, lr}
 8009b2c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009b2e:	4604      	mov	r4, r0
 8009b30:	460e      	mov	r6, r1
 8009b32:	b93d      	cbnz	r5, 8009b44 <_Balloc+0x1a>
 8009b34:	2010      	movs	r0, #16
 8009b36:	f7ff ffd3 	bl	8009ae0 <malloc>
 8009b3a:	6260      	str	r0, [r4, #36]	; 0x24
 8009b3c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009b40:	6005      	str	r5, [r0, #0]
 8009b42:	60c5      	str	r5, [r0, #12]
 8009b44:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009b46:	68eb      	ldr	r3, [r5, #12]
 8009b48:	b183      	cbz	r3, 8009b6c <_Balloc+0x42>
 8009b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009b52:	b9b8      	cbnz	r0, 8009b84 <_Balloc+0x5a>
 8009b54:	2101      	movs	r1, #1
 8009b56:	fa01 f506 	lsl.w	r5, r1, r6
 8009b5a:	1d6a      	adds	r2, r5, #5
 8009b5c:	0092      	lsls	r2, r2, #2
 8009b5e:	4620      	mov	r0, r4
 8009b60:	f000 fbe1 	bl	800a326 <_calloc_r>
 8009b64:	b160      	cbz	r0, 8009b80 <_Balloc+0x56>
 8009b66:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009b6a:	e00e      	b.n	8009b8a <_Balloc+0x60>
 8009b6c:	2221      	movs	r2, #33	; 0x21
 8009b6e:	2104      	movs	r1, #4
 8009b70:	4620      	mov	r0, r4
 8009b72:	f000 fbd8 	bl	800a326 <_calloc_r>
 8009b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b78:	60e8      	str	r0, [r5, #12]
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1e4      	bne.n	8009b4a <_Balloc+0x20>
 8009b80:	2000      	movs	r0, #0
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	6802      	ldr	r2, [r0, #0]
 8009b86:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b90:	e7f7      	b.n	8009b82 <_Balloc+0x58>

08009b92 <_Bfree>:
 8009b92:	b570      	push	{r4, r5, r6, lr}
 8009b94:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009b96:	4606      	mov	r6, r0
 8009b98:	460d      	mov	r5, r1
 8009b9a:	b93c      	cbnz	r4, 8009bac <_Bfree+0x1a>
 8009b9c:	2010      	movs	r0, #16
 8009b9e:	f7ff ff9f 	bl	8009ae0 <malloc>
 8009ba2:	6270      	str	r0, [r6, #36]	; 0x24
 8009ba4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ba8:	6004      	str	r4, [r0, #0]
 8009baa:	60c4      	str	r4, [r0, #12]
 8009bac:	b13d      	cbz	r5, 8009bbe <_Bfree+0x2c>
 8009bae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009bb0:	686a      	ldr	r2, [r5, #4]
 8009bb2:	68db      	ldr	r3, [r3, #12]
 8009bb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bb8:	6029      	str	r1, [r5, #0]
 8009bba:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009bbe:	bd70      	pop	{r4, r5, r6, pc}

08009bc0 <__multadd>:
 8009bc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bc4:	690d      	ldr	r5, [r1, #16]
 8009bc6:	461f      	mov	r7, r3
 8009bc8:	4606      	mov	r6, r0
 8009bca:	460c      	mov	r4, r1
 8009bcc:	f101 0c14 	add.w	ip, r1, #20
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	f8dc 0000 	ldr.w	r0, [ip]
 8009bd6:	b281      	uxth	r1, r0
 8009bd8:	fb02 7101 	mla	r1, r2, r1, r7
 8009bdc:	0c0f      	lsrs	r7, r1, #16
 8009bde:	0c00      	lsrs	r0, r0, #16
 8009be0:	fb02 7000 	mla	r0, r2, r0, r7
 8009be4:	b289      	uxth	r1, r1
 8009be6:	3301      	adds	r3, #1
 8009be8:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009bec:	429d      	cmp	r5, r3
 8009bee:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009bf2:	f84c 1b04 	str.w	r1, [ip], #4
 8009bf6:	dcec      	bgt.n	8009bd2 <__multadd+0x12>
 8009bf8:	b1d7      	cbz	r7, 8009c30 <__multadd+0x70>
 8009bfa:	68a3      	ldr	r3, [r4, #8]
 8009bfc:	42ab      	cmp	r3, r5
 8009bfe:	dc12      	bgt.n	8009c26 <__multadd+0x66>
 8009c00:	6861      	ldr	r1, [r4, #4]
 8009c02:	4630      	mov	r0, r6
 8009c04:	3101      	adds	r1, #1
 8009c06:	f7ff ff90 	bl	8009b2a <_Balloc>
 8009c0a:	6922      	ldr	r2, [r4, #16]
 8009c0c:	3202      	adds	r2, #2
 8009c0e:	f104 010c 	add.w	r1, r4, #12
 8009c12:	4680      	mov	r8, r0
 8009c14:	0092      	lsls	r2, r2, #2
 8009c16:	300c      	adds	r0, #12
 8009c18:	f7ff ff7c 	bl	8009b14 <memcpy>
 8009c1c:	4621      	mov	r1, r4
 8009c1e:	4630      	mov	r0, r6
 8009c20:	f7ff ffb7 	bl	8009b92 <_Bfree>
 8009c24:	4644      	mov	r4, r8
 8009c26:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c2a:	3501      	adds	r5, #1
 8009c2c:	615f      	str	r7, [r3, #20]
 8009c2e:	6125      	str	r5, [r4, #16]
 8009c30:	4620      	mov	r0, r4
 8009c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009c36 <__s2b>:
 8009c36:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c3a:	460c      	mov	r4, r1
 8009c3c:	4615      	mov	r5, r2
 8009c3e:	461f      	mov	r7, r3
 8009c40:	2209      	movs	r2, #9
 8009c42:	3308      	adds	r3, #8
 8009c44:	4606      	mov	r6, r0
 8009c46:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c4a:	2100      	movs	r1, #0
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	db20      	blt.n	8009c94 <__s2b+0x5e>
 8009c52:	4630      	mov	r0, r6
 8009c54:	f7ff ff69 	bl	8009b2a <_Balloc>
 8009c58:	9b08      	ldr	r3, [sp, #32]
 8009c5a:	6143      	str	r3, [r0, #20]
 8009c5c:	2d09      	cmp	r5, #9
 8009c5e:	f04f 0301 	mov.w	r3, #1
 8009c62:	6103      	str	r3, [r0, #16]
 8009c64:	dd19      	ble.n	8009c9a <__s2b+0x64>
 8009c66:	f104 0809 	add.w	r8, r4, #9
 8009c6a:	46c1      	mov	r9, r8
 8009c6c:	442c      	add	r4, r5
 8009c6e:	f819 3b01 	ldrb.w	r3, [r9], #1
 8009c72:	4601      	mov	r1, r0
 8009c74:	3b30      	subs	r3, #48	; 0x30
 8009c76:	220a      	movs	r2, #10
 8009c78:	4630      	mov	r0, r6
 8009c7a:	f7ff ffa1 	bl	8009bc0 <__multadd>
 8009c7e:	45a1      	cmp	r9, r4
 8009c80:	d1f5      	bne.n	8009c6e <__s2b+0x38>
 8009c82:	eb08 0405 	add.w	r4, r8, r5
 8009c86:	3c08      	subs	r4, #8
 8009c88:	1b2d      	subs	r5, r5, r4
 8009c8a:	1963      	adds	r3, r4, r5
 8009c8c:	42bb      	cmp	r3, r7
 8009c8e:	db07      	blt.n	8009ca0 <__s2b+0x6a>
 8009c90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c94:	0052      	lsls	r2, r2, #1
 8009c96:	3101      	adds	r1, #1
 8009c98:	e7d9      	b.n	8009c4e <__s2b+0x18>
 8009c9a:	340a      	adds	r4, #10
 8009c9c:	2509      	movs	r5, #9
 8009c9e:	e7f3      	b.n	8009c88 <__s2b+0x52>
 8009ca0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009ca4:	4601      	mov	r1, r0
 8009ca6:	3b30      	subs	r3, #48	; 0x30
 8009ca8:	220a      	movs	r2, #10
 8009caa:	4630      	mov	r0, r6
 8009cac:	f7ff ff88 	bl	8009bc0 <__multadd>
 8009cb0:	e7eb      	b.n	8009c8a <__s2b+0x54>

08009cb2 <__hi0bits>:
 8009cb2:	0c02      	lsrs	r2, r0, #16
 8009cb4:	0412      	lsls	r2, r2, #16
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	b9b2      	cbnz	r2, 8009ce8 <__hi0bits+0x36>
 8009cba:	0403      	lsls	r3, r0, #16
 8009cbc:	2010      	movs	r0, #16
 8009cbe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009cc2:	bf04      	itt	eq
 8009cc4:	021b      	lsleq	r3, r3, #8
 8009cc6:	3008      	addeq	r0, #8
 8009cc8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009ccc:	bf04      	itt	eq
 8009cce:	011b      	lsleq	r3, r3, #4
 8009cd0:	3004      	addeq	r0, #4
 8009cd2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009cd6:	bf04      	itt	eq
 8009cd8:	009b      	lsleq	r3, r3, #2
 8009cda:	3002      	addeq	r0, #2
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	db06      	blt.n	8009cee <__hi0bits+0x3c>
 8009ce0:	005b      	lsls	r3, r3, #1
 8009ce2:	d503      	bpl.n	8009cec <__hi0bits+0x3a>
 8009ce4:	3001      	adds	r0, #1
 8009ce6:	4770      	bx	lr
 8009ce8:	2000      	movs	r0, #0
 8009cea:	e7e8      	b.n	8009cbe <__hi0bits+0xc>
 8009cec:	2020      	movs	r0, #32
 8009cee:	4770      	bx	lr

08009cf0 <__lo0bits>:
 8009cf0:	6803      	ldr	r3, [r0, #0]
 8009cf2:	f013 0207 	ands.w	r2, r3, #7
 8009cf6:	4601      	mov	r1, r0
 8009cf8:	d00b      	beq.n	8009d12 <__lo0bits+0x22>
 8009cfa:	07da      	lsls	r2, r3, #31
 8009cfc:	d423      	bmi.n	8009d46 <__lo0bits+0x56>
 8009cfe:	0798      	lsls	r0, r3, #30
 8009d00:	bf49      	itett	mi
 8009d02:	085b      	lsrmi	r3, r3, #1
 8009d04:	089b      	lsrpl	r3, r3, #2
 8009d06:	2001      	movmi	r0, #1
 8009d08:	600b      	strmi	r3, [r1, #0]
 8009d0a:	bf5c      	itt	pl
 8009d0c:	600b      	strpl	r3, [r1, #0]
 8009d0e:	2002      	movpl	r0, #2
 8009d10:	4770      	bx	lr
 8009d12:	b298      	uxth	r0, r3
 8009d14:	b9a8      	cbnz	r0, 8009d42 <__lo0bits+0x52>
 8009d16:	0c1b      	lsrs	r3, r3, #16
 8009d18:	2010      	movs	r0, #16
 8009d1a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009d1e:	bf04      	itt	eq
 8009d20:	0a1b      	lsreq	r3, r3, #8
 8009d22:	3008      	addeq	r0, #8
 8009d24:	071a      	lsls	r2, r3, #28
 8009d26:	bf04      	itt	eq
 8009d28:	091b      	lsreq	r3, r3, #4
 8009d2a:	3004      	addeq	r0, #4
 8009d2c:	079a      	lsls	r2, r3, #30
 8009d2e:	bf04      	itt	eq
 8009d30:	089b      	lsreq	r3, r3, #2
 8009d32:	3002      	addeq	r0, #2
 8009d34:	07da      	lsls	r2, r3, #31
 8009d36:	d402      	bmi.n	8009d3e <__lo0bits+0x4e>
 8009d38:	085b      	lsrs	r3, r3, #1
 8009d3a:	d006      	beq.n	8009d4a <__lo0bits+0x5a>
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	600b      	str	r3, [r1, #0]
 8009d40:	4770      	bx	lr
 8009d42:	4610      	mov	r0, r2
 8009d44:	e7e9      	b.n	8009d1a <__lo0bits+0x2a>
 8009d46:	2000      	movs	r0, #0
 8009d48:	4770      	bx	lr
 8009d4a:	2020      	movs	r0, #32
 8009d4c:	4770      	bx	lr

08009d4e <__i2b>:
 8009d4e:	b510      	push	{r4, lr}
 8009d50:	460c      	mov	r4, r1
 8009d52:	2101      	movs	r1, #1
 8009d54:	f7ff fee9 	bl	8009b2a <_Balloc>
 8009d58:	2201      	movs	r2, #1
 8009d5a:	6144      	str	r4, [r0, #20]
 8009d5c:	6102      	str	r2, [r0, #16]
 8009d5e:	bd10      	pop	{r4, pc}

08009d60 <__multiply>:
 8009d60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d64:	4614      	mov	r4, r2
 8009d66:	690a      	ldr	r2, [r1, #16]
 8009d68:	6923      	ldr	r3, [r4, #16]
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	bfb8      	it	lt
 8009d6e:	460b      	movlt	r3, r1
 8009d70:	4688      	mov	r8, r1
 8009d72:	bfbc      	itt	lt
 8009d74:	46a0      	movlt	r8, r4
 8009d76:	461c      	movlt	r4, r3
 8009d78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009d7c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009d80:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d84:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009d88:	eb07 0609 	add.w	r6, r7, r9
 8009d8c:	42b3      	cmp	r3, r6
 8009d8e:	bfb8      	it	lt
 8009d90:	3101      	addlt	r1, #1
 8009d92:	f7ff feca 	bl	8009b2a <_Balloc>
 8009d96:	f100 0514 	add.w	r5, r0, #20
 8009d9a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009d9e:	462b      	mov	r3, r5
 8009da0:	2200      	movs	r2, #0
 8009da2:	4573      	cmp	r3, lr
 8009da4:	d316      	bcc.n	8009dd4 <__multiply+0x74>
 8009da6:	f104 0214 	add.w	r2, r4, #20
 8009daa:	f108 0114 	add.w	r1, r8, #20
 8009dae:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009db2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009db6:	9300      	str	r3, [sp, #0]
 8009db8:	9b00      	ldr	r3, [sp, #0]
 8009dba:	9201      	str	r2, [sp, #4]
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d80c      	bhi.n	8009dda <__multiply+0x7a>
 8009dc0:	2e00      	cmp	r6, #0
 8009dc2:	dd03      	ble.n	8009dcc <__multiply+0x6c>
 8009dc4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d05d      	beq.n	8009e88 <__multiply+0x128>
 8009dcc:	6106      	str	r6, [r0, #16]
 8009dce:	b003      	add	sp, #12
 8009dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd4:	f843 2b04 	str.w	r2, [r3], #4
 8009dd8:	e7e3      	b.n	8009da2 <__multiply+0x42>
 8009dda:	f8b2 b000 	ldrh.w	fp, [r2]
 8009dde:	f1bb 0f00 	cmp.w	fp, #0
 8009de2:	d023      	beq.n	8009e2c <__multiply+0xcc>
 8009de4:	4689      	mov	r9, r1
 8009de6:	46ac      	mov	ip, r5
 8009de8:	f04f 0800 	mov.w	r8, #0
 8009dec:	f859 4b04 	ldr.w	r4, [r9], #4
 8009df0:	f8dc a000 	ldr.w	sl, [ip]
 8009df4:	b2a3      	uxth	r3, r4
 8009df6:	fa1f fa8a 	uxth.w	sl, sl
 8009dfa:	fb0b a303 	mla	r3, fp, r3, sl
 8009dfe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009e02:	f8dc 4000 	ldr.w	r4, [ip]
 8009e06:	4443      	add	r3, r8
 8009e08:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009e0c:	fb0b 840a 	mla	r4, fp, sl, r8
 8009e10:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009e14:	46e2      	mov	sl, ip
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009e1c:	454f      	cmp	r7, r9
 8009e1e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009e22:	f84a 3b04 	str.w	r3, [sl], #4
 8009e26:	d82b      	bhi.n	8009e80 <__multiply+0x120>
 8009e28:	f8cc 8004 	str.w	r8, [ip, #4]
 8009e2c:	9b01      	ldr	r3, [sp, #4]
 8009e2e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009e32:	3204      	adds	r2, #4
 8009e34:	f1ba 0f00 	cmp.w	sl, #0
 8009e38:	d020      	beq.n	8009e7c <__multiply+0x11c>
 8009e3a:	682b      	ldr	r3, [r5, #0]
 8009e3c:	4689      	mov	r9, r1
 8009e3e:	46a8      	mov	r8, r5
 8009e40:	f04f 0b00 	mov.w	fp, #0
 8009e44:	f8b9 c000 	ldrh.w	ip, [r9]
 8009e48:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009e4c:	fb0a 440c 	mla	r4, sl, ip, r4
 8009e50:	445c      	add	r4, fp
 8009e52:	46c4      	mov	ip, r8
 8009e54:	b29b      	uxth	r3, r3
 8009e56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009e5a:	f84c 3b04 	str.w	r3, [ip], #4
 8009e5e:	f859 3b04 	ldr.w	r3, [r9], #4
 8009e62:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009e66:	0c1b      	lsrs	r3, r3, #16
 8009e68:	fb0a b303 	mla	r3, sl, r3, fp
 8009e6c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009e70:	454f      	cmp	r7, r9
 8009e72:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009e76:	d805      	bhi.n	8009e84 <__multiply+0x124>
 8009e78:	f8c8 3004 	str.w	r3, [r8, #4]
 8009e7c:	3504      	adds	r5, #4
 8009e7e:	e79b      	b.n	8009db8 <__multiply+0x58>
 8009e80:	46d4      	mov	ip, sl
 8009e82:	e7b3      	b.n	8009dec <__multiply+0x8c>
 8009e84:	46e0      	mov	r8, ip
 8009e86:	e7dd      	b.n	8009e44 <__multiply+0xe4>
 8009e88:	3e01      	subs	r6, #1
 8009e8a:	e799      	b.n	8009dc0 <__multiply+0x60>

08009e8c <__pow5mult>:
 8009e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e90:	4615      	mov	r5, r2
 8009e92:	f012 0203 	ands.w	r2, r2, #3
 8009e96:	4606      	mov	r6, r0
 8009e98:	460f      	mov	r7, r1
 8009e9a:	d007      	beq.n	8009eac <__pow5mult+0x20>
 8009e9c:	3a01      	subs	r2, #1
 8009e9e:	4c21      	ldr	r4, [pc, #132]	; (8009f24 <__pow5mult+0x98>)
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ea6:	f7ff fe8b 	bl	8009bc0 <__multadd>
 8009eaa:	4607      	mov	r7, r0
 8009eac:	10ad      	asrs	r5, r5, #2
 8009eae:	d035      	beq.n	8009f1c <__pow5mult+0x90>
 8009eb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009eb2:	b93c      	cbnz	r4, 8009ec4 <__pow5mult+0x38>
 8009eb4:	2010      	movs	r0, #16
 8009eb6:	f7ff fe13 	bl	8009ae0 <malloc>
 8009eba:	6270      	str	r0, [r6, #36]	; 0x24
 8009ebc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ec0:	6004      	str	r4, [r0, #0]
 8009ec2:	60c4      	str	r4, [r0, #12]
 8009ec4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ec8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009ecc:	b94c      	cbnz	r4, 8009ee2 <__pow5mult+0x56>
 8009ece:	f240 2171 	movw	r1, #625	; 0x271
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	f7ff ff3b 	bl	8009d4e <__i2b>
 8009ed8:	2300      	movs	r3, #0
 8009eda:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ede:	4604      	mov	r4, r0
 8009ee0:	6003      	str	r3, [r0, #0]
 8009ee2:	f04f 0800 	mov.w	r8, #0
 8009ee6:	07eb      	lsls	r3, r5, #31
 8009ee8:	d50a      	bpl.n	8009f00 <__pow5mult+0x74>
 8009eea:	4639      	mov	r1, r7
 8009eec:	4622      	mov	r2, r4
 8009eee:	4630      	mov	r0, r6
 8009ef0:	f7ff ff36 	bl	8009d60 <__multiply>
 8009ef4:	4639      	mov	r1, r7
 8009ef6:	4681      	mov	r9, r0
 8009ef8:	4630      	mov	r0, r6
 8009efa:	f7ff fe4a 	bl	8009b92 <_Bfree>
 8009efe:	464f      	mov	r7, r9
 8009f00:	106d      	asrs	r5, r5, #1
 8009f02:	d00b      	beq.n	8009f1c <__pow5mult+0x90>
 8009f04:	6820      	ldr	r0, [r4, #0]
 8009f06:	b938      	cbnz	r0, 8009f18 <__pow5mult+0x8c>
 8009f08:	4622      	mov	r2, r4
 8009f0a:	4621      	mov	r1, r4
 8009f0c:	4630      	mov	r0, r6
 8009f0e:	f7ff ff27 	bl	8009d60 <__multiply>
 8009f12:	6020      	str	r0, [r4, #0]
 8009f14:	f8c0 8000 	str.w	r8, [r0]
 8009f18:	4604      	mov	r4, r0
 8009f1a:	e7e4      	b.n	8009ee6 <__pow5mult+0x5a>
 8009f1c:	4638      	mov	r0, r7
 8009f1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f22:	bf00      	nop
 8009f24:	0800b238 	.word	0x0800b238

08009f28 <__lshift>:
 8009f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f2c:	460c      	mov	r4, r1
 8009f2e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f32:	6923      	ldr	r3, [r4, #16]
 8009f34:	6849      	ldr	r1, [r1, #4]
 8009f36:	eb0a 0903 	add.w	r9, sl, r3
 8009f3a:	68a3      	ldr	r3, [r4, #8]
 8009f3c:	4607      	mov	r7, r0
 8009f3e:	4616      	mov	r6, r2
 8009f40:	f109 0501 	add.w	r5, r9, #1
 8009f44:	42ab      	cmp	r3, r5
 8009f46:	db32      	blt.n	8009fae <__lshift+0x86>
 8009f48:	4638      	mov	r0, r7
 8009f4a:	f7ff fdee 	bl	8009b2a <_Balloc>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	4680      	mov	r8, r0
 8009f52:	f100 0114 	add.w	r1, r0, #20
 8009f56:	461a      	mov	r2, r3
 8009f58:	4553      	cmp	r3, sl
 8009f5a:	db2b      	blt.n	8009fb4 <__lshift+0x8c>
 8009f5c:	6920      	ldr	r0, [r4, #16]
 8009f5e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f62:	f104 0314 	add.w	r3, r4, #20
 8009f66:	f016 021f 	ands.w	r2, r6, #31
 8009f6a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f6e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009f72:	d025      	beq.n	8009fc0 <__lshift+0x98>
 8009f74:	f1c2 0e20 	rsb	lr, r2, #32
 8009f78:	2000      	movs	r0, #0
 8009f7a:	681e      	ldr	r6, [r3, #0]
 8009f7c:	468a      	mov	sl, r1
 8009f7e:	4096      	lsls	r6, r2
 8009f80:	4330      	orrs	r0, r6
 8009f82:	f84a 0b04 	str.w	r0, [sl], #4
 8009f86:	f853 0b04 	ldr.w	r0, [r3], #4
 8009f8a:	459c      	cmp	ip, r3
 8009f8c:	fa20 f00e 	lsr.w	r0, r0, lr
 8009f90:	d814      	bhi.n	8009fbc <__lshift+0x94>
 8009f92:	6048      	str	r0, [r1, #4]
 8009f94:	b108      	cbz	r0, 8009f9a <__lshift+0x72>
 8009f96:	f109 0502 	add.w	r5, r9, #2
 8009f9a:	3d01      	subs	r5, #1
 8009f9c:	4638      	mov	r0, r7
 8009f9e:	f8c8 5010 	str.w	r5, [r8, #16]
 8009fa2:	4621      	mov	r1, r4
 8009fa4:	f7ff fdf5 	bl	8009b92 <_Bfree>
 8009fa8:	4640      	mov	r0, r8
 8009faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fae:	3101      	adds	r1, #1
 8009fb0:	005b      	lsls	r3, r3, #1
 8009fb2:	e7c7      	b.n	8009f44 <__lshift+0x1c>
 8009fb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009fb8:	3301      	adds	r3, #1
 8009fba:	e7cd      	b.n	8009f58 <__lshift+0x30>
 8009fbc:	4651      	mov	r1, sl
 8009fbe:	e7dc      	b.n	8009f7a <__lshift+0x52>
 8009fc0:	3904      	subs	r1, #4
 8009fc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fc6:	f841 2f04 	str.w	r2, [r1, #4]!
 8009fca:	459c      	cmp	ip, r3
 8009fcc:	d8f9      	bhi.n	8009fc2 <__lshift+0x9a>
 8009fce:	e7e4      	b.n	8009f9a <__lshift+0x72>

08009fd0 <__mcmp>:
 8009fd0:	6903      	ldr	r3, [r0, #16]
 8009fd2:	690a      	ldr	r2, [r1, #16]
 8009fd4:	1a9b      	subs	r3, r3, r2
 8009fd6:	b530      	push	{r4, r5, lr}
 8009fd8:	d10c      	bne.n	8009ff4 <__mcmp+0x24>
 8009fda:	0092      	lsls	r2, r2, #2
 8009fdc:	3014      	adds	r0, #20
 8009fde:	3114      	adds	r1, #20
 8009fe0:	1884      	adds	r4, r0, r2
 8009fe2:	4411      	add	r1, r2
 8009fe4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009fe8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009fec:	4295      	cmp	r5, r2
 8009fee:	d003      	beq.n	8009ff8 <__mcmp+0x28>
 8009ff0:	d305      	bcc.n	8009ffe <__mcmp+0x2e>
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	bd30      	pop	{r4, r5, pc}
 8009ff8:	42a0      	cmp	r0, r4
 8009ffa:	d3f3      	bcc.n	8009fe4 <__mcmp+0x14>
 8009ffc:	e7fa      	b.n	8009ff4 <__mcmp+0x24>
 8009ffe:	f04f 33ff 	mov.w	r3, #4294967295
 800a002:	e7f7      	b.n	8009ff4 <__mcmp+0x24>

0800a004 <__mdiff>:
 800a004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a008:	460d      	mov	r5, r1
 800a00a:	4607      	mov	r7, r0
 800a00c:	4611      	mov	r1, r2
 800a00e:	4628      	mov	r0, r5
 800a010:	4614      	mov	r4, r2
 800a012:	f7ff ffdd 	bl	8009fd0 <__mcmp>
 800a016:	1e06      	subs	r6, r0, #0
 800a018:	d108      	bne.n	800a02c <__mdiff+0x28>
 800a01a:	4631      	mov	r1, r6
 800a01c:	4638      	mov	r0, r7
 800a01e:	f7ff fd84 	bl	8009b2a <_Balloc>
 800a022:	2301      	movs	r3, #1
 800a024:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a02c:	bfa4      	itt	ge
 800a02e:	4623      	movge	r3, r4
 800a030:	462c      	movge	r4, r5
 800a032:	4638      	mov	r0, r7
 800a034:	6861      	ldr	r1, [r4, #4]
 800a036:	bfa6      	itte	ge
 800a038:	461d      	movge	r5, r3
 800a03a:	2600      	movge	r6, #0
 800a03c:	2601      	movlt	r6, #1
 800a03e:	f7ff fd74 	bl	8009b2a <_Balloc>
 800a042:	692b      	ldr	r3, [r5, #16]
 800a044:	60c6      	str	r6, [r0, #12]
 800a046:	6926      	ldr	r6, [r4, #16]
 800a048:	f105 0914 	add.w	r9, r5, #20
 800a04c:	f104 0214 	add.w	r2, r4, #20
 800a050:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a054:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a058:	f100 0514 	add.w	r5, r0, #20
 800a05c:	f04f 0e00 	mov.w	lr, #0
 800a060:	f852 ab04 	ldr.w	sl, [r2], #4
 800a064:	f859 4b04 	ldr.w	r4, [r9], #4
 800a068:	fa1e f18a 	uxtah	r1, lr, sl
 800a06c:	b2a3      	uxth	r3, r4
 800a06e:	1ac9      	subs	r1, r1, r3
 800a070:	0c23      	lsrs	r3, r4, #16
 800a072:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a076:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a07a:	b289      	uxth	r1, r1
 800a07c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a080:	45c8      	cmp	r8, r9
 800a082:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a086:	4694      	mov	ip, r2
 800a088:	f845 3b04 	str.w	r3, [r5], #4
 800a08c:	d8e8      	bhi.n	800a060 <__mdiff+0x5c>
 800a08e:	45bc      	cmp	ip, r7
 800a090:	d304      	bcc.n	800a09c <__mdiff+0x98>
 800a092:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a096:	b183      	cbz	r3, 800a0ba <__mdiff+0xb6>
 800a098:	6106      	str	r6, [r0, #16]
 800a09a:	e7c5      	b.n	800a028 <__mdiff+0x24>
 800a09c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a0a0:	fa1e f381 	uxtah	r3, lr, r1
 800a0a4:	141a      	asrs	r2, r3, #16
 800a0a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a0b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a0b4:	f845 3b04 	str.w	r3, [r5], #4
 800a0b8:	e7e9      	b.n	800a08e <__mdiff+0x8a>
 800a0ba:	3e01      	subs	r6, #1
 800a0bc:	e7e9      	b.n	800a092 <__mdiff+0x8e>
	...

0800a0c0 <__ulp>:
 800a0c0:	4b12      	ldr	r3, [pc, #72]	; (800a10c <__ulp+0x4c>)
 800a0c2:	ee10 2a90 	vmov	r2, s1
 800a0c6:	401a      	ands	r2, r3
 800a0c8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	dd04      	ble.n	800a0da <__ulp+0x1a>
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	ec41 0b10 	vmov	d0, r0, r1
 800a0d8:	4770      	bx	lr
 800a0da:	425b      	negs	r3, r3
 800a0dc:	151b      	asrs	r3, r3, #20
 800a0de:	2b13      	cmp	r3, #19
 800a0e0:	f04f 0000 	mov.w	r0, #0
 800a0e4:	f04f 0100 	mov.w	r1, #0
 800a0e8:	dc04      	bgt.n	800a0f4 <__ulp+0x34>
 800a0ea:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a0ee:	fa42 f103 	asr.w	r1, r2, r3
 800a0f2:	e7ef      	b.n	800a0d4 <__ulp+0x14>
 800a0f4:	3b14      	subs	r3, #20
 800a0f6:	2b1e      	cmp	r3, #30
 800a0f8:	f04f 0201 	mov.w	r2, #1
 800a0fc:	bfda      	itte	le
 800a0fe:	f1c3 031f 	rsble	r3, r3, #31
 800a102:	fa02 f303 	lslle.w	r3, r2, r3
 800a106:	4613      	movgt	r3, r2
 800a108:	4618      	mov	r0, r3
 800a10a:	e7e3      	b.n	800a0d4 <__ulp+0x14>
 800a10c:	7ff00000 	.word	0x7ff00000

0800a110 <__b2d>:
 800a110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a112:	6905      	ldr	r5, [r0, #16]
 800a114:	f100 0714 	add.w	r7, r0, #20
 800a118:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a11c:	1f2e      	subs	r6, r5, #4
 800a11e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a122:	4620      	mov	r0, r4
 800a124:	f7ff fdc5 	bl	8009cb2 <__hi0bits>
 800a128:	f1c0 0320 	rsb	r3, r0, #32
 800a12c:	280a      	cmp	r0, #10
 800a12e:	600b      	str	r3, [r1, #0]
 800a130:	f8df c074 	ldr.w	ip, [pc, #116]	; 800a1a8 <__b2d+0x98>
 800a134:	dc14      	bgt.n	800a160 <__b2d+0x50>
 800a136:	f1c0 0e0b 	rsb	lr, r0, #11
 800a13a:	fa24 f10e 	lsr.w	r1, r4, lr
 800a13e:	42b7      	cmp	r7, r6
 800a140:	ea41 030c 	orr.w	r3, r1, ip
 800a144:	bf34      	ite	cc
 800a146:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a14a:	2100      	movcs	r1, #0
 800a14c:	3015      	adds	r0, #21
 800a14e:	fa04 f000 	lsl.w	r0, r4, r0
 800a152:	fa21 f10e 	lsr.w	r1, r1, lr
 800a156:	ea40 0201 	orr.w	r2, r0, r1
 800a15a:	ec43 2b10 	vmov	d0, r2, r3
 800a15e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a160:	42b7      	cmp	r7, r6
 800a162:	bf3a      	itte	cc
 800a164:	f1a5 0608 	subcc.w	r6, r5, #8
 800a168:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a16c:	2100      	movcs	r1, #0
 800a16e:	380b      	subs	r0, #11
 800a170:	d015      	beq.n	800a19e <__b2d+0x8e>
 800a172:	4084      	lsls	r4, r0
 800a174:	f1c0 0520 	rsb	r5, r0, #32
 800a178:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800a17c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800a180:	42be      	cmp	r6, r7
 800a182:	fa21 fc05 	lsr.w	ip, r1, r5
 800a186:	ea44 030c 	orr.w	r3, r4, ip
 800a18a:	bf8c      	ite	hi
 800a18c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a190:	2400      	movls	r4, #0
 800a192:	fa01 f000 	lsl.w	r0, r1, r0
 800a196:	40ec      	lsrs	r4, r5
 800a198:	ea40 0204 	orr.w	r2, r0, r4
 800a19c:	e7dd      	b.n	800a15a <__b2d+0x4a>
 800a19e:	ea44 030c 	orr.w	r3, r4, ip
 800a1a2:	460a      	mov	r2, r1
 800a1a4:	e7d9      	b.n	800a15a <__b2d+0x4a>
 800a1a6:	bf00      	nop
 800a1a8:	3ff00000 	.word	0x3ff00000

0800a1ac <__d2b>:
 800a1ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a1b0:	460e      	mov	r6, r1
 800a1b2:	2101      	movs	r1, #1
 800a1b4:	ec59 8b10 	vmov	r8, r9, d0
 800a1b8:	4615      	mov	r5, r2
 800a1ba:	f7ff fcb6 	bl	8009b2a <_Balloc>
 800a1be:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a1c2:	4607      	mov	r7, r0
 800a1c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a1c8:	bb34      	cbnz	r4, 800a218 <__d2b+0x6c>
 800a1ca:	9301      	str	r3, [sp, #4]
 800a1cc:	f1b8 0300 	subs.w	r3, r8, #0
 800a1d0:	d027      	beq.n	800a222 <__d2b+0x76>
 800a1d2:	a802      	add	r0, sp, #8
 800a1d4:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a1d8:	f7ff fd8a 	bl	8009cf0 <__lo0bits>
 800a1dc:	9900      	ldr	r1, [sp, #0]
 800a1de:	b1f0      	cbz	r0, 800a21e <__d2b+0x72>
 800a1e0:	9a01      	ldr	r2, [sp, #4]
 800a1e2:	f1c0 0320 	rsb	r3, r0, #32
 800a1e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a1ea:	430b      	orrs	r3, r1
 800a1ec:	40c2      	lsrs	r2, r0
 800a1ee:	617b      	str	r3, [r7, #20]
 800a1f0:	9201      	str	r2, [sp, #4]
 800a1f2:	9b01      	ldr	r3, [sp, #4]
 800a1f4:	61bb      	str	r3, [r7, #24]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	bf14      	ite	ne
 800a1fa:	2102      	movne	r1, #2
 800a1fc:	2101      	moveq	r1, #1
 800a1fe:	6139      	str	r1, [r7, #16]
 800a200:	b1c4      	cbz	r4, 800a234 <__d2b+0x88>
 800a202:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a206:	4404      	add	r4, r0
 800a208:	6034      	str	r4, [r6, #0]
 800a20a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a20e:	6028      	str	r0, [r5, #0]
 800a210:	4638      	mov	r0, r7
 800a212:	b003      	add	sp, #12
 800a214:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a218:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a21c:	e7d5      	b.n	800a1ca <__d2b+0x1e>
 800a21e:	6179      	str	r1, [r7, #20]
 800a220:	e7e7      	b.n	800a1f2 <__d2b+0x46>
 800a222:	a801      	add	r0, sp, #4
 800a224:	f7ff fd64 	bl	8009cf0 <__lo0bits>
 800a228:	9b01      	ldr	r3, [sp, #4]
 800a22a:	617b      	str	r3, [r7, #20]
 800a22c:	2101      	movs	r1, #1
 800a22e:	6139      	str	r1, [r7, #16]
 800a230:	3020      	adds	r0, #32
 800a232:	e7e5      	b.n	800a200 <__d2b+0x54>
 800a234:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a238:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a23c:	6030      	str	r0, [r6, #0]
 800a23e:	6918      	ldr	r0, [r3, #16]
 800a240:	f7ff fd37 	bl	8009cb2 <__hi0bits>
 800a244:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a248:	e7e1      	b.n	800a20e <__d2b+0x62>

0800a24a <__ratio>:
 800a24a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a24e:	4688      	mov	r8, r1
 800a250:	4669      	mov	r1, sp
 800a252:	4681      	mov	r9, r0
 800a254:	f7ff ff5c 	bl	800a110 <__b2d>
 800a258:	a901      	add	r1, sp, #4
 800a25a:	4640      	mov	r0, r8
 800a25c:	ec57 6b10 	vmov	r6, r7, d0
 800a260:	f7ff ff56 	bl	800a110 <__b2d>
 800a264:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a268:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a26c:	eba3 0c02 	sub.w	ip, r3, r2
 800a270:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a274:	1a9b      	subs	r3, r3, r2
 800a276:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a27a:	ec5b ab10 	vmov	sl, fp, d0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	bfce      	itee	gt
 800a282:	463a      	movgt	r2, r7
 800a284:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a288:	465a      	movle	r2, fp
 800a28a:	4659      	mov	r1, fp
 800a28c:	463d      	mov	r5, r7
 800a28e:	bfd4      	ite	le
 800a290:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800a294:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800a298:	4630      	mov	r0, r6
 800a29a:	ee10 2a10 	vmov	r2, s0
 800a29e:	460b      	mov	r3, r1
 800a2a0:	4629      	mov	r1, r5
 800a2a2:	f7f6 fad3 	bl	800084c <__aeabi_ddiv>
 800a2a6:	ec41 0b10 	vmov	d0, r0, r1
 800a2aa:	b003      	add	sp, #12
 800a2ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a2b0 <__copybits>:
 800a2b0:	3901      	subs	r1, #1
 800a2b2:	b510      	push	{r4, lr}
 800a2b4:	1149      	asrs	r1, r1, #5
 800a2b6:	6914      	ldr	r4, [r2, #16]
 800a2b8:	3101      	adds	r1, #1
 800a2ba:	f102 0314 	add.w	r3, r2, #20
 800a2be:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a2c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a2c6:	42a3      	cmp	r3, r4
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	d303      	bcc.n	800a2d4 <__copybits+0x24>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	428a      	cmp	r2, r1
 800a2d0:	d305      	bcc.n	800a2de <__copybits+0x2e>
 800a2d2:	bd10      	pop	{r4, pc}
 800a2d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2d8:	f840 2b04 	str.w	r2, [r0], #4
 800a2dc:	e7f3      	b.n	800a2c6 <__copybits+0x16>
 800a2de:	f842 3b04 	str.w	r3, [r2], #4
 800a2e2:	e7f4      	b.n	800a2ce <__copybits+0x1e>

0800a2e4 <__any_on>:
 800a2e4:	f100 0214 	add.w	r2, r0, #20
 800a2e8:	6900      	ldr	r0, [r0, #16]
 800a2ea:	114b      	asrs	r3, r1, #5
 800a2ec:	4298      	cmp	r0, r3
 800a2ee:	b510      	push	{r4, lr}
 800a2f0:	db11      	blt.n	800a316 <__any_on+0x32>
 800a2f2:	dd0a      	ble.n	800a30a <__any_on+0x26>
 800a2f4:	f011 011f 	ands.w	r1, r1, #31
 800a2f8:	d007      	beq.n	800a30a <__any_on+0x26>
 800a2fa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a2fe:	fa24 f001 	lsr.w	r0, r4, r1
 800a302:	fa00 f101 	lsl.w	r1, r0, r1
 800a306:	428c      	cmp	r4, r1
 800a308:	d10b      	bne.n	800a322 <__any_on+0x3e>
 800a30a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a30e:	4293      	cmp	r3, r2
 800a310:	d803      	bhi.n	800a31a <__any_on+0x36>
 800a312:	2000      	movs	r0, #0
 800a314:	bd10      	pop	{r4, pc}
 800a316:	4603      	mov	r3, r0
 800a318:	e7f7      	b.n	800a30a <__any_on+0x26>
 800a31a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a31e:	2900      	cmp	r1, #0
 800a320:	d0f5      	beq.n	800a30e <__any_on+0x2a>
 800a322:	2001      	movs	r0, #1
 800a324:	e7f6      	b.n	800a314 <__any_on+0x30>

0800a326 <_calloc_r>:
 800a326:	b538      	push	{r3, r4, r5, lr}
 800a328:	fb02 f401 	mul.w	r4, r2, r1
 800a32c:	4621      	mov	r1, r4
 800a32e:	f000 f857 	bl	800a3e0 <_malloc_r>
 800a332:	4605      	mov	r5, r0
 800a334:	b118      	cbz	r0, 800a33e <_calloc_r+0x18>
 800a336:	4622      	mov	r2, r4
 800a338:	2100      	movs	r1, #0
 800a33a:	f7fc fc55 	bl	8006be8 <memset>
 800a33e:	4628      	mov	r0, r5
 800a340:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a344 <_free_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4605      	mov	r5, r0
 800a348:	2900      	cmp	r1, #0
 800a34a:	d045      	beq.n	800a3d8 <_free_r+0x94>
 800a34c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a350:	1f0c      	subs	r4, r1, #4
 800a352:	2b00      	cmp	r3, #0
 800a354:	bfb8      	it	lt
 800a356:	18e4      	addlt	r4, r4, r3
 800a358:	f000 fdc3 	bl	800aee2 <__malloc_lock>
 800a35c:	4a1f      	ldr	r2, [pc, #124]	; (800a3dc <_free_r+0x98>)
 800a35e:	6813      	ldr	r3, [r2, #0]
 800a360:	4610      	mov	r0, r2
 800a362:	b933      	cbnz	r3, 800a372 <_free_r+0x2e>
 800a364:	6063      	str	r3, [r4, #4]
 800a366:	6014      	str	r4, [r2, #0]
 800a368:	4628      	mov	r0, r5
 800a36a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a36e:	f000 bdb9 	b.w	800aee4 <__malloc_unlock>
 800a372:	42a3      	cmp	r3, r4
 800a374:	d90c      	bls.n	800a390 <_free_r+0x4c>
 800a376:	6821      	ldr	r1, [r4, #0]
 800a378:	1862      	adds	r2, r4, r1
 800a37a:	4293      	cmp	r3, r2
 800a37c:	bf04      	itt	eq
 800a37e:	681a      	ldreq	r2, [r3, #0]
 800a380:	685b      	ldreq	r3, [r3, #4]
 800a382:	6063      	str	r3, [r4, #4]
 800a384:	bf04      	itt	eq
 800a386:	1852      	addeq	r2, r2, r1
 800a388:	6022      	streq	r2, [r4, #0]
 800a38a:	6004      	str	r4, [r0, #0]
 800a38c:	e7ec      	b.n	800a368 <_free_r+0x24>
 800a38e:	4613      	mov	r3, r2
 800a390:	685a      	ldr	r2, [r3, #4]
 800a392:	b10a      	cbz	r2, 800a398 <_free_r+0x54>
 800a394:	42a2      	cmp	r2, r4
 800a396:	d9fa      	bls.n	800a38e <_free_r+0x4a>
 800a398:	6819      	ldr	r1, [r3, #0]
 800a39a:	1858      	adds	r0, r3, r1
 800a39c:	42a0      	cmp	r0, r4
 800a39e:	d10b      	bne.n	800a3b8 <_free_r+0x74>
 800a3a0:	6820      	ldr	r0, [r4, #0]
 800a3a2:	4401      	add	r1, r0
 800a3a4:	1858      	adds	r0, r3, r1
 800a3a6:	4282      	cmp	r2, r0
 800a3a8:	6019      	str	r1, [r3, #0]
 800a3aa:	d1dd      	bne.n	800a368 <_free_r+0x24>
 800a3ac:	6810      	ldr	r0, [r2, #0]
 800a3ae:	6852      	ldr	r2, [r2, #4]
 800a3b0:	605a      	str	r2, [r3, #4]
 800a3b2:	4401      	add	r1, r0
 800a3b4:	6019      	str	r1, [r3, #0]
 800a3b6:	e7d7      	b.n	800a368 <_free_r+0x24>
 800a3b8:	d902      	bls.n	800a3c0 <_free_r+0x7c>
 800a3ba:	230c      	movs	r3, #12
 800a3bc:	602b      	str	r3, [r5, #0]
 800a3be:	e7d3      	b.n	800a368 <_free_r+0x24>
 800a3c0:	6820      	ldr	r0, [r4, #0]
 800a3c2:	1821      	adds	r1, r4, r0
 800a3c4:	428a      	cmp	r2, r1
 800a3c6:	bf04      	itt	eq
 800a3c8:	6811      	ldreq	r1, [r2, #0]
 800a3ca:	6852      	ldreq	r2, [r2, #4]
 800a3cc:	6062      	str	r2, [r4, #4]
 800a3ce:	bf04      	itt	eq
 800a3d0:	1809      	addeq	r1, r1, r0
 800a3d2:	6021      	streq	r1, [r4, #0]
 800a3d4:	605c      	str	r4, [r3, #4]
 800a3d6:	e7c7      	b.n	800a368 <_free_r+0x24>
 800a3d8:	bd38      	pop	{r3, r4, r5, pc}
 800a3da:	bf00      	nop
 800a3dc:	2000020c 	.word	0x2000020c

0800a3e0 <_malloc_r>:
 800a3e0:	b570      	push	{r4, r5, r6, lr}
 800a3e2:	1ccd      	adds	r5, r1, #3
 800a3e4:	f025 0503 	bic.w	r5, r5, #3
 800a3e8:	3508      	adds	r5, #8
 800a3ea:	2d0c      	cmp	r5, #12
 800a3ec:	bf38      	it	cc
 800a3ee:	250c      	movcc	r5, #12
 800a3f0:	2d00      	cmp	r5, #0
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	db01      	blt.n	800a3fa <_malloc_r+0x1a>
 800a3f6:	42a9      	cmp	r1, r5
 800a3f8:	d903      	bls.n	800a402 <_malloc_r+0x22>
 800a3fa:	230c      	movs	r3, #12
 800a3fc:	6033      	str	r3, [r6, #0]
 800a3fe:	2000      	movs	r0, #0
 800a400:	bd70      	pop	{r4, r5, r6, pc}
 800a402:	f000 fd6e 	bl	800aee2 <__malloc_lock>
 800a406:	4a21      	ldr	r2, [pc, #132]	; (800a48c <_malloc_r+0xac>)
 800a408:	6814      	ldr	r4, [r2, #0]
 800a40a:	4621      	mov	r1, r4
 800a40c:	b991      	cbnz	r1, 800a434 <_malloc_r+0x54>
 800a40e:	4c20      	ldr	r4, [pc, #128]	; (800a490 <_malloc_r+0xb0>)
 800a410:	6823      	ldr	r3, [r4, #0]
 800a412:	b91b      	cbnz	r3, 800a41c <_malloc_r+0x3c>
 800a414:	4630      	mov	r0, r6
 800a416:	f000 facf 	bl	800a9b8 <_sbrk_r>
 800a41a:	6020      	str	r0, [r4, #0]
 800a41c:	4629      	mov	r1, r5
 800a41e:	4630      	mov	r0, r6
 800a420:	f000 faca 	bl	800a9b8 <_sbrk_r>
 800a424:	1c43      	adds	r3, r0, #1
 800a426:	d124      	bne.n	800a472 <_malloc_r+0x92>
 800a428:	230c      	movs	r3, #12
 800a42a:	6033      	str	r3, [r6, #0]
 800a42c:	4630      	mov	r0, r6
 800a42e:	f000 fd59 	bl	800aee4 <__malloc_unlock>
 800a432:	e7e4      	b.n	800a3fe <_malloc_r+0x1e>
 800a434:	680b      	ldr	r3, [r1, #0]
 800a436:	1b5b      	subs	r3, r3, r5
 800a438:	d418      	bmi.n	800a46c <_malloc_r+0x8c>
 800a43a:	2b0b      	cmp	r3, #11
 800a43c:	d90f      	bls.n	800a45e <_malloc_r+0x7e>
 800a43e:	600b      	str	r3, [r1, #0]
 800a440:	50cd      	str	r5, [r1, r3]
 800a442:	18cc      	adds	r4, r1, r3
 800a444:	4630      	mov	r0, r6
 800a446:	f000 fd4d 	bl	800aee4 <__malloc_unlock>
 800a44a:	f104 000b 	add.w	r0, r4, #11
 800a44e:	1d23      	adds	r3, r4, #4
 800a450:	f020 0007 	bic.w	r0, r0, #7
 800a454:	1ac3      	subs	r3, r0, r3
 800a456:	d0d3      	beq.n	800a400 <_malloc_r+0x20>
 800a458:	425a      	negs	r2, r3
 800a45a:	50e2      	str	r2, [r4, r3]
 800a45c:	e7d0      	b.n	800a400 <_malloc_r+0x20>
 800a45e:	428c      	cmp	r4, r1
 800a460:	684b      	ldr	r3, [r1, #4]
 800a462:	bf16      	itet	ne
 800a464:	6063      	strne	r3, [r4, #4]
 800a466:	6013      	streq	r3, [r2, #0]
 800a468:	460c      	movne	r4, r1
 800a46a:	e7eb      	b.n	800a444 <_malloc_r+0x64>
 800a46c:	460c      	mov	r4, r1
 800a46e:	6849      	ldr	r1, [r1, #4]
 800a470:	e7cc      	b.n	800a40c <_malloc_r+0x2c>
 800a472:	1cc4      	adds	r4, r0, #3
 800a474:	f024 0403 	bic.w	r4, r4, #3
 800a478:	42a0      	cmp	r0, r4
 800a47a:	d005      	beq.n	800a488 <_malloc_r+0xa8>
 800a47c:	1a21      	subs	r1, r4, r0
 800a47e:	4630      	mov	r0, r6
 800a480:	f000 fa9a 	bl	800a9b8 <_sbrk_r>
 800a484:	3001      	adds	r0, #1
 800a486:	d0cf      	beq.n	800a428 <_malloc_r+0x48>
 800a488:	6025      	str	r5, [r4, #0]
 800a48a:	e7db      	b.n	800a444 <_malloc_r+0x64>
 800a48c:	2000020c 	.word	0x2000020c
 800a490:	20000210 	.word	0x20000210

0800a494 <__ssputs_r>:
 800a494:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a498:	688e      	ldr	r6, [r1, #8]
 800a49a:	429e      	cmp	r6, r3
 800a49c:	4682      	mov	sl, r0
 800a49e:	460c      	mov	r4, r1
 800a4a0:	4690      	mov	r8, r2
 800a4a2:	4699      	mov	r9, r3
 800a4a4:	d837      	bhi.n	800a516 <__ssputs_r+0x82>
 800a4a6:	898a      	ldrh	r2, [r1, #12]
 800a4a8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a4ac:	d031      	beq.n	800a512 <__ssputs_r+0x7e>
 800a4ae:	6825      	ldr	r5, [r4, #0]
 800a4b0:	6909      	ldr	r1, [r1, #16]
 800a4b2:	1a6f      	subs	r7, r5, r1
 800a4b4:	6965      	ldr	r5, [r4, #20]
 800a4b6:	2302      	movs	r3, #2
 800a4b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a4bc:	fb95 f5f3 	sdiv	r5, r5, r3
 800a4c0:	f109 0301 	add.w	r3, r9, #1
 800a4c4:	443b      	add	r3, r7
 800a4c6:	429d      	cmp	r5, r3
 800a4c8:	bf38      	it	cc
 800a4ca:	461d      	movcc	r5, r3
 800a4cc:	0553      	lsls	r3, r2, #21
 800a4ce:	d530      	bpl.n	800a532 <__ssputs_r+0x9e>
 800a4d0:	4629      	mov	r1, r5
 800a4d2:	f7ff ff85 	bl	800a3e0 <_malloc_r>
 800a4d6:	4606      	mov	r6, r0
 800a4d8:	b950      	cbnz	r0, 800a4f0 <__ssputs_r+0x5c>
 800a4da:	230c      	movs	r3, #12
 800a4dc:	f8ca 3000 	str.w	r3, [sl]
 800a4e0:	89a3      	ldrh	r3, [r4, #12]
 800a4e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4e6:	81a3      	strh	r3, [r4, #12]
 800a4e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4f0:	463a      	mov	r2, r7
 800a4f2:	6921      	ldr	r1, [r4, #16]
 800a4f4:	f7ff fb0e 	bl	8009b14 <memcpy>
 800a4f8:	89a3      	ldrh	r3, [r4, #12]
 800a4fa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a4fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a502:	81a3      	strh	r3, [r4, #12]
 800a504:	6126      	str	r6, [r4, #16]
 800a506:	6165      	str	r5, [r4, #20]
 800a508:	443e      	add	r6, r7
 800a50a:	1bed      	subs	r5, r5, r7
 800a50c:	6026      	str	r6, [r4, #0]
 800a50e:	60a5      	str	r5, [r4, #8]
 800a510:	464e      	mov	r6, r9
 800a512:	454e      	cmp	r6, r9
 800a514:	d900      	bls.n	800a518 <__ssputs_r+0x84>
 800a516:	464e      	mov	r6, r9
 800a518:	4632      	mov	r2, r6
 800a51a:	4641      	mov	r1, r8
 800a51c:	6820      	ldr	r0, [r4, #0]
 800a51e:	f000 fcc7 	bl	800aeb0 <memmove>
 800a522:	68a3      	ldr	r3, [r4, #8]
 800a524:	1b9b      	subs	r3, r3, r6
 800a526:	60a3      	str	r3, [r4, #8]
 800a528:	6823      	ldr	r3, [r4, #0]
 800a52a:	441e      	add	r6, r3
 800a52c:	6026      	str	r6, [r4, #0]
 800a52e:	2000      	movs	r0, #0
 800a530:	e7dc      	b.n	800a4ec <__ssputs_r+0x58>
 800a532:	462a      	mov	r2, r5
 800a534:	f000 fcd7 	bl	800aee6 <_realloc_r>
 800a538:	4606      	mov	r6, r0
 800a53a:	2800      	cmp	r0, #0
 800a53c:	d1e2      	bne.n	800a504 <__ssputs_r+0x70>
 800a53e:	6921      	ldr	r1, [r4, #16]
 800a540:	4650      	mov	r0, sl
 800a542:	f7ff feff 	bl	800a344 <_free_r>
 800a546:	e7c8      	b.n	800a4da <__ssputs_r+0x46>

0800a548 <_svfiprintf_r>:
 800a548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a54c:	461d      	mov	r5, r3
 800a54e:	898b      	ldrh	r3, [r1, #12]
 800a550:	061f      	lsls	r7, r3, #24
 800a552:	b09d      	sub	sp, #116	; 0x74
 800a554:	4680      	mov	r8, r0
 800a556:	460c      	mov	r4, r1
 800a558:	4616      	mov	r6, r2
 800a55a:	d50f      	bpl.n	800a57c <_svfiprintf_r+0x34>
 800a55c:	690b      	ldr	r3, [r1, #16]
 800a55e:	b96b      	cbnz	r3, 800a57c <_svfiprintf_r+0x34>
 800a560:	2140      	movs	r1, #64	; 0x40
 800a562:	f7ff ff3d 	bl	800a3e0 <_malloc_r>
 800a566:	6020      	str	r0, [r4, #0]
 800a568:	6120      	str	r0, [r4, #16]
 800a56a:	b928      	cbnz	r0, 800a578 <_svfiprintf_r+0x30>
 800a56c:	230c      	movs	r3, #12
 800a56e:	f8c8 3000 	str.w	r3, [r8]
 800a572:	f04f 30ff 	mov.w	r0, #4294967295
 800a576:	e0c8      	b.n	800a70a <_svfiprintf_r+0x1c2>
 800a578:	2340      	movs	r3, #64	; 0x40
 800a57a:	6163      	str	r3, [r4, #20]
 800a57c:	2300      	movs	r3, #0
 800a57e:	9309      	str	r3, [sp, #36]	; 0x24
 800a580:	2320      	movs	r3, #32
 800a582:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a586:	2330      	movs	r3, #48	; 0x30
 800a588:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a58c:	9503      	str	r5, [sp, #12]
 800a58e:	f04f 0b01 	mov.w	fp, #1
 800a592:	4637      	mov	r7, r6
 800a594:	463d      	mov	r5, r7
 800a596:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a59a:	b10b      	cbz	r3, 800a5a0 <_svfiprintf_r+0x58>
 800a59c:	2b25      	cmp	r3, #37	; 0x25
 800a59e:	d13e      	bne.n	800a61e <_svfiprintf_r+0xd6>
 800a5a0:	ebb7 0a06 	subs.w	sl, r7, r6
 800a5a4:	d00b      	beq.n	800a5be <_svfiprintf_r+0x76>
 800a5a6:	4653      	mov	r3, sl
 800a5a8:	4632      	mov	r2, r6
 800a5aa:	4621      	mov	r1, r4
 800a5ac:	4640      	mov	r0, r8
 800a5ae:	f7ff ff71 	bl	800a494 <__ssputs_r>
 800a5b2:	3001      	adds	r0, #1
 800a5b4:	f000 80a4 	beq.w	800a700 <_svfiprintf_r+0x1b8>
 800a5b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5ba:	4453      	add	r3, sl
 800a5bc:	9309      	str	r3, [sp, #36]	; 0x24
 800a5be:	783b      	ldrb	r3, [r7, #0]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	f000 809d 	beq.w	800a700 <_svfiprintf_r+0x1b8>
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a5cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a5d0:	9304      	str	r3, [sp, #16]
 800a5d2:	9307      	str	r3, [sp, #28]
 800a5d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a5d8:	931a      	str	r3, [sp, #104]	; 0x68
 800a5da:	462f      	mov	r7, r5
 800a5dc:	2205      	movs	r2, #5
 800a5de:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a5e2:	4850      	ldr	r0, [pc, #320]	; (800a724 <_svfiprintf_r+0x1dc>)
 800a5e4:	f7f5 fdfc 	bl	80001e0 <memchr>
 800a5e8:	9b04      	ldr	r3, [sp, #16]
 800a5ea:	b9d0      	cbnz	r0, 800a622 <_svfiprintf_r+0xda>
 800a5ec:	06d9      	lsls	r1, r3, #27
 800a5ee:	bf44      	itt	mi
 800a5f0:	2220      	movmi	r2, #32
 800a5f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a5f6:	071a      	lsls	r2, r3, #28
 800a5f8:	bf44      	itt	mi
 800a5fa:	222b      	movmi	r2, #43	; 0x2b
 800a5fc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a600:	782a      	ldrb	r2, [r5, #0]
 800a602:	2a2a      	cmp	r2, #42	; 0x2a
 800a604:	d015      	beq.n	800a632 <_svfiprintf_r+0xea>
 800a606:	9a07      	ldr	r2, [sp, #28]
 800a608:	462f      	mov	r7, r5
 800a60a:	2000      	movs	r0, #0
 800a60c:	250a      	movs	r5, #10
 800a60e:	4639      	mov	r1, r7
 800a610:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a614:	3b30      	subs	r3, #48	; 0x30
 800a616:	2b09      	cmp	r3, #9
 800a618:	d94d      	bls.n	800a6b6 <_svfiprintf_r+0x16e>
 800a61a:	b1b8      	cbz	r0, 800a64c <_svfiprintf_r+0x104>
 800a61c:	e00f      	b.n	800a63e <_svfiprintf_r+0xf6>
 800a61e:	462f      	mov	r7, r5
 800a620:	e7b8      	b.n	800a594 <_svfiprintf_r+0x4c>
 800a622:	4a40      	ldr	r2, [pc, #256]	; (800a724 <_svfiprintf_r+0x1dc>)
 800a624:	1a80      	subs	r0, r0, r2
 800a626:	fa0b f000 	lsl.w	r0, fp, r0
 800a62a:	4318      	orrs	r0, r3
 800a62c:	9004      	str	r0, [sp, #16]
 800a62e:	463d      	mov	r5, r7
 800a630:	e7d3      	b.n	800a5da <_svfiprintf_r+0x92>
 800a632:	9a03      	ldr	r2, [sp, #12]
 800a634:	1d11      	adds	r1, r2, #4
 800a636:	6812      	ldr	r2, [r2, #0]
 800a638:	9103      	str	r1, [sp, #12]
 800a63a:	2a00      	cmp	r2, #0
 800a63c:	db01      	blt.n	800a642 <_svfiprintf_r+0xfa>
 800a63e:	9207      	str	r2, [sp, #28]
 800a640:	e004      	b.n	800a64c <_svfiprintf_r+0x104>
 800a642:	4252      	negs	r2, r2
 800a644:	f043 0302 	orr.w	r3, r3, #2
 800a648:	9207      	str	r2, [sp, #28]
 800a64a:	9304      	str	r3, [sp, #16]
 800a64c:	783b      	ldrb	r3, [r7, #0]
 800a64e:	2b2e      	cmp	r3, #46	; 0x2e
 800a650:	d10c      	bne.n	800a66c <_svfiprintf_r+0x124>
 800a652:	787b      	ldrb	r3, [r7, #1]
 800a654:	2b2a      	cmp	r3, #42	; 0x2a
 800a656:	d133      	bne.n	800a6c0 <_svfiprintf_r+0x178>
 800a658:	9b03      	ldr	r3, [sp, #12]
 800a65a:	1d1a      	adds	r2, r3, #4
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	9203      	str	r2, [sp, #12]
 800a660:	2b00      	cmp	r3, #0
 800a662:	bfb8      	it	lt
 800a664:	f04f 33ff 	movlt.w	r3, #4294967295
 800a668:	3702      	adds	r7, #2
 800a66a:	9305      	str	r3, [sp, #20]
 800a66c:	4d2e      	ldr	r5, [pc, #184]	; (800a728 <_svfiprintf_r+0x1e0>)
 800a66e:	7839      	ldrb	r1, [r7, #0]
 800a670:	2203      	movs	r2, #3
 800a672:	4628      	mov	r0, r5
 800a674:	f7f5 fdb4 	bl	80001e0 <memchr>
 800a678:	b138      	cbz	r0, 800a68a <_svfiprintf_r+0x142>
 800a67a:	2340      	movs	r3, #64	; 0x40
 800a67c:	1b40      	subs	r0, r0, r5
 800a67e:	fa03 f000 	lsl.w	r0, r3, r0
 800a682:	9b04      	ldr	r3, [sp, #16]
 800a684:	4303      	orrs	r3, r0
 800a686:	3701      	adds	r7, #1
 800a688:	9304      	str	r3, [sp, #16]
 800a68a:	7839      	ldrb	r1, [r7, #0]
 800a68c:	4827      	ldr	r0, [pc, #156]	; (800a72c <_svfiprintf_r+0x1e4>)
 800a68e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a692:	2206      	movs	r2, #6
 800a694:	1c7e      	adds	r6, r7, #1
 800a696:	f7f5 fda3 	bl	80001e0 <memchr>
 800a69a:	2800      	cmp	r0, #0
 800a69c:	d038      	beq.n	800a710 <_svfiprintf_r+0x1c8>
 800a69e:	4b24      	ldr	r3, [pc, #144]	; (800a730 <_svfiprintf_r+0x1e8>)
 800a6a0:	bb13      	cbnz	r3, 800a6e8 <_svfiprintf_r+0x1a0>
 800a6a2:	9b03      	ldr	r3, [sp, #12]
 800a6a4:	3307      	adds	r3, #7
 800a6a6:	f023 0307 	bic.w	r3, r3, #7
 800a6aa:	3308      	adds	r3, #8
 800a6ac:	9303      	str	r3, [sp, #12]
 800a6ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6b0:	444b      	add	r3, r9
 800a6b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a6b4:	e76d      	b.n	800a592 <_svfiprintf_r+0x4a>
 800a6b6:	fb05 3202 	mla	r2, r5, r2, r3
 800a6ba:	2001      	movs	r0, #1
 800a6bc:	460f      	mov	r7, r1
 800a6be:	e7a6      	b.n	800a60e <_svfiprintf_r+0xc6>
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	3701      	adds	r7, #1
 800a6c4:	9305      	str	r3, [sp, #20]
 800a6c6:	4619      	mov	r1, r3
 800a6c8:	250a      	movs	r5, #10
 800a6ca:	4638      	mov	r0, r7
 800a6cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a6d0:	3a30      	subs	r2, #48	; 0x30
 800a6d2:	2a09      	cmp	r2, #9
 800a6d4:	d903      	bls.n	800a6de <_svfiprintf_r+0x196>
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d0c8      	beq.n	800a66c <_svfiprintf_r+0x124>
 800a6da:	9105      	str	r1, [sp, #20]
 800a6dc:	e7c6      	b.n	800a66c <_svfiprintf_r+0x124>
 800a6de:	fb05 2101 	mla	r1, r5, r1, r2
 800a6e2:	2301      	movs	r3, #1
 800a6e4:	4607      	mov	r7, r0
 800a6e6:	e7f0      	b.n	800a6ca <_svfiprintf_r+0x182>
 800a6e8:	ab03      	add	r3, sp, #12
 800a6ea:	9300      	str	r3, [sp, #0]
 800a6ec:	4622      	mov	r2, r4
 800a6ee:	4b11      	ldr	r3, [pc, #68]	; (800a734 <_svfiprintf_r+0x1ec>)
 800a6f0:	a904      	add	r1, sp, #16
 800a6f2:	4640      	mov	r0, r8
 800a6f4:	f7fc fb14 	bl	8006d20 <_printf_float>
 800a6f8:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a6fc:	4681      	mov	r9, r0
 800a6fe:	d1d6      	bne.n	800a6ae <_svfiprintf_r+0x166>
 800a700:	89a3      	ldrh	r3, [r4, #12]
 800a702:	065b      	lsls	r3, r3, #25
 800a704:	f53f af35 	bmi.w	800a572 <_svfiprintf_r+0x2a>
 800a708:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a70a:	b01d      	add	sp, #116	; 0x74
 800a70c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a710:	ab03      	add	r3, sp, #12
 800a712:	9300      	str	r3, [sp, #0]
 800a714:	4622      	mov	r2, r4
 800a716:	4b07      	ldr	r3, [pc, #28]	; (800a734 <_svfiprintf_r+0x1ec>)
 800a718:	a904      	add	r1, sp, #16
 800a71a:	4640      	mov	r0, r8
 800a71c:	f7fc fdb6 	bl	800728c <_printf_i>
 800a720:	e7ea      	b.n	800a6f8 <_svfiprintf_r+0x1b0>
 800a722:	bf00      	nop
 800a724:	0800b244 	.word	0x0800b244
 800a728:	0800b24a 	.word	0x0800b24a
 800a72c:	0800b24e 	.word	0x0800b24e
 800a730:	08006d21 	.word	0x08006d21
 800a734:	0800a495 	.word	0x0800a495

0800a738 <__sfputc_r>:
 800a738:	6893      	ldr	r3, [r2, #8]
 800a73a:	3b01      	subs	r3, #1
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	b410      	push	{r4}
 800a740:	6093      	str	r3, [r2, #8]
 800a742:	da08      	bge.n	800a756 <__sfputc_r+0x1e>
 800a744:	6994      	ldr	r4, [r2, #24]
 800a746:	42a3      	cmp	r3, r4
 800a748:	db01      	blt.n	800a74e <__sfputc_r+0x16>
 800a74a:	290a      	cmp	r1, #10
 800a74c:	d103      	bne.n	800a756 <__sfputc_r+0x1e>
 800a74e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a752:	f000 b997 	b.w	800aa84 <__swbuf_r>
 800a756:	6813      	ldr	r3, [r2, #0]
 800a758:	1c58      	adds	r0, r3, #1
 800a75a:	6010      	str	r0, [r2, #0]
 800a75c:	7019      	strb	r1, [r3, #0]
 800a75e:	4608      	mov	r0, r1
 800a760:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a764:	4770      	bx	lr

0800a766 <__sfputs_r>:
 800a766:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a768:	4606      	mov	r6, r0
 800a76a:	460f      	mov	r7, r1
 800a76c:	4614      	mov	r4, r2
 800a76e:	18d5      	adds	r5, r2, r3
 800a770:	42ac      	cmp	r4, r5
 800a772:	d101      	bne.n	800a778 <__sfputs_r+0x12>
 800a774:	2000      	movs	r0, #0
 800a776:	e007      	b.n	800a788 <__sfputs_r+0x22>
 800a778:	463a      	mov	r2, r7
 800a77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a77e:	4630      	mov	r0, r6
 800a780:	f7ff ffda 	bl	800a738 <__sfputc_r>
 800a784:	1c43      	adds	r3, r0, #1
 800a786:	d1f3      	bne.n	800a770 <__sfputs_r+0xa>
 800a788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a78c <_vfiprintf_r>:
 800a78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a790:	460c      	mov	r4, r1
 800a792:	b09d      	sub	sp, #116	; 0x74
 800a794:	4617      	mov	r7, r2
 800a796:	461d      	mov	r5, r3
 800a798:	4606      	mov	r6, r0
 800a79a:	b118      	cbz	r0, 800a7a4 <_vfiprintf_r+0x18>
 800a79c:	6983      	ldr	r3, [r0, #24]
 800a79e:	b90b      	cbnz	r3, 800a7a4 <_vfiprintf_r+0x18>
 800a7a0:	f7fe fdda 	bl	8009358 <__sinit>
 800a7a4:	4b7c      	ldr	r3, [pc, #496]	; (800a998 <_vfiprintf_r+0x20c>)
 800a7a6:	429c      	cmp	r4, r3
 800a7a8:	d158      	bne.n	800a85c <_vfiprintf_r+0xd0>
 800a7aa:	6874      	ldr	r4, [r6, #4]
 800a7ac:	89a3      	ldrh	r3, [r4, #12]
 800a7ae:	0718      	lsls	r0, r3, #28
 800a7b0:	d55e      	bpl.n	800a870 <_vfiprintf_r+0xe4>
 800a7b2:	6923      	ldr	r3, [r4, #16]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d05b      	beq.n	800a870 <_vfiprintf_r+0xe4>
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	9309      	str	r3, [sp, #36]	; 0x24
 800a7bc:	2320      	movs	r3, #32
 800a7be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7c2:	2330      	movs	r3, #48	; 0x30
 800a7c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7c8:	9503      	str	r5, [sp, #12]
 800a7ca:	f04f 0b01 	mov.w	fp, #1
 800a7ce:	46b8      	mov	r8, r7
 800a7d0:	4645      	mov	r5, r8
 800a7d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a7d6:	b10b      	cbz	r3, 800a7dc <_vfiprintf_r+0x50>
 800a7d8:	2b25      	cmp	r3, #37	; 0x25
 800a7da:	d154      	bne.n	800a886 <_vfiprintf_r+0xfa>
 800a7dc:	ebb8 0a07 	subs.w	sl, r8, r7
 800a7e0:	d00b      	beq.n	800a7fa <_vfiprintf_r+0x6e>
 800a7e2:	4653      	mov	r3, sl
 800a7e4:	463a      	mov	r2, r7
 800a7e6:	4621      	mov	r1, r4
 800a7e8:	4630      	mov	r0, r6
 800a7ea:	f7ff ffbc 	bl	800a766 <__sfputs_r>
 800a7ee:	3001      	adds	r0, #1
 800a7f0:	f000 80c2 	beq.w	800a978 <_vfiprintf_r+0x1ec>
 800a7f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7f6:	4453      	add	r3, sl
 800a7f8:	9309      	str	r3, [sp, #36]	; 0x24
 800a7fa:	f898 3000 	ldrb.w	r3, [r8]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	f000 80ba 	beq.w	800a978 <_vfiprintf_r+0x1ec>
 800a804:	2300      	movs	r3, #0
 800a806:	f04f 32ff 	mov.w	r2, #4294967295
 800a80a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a80e:	9304      	str	r3, [sp, #16]
 800a810:	9307      	str	r3, [sp, #28]
 800a812:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a816:	931a      	str	r3, [sp, #104]	; 0x68
 800a818:	46a8      	mov	r8, r5
 800a81a:	2205      	movs	r2, #5
 800a81c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a820:	485e      	ldr	r0, [pc, #376]	; (800a99c <_vfiprintf_r+0x210>)
 800a822:	f7f5 fcdd 	bl	80001e0 <memchr>
 800a826:	9b04      	ldr	r3, [sp, #16]
 800a828:	bb78      	cbnz	r0, 800a88a <_vfiprintf_r+0xfe>
 800a82a:	06d9      	lsls	r1, r3, #27
 800a82c:	bf44      	itt	mi
 800a82e:	2220      	movmi	r2, #32
 800a830:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a834:	071a      	lsls	r2, r3, #28
 800a836:	bf44      	itt	mi
 800a838:	222b      	movmi	r2, #43	; 0x2b
 800a83a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a83e:	782a      	ldrb	r2, [r5, #0]
 800a840:	2a2a      	cmp	r2, #42	; 0x2a
 800a842:	d02a      	beq.n	800a89a <_vfiprintf_r+0x10e>
 800a844:	9a07      	ldr	r2, [sp, #28]
 800a846:	46a8      	mov	r8, r5
 800a848:	2000      	movs	r0, #0
 800a84a:	250a      	movs	r5, #10
 800a84c:	4641      	mov	r1, r8
 800a84e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a852:	3b30      	subs	r3, #48	; 0x30
 800a854:	2b09      	cmp	r3, #9
 800a856:	d969      	bls.n	800a92c <_vfiprintf_r+0x1a0>
 800a858:	b360      	cbz	r0, 800a8b4 <_vfiprintf_r+0x128>
 800a85a:	e024      	b.n	800a8a6 <_vfiprintf_r+0x11a>
 800a85c:	4b50      	ldr	r3, [pc, #320]	; (800a9a0 <_vfiprintf_r+0x214>)
 800a85e:	429c      	cmp	r4, r3
 800a860:	d101      	bne.n	800a866 <_vfiprintf_r+0xda>
 800a862:	68b4      	ldr	r4, [r6, #8]
 800a864:	e7a2      	b.n	800a7ac <_vfiprintf_r+0x20>
 800a866:	4b4f      	ldr	r3, [pc, #316]	; (800a9a4 <_vfiprintf_r+0x218>)
 800a868:	429c      	cmp	r4, r3
 800a86a:	bf08      	it	eq
 800a86c:	68f4      	ldreq	r4, [r6, #12]
 800a86e:	e79d      	b.n	800a7ac <_vfiprintf_r+0x20>
 800a870:	4621      	mov	r1, r4
 800a872:	4630      	mov	r0, r6
 800a874:	f000 f978 	bl	800ab68 <__swsetup_r>
 800a878:	2800      	cmp	r0, #0
 800a87a:	d09d      	beq.n	800a7b8 <_vfiprintf_r+0x2c>
 800a87c:	f04f 30ff 	mov.w	r0, #4294967295
 800a880:	b01d      	add	sp, #116	; 0x74
 800a882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a886:	46a8      	mov	r8, r5
 800a888:	e7a2      	b.n	800a7d0 <_vfiprintf_r+0x44>
 800a88a:	4a44      	ldr	r2, [pc, #272]	; (800a99c <_vfiprintf_r+0x210>)
 800a88c:	1a80      	subs	r0, r0, r2
 800a88e:	fa0b f000 	lsl.w	r0, fp, r0
 800a892:	4318      	orrs	r0, r3
 800a894:	9004      	str	r0, [sp, #16]
 800a896:	4645      	mov	r5, r8
 800a898:	e7be      	b.n	800a818 <_vfiprintf_r+0x8c>
 800a89a:	9a03      	ldr	r2, [sp, #12]
 800a89c:	1d11      	adds	r1, r2, #4
 800a89e:	6812      	ldr	r2, [r2, #0]
 800a8a0:	9103      	str	r1, [sp, #12]
 800a8a2:	2a00      	cmp	r2, #0
 800a8a4:	db01      	blt.n	800a8aa <_vfiprintf_r+0x11e>
 800a8a6:	9207      	str	r2, [sp, #28]
 800a8a8:	e004      	b.n	800a8b4 <_vfiprintf_r+0x128>
 800a8aa:	4252      	negs	r2, r2
 800a8ac:	f043 0302 	orr.w	r3, r3, #2
 800a8b0:	9207      	str	r2, [sp, #28]
 800a8b2:	9304      	str	r3, [sp, #16]
 800a8b4:	f898 3000 	ldrb.w	r3, [r8]
 800a8b8:	2b2e      	cmp	r3, #46	; 0x2e
 800a8ba:	d10e      	bne.n	800a8da <_vfiprintf_r+0x14e>
 800a8bc:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a8c0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8c2:	d138      	bne.n	800a936 <_vfiprintf_r+0x1aa>
 800a8c4:	9b03      	ldr	r3, [sp, #12]
 800a8c6:	1d1a      	adds	r2, r3, #4
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	9203      	str	r2, [sp, #12]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	bfb8      	it	lt
 800a8d0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8d4:	f108 0802 	add.w	r8, r8, #2
 800a8d8:	9305      	str	r3, [sp, #20]
 800a8da:	4d33      	ldr	r5, [pc, #204]	; (800a9a8 <_vfiprintf_r+0x21c>)
 800a8dc:	f898 1000 	ldrb.w	r1, [r8]
 800a8e0:	2203      	movs	r2, #3
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	f7f5 fc7c 	bl	80001e0 <memchr>
 800a8e8:	b140      	cbz	r0, 800a8fc <_vfiprintf_r+0x170>
 800a8ea:	2340      	movs	r3, #64	; 0x40
 800a8ec:	1b40      	subs	r0, r0, r5
 800a8ee:	fa03 f000 	lsl.w	r0, r3, r0
 800a8f2:	9b04      	ldr	r3, [sp, #16]
 800a8f4:	4303      	orrs	r3, r0
 800a8f6:	f108 0801 	add.w	r8, r8, #1
 800a8fa:	9304      	str	r3, [sp, #16]
 800a8fc:	f898 1000 	ldrb.w	r1, [r8]
 800a900:	482a      	ldr	r0, [pc, #168]	; (800a9ac <_vfiprintf_r+0x220>)
 800a902:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a906:	2206      	movs	r2, #6
 800a908:	f108 0701 	add.w	r7, r8, #1
 800a90c:	f7f5 fc68 	bl	80001e0 <memchr>
 800a910:	2800      	cmp	r0, #0
 800a912:	d037      	beq.n	800a984 <_vfiprintf_r+0x1f8>
 800a914:	4b26      	ldr	r3, [pc, #152]	; (800a9b0 <_vfiprintf_r+0x224>)
 800a916:	bb1b      	cbnz	r3, 800a960 <_vfiprintf_r+0x1d4>
 800a918:	9b03      	ldr	r3, [sp, #12]
 800a91a:	3307      	adds	r3, #7
 800a91c:	f023 0307 	bic.w	r3, r3, #7
 800a920:	3308      	adds	r3, #8
 800a922:	9303      	str	r3, [sp, #12]
 800a924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a926:	444b      	add	r3, r9
 800a928:	9309      	str	r3, [sp, #36]	; 0x24
 800a92a:	e750      	b.n	800a7ce <_vfiprintf_r+0x42>
 800a92c:	fb05 3202 	mla	r2, r5, r2, r3
 800a930:	2001      	movs	r0, #1
 800a932:	4688      	mov	r8, r1
 800a934:	e78a      	b.n	800a84c <_vfiprintf_r+0xc0>
 800a936:	2300      	movs	r3, #0
 800a938:	f108 0801 	add.w	r8, r8, #1
 800a93c:	9305      	str	r3, [sp, #20]
 800a93e:	4619      	mov	r1, r3
 800a940:	250a      	movs	r5, #10
 800a942:	4640      	mov	r0, r8
 800a944:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a948:	3a30      	subs	r2, #48	; 0x30
 800a94a:	2a09      	cmp	r2, #9
 800a94c:	d903      	bls.n	800a956 <_vfiprintf_r+0x1ca>
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d0c3      	beq.n	800a8da <_vfiprintf_r+0x14e>
 800a952:	9105      	str	r1, [sp, #20]
 800a954:	e7c1      	b.n	800a8da <_vfiprintf_r+0x14e>
 800a956:	fb05 2101 	mla	r1, r5, r1, r2
 800a95a:	2301      	movs	r3, #1
 800a95c:	4680      	mov	r8, r0
 800a95e:	e7f0      	b.n	800a942 <_vfiprintf_r+0x1b6>
 800a960:	ab03      	add	r3, sp, #12
 800a962:	9300      	str	r3, [sp, #0]
 800a964:	4622      	mov	r2, r4
 800a966:	4b13      	ldr	r3, [pc, #76]	; (800a9b4 <_vfiprintf_r+0x228>)
 800a968:	a904      	add	r1, sp, #16
 800a96a:	4630      	mov	r0, r6
 800a96c:	f7fc f9d8 	bl	8006d20 <_printf_float>
 800a970:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a974:	4681      	mov	r9, r0
 800a976:	d1d5      	bne.n	800a924 <_vfiprintf_r+0x198>
 800a978:	89a3      	ldrh	r3, [r4, #12]
 800a97a:	065b      	lsls	r3, r3, #25
 800a97c:	f53f af7e 	bmi.w	800a87c <_vfiprintf_r+0xf0>
 800a980:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a982:	e77d      	b.n	800a880 <_vfiprintf_r+0xf4>
 800a984:	ab03      	add	r3, sp, #12
 800a986:	9300      	str	r3, [sp, #0]
 800a988:	4622      	mov	r2, r4
 800a98a:	4b0a      	ldr	r3, [pc, #40]	; (800a9b4 <_vfiprintf_r+0x228>)
 800a98c:	a904      	add	r1, sp, #16
 800a98e:	4630      	mov	r0, r6
 800a990:	f7fc fc7c 	bl	800728c <_printf_i>
 800a994:	e7ec      	b.n	800a970 <_vfiprintf_r+0x1e4>
 800a996:	bf00      	nop
 800a998:	0800b0f8 	.word	0x0800b0f8
 800a99c:	0800b244 	.word	0x0800b244
 800a9a0:	0800b118 	.word	0x0800b118
 800a9a4:	0800b0d8 	.word	0x0800b0d8
 800a9a8:	0800b24a 	.word	0x0800b24a
 800a9ac:	0800b24e 	.word	0x0800b24e
 800a9b0:	08006d21 	.word	0x08006d21
 800a9b4:	0800a767 	.word	0x0800a767

0800a9b8 <_sbrk_r>:
 800a9b8:	b538      	push	{r3, r4, r5, lr}
 800a9ba:	4c06      	ldr	r4, [pc, #24]	; (800a9d4 <_sbrk_r+0x1c>)
 800a9bc:	2300      	movs	r3, #0
 800a9be:	4605      	mov	r5, r0
 800a9c0:	4608      	mov	r0, r1
 800a9c2:	6023      	str	r3, [r4, #0]
 800a9c4:	f7f7 fa10 	bl	8001de8 <_sbrk>
 800a9c8:	1c43      	adds	r3, r0, #1
 800a9ca:	d102      	bne.n	800a9d2 <_sbrk_r+0x1a>
 800a9cc:	6823      	ldr	r3, [r4, #0]
 800a9ce:	b103      	cbz	r3, 800a9d2 <_sbrk_r+0x1a>
 800a9d0:	602b      	str	r3, [r5, #0]
 800a9d2:	bd38      	pop	{r3, r4, r5, pc}
 800a9d4:	20000518 	.word	0x20000518

0800a9d8 <__sread>:
 800a9d8:	b510      	push	{r4, lr}
 800a9da:	460c      	mov	r4, r1
 800a9dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9e0:	f000 faa8 	bl	800af34 <_read_r>
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	bfab      	itete	ge
 800a9e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a9ea:	89a3      	ldrhlt	r3, [r4, #12]
 800a9ec:	181b      	addge	r3, r3, r0
 800a9ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a9f2:	bfac      	ite	ge
 800a9f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a9f6:	81a3      	strhlt	r3, [r4, #12]
 800a9f8:	bd10      	pop	{r4, pc}

0800a9fa <__swrite>:
 800a9fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9fe:	461f      	mov	r7, r3
 800aa00:	898b      	ldrh	r3, [r1, #12]
 800aa02:	05db      	lsls	r3, r3, #23
 800aa04:	4605      	mov	r5, r0
 800aa06:	460c      	mov	r4, r1
 800aa08:	4616      	mov	r6, r2
 800aa0a:	d505      	bpl.n	800aa18 <__swrite+0x1e>
 800aa0c:	2302      	movs	r3, #2
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa14:	f000 f9d6 	bl	800adc4 <_lseek_r>
 800aa18:	89a3      	ldrh	r3, [r4, #12]
 800aa1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa22:	81a3      	strh	r3, [r4, #12]
 800aa24:	4632      	mov	r2, r6
 800aa26:	463b      	mov	r3, r7
 800aa28:	4628      	mov	r0, r5
 800aa2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa2e:	f000 b889 	b.w	800ab44 <_write_r>

0800aa32 <__sseek>:
 800aa32:	b510      	push	{r4, lr}
 800aa34:	460c      	mov	r4, r1
 800aa36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa3a:	f000 f9c3 	bl	800adc4 <_lseek_r>
 800aa3e:	1c43      	adds	r3, r0, #1
 800aa40:	89a3      	ldrh	r3, [r4, #12]
 800aa42:	bf15      	itete	ne
 800aa44:	6560      	strne	r0, [r4, #84]	; 0x54
 800aa46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aa4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aa4e:	81a3      	strheq	r3, [r4, #12]
 800aa50:	bf18      	it	ne
 800aa52:	81a3      	strhne	r3, [r4, #12]
 800aa54:	bd10      	pop	{r4, pc}

0800aa56 <__sclose>:
 800aa56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa5a:	f000 b8f3 	b.w	800ac44 <_close_r>

0800aa5e <strncmp>:
 800aa5e:	b510      	push	{r4, lr}
 800aa60:	b16a      	cbz	r2, 800aa7e <strncmp+0x20>
 800aa62:	3901      	subs	r1, #1
 800aa64:	1884      	adds	r4, r0, r2
 800aa66:	f810 3b01 	ldrb.w	r3, [r0], #1
 800aa6a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d103      	bne.n	800aa7a <strncmp+0x1c>
 800aa72:	42a0      	cmp	r0, r4
 800aa74:	d001      	beq.n	800aa7a <strncmp+0x1c>
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d1f5      	bne.n	800aa66 <strncmp+0x8>
 800aa7a:	1a98      	subs	r0, r3, r2
 800aa7c:	bd10      	pop	{r4, pc}
 800aa7e:	4610      	mov	r0, r2
 800aa80:	e7fc      	b.n	800aa7c <strncmp+0x1e>
	...

0800aa84 <__swbuf_r>:
 800aa84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa86:	460e      	mov	r6, r1
 800aa88:	4614      	mov	r4, r2
 800aa8a:	4605      	mov	r5, r0
 800aa8c:	b118      	cbz	r0, 800aa96 <__swbuf_r+0x12>
 800aa8e:	6983      	ldr	r3, [r0, #24]
 800aa90:	b90b      	cbnz	r3, 800aa96 <__swbuf_r+0x12>
 800aa92:	f7fe fc61 	bl	8009358 <__sinit>
 800aa96:	4b21      	ldr	r3, [pc, #132]	; (800ab1c <__swbuf_r+0x98>)
 800aa98:	429c      	cmp	r4, r3
 800aa9a:	d12a      	bne.n	800aaf2 <__swbuf_r+0x6e>
 800aa9c:	686c      	ldr	r4, [r5, #4]
 800aa9e:	69a3      	ldr	r3, [r4, #24]
 800aaa0:	60a3      	str	r3, [r4, #8]
 800aaa2:	89a3      	ldrh	r3, [r4, #12]
 800aaa4:	071a      	lsls	r2, r3, #28
 800aaa6:	d52e      	bpl.n	800ab06 <__swbuf_r+0x82>
 800aaa8:	6923      	ldr	r3, [r4, #16]
 800aaaa:	b363      	cbz	r3, 800ab06 <__swbuf_r+0x82>
 800aaac:	6923      	ldr	r3, [r4, #16]
 800aaae:	6820      	ldr	r0, [r4, #0]
 800aab0:	1ac0      	subs	r0, r0, r3
 800aab2:	6963      	ldr	r3, [r4, #20]
 800aab4:	b2f6      	uxtb	r6, r6
 800aab6:	4283      	cmp	r3, r0
 800aab8:	4637      	mov	r7, r6
 800aaba:	dc04      	bgt.n	800aac6 <__swbuf_r+0x42>
 800aabc:	4621      	mov	r1, r4
 800aabe:	4628      	mov	r0, r5
 800aac0:	f000 f956 	bl	800ad70 <_fflush_r>
 800aac4:	bb28      	cbnz	r0, 800ab12 <__swbuf_r+0x8e>
 800aac6:	68a3      	ldr	r3, [r4, #8]
 800aac8:	3b01      	subs	r3, #1
 800aaca:	60a3      	str	r3, [r4, #8]
 800aacc:	6823      	ldr	r3, [r4, #0]
 800aace:	1c5a      	adds	r2, r3, #1
 800aad0:	6022      	str	r2, [r4, #0]
 800aad2:	701e      	strb	r6, [r3, #0]
 800aad4:	6963      	ldr	r3, [r4, #20]
 800aad6:	3001      	adds	r0, #1
 800aad8:	4283      	cmp	r3, r0
 800aada:	d004      	beq.n	800aae6 <__swbuf_r+0x62>
 800aadc:	89a3      	ldrh	r3, [r4, #12]
 800aade:	07db      	lsls	r3, r3, #31
 800aae0:	d519      	bpl.n	800ab16 <__swbuf_r+0x92>
 800aae2:	2e0a      	cmp	r6, #10
 800aae4:	d117      	bne.n	800ab16 <__swbuf_r+0x92>
 800aae6:	4621      	mov	r1, r4
 800aae8:	4628      	mov	r0, r5
 800aaea:	f000 f941 	bl	800ad70 <_fflush_r>
 800aaee:	b190      	cbz	r0, 800ab16 <__swbuf_r+0x92>
 800aaf0:	e00f      	b.n	800ab12 <__swbuf_r+0x8e>
 800aaf2:	4b0b      	ldr	r3, [pc, #44]	; (800ab20 <__swbuf_r+0x9c>)
 800aaf4:	429c      	cmp	r4, r3
 800aaf6:	d101      	bne.n	800aafc <__swbuf_r+0x78>
 800aaf8:	68ac      	ldr	r4, [r5, #8]
 800aafa:	e7d0      	b.n	800aa9e <__swbuf_r+0x1a>
 800aafc:	4b09      	ldr	r3, [pc, #36]	; (800ab24 <__swbuf_r+0xa0>)
 800aafe:	429c      	cmp	r4, r3
 800ab00:	bf08      	it	eq
 800ab02:	68ec      	ldreq	r4, [r5, #12]
 800ab04:	e7cb      	b.n	800aa9e <__swbuf_r+0x1a>
 800ab06:	4621      	mov	r1, r4
 800ab08:	4628      	mov	r0, r5
 800ab0a:	f000 f82d 	bl	800ab68 <__swsetup_r>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	d0cc      	beq.n	800aaac <__swbuf_r+0x28>
 800ab12:	f04f 37ff 	mov.w	r7, #4294967295
 800ab16:	4638      	mov	r0, r7
 800ab18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab1a:	bf00      	nop
 800ab1c:	0800b0f8 	.word	0x0800b0f8
 800ab20:	0800b118 	.word	0x0800b118
 800ab24:	0800b0d8 	.word	0x0800b0d8

0800ab28 <__ascii_wctomb>:
 800ab28:	b149      	cbz	r1, 800ab3e <__ascii_wctomb+0x16>
 800ab2a:	2aff      	cmp	r2, #255	; 0xff
 800ab2c:	bf85      	ittet	hi
 800ab2e:	238a      	movhi	r3, #138	; 0x8a
 800ab30:	6003      	strhi	r3, [r0, #0]
 800ab32:	700a      	strbls	r2, [r1, #0]
 800ab34:	f04f 30ff 	movhi.w	r0, #4294967295
 800ab38:	bf98      	it	ls
 800ab3a:	2001      	movls	r0, #1
 800ab3c:	4770      	bx	lr
 800ab3e:	4608      	mov	r0, r1
 800ab40:	4770      	bx	lr
	...

0800ab44 <_write_r>:
 800ab44:	b538      	push	{r3, r4, r5, lr}
 800ab46:	4c07      	ldr	r4, [pc, #28]	; (800ab64 <_write_r+0x20>)
 800ab48:	4605      	mov	r5, r0
 800ab4a:	4608      	mov	r0, r1
 800ab4c:	4611      	mov	r1, r2
 800ab4e:	2200      	movs	r2, #0
 800ab50:	6022      	str	r2, [r4, #0]
 800ab52:	461a      	mov	r2, r3
 800ab54:	f7f6 fa18 	bl	8000f88 <_write>
 800ab58:	1c43      	adds	r3, r0, #1
 800ab5a:	d102      	bne.n	800ab62 <_write_r+0x1e>
 800ab5c:	6823      	ldr	r3, [r4, #0]
 800ab5e:	b103      	cbz	r3, 800ab62 <_write_r+0x1e>
 800ab60:	602b      	str	r3, [r5, #0]
 800ab62:	bd38      	pop	{r3, r4, r5, pc}
 800ab64:	20000518 	.word	0x20000518

0800ab68 <__swsetup_r>:
 800ab68:	4b32      	ldr	r3, [pc, #200]	; (800ac34 <__swsetup_r+0xcc>)
 800ab6a:	b570      	push	{r4, r5, r6, lr}
 800ab6c:	681d      	ldr	r5, [r3, #0]
 800ab6e:	4606      	mov	r6, r0
 800ab70:	460c      	mov	r4, r1
 800ab72:	b125      	cbz	r5, 800ab7e <__swsetup_r+0x16>
 800ab74:	69ab      	ldr	r3, [r5, #24]
 800ab76:	b913      	cbnz	r3, 800ab7e <__swsetup_r+0x16>
 800ab78:	4628      	mov	r0, r5
 800ab7a:	f7fe fbed 	bl	8009358 <__sinit>
 800ab7e:	4b2e      	ldr	r3, [pc, #184]	; (800ac38 <__swsetup_r+0xd0>)
 800ab80:	429c      	cmp	r4, r3
 800ab82:	d10f      	bne.n	800aba4 <__swsetup_r+0x3c>
 800ab84:	686c      	ldr	r4, [r5, #4]
 800ab86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab8a:	b29a      	uxth	r2, r3
 800ab8c:	0715      	lsls	r5, r2, #28
 800ab8e:	d42c      	bmi.n	800abea <__swsetup_r+0x82>
 800ab90:	06d0      	lsls	r0, r2, #27
 800ab92:	d411      	bmi.n	800abb8 <__swsetup_r+0x50>
 800ab94:	2209      	movs	r2, #9
 800ab96:	6032      	str	r2, [r6, #0]
 800ab98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab9c:	81a3      	strh	r3, [r4, #12]
 800ab9e:	f04f 30ff 	mov.w	r0, #4294967295
 800aba2:	e03e      	b.n	800ac22 <__swsetup_r+0xba>
 800aba4:	4b25      	ldr	r3, [pc, #148]	; (800ac3c <__swsetup_r+0xd4>)
 800aba6:	429c      	cmp	r4, r3
 800aba8:	d101      	bne.n	800abae <__swsetup_r+0x46>
 800abaa:	68ac      	ldr	r4, [r5, #8]
 800abac:	e7eb      	b.n	800ab86 <__swsetup_r+0x1e>
 800abae:	4b24      	ldr	r3, [pc, #144]	; (800ac40 <__swsetup_r+0xd8>)
 800abb0:	429c      	cmp	r4, r3
 800abb2:	bf08      	it	eq
 800abb4:	68ec      	ldreq	r4, [r5, #12]
 800abb6:	e7e6      	b.n	800ab86 <__swsetup_r+0x1e>
 800abb8:	0751      	lsls	r1, r2, #29
 800abba:	d512      	bpl.n	800abe2 <__swsetup_r+0x7a>
 800abbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abbe:	b141      	cbz	r1, 800abd2 <__swsetup_r+0x6a>
 800abc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800abc4:	4299      	cmp	r1, r3
 800abc6:	d002      	beq.n	800abce <__swsetup_r+0x66>
 800abc8:	4630      	mov	r0, r6
 800abca:	f7ff fbbb 	bl	800a344 <_free_r>
 800abce:	2300      	movs	r3, #0
 800abd0:	6363      	str	r3, [r4, #52]	; 0x34
 800abd2:	89a3      	ldrh	r3, [r4, #12]
 800abd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800abd8:	81a3      	strh	r3, [r4, #12]
 800abda:	2300      	movs	r3, #0
 800abdc:	6063      	str	r3, [r4, #4]
 800abde:	6923      	ldr	r3, [r4, #16]
 800abe0:	6023      	str	r3, [r4, #0]
 800abe2:	89a3      	ldrh	r3, [r4, #12]
 800abe4:	f043 0308 	orr.w	r3, r3, #8
 800abe8:	81a3      	strh	r3, [r4, #12]
 800abea:	6923      	ldr	r3, [r4, #16]
 800abec:	b94b      	cbnz	r3, 800ac02 <__swsetup_r+0x9a>
 800abee:	89a3      	ldrh	r3, [r4, #12]
 800abf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800abf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800abf8:	d003      	beq.n	800ac02 <__swsetup_r+0x9a>
 800abfa:	4621      	mov	r1, r4
 800abfc:	4630      	mov	r0, r6
 800abfe:	f000 f917 	bl	800ae30 <__smakebuf_r>
 800ac02:	89a2      	ldrh	r2, [r4, #12]
 800ac04:	f012 0301 	ands.w	r3, r2, #1
 800ac08:	d00c      	beq.n	800ac24 <__swsetup_r+0xbc>
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	60a3      	str	r3, [r4, #8]
 800ac0e:	6963      	ldr	r3, [r4, #20]
 800ac10:	425b      	negs	r3, r3
 800ac12:	61a3      	str	r3, [r4, #24]
 800ac14:	6923      	ldr	r3, [r4, #16]
 800ac16:	b953      	cbnz	r3, 800ac2e <__swsetup_r+0xc6>
 800ac18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac1c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800ac20:	d1ba      	bne.n	800ab98 <__swsetup_r+0x30>
 800ac22:	bd70      	pop	{r4, r5, r6, pc}
 800ac24:	0792      	lsls	r2, r2, #30
 800ac26:	bf58      	it	pl
 800ac28:	6963      	ldrpl	r3, [r4, #20]
 800ac2a:	60a3      	str	r3, [r4, #8]
 800ac2c:	e7f2      	b.n	800ac14 <__swsetup_r+0xac>
 800ac2e:	2000      	movs	r0, #0
 800ac30:	e7f7      	b.n	800ac22 <__swsetup_r+0xba>
 800ac32:	bf00      	nop
 800ac34:	2000000c 	.word	0x2000000c
 800ac38:	0800b0f8 	.word	0x0800b0f8
 800ac3c:	0800b118 	.word	0x0800b118
 800ac40:	0800b0d8 	.word	0x0800b0d8

0800ac44 <_close_r>:
 800ac44:	b538      	push	{r3, r4, r5, lr}
 800ac46:	4c06      	ldr	r4, [pc, #24]	; (800ac60 <_close_r+0x1c>)
 800ac48:	2300      	movs	r3, #0
 800ac4a:	4605      	mov	r5, r0
 800ac4c:	4608      	mov	r0, r1
 800ac4e:	6023      	str	r3, [r4, #0]
 800ac50:	f7f7 f895 	bl	8001d7e <_close>
 800ac54:	1c43      	adds	r3, r0, #1
 800ac56:	d102      	bne.n	800ac5e <_close_r+0x1a>
 800ac58:	6823      	ldr	r3, [r4, #0]
 800ac5a:	b103      	cbz	r3, 800ac5e <_close_r+0x1a>
 800ac5c:	602b      	str	r3, [r5, #0]
 800ac5e:	bd38      	pop	{r3, r4, r5, pc}
 800ac60:	20000518 	.word	0x20000518

0800ac64 <__sflush_r>:
 800ac64:	898a      	ldrh	r2, [r1, #12]
 800ac66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac6a:	4605      	mov	r5, r0
 800ac6c:	0710      	lsls	r0, r2, #28
 800ac6e:	460c      	mov	r4, r1
 800ac70:	d458      	bmi.n	800ad24 <__sflush_r+0xc0>
 800ac72:	684b      	ldr	r3, [r1, #4]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	dc05      	bgt.n	800ac84 <__sflush_r+0x20>
 800ac78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	dc02      	bgt.n	800ac84 <__sflush_r+0x20>
 800ac7e:	2000      	movs	r0, #0
 800ac80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac86:	2e00      	cmp	r6, #0
 800ac88:	d0f9      	beq.n	800ac7e <__sflush_r+0x1a>
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac90:	682f      	ldr	r7, [r5, #0]
 800ac92:	6a21      	ldr	r1, [r4, #32]
 800ac94:	602b      	str	r3, [r5, #0]
 800ac96:	d032      	beq.n	800acfe <__sflush_r+0x9a>
 800ac98:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ac9a:	89a3      	ldrh	r3, [r4, #12]
 800ac9c:	075a      	lsls	r2, r3, #29
 800ac9e:	d505      	bpl.n	800acac <__sflush_r+0x48>
 800aca0:	6863      	ldr	r3, [r4, #4]
 800aca2:	1ac0      	subs	r0, r0, r3
 800aca4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aca6:	b10b      	cbz	r3, 800acac <__sflush_r+0x48>
 800aca8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800acaa:	1ac0      	subs	r0, r0, r3
 800acac:	2300      	movs	r3, #0
 800acae:	4602      	mov	r2, r0
 800acb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acb2:	6a21      	ldr	r1, [r4, #32]
 800acb4:	4628      	mov	r0, r5
 800acb6:	47b0      	blx	r6
 800acb8:	1c43      	adds	r3, r0, #1
 800acba:	89a3      	ldrh	r3, [r4, #12]
 800acbc:	d106      	bne.n	800accc <__sflush_r+0x68>
 800acbe:	6829      	ldr	r1, [r5, #0]
 800acc0:	291d      	cmp	r1, #29
 800acc2:	d848      	bhi.n	800ad56 <__sflush_r+0xf2>
 800acc4:	4a29      	ldr	r2, [pc, #164]	; (800ad6c <__sflush_r+0x108>)
 800acc6:	40ca      	lsrs	r2, r1
 800acc8:	07d6      	lsls	r6, r2, #31
 800acca:	d544      	bpl.n	800ad56 <__sflush_r+0xf2>
 800accc:	2200      	movs	r2, #0
 800acce:	6062      	str	r2, [r4, #4]
 800acd0:	04d9      	lsls	r1, r3, #19
 800acd2:	6922      	ldr	r2, [r4, #16]
 800acd4:	6022      	str	r2, [r4, #0]
 800acd6:	d504      	bpl.n	800ace2 <__sflush_r+0x7e>
 800acd8:	1c42      	adds	r2, r0, #1
 800acda:	d101      	bne.n	800ace0 <__sflush_r+0x7c>
 800acdc:	682b      	ldr	r3, [r5, #0]
 800acde:	b903      	cbnz	r3, 800ace2 <__sflush_r+0x7e>
 800ace0:	6560      	str	r0, [r4, #84]	; 0x54
 800ace2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ace4:	602f      	str	r7, [r5, #0]
 800ace6:	2900      	cmp	r1, #0
 800ace8:	d0c9      	beq.n	800ac7e <__sflush_r+0x1a>
 800acea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acee:	4299      	cmp	r1, r3
 800acf0:	d002      	beq.n	800acf8 <__sflush_r+0x94>
 800acf2:	4628      	mov	r0, r5
 800acf4:	f7ff fb26 	bl	800a344 <_free_r>
 800acf8:	2000      	movs	r0, #0
 800acfa:	6360      	str	r0, [r4, #52]	; 0x34
 800acfc:	e7c0      	b.n	800ac80 <__sflush_r+0x1c>
 800acfe:	2301      	movs	r3, #1
 800ad00:	4628      	mov	r0, r5
 800ad02:	47b0      	blx	r6
 800ad04:	1c41      	adds	r1, r0, #1
 800ad06:	d1c8      	bne.n	800ac9a <__sflush_r+0x36>
 800ad08:	682b      	ldr	r3, [r5, #0]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d0c5      	beq.n	800ac9a <__sflush_r+0x36>
 800ad0e:	2b1d      	cmp	r3, #29
 800ad10:	d001      	beq.n	800ad16 <__sflush_r+0xb2>
 800ad12:	2b16      	cmp	r3, #22
 800ad14:	d101      	bne.n	800ad1a <__sflush_r+0xb6>
 800ad16:	602f      	str	r7, [r5, #0]
 800ad18:	e7b1      	b.n	800ac7e <__sflush_r+0x1a>
 800ad1a:	89a3      	ldrh	r3, [r4, #12]
 800ad1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad20:	81a3      	strh	r3, [r4, #12]
 800ad22:	e7ad      	b.n	800ac80 <__sflush_r+0x1c>
 800ad24:	690f      	ldr	r7, [r1, #16]
 800ad26:	2f00      	cmp	r7, #0
 800ad28:	d0a9      	beq.n	800ac7e <__sflush_r+0x1a>
 800ad2a:	0793      	lsls	r3, r2, #30
 800ad2c:	680e      	ldr	r6, [r1, #0]
 800ad2e:	bf08      	it	eq
 800ad30:	694b      	ldreq	r3, [r1, #20]
 800ad32:	600f      	str	r7, [r1, #0]
 800ad34:	bf18      	it	ne
 800ad36:	2300      	movne	r3, #0
 800ad38:	eba6 0807 	sub.w	r8, r6, r7
 800ad3c:	608b      	str	r3, [r1, #8]
 800ad3e:	f1b8 0f00 	cmp.w	r8, #0
 800ad42:	dd9c      	ble.n	800ac7e <__sflush_r+0x1a>
 800ad44:	4643      	mov	r3, r8
 800ad46:	463a      	mov	r2, r7
 800ad48:	6a21      	ldr	r1, [r4, #32]
 800ad4a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad4c:	4628      	mov	r0, r5
 800ad4e:	47b0      	blx	r6
 800ad50:	2800      	cmp	r0, #0
 800ad52:	dc06      	bgt.n	800ad62 <__sflush_r+0xfe>
 800ad54:	89a3      	ldrh	r3, [r4, #12]
 800ad56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad5a:	81a3      	strh	r3, [r4, #12]
 800ad5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad60:	e78e      	b.n	800ac80 <__sflush_r+0x1c>
 800ad62:	4407      	add	r7, r0
 800ad64:	eba8 0800 	sub.w	r8, r8, r0
 800ad68:	e7e9      	b.n	800ad3e <__sflush_r+0xda>
 800ad6a:	bf00      	nop
 800ad6c:	20400001 	.word	0x20400001

0800ad70 <_fflush_r>:
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	690b      	ldr	r3, [r1, #16]
 800ad74:	4605      	mov	r5, r0
 800ad76:	460c      	mov	r4, r1
 800ad78:	b1db      	cbz	r3, 800adb2 <_fflush_r+0x42>
 800ad7a:	b118      	cbz	r0, 800ad84 <_fflush_r+0x14>
 800ad7c:	6983      	ldr	r3, [r0, #24]
 800ad7e:	b90b      	cbnz	r3, 800ad84 <_fflush_r+0x14>
 800ad80:	f7fe faea 	bl	8009358 <__sinit>
 800ad84:	4b0c      	ldr	r3, [pc, #48]	; (800adb8 <_fflush_r+0x48>)
 800ad86:	429c      	cmp	r4, r3
 800ad88:	d109      	bne.n	800ad9e <_fflush_r+0x2e>
 800ad8a:	686c      	ldr	r4, [r5, #4]
 800ad8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad90:	b17b      	cbz	r3, 800adb2 <_fflush_r+0x42>
 800ad92:	4621      	mov	r1, r4
 800ad94:	4628      	mov	r0, r5
 800ad96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad9a:	f7ff bf63 	b.w	800ac64 <__sflush_r>
 800ad9e:	4b07      	ldr	r3, [pc, #28]	; (800adbc <_fflush_r+0x4c>)
 800ada0:	429c      	cmp	r4, r3
 800ada2:	d101      	bne.n	800ada8 <_fflush_r+0x38>
 800ada4:	68ac      	ldr	r4, [r5, #8]
 800ada6:	e7f1      	b.n	800ad8c <_fflush_r+0x1c>
 800ada8:	4b05      	ldr	r3, [pc, #20]	; (800adc0 <_fflush_r+0x50>)
 800adaa:	429c      	cmp	r4, r3
 800adac:	bf08      	it	eq
 800adae:	68ec      	ldreq	r4, [r5, #12]
 800adb0:	e7ec      	b.n	800ad8c <_fflush_r+0x1c>
 800adb2:	2000      	movs	r0, #0
 800adb4:	bd38      	pop	{r3, r4, r5, pc}
 800adb6:	bf00      	nop
 800adb8:	0800b0f8 	.word	0x0800b0f8
 800adbc:	0800b118 	.word	0x0800b118
 800adc0:	0800b0d8 	.word	0x0800b0d8

0800adc4 <_lseek_r>:
 800adc4:	b538      	push	{r3, r4, r5, lr}
 800adc6:	4c07      	ldr	r4, [pc, #28]	; (800ade4 <_lseek_r+0x20>)
 800adc8:	4605      	mov	r5, r0
 800adca:	4608      	mov	r0, r1
 800adcc:	4611      	mov	r1, r2
 800adce:	2200      	movs	r2, #0
 800add0:	6022      	str	r2, [r4, #0]
 800add2:	461a      	mov	r2, r3
 800add4:	f7f6 fffa 	bl	8001dcc <_lseek>
 800add8:	1c43      	adds	r3, r0, #1
 800adda:	d102      	bne.n	800ade2 <_lseek_r+0x1e>
 800addc:	6823      	ldr	r3, [r4, #0]
 800adde:	b103      	cbz	r3, 800ade2 <_lseek_r+0x1e>
 800ade0:	602b      	str	r3, [r5, #0]
 800ade2:	bd38      	pop	{r3, r4, r5, pc}
 800ade4:	20000518 	.word	0x20000518

0800ade8 <__swhatbuf_r>:
 800ade8:	b570      	push	{r4, r5, r6, lr}
 800adea:	460e      	mov	r6, r1
 800adec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adf0:	2900      	cmp	r1, #0
 800adf2:	b096      	sub	sp, #88	; 0x58
 800adf4:	4614      	mov	r4, r2
 800adf6:	461d      	mov	r5, r3
 800adf8:	da07      	bge.n	800ae0a <__swhatbuf_r+0x22>
 800adfa:	2300      	movs	r3, #0
 800adfc:	602b      	str	r3, [r5, #0]
 800adfe:	89b3      	ldrh	r3, [r6, #12]
 800ae00:	061a      	lsls	r2, r3, #24
 800ae02:	d410      	bmi.n	800ae26 <__swhatbuf_r+0x3e>
 800ae04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae08:	e00e      	b.n	800ae28 <__swhatbuf_r+0x40>
 800ae0a:	466a      	mov	r2, sp
 800ae0c:	f000 f8a4 	bl	800af58 <_fstat_r>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	dbf2      	blt.n	800adfa <__swhatbuf_r+0x12>
 800ae14:	9a01      	ldr	r2, [sp, #4]
 800ae16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ae1a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ae1e:	425a      	negs	r2, r3
 800ae20:	415a      	adcs	r2, r3
 800ae22:	602a      	str	r2, [r5, #0]
 800ae24:	e7ee      	b.n	800ae04 <__swhatbuf_r+0x1c>
 800ae26:	2340      	movs	r3, #64	; 0x40
 800ae28:	2000      	movs	r0, #0
 800ae2a:	6023      	str	r3, [r4, #0]
 800ae2c:	b016      	add	sp, #88	; 0x58
 800ae2e:	bd70      	pop	{r4, r5, r6, pc}

0800ae30 <__smakebuf_r>:
 800ae30:	898b      	ldrh	r3, [r1, #12]
 800ae32:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ae34:	079d      	lsls	r5, r3, #30
 800ae36:	4606      	mov	r6, r0
 800ae38:	460c      	mov	r4, r1
 800ae3a:	d507      	bpl.n	800ae4c <__smakebuf_r+0x1c>
 800ae3c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ae40:	6023      	str	r3, [r4, #0]
 800ae42:	6123      	str	r3, [r4, #16]
 800ae44:	2301      	movs	r3, #1
 800ae46:	6163      	str	r3, [r4, #20]
 800ae48:	b002      	add	sp, #8
 800ae4a:	bd70      	pop	{r4, r5, r6, pc}
 800ae4c:	ab01      	add	r3, sp, #4
 800ae4e:	466a      	mov	r2, sp
 800ae50:	f7ff ffca 	bl	800ade8 <__swhatbuf_r>
 800ae54:	9900      	ldr	r1, [sp, #0]
 800ae56:	4605      	mov	r5, r0
 800ae58:	4630      	mov	r0, r6
 800ae5a:	f7ff fac1 	bl	800a3e0 <_malloc_r>
 800ae5e:	b948      	cbnz	r0, 800ae74 <__smakebuf_r+0x44>
 800ae60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae64:	059a      	lsls	r2, r3, #22
 800ae66:	d4ef      	bmi.n	800ae48 <__smakebuf_r+0x18>
 800ae68:	f023 0303 	bic.w	r3, r3, #3
 800ae6c:	f043 0302 	orr.w	r3, r3, #2
 800ae70:	81a3      	strh	r3, [r4, #12]
 800ae72:	e7e3      	b.n	800ae3c <__smakebuf_r+0xc>
 800ae74:	4b0d      	ldr	r3, [pc, #52]	; (800aeac <__smakebuf_r+0x7c>)
 800ae76:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae78:	89a3      	ldrh	r3, [r4, #12]
 800ae7a:	6020      	str	r0, [r4, #0]
 800ae7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae80:	81a3      	strh	r3, [r4, #12]
 800ae82:	9b00      	ldr	r3, [sp, #0]
 800ae84:	6163      	str	r3, [r4, #20]
 800ae86:	9b01      	ldr	r3, [sp, #4]
 800ae88:	6120      	str	r0, [r4, #16]
 800ae8a:	b15b      	cbz	r3, 800aea4 <__smakebuf_r+0x74>
 800ae8c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae90:	4630      	mov	r0, r6
 800ae92:	f000 f873 	bl	800af7c <_isatty_r>
 800ae96:	b128      	cbz	r0, 800aea4 <__smakebuf_r+0x74>
 800ae98:	89a3      	ldrh	r3, [r4, #12]
 800ae9a:	f023 0303 	bic.w	r3, r3, #3
 800ae9e:	f043 0301 	orr.w	r3, r3, #1
 800aea2:	81a3      	strh	r3, [r4, #12]
 800aea4:	89a3      	ldrh	r3, [r4, #12]
 800aea6:	431d      	orrs	r5, r3
 800aea8:	81a5      	strh	r5, [r4, #12]
 800aeaa:	e7cd      	b.n	800ae48 <__smakebuf_r+0x18>
 800aeac:	08009321 	.word	0x08009321

0800aeb0 <memmove>:
 800aeb0:	4288      	cmp	r0, r1
 800aeb2:	b510      	push	{r4, lr}
 800aeb4:	eb01 0302 	add.w	r3, r1, r2
 800aeb8:	d807      	bhi.n	800aeca <memmove+0x1a>
 800aeba:	1e42      	subs	r2, r0, #1
 800aebc:	4299      	cmp	r1, r3
 800aebe:	d00a      	beq.n	800aed6 <memmove+0x26>
 800aec0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aec4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800aec8:	e7f8      	b.n	800aebc <memmove+0xc>
 800aeca:	4283      	cmp	r3, r0
 800aecc:	d9f5      	bls.n	800aeba <memmove+0xa>
 800aece:	1881      	adds	r1, r0, r2
 800aed0:	1ad2      	subs	r2, r2, r3
 800aed2:	42d3      	cmn	r3, r2
 800aed4:	d100      	bne.n	800aed8 <memmove+0x28>
 800aed6:	bd10      	pop	{r4, pc}
 800aed8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aedc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800aee0:	e7f7      	b.n	800aed2 <memmove+0x22>

0800aee2 <__malloc_lock>:
 800aee2:	4770      	bx	lr

0800aee4 <__malloc_unlock>:
 800aee4:	4770      	bx	lr

0800aee6 <_realloc_r>:
 800aee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aee8:	4607      	mov	r7, r0
 800aeea:	4614      	mov	r4, r2
 800aeec:	460e      	mov	r6, r1
 800aeee:	b921      	cbnz	r1, 800aefa <_realloc_r+0x14>
 800aef0:	4611      	mov	r1, r2
 800aef2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aef6:	f7ff ba73 	b.w	800a3e0 <_malloc_r>
 800aefa:	b922      	cbnz	r2, 800af06 <_realloc_r+0x20>
 800aefc:	f7ff fa22 	bl	800a344 <_free_r>
 800af00:	4625      	mov	r5, r4
 800af02:	4628      	mov	r0, r5
 800af04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af06:	f000 f849 	bl	800af9c <_malloc_usable_size_r>
 800af0a:	42a0      	cmp	r0, r4
 800af0c:	d20f      	bcs.n	800af2e <_realloc_r+0x48>
 800af0e:	4621      	mov	r1, r4
 800af10:	4638      	mov	r0, r7
 800af12:	f7ff fa65 	bl	800a3e0 <_malloc_r>
 800af16:	4605      	mov	r5, r0
 800af18:	2800      	cmp	r0, #0
 800af1a:	d0f2      	beq.n	800af02 <_realloc_r+0x1c>
 800af1c:	4631      	mov	r1, r6
 800af1e:	4622      	mov	r2, r4
 800af20:	f7fe fdf8 	bl	8009b14 <memcpy>
 800af24:	4631      	mov	r1, r6
 800af26:	4638      	mov	r0, r7
 800af28:	f7ff fa0c 	bl	800a344 <_free_r>
 800af2c:	e7e9      	b.n	800af02 <_realloc_r+0x1c>
 800af2e:	4635      	mov	r5, r6
 800af30:	e7e7      	b.n	800af02 <_realloc_r+0x1c>
	...

0800af34 <_read_r>:
 800af34:	b538      	push	{r3, r4, r5, lr}
 800af36:	4c07      	ldr	r4, [pc, #28]	; (800af54 <_read_r+0x20>)
 800af38:	4605      	mov	r5, r0
 800af3a:	4608      	mov	r0, r1
 800af3c:	4611      	mov	r1, r2
 800af3e:	2200      	movs	r2, #0
 800af40:	6022      	str	r2, [r4, #0]
 800af42:	461a      	mov	r2, r3
 800af44:	f7f6 fefe 	bl	8001d44 <_read>
 800af48:	1c43      	adds	r3, r0, #1
 800af4a:	d102      	bne.n	800af52 <_read_r+0x1e>
 800af4c:	6823      	ldr	r3, [r4, #0]
 800af4e:	b103      	cbz	r3, 800af52 <_read_r+0x1e>
 800af50:	602b      	str	r3, [r5, #0]
 800af52:	bd38      	pop	{r3, r4, r5, pc}
 800af54:	20000518 	.word	0x20000518

0800af58 <_fstat_r>:
 800af58:	b538      	push	{r3, r4, r5, lr}
 800af5a:	4c07      	ldr	r4, [pc, #28]	; (800af78 <_fstat_r+0x20>)
 800af5c:	2300      	movs	r3, #0
 800af5e:	4605      	mov	r5, r0
 800af60:	4608      	mov	r0, r1
 800af62:	4611      	mov	r1, r2
 800af64:	6023      	str	r3, [r4, #0]
 800af66:	f7f6 ff16 	bl	8001d96 <_fstat>
 800af6a:	1c43      	adds	r3, r0, #1
 800af6c:	d102      	bne.n	800af74 <_fstat_r+0x1c>
 800af6e:	6823      	ldr	r3, [r4, #0]
 800af70:	b103      	cbz	r3, 800af74 <_fstat_r+0x1c>
 800af72:	602b      	str	r3, [r5, #0]
 800af74:	bd38      	pop	{r3, r4, r5, pc}
 800af76:	bf00      	nop
 800af78:	20000518 	.word	0x20000518

0800af7c <_isatty_r>:
 800af7c:	b538      	push	{r3, r4, r5, lr}
 800af7e:	4c06      	ldr	r4, [pc, #24]	; (800af98 <_isatty_r+0x1c>)
 800af80:	2300      	movs	r3, #0
 800af82:	4605      	mov	r5, r0
 800af84:	4608      	mov	r0, r1
 800af86:	6023      	str	r3, [r4, #0]
 800af88:	f7f6 ff15 	bl	8001db6 <_isatty>
 800af8c:	1c43      	adds	r3, r0, #1
 800af8e:	d102      	bne.n	800af96 <_isatty_r+0x1a>
 800af90:	6823      	ldr	r3, [r4, #0]
 800af92:	b103      	cbz	r3, 800af96 <_isatty_r+0x1a>
 800af94:	602b      	str	r3, [r5, #0]
 800af96:	bd38      	pop	{r3, r4, r5, pc}
 800af98:	20000518 	.word	0x20000518

0800af9c <_malloc_usable_size_r>:
 800af9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afa0:	1f18      	subs	r0, r3, #4
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	bfbc      	itt	lt
 800afa6:	580b      	ldrlt	r3, [r1, r0]
 800afa8:	18c0      	addlt	r0, r0, r3
 800afaa:	4770      	bx	lr

0800afac <_init>:
 800afac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afae:	bf00      	nop
 800afb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afb2:	bc08      	pop	{r3}
 800afb4:	469e      	mov	lr, r3
 800afb6:	4770      	bx	lr

0800afb8 <_fini>:
 800afb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afba:	bf00      	nop
 800afbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800afbe:	bc08      	pop	{r3}
 800afc0:	469e      	mov	lr, r3
 800afc2:	4770      	bx	lr
