// Seed: 1593572039
module module_0 (
    output uwire id_0,
    input tri id_1,
    output supply1 id_2
);
  assign id_2 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd32
) (
    input tri1 id_0,
    output wand id_1,
    output supply0 id_2,
    input supply1 _id_3,
    input wor id_4,
    input tri id_5
    , id_10,
    input supply1 id_6,
    input tri0 id_7,
    input supply0 id_8
);
  assign id_10 = (1);
  id_11 :
  assert property (@(posedge id_3) id_0)
  else $clog2(58);
  ;
  assign id_10 = 1;
  wire id_12;
  assign id_10 = 1;
  logic id_13 = id_3 != -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_10 = -1;
  wire [id_3 : -1] id_14;
  assign id_13 = 1'b0 ? -1 : id_14;
endmodule
