// Seed: 1067623833
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3
);
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri id_5,
    output wor id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16,
    output tri id_17
);
  wire id_19;
  wand id_20;
  module_0(
      id_20, id_1, id_20, id_13
  );
  supply1 id_21 = 1;
  always @(id_15 or negedge (id_20)) begin
    id_21 = id_1;
  end
endmodule
