timestamp=1544520014891

[~A]
E:/fpgaproject/stepmxo2/workshop/lab5/divide.v=0*370*1080
E:/fpgaproject/stepmxo2/workshop/lab5/divide_tb.v=0*1911*2448
LastVerilogToplevel=divide_tb
ModifyID=2
Version=74

[$root]
A/$root=22|||1*2298
BinI32/$root=3*3394
SLP=3*3498
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|c73a565f2ade592f8ac1c68f484c92161c49eba5c8110167f0a38f676c805503

[divide]
A/divide=22|./../../divide.v|18|1*374
BinI32/divide=3*172
R=./../../divide.v|18
SLP=3*2689
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|bc36abb14c1aa6139ed05fb8fcd9f6545fd92328a1b9b0b0883beba00c4449cd

[divide_tb]
A/divide_tb=22|./../../divide_tb.v|20|1*2672
BinI32/divide_tb=3*3566
R=./../../divide_tb.v|20
SLP=3*4059
Version=10.3.3558.6081  (Windows)|00000004789cd34d494a0700030f015b|5c29f509fc9de33f5d7d87302b3d8dc8ca3f2bfb9615ce8da1628794c98150fed5c7229e213ce23448eb383759df617f

[~MFT]
0=4|0work.mgf|2448|0
1=3|1work.mgf|2672|374
3=6|3work.mgf|4059|172

[~U]
$root=12|0*1591|
divide=12|0*150||0x10
divide_tb=12|0*1757||0x10
