Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Fri Dec  8 14:57:59 2017
| Host         : A205-30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           27 |
| Yes          | No                    | No                     |             141 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------+---------------------------+------------------+----------------+
|        Clock Signal        |           Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------+---------------------------+------------------+----------------+
|  accel0/clkcount_reg__0[7] |                                  | accel0/ACL_CSN_i_1_n_0    |                1 |              1 |
|  frameclk_BUFG             |                                  |                           |                1 |              4 |
|  accel0/ACL_SCLK_OBUF      |                                  |                           |                3 |              8 |
|  accel0/clkcount_reg__0[7] | accel0/xData[7]_i_1_n_0          |                           |                1 |              8 |
|  accel0/clkcount_reg__0[7] | accel0/yData[7]_i_1_n_0          |                           |                2 |              8 |
|  disp_clk/inst/clk_out1    | display/vcount_0                 | display/vcount[9]_i_1_n_0 |                5 |              9 |
|  accel0/clkcount_reg__0[7] |                                  |                           |                4 |             10 |
|  disp_clk/inst/clk_out1    |                                  | display/vcount_0          |                5 |             10 |
|  disp_clk/inst/clk_out1    | chocolate/E[0]                   |                           |                3 |             11 |
|  disp_clk/inst/clk_out1    | draw_mod/aBall_reg[0][0]_0       |                           |                3 |             11 |
|  disp_clk/inst/clk_out1    | display/aObstacle_reg[0][0][0]   |                           |                8 |             11 |
|  disp_clk/inst/clk_out1    | display/aObstacle_reg[1][0]_1[0] |                           |                4 |             11 |
|  disp_clk/inst/clk_out1    | display/aTarget_reg[0][0][0]     |                           |                4 |             11 |
|  disp_clk/inst/clk_out1    | display/aTarget_reg[1][0][0]     |                           |                5 |             11 |
|  disp_clk/inst/clk_out1    | display/aWall_reg[0][0][0]       |                           |                6 |             11 |
|  disp_clk/inst/clk_out1    | display/aWall_reg[1][0][0]       |                           |                4 |             11 |
|  clockDiv_reg_n_0_[2]      |                                  |                           |                3 |             14 |
|  p_1_in                    | chocolate/E[0]                   |                           |                5 |             16 |
|  clk_IBUF                  |                                  |                           |                6 |             19 |
|  disp_clk/inst/clk_out1    | display/E[0]                     |                           |               10 |             21 |
|  disp_clk/inst/clk_out1    |                                  |                           |               15 |             26 |
|  frameclk_BUFG             |                                  | ctrBtn_IBUF               |               21 |             28 |
+----------------------------+----------------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 8      |                     3 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     8 |
| 14     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


