# ğŸš€ RISC V Based Single Cycle Processor

An RTL implementation of a **32-bit RISC-V Single Cycle Processor** in SystemVerilog, based on the textbook  
**_Digital Design and Computer Architecture: RISC-V Edition_** by **Sarah L. Harris** and **David Harris**.

---

## ğŸ“˜ Reference

- **Book:** *Digital Design and Computer Architecture: RISC-V Edition*  
- **Authors:** Sarah L. Harris and David Harris

---

## âœ… Supported Instructions

| Type | Instructions Implemented |
|------|---------------------------|
| R    | ADD, SUB, SLT, SLTU, XOR, SRL, SRA, OR, AND |
| I    | LB, LH, LW, LBU, LHU, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI |
| S    | SB, SH, SW |
| B    | BEQ |
| U    | LUI, AUIPC |
| J    | JAL |

> **Note:** 25 instructions implemented. Remaining: JALR, BNE, BLT, BGE, BLTU, BGEU

---

## ğŸ“ Project Structure
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
â”œâ”€â”€ rtl/
â”‚ â”œâ”€â”€ ALU.v
â”‚ â”œâ”€â”€ ALU_decoder.v
â”‚ â”œâ”€â”€ ALU_Mux.v
â”‚ â”œâ”€â”€ Control_Unit.v
â”‚ â”œâ”€â”€ Core_Datapath.v
â”‚ â”œâ”€â”€ Data_Memory.v
â”‚ â”œâ”€â”€ Extend.v
â”‚ â”œâ”€â”€ Instruction_Memory.v
â”‚ â”œâ”€â”€ Main_Decoder.v
â”‚ â”œâ”€â”€ PC.v
â”‚ â”œâ”€â”€ PC_Mux.v
â”‚ â”œâ”€â”€ PC_Plus_4.v
â”‚ â”œâ”€â”€ PC_Target.v
â”‚ â”œâ”€â”€ Register_File.v
â”‚ â”œâ”€â”€ Result_Mux.v
â”‚ â”œâ”€â”€ Single_Cycle_Core.v
â”‚ â””â”€â”€ Single_Cycle_Top.v
â””â”€â”€ tb/
â”œâ”€â”€ ALU_tb.v
â”œâ”€â”€ ALU_Decoder_tb.v
â”œâ”€â”€ ALU_Mux_tb.v
â”œâ”€â”€ Control_Unit_tb.v
â”œâ”€â”€ Core_Datapath_tb.v
â”œâ”€â”€ Data_Memory_tb.v
â”œâ”€â”€ Extend_tb.v
â”œâ”€â”€ Instruction_Memory_tb.v
â”œâ”€â”€ Main_Decoder_tb.v
â”œâ”€â”€ PC_tb.v
â”œâ”€â”€ PC_Mux_tb.v
â”œâ”€â”€ PCPlus4_tb.v
â”œâ”€â”€ PC_Target_tb.v
â”œâ”€â”€ Register_File_tb.v
â”œâ”€â”€ Register_tb.v
â”œâ”€â”€ Result_Mux_tb.v
â”œâ”€â”€ Single_Cycle_Core_tb.v
â””â”€â”€ Single_Cycle_TB.v
---

## ğŸ› ï¸ Features

- Fully synthesizable 32-bit single-cycle RISC-V processor
- Modular design with separate ALU, Control Unit, Datapath, and Memory
- Supports integer and immediate operations, loads/stores, branching, and jump
- Includes complete testbenches for individual modules and core integration

---

## ğŸ§ª Simulation & Testing

Simulate using any SystemVerilog simulator like Vivado, VCS, ModelSim, or Xcelium. 

