
TSAT_P_P_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012e24  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e74  08012ee0  08012ee0  00022ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014d54  08014d54  000306e0  2**0
                  CONTENTS
  4 .ARM          00000008  08014d54  08014d54  00024d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014d5c  08014d5c  000306e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014d5c  08014d5c  00024d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014d64  08014d64  00024d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e0  20000000  08014d68  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e0  200006e0  08015448  000306e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ec0  08015448  00030ec0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306e0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030708  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d7b3  00000000  00000000  0003074b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d4c  00000000  00000000  0004defe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a70  00000000  00000000  00051c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014ae  00000000  00000000  000536c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dea2  00000000  00000000  00054b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e435  00000000  00000000  00072a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b16c8  00000000  00000000  00090e45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007bc8  00000000  00000000  00142510  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0014a0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006e0 	.word	0x200006e0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08012ec8 	.word	0x08012ec8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006e4 	.word	0x200006e4
 8000100:	08012ec8 	.word	0x08012ec8

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	08014808 	.word	0x08014808
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b590      	push	{r4, r7, lr}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ae:	f001 f999 	bl	80038e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b2:	f000 f955 	bl	8002860 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025b6:	f000 fb8f 	bl	8002cd8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80025ba:	f000 fb0b 	bl	8002bd4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80025be:	f000 fabb 	bl	8002b38 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80025c2:	f000 fb55 	bl	8002c70 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 80025c6:	f000 fa79 	bl	8002abc <MX_TIM6_Init>
  MX_RTC_Init();
 80025ca:	f000 f995 	bl	80028f8 <MX_RTC_Init>
  MX_SPI1_Init();
 80025ce:	f000 fa37 	bl	8002a40 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // System hello
  HAL_UART_Transmit ( &huart2 , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 80025d2:	4b84      	ldr	r3, [pc, #528]	; (80027e4 <main+0x23c>)
 80025d4:	681c      	ldr	r4, [r3, #0]
 80025d6:	4b83      	ldr	r3, [pc, #524]	; (80027e4 <main+0x23c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7fd fd92 	bl	8000104 <strlen>
 80025e0:	0003      	movs	r3, r0
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	23fa      	movs	r3, #250	; 0xfa
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	487f      	ldr	r0, [pc, #508]	; (80027e8 <main+0x240>)
 80025ea:	0021      	movs	r1, r4
 80025ec:	f004 fc5c 	bl	8006ea8 <HAL_UART_Transmit>

  // Is system initialized?
  if ( ! is_system_initialized () )
 80025f0:	f000 fddc 	bl	80031ac <is_system_initialized>
 80025f4:	0003      	movs	r3, r0
 80025f6:	001a      	movs	r2, r3
 80025f8:	2301      	movs	r3, #1
 80025fa:	4053      	eors	r3, r2
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d01b      	beq.n	800263a <main+0x92>
  {
	  // ASTRO INIT
	  my_astro_on () ;
 8002602:	f000 fcd9 	bl	8002fb8 <my_astro_on>
	  if ( !my_astro_init () )
 8002606:	f007 fb25 	bl	8009c54 <my_astro_init>
 800260a:	0003      	movs	r3, r0
 800260c:	001a      	movs	r2, r3
 800260e:	2301      	movs	r3, #1
 8002610:	4053      	eors	r3, r2
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <main+0x74>
	  {
		  HAL_NVIC_SystemReset () ;
 8002618:	f001 faf1 	bl	8003bfe <HAL_NVIC_SystemReset>
	  }
	  my_astro_off () ;
 800261c:	f000 fcf4 	bl	8003008 <my_astro_off>

	  // ACC INIT
	  my_lis2dw12_ctx.write_reg = my_lis2dw12_platform_write ;
 8002620:	4b72      	ldr	r3, [pc, #456]	; (80027ec <main+0x244>)
 8002622:	4a73      	ldr	r2, [pc, #460]	; (80027f0 <main+0x248>)
 8002624:	601a      	str	r2, [r3, #0]
	  my_lis2dw12_ctx.read_reg = my_lis2dw12_platform_read ;
 8002626:	4b71      	ldr	r3, [pc, #452]	; (80027ec <main+0x244>)
 8002628:	4a72      	ldr	r2, [pc, #456]	; (80027f4 <main+0x24c>)
 800262a:	605a      	str	r2, [r3, #4]
	  my_lis2dw12_ctx.handle = HSPI1 ;
 800262c:	4b6f      	ldr	r3, [pc, #444]	; (80027ec <main+0x244>)
 800262e:	4a72      	ldr	r2, [pc, #456]	; (80027f8 <main+0x250>)
 8002630:	60da      	str	r2, [r3, #12]
	  my_lis2dw12_init ( &my_lis2dw12_ctx ) ;
 8002632:	4b6e      	ldr	r3, [pc, #440]	; (80027ec <main+0x244>)
 8002634:	0018      	movs	r0, r3
 8002636:	f007 fbda 	bl	8009dee <my_lis2dw12_init>
  }

  // GNSS INIT AND ACQ
  astro_geo_wr_latitude = 0 ;
 800263a:	4b70      	ldr	r3, [pc, #448]	; (80027fc <main+0x254>)
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
  astro_geo_wr_longitude = 0 ;
 8002640:	4b6f      	ldr	r3, [pc, #444]	; (8002800 <main+0x258>)
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
  if ( my_lx6_get_coordinates ( my_lx6_gnss_max_active_time , nmea_pdop_ths , &nmea_fixed_pdop_d , &astro_geo_wr_latitude , &astro_geo_wr_longitude ) )
 8002646:	4b6f      	ldr	r3, [pc, #444]	; (8002804 <main+0x25c>)
 8002648:	8818      	ldrh	r0, [r3, #0]
 800264a:	4b6f      	ldr	r3, [pc, #444]	; (8002808 <main+0x260>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	496b      	ldr	r1, [pc, #428]	; (8002800 <main+0x258>)
 8002652:	9102      	str	r1, [sp, #8]
 8002654:	4969      	ldr	r1, [pc, #420]	; (80027fc <main+0x254>)
 8002656:	9101      	str	r1, [sp, #4]
 8002658:	496c      	ldr	r1, [pc, #432]	; (800280c <main+0x264>)
 800265a:	9100      	str	r1, [sp, #0]
 800265c:	f007 fc56 	bl	8009f0c <my_lx6_get_coordinates>
 8002660:	1e03      	subs	r3, r0, #0
 8002662:	d044      	beq.n	80026ee <main+0x146>
  {
	  my_astro_write_coordinates ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 8002664:	4b65      	ldr	r3, [pc, #404]	; (80027fc <main+0x254>)
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b65      	ldr	r3, [pc, #404]	; (8002800 <main+0x258>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	0019      	movs	r1, r3
 800266e:	0010      	movs	r0, r2
 8002670:	f007 fbae 	bl	8009dd0 <my_astro_write_coordinates>
	  my_rtc_get_time_s ( rtc_dt_s ) ;
 8002674:	4b66      	ldr	r3, [pc, #408]	; (8002810 <main+0x268>)
 8002676:	0018      	movs	r0, r3
 8002678:	f007 fe9e 	bl	800a3b8 <my_rtc_get_time_s>

	  // Update ts of last fix
	  my_rtc_get_dt ( rtc_d , rtc_t ) ;
 800267c:	4b65      	ldr	r3, [pc, #404]	; (8002814 <main+0x26c>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	4b65      	ldr	r3, [pc, #404]	; (8002818 <main+0x270>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	0019      	movs	r1, r3
 8002686:	0010      	movs	r0, r2
 8002688:	f007 fe7e 	bl	800a388 <my_rtc_get_dt>
	  last_fix_ts = my_conv_rtc2timestamp ( rtc_d , rtc_t ) ;
 800268c:	4b61      	ldr	r3, [pc, #388]	; (8002814 <main+0x26c>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b61      	ldr	r3, [pc, #388]	; (8002818 <main+0x270>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	0019      	movs	r1, r3
 8002696:	0010      	movs	r0, r2
 8002698:	f007 ff28 	bl	800a4ec <my_conv_rtc2timestamp>
 800269c:	0002      	movs	r2, r0
 800269e:	4b5f      	ldr	r3, [pc, #380]	; (800281c <main+0x274>)
 80026a0:	601a      	str	r2, [r3, #0]
	  dbg_buff[0] = 0 ;
 80026a2:	4b5f      	ldr	r3, [pc, #380]	; (8002820 <main+0x278>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
	  sprintf ( dbg_buff , "Last fix timestap: %lu" , last_fix_ts ) ;
 80026a8:	4b5c      	ldr	r3, [pc, #368]	; (800281c <main+0x274>)
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	495d      	ldr	r1, [pc, #372]	; (8002824 <main+0x27c>)
 80026ae:	4b5c      	ldr	r3, [pc, #368]	; (8002820 <main+0x278>)
 80026b0:	0018      	movs	r0, r3
 80026b2:	f009 fdf1 	bl	800c298 <sprintf>
	  send_debug_logs ( dbg_buff ) ;
 80026b6:	4b5a      	ldr	r3, [pc, #360]	; (8002820 <main+0x278>)
 80026b8:	0018      	movs	r0, r3
 80026ba:	f000 fbcf 	bl	8002e5c <send_debug_logs>

	  send_debug_logs ( rtc_dt_s ) ;
 80026be:	4b54      	ldr	r3, [pc, #336]	; (8002810 <main+0x268>)
 80026c0:	0018      	movs	r0, r3
 80026c2:	f000 fbcb 	bl	8002e5c <send_debug_logs>
	  if ( nmea_fixed_pdop_d < 100.0 )
 80026c6:	4b51      	ldr	r3, [pc, #324]	; (800280c <main+0x264>)
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	6859      	ldr	r1, [r3, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	4b56      	ldr	r3, [pc, #344]	; (8002828 <main+0x280>)
 80026d0:	f7fd fec0 	bl	8000454 <__aeabi_dcmplt>
 80026d4:	1e03      	subs	r3, r0, #0
 80026d6:	d00a      	beq.n	80026ee <main+0x146>
	  {
		  snprintf ( nmea_fixed_pdop_s , NMEA_FIX_PDOP_STRING_BUFF_SIZE , "%.1f", nmea_fixed_pdop_d );
 80026d8:	4b4c      	ldr	r3, [pc, #304]	; (800280c <main+0x264>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	4953      	ldr	r1, [pc, #332]	; (800282c <main+0x284>)
 80026e0:	4853      	ldr	r0, [pc, #332]	; (8002830 <main+0x288>)
 80026e2:	9200      	str	r2, [sp, #0]
 80026e4:	9301      	str	r3, [sp, #4]
 80026e6:	000a      	movs	r2, r1
 80026e8:	2105      	movs	r1, #5
 80026ea:	f009 fda1 	bl	800c230 <snprintf>
	  }
  }

  agg_tim_gnss_seconds = agg_tim_gnss_seconds + tim_seconds  ;
 80026ee:	4b51      	ldr	r3, [pc, #324]	; (8002834 <main+0x28c>)
 80026f0:	881b      	ldrh	r3, [r3, #0]
 80026f2:	001a      	movs	r2, r3
 80026f4:	4b50      	ldr	r3, [pc, #320]	; (8002838 <main+0x290>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	18d2      	adds	r2, r2, r3
 80026fa:	4b4f      	ldr	r3, [pc, #316]	; (8002838 <main+0x290>)
 80026fc:	601a      	str	r2, [r3, #0]
  sprintf ( payload , "%s,%d,%lu" , nmea_fixed_pdop_s , tim_seconds , agg_tim_gnss_seconds ) ;
 80026fe:	4b4d      	ldr	r3, [pc, #308]	; (8002834 <main+0x28c>)
 8002700:	881b      	ldrh	r3, [r3, #0]
 8002702:	001c      	movs	r4, r3
 8002704:	4b4c      	ldr	r3, [pc, #304]	; (8002838 <main+0x290>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a49      	ldr	r2, [pc, #292]	; (8002830 <main+0x288>)
 800270a:	494c      	ldr	r1, [pc, #304]	; (800283c <main+0x294>)
 800270c:	484c      	ldr	r0, [pc, #304]	; (8002840 <main+0x298>)
 800270e:	9300      	str	r3, [sp, #0]
 8002710:	0023      	movs	r3, r4
 8002712:	f009 fdc1 	bl	800c298 <sprintf>
  sprintf ( astro_payload_log , "Astronode payload: %s" , payload ) ;
 8002716:	4a4a      	ldr	r2, [pc, #296]	; (8002840 <main+0x298>)
 8002718:	494a      	ldr	r1, [pc, #296]	; (8002844 <main+0x29c>)
 800271a:	4b4b      	ldr	r3, [pc, #300]	; (8002848 <main+0x2a0>)
 800271c:	0018      	movs	r0, r3
 800271e:	f009 fdbb 	bl	800c298 <sprintf>
  send_debug_logs ( astro_payload_log ) ;
 8002722:	4b49      	ldr	r3, [pc, #292]	; (8002848 <main+0x2a0>)
 8002724:	0018      	movs	r0, r3
 8002726:	f000 fb99 	bl	8002e5c <send_debug_logs>
  my_astro_add_payload_2_queue ( payload ) ;
 800272a:	4b45      	ldr	r3, [pc, #276]	; (8002840 <main+0x298>)
 800272c:	0018      	movs	r0, r3
 800272e:	f007 fae7 	bl	8009d00 <my_astro_add_payload_2_queue>

  // ACC INT1 WAKEUP ENABLE
  my_lis2dw12_int1_wu_enable ( &my_lis2dw12_ctx ) ;
 8002732:	4b2e      	ldr	r3, [pc, #184]	; (80027ec <main+0x244>)
 8002734:	0018      	movs	r0, r3
 8002736:	f007 fbb3 	bl	8009ea0 <my_lis2dw12_int1_wu_enable>
  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFI ) ;
  HAL_ResumeTick () ;
  my_lis2dw12_int1_wu_disable ( &my_lis2dw12_ctx ) ;
  */

  my_astro_on () ;
 800273a:	f000 fc3d 	bl	8002fb8 <my_astro_on>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  astro_log_loop_timer = get_systick () ;
 800273e:	f000 fc1d 	bl	8002f7c <get_systick>
 8002742:	0002      	movs	r2, r0
 8002744:	4b41      	ldr	r3, [pc, #260]	; (800284c <main+0x2a4>)
 8002746:	601a      	str	r2, [r3, #0]
  // MAIN STATE MACHINE
  while (1)
  {
	  if ( is_evt_pin_high() )
 8002748:	f000 fc06 	bl	8002f58 <is_evt_pin_high>
 800274c:	1e03      	subs	r3, r0, #0
 800274e:	d001      	beq.n	8002754 <main+0x1ac>
	  {
		  my_astro_read_evt_reg () ;
 8002750:	f007 fafe 	bl	8009d50 <my_astro_read_evt_reg>
	  }
	  if ( get_systick () - astro_log_loop_timer >  ASTRO_LOG_TIMER )
 8002754:	f000 fc12 	bl	8002f7c <get_systick>
 8002758:	0002      	movs	r2, r0
 800275a:	4b3c      	ldr	r3, [pc, #240]	; (800284c <main+0x2a4>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	4a3b      	ldr	r2, [pc, #236]	; (8002850 <main+0x2a8>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d913      	bls.n	800278e <main+0x1e6>
	  {
		  my_astro_log ();
 8002766:	f007 fb29 	bl	8009dbc <my_astro_log>
		  astro_log_loop_timer = get_systick () ;
 800276a:	f000 fc07 	bl	8002f7c <get_systick>
 800276e:	0002      	movs	r2, r0
 8002770:	4b36      	ldr	r3, [pc, #216]	; (800284c <main+0x2a4>)
 8002772:	601a      	str	r2, [r3, #0]
		  astronode_send_pld_er ( g_payload_id_counter , payload , strlen ( payload ) ) ;
 8002774:	4b37      	ldr	r3, [pc, #220]	; (8002854 <main+0x2ac>)
 8002776:	881c      	ldrh	r4, [r3, #0]
 8002778:	4b31      	ldr	r3, [pc, #196]	; (8002840 <main+0x298>)
 800277a:	0018      	movs	r0, r3
 800277c:	f7fd fcc2 	bl	8000104 <strlen>
 8002780:	0003      	movs	r3, r0
 8002782:	b29a      	uxth	r2, r3
 8002784:	4b2e      	ldr	r3, [pc, #184]	; (8002840 <main+0x298>)
 8002786:	0019      	movs	r1, r3
 8002788:	0020      	movs	r0, r4
 800278a:	f005 fe85 	bl	8008498 <astronode_send_pld_er>
	  }
	  if ( is_acc_int1_wkup_flag )
 800278e:	4b32      	ldr	r3, [pc, #200]	; (8002858 <main+0x2b0>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d0d8      	beq.n	8002748 <main+0x1a0>
	  {
		  my_lis2dw12_int1_wu_disable ( &my_lis2dw12_ctx ) ;
 8002796:	4b15      	ldr	r3, [pc, #84]	; (80027ec <main+0x244>)
 8002798:	0018      	movs	r0, r3
 800279a:	f007 fb9c 	bl	8009ed6 <my_lis2dw12_int1_wu_disable>
		  my_rtc_get_dt ( rtc_d , rtc_t ) ;
 800279e:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <main+0x26c>)
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <main+0x270>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	0019      	movs	r1, r3
 80027a8:	0010      	movs	r0, r2
 80027aa:	f007 fded 	bl	800a388 <my_rtc_get_dt>
		  current_ts = my_conv_rtc2timestamp ( rtc_d , rtc_t ) ;
 80027ae:	4b19      	ldr	r3, [pc, #100]	; (8002814 <main+0x26c>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	4b19      	ldr	r3, [pc, #100]	; (8002818 <main+0x270>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	0019      	movs	r1, r3
 80027b8:	0010      	movs	r0, r2
 80027ba:	f007 fe97 	bl	800a4ec <my_conv_rtc2timestamp>
 80027be:	0002      	movs	r2, r0
 80027c0:	4b26      	ldr	r3, [pc, #152]	; (800285c <main+0x2b4>)
 80027c2:	601a      	str	r2, [r3, #0]
		  dbg_buff[0] = 0 ;
 80027c4:	4b16      	ldr	r3, [pc, #88]	; (8002820 <main+0x278>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	701a      	strb	r2, [r3, #0]
		  sprintf ( dbg_buff , "Last fix timestap: %lu" , last_fix_ts ) ;
 80027ca:	4b14      	ldr	r3, [pc, #80]	; (800281c <main+0x274>)
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	4915      	ldr	r1, [pc, #84]	; (8002824 <main+0x27c>)
 80027d0:	4b13      	ldr	r3, [pc, #76]	; (8002820 <main+0x278>)
 80027d2:	0018      	movs	r0, r3
 80027d4:	f009 fd60 	bl	800c298 <sprintf>
		  send_debug_logs ( dbg_buff ) ;
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <main+0x278>)
 80027da:	0018      	movs	r0, r3
 80027dc:	f000 fb3e 	bl	8002e5c <send_debug_logs>
	  if ( is_evt_pin_high() )
 80027e0:	e7b2      	b.n	8002748 <main+0x1a0>
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	20000000 	.word	0x20000000
 80027e8:	2000086c 	.word	0x2000086c
 80027ec:	20000b8c 	.word	0x20000b8c
 80027f0:	080030bd 	.word	0x080030bd
 80027f4:	0800312d 	.word	0x0800312d
 80027f8:	20000728 	.word	0x20000728
 80027fc:	20000a10 	.word	0x20000a10
 8002800:	20000a14 	.word	0x20000a14
 8002804:	20000010 	.word	0x20000010
 8002808:	20000008 	.word	0x20000008
 800280c:	20000018 	.word	0x20000018
 8002810:	200009f8 	.word	0x200009f8
 8002814:	20000ba0 	.word	0x20000ba0
 8002818:	20000b9c 	.word	0x20000b9c
 800281c:	20000a20 	.word	0x20000a20
 8002820:	20000994 	.word	0x20000994
 8002824:	08012ef8 	.word	0x08012ef8
 8002828:	40590000 	.word	0x40590000
 800282c:	08012f10 	.word	0x08012f10
 8002830:	20000a18 	.word	0x20000a18
 8002834:	20000a24 	.word	0x20000a24
 8002838:	20000a28 	.word	0x20000a28
 800283c:	08012f18 	.word	0x08012f18
 8002840:	20000a34 	.word	0x20000a34
 8002844:	08012f24 	.word	0x08012f24
 8002848:	20000ad4 	.word	0x20000ad4
 800284c:	20000a2c 	.word	0x20000a2c
 8002850:	0000ea60 	.word	0x0000ea60
 8002854:	20000a30 	.word	0x20000a30
 8002858:	20000ba4 	.word	0x20000ba4
 800285c:	20000a0c 	.word	0x20000a0c

08002860 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002860:	b590      	push	{r4, r7, lr}
 8002862:	b093      	sub	sp, #76	; 0x4c
 8002864:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002866:	2410      	movs	r4, #16
 8002868:	193b      	adds	r3, r7, r4
 800286a:	0018      	movs	r0, r3
 800286c:	2338      	movs	r3, #56	; 0x38
 800286e:	001a      	movs	r2, r3
 8002870:	2100      	movs	r1, #0
 8002872:	f009 fda7 	bl	800c3c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002876:	003b      	movs	r3, r7
 8002878:	0018      	movs	r0, r3
 800287a:	2310      	movs	r3, #16
 800287c:	001a      	movs	r2, r3
 800287e:	2100      	movs	r1, #0
 8002880:	f009 fda0 	bl	800c3c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	0018      	movs	r0, r3
 800288a:	f001 fc6b 	bl	8004164 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800288e:	193b      	adds	r3, r7, r4
 8002890:	220a      	movs	r2, #10
 8002892:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002894:	193b      	adds	r3, r7, r4
 8002896:	2280      	movs	r2, #128	; 0x80
 8002898:	0052      	lsls	r2, r2, #1
 800289a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800289c:	0021      	movs	r1, r4
 800289e:	187b      	adds	r3, r7, r1
 80028a0:	2200      	movs	r2, #0
 80028a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028a4:	187b      	adds	r3, r7, r1
 80028a6:	2240      	movs	r2, #64	; 0x40
 80028a8:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80028aa:	187b      	adds	r3, r7, r1
 80028ac:	2201      	movs	r2, #1
 80028ae:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80028b0:	187b      	adds	r3, r7, r1
 80028b2:	2200      	movs	r2, #0
 80028b4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028b6:	187b      	adds	r3, r7, r1
 80028b8:	0018      	movs	r0, r3
 80028ba:	f001 fc9f 	bl	80041fc <HAL_RCC_OscConfig>
 80028be:	1e03      	subs	r3, r0, #0
 80028c0:	d001      	beq.n	80028c6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80028c2:	f000 fce1 	bl	8003288 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028c6:	003b      	movs	r3, r7
 80028c8:	2207      	movs	r2, #7
 80028ca:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80028cc:	003b      	movs	r3, r7
 80028ce:	2200      	movs	r2, #0
 80028d0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028d2:	003b      	movs	r3, r7
 80028d4:	2200      	movs	r2, #0
 80028d6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80028d8:	003b      	movs	r3, r7
 80028da:	2200      	movs	r2, #0
 80028dc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80028de:	003b      	movs	r3, r7
 80028e0:	2100      	movs	r1, #0
 80028e2:	0018      	movs	r0, r3
 80028e4:	f001 ffa4 	bl	8004830 <HAL_RCC_ClockConfig>
 80028e8:	1e03      	subs	r3, r0, #0
 80028ea:	d001      	beq.n	80028f0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80028ec:	f000 fccc 	bl	8003288 <Error_Handler>
  }
}
 80028f0:	46c0      	nop			; (mov r8, r8)
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b013      	add	sp, #76	; 0x4c
 80028f6:	bd90      	pop	{r4, r7, pc}

080028f8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b090      	sub	sp, #64	; 0x40
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80028fe:	232c      	movs	r3, #44	; 0x2c
 8002900:	18fb      	adds	r3, r7, r3
 8002902:	0018      	movs	r0, r3
 8002904:	2314      	movs	r3, #20
 8002906:	001a      	movs	r2, r3
 8002908:	2100      	movs	r1, #0
 800290a:	f009 fd5b 	bl	800c3c4 <memset>
  RTC_DateTypeDef sDate = {0};
 800290e:	2328      	movs	r3, #40	; 0x28
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002916:	003b      	movs	r3, r7
 8002918:	0018      	movs	r0, r3
 800291a:	2328      	movs	r3, #40	; 0x28
 800291c:	001a      	movs	r2, r3
 800291e:	2100      	movs	r1, #0
 8002920:	f009 fd50 	bl	800c3c4 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002924:	4b44      	ldr	r3, [pc, #272]	; (8002a38 <MX_RTC_Init+0x140>)
 8002926:	4a45      	ldr	r2, [pc, #276]	; (8002a3c <MX_RTC_Init+0x144>)
 8002928:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800292a:	4b43      	ldr	r3, [pc, #268]	; (8002a38 <MX_RTC_Init+0x140>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002930:	4b41      	ldr	r3, [pc, #260]	; (8002a38 <MX_RTC_Init+0x140>)
 8002932:	227f      	movs	r2, #127	; 0x7f
 8002934:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002936:	4b40      	ldr	r3, [pc, #256]	; (8002a38 <MX_RTC_Init+0x140>)
 8002938:	22ff      	movs	r2, #255	; 0xff
 800293a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800293c:	4b3e      	ldr	r3, [pc, #248]	; (8002a38 <MX_RTC_Init+0x140>)
 800293e:	2200      	movs	r2, #0
 8002940:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002942:	4b3d      	ldr	r3, [pc, #244]	; (8002a38 <MX_RTC_Init+0x140>)
 8002944:	2200      	movs	r2, #0
 8002946:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002948:	4b3b      	ldr	r3, [pc, #236]	; (8002a38 <MX_RTC_Init+0x140>)
 800294a:	2200      	movs	r2, #0
 800294c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800294e:	4b3a      	ldr	r3, [pc, #232]	; (8002a38 <MX_RTC_Init+0x140>)
 8002950:	2280      	movs	r2, #128	; 0x80
 8002952:	05d2      	lsls	r2, r2, #23
 8002954:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002956:	4b38      	ldr	r3, [pc, #224]	; (8002a38 <MX_RTC_Init+0x140>)
 8002958:	2200      	movs	r2, #0
 800295a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800295c:	4b36      	ldr	r3, [pc, #216]	; (8002a38 <MX_RTC_Init+0x140>)
 800295e:	0018      	movs	r0, r3
 8002960:	f002 fac8 	bl	8004ef4 <HAL_RTC_Init>
 8002964:	1e03      	subs	r3, r0, #0
 8002966:	d001      	beq.n	800296c <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002968:	f000 fc8e 	bl	8003288 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800296c:	212c      	movs	r1, #44	; 0x2c
 800296e:	187b      	adds	r3, r7, r1
 8002970:	2200      	movs	r2, #0
 8002972:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002974:	187b      	adds	r3, r7, r1
 8002976:	2200      	movs	r2, #0
 8002978:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800297a:	187b      	adds	r3, r7, r1
 800297c:	2200      	movs	r2, #0
 800297e:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002980:	187b      	adds	r3, r7, r1
 8002982:	2200      	movs	r2, #0
 8002984:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002986:	187b      	adds	r3, r7, r1
 8002988:	2200      	movs	r2, #0
 800298a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800298c:	187b      	adds	r3, r7, r1
 800298e:	2200      	movs	r2, #0
 8002990:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002992:	1879      	adds	r1, r7, r1
 8002994:	4b28      	ldr	r3, [pc, #160]	; (8002a38 <MX_RTC_Init+0x140>)
 8002996:	2201      	movs	r2, #1
 8002998:	0018      	movs	r0, r3
 800299a:	f002 fb4d 	bl	8005038 <HAL_RTC_SetTime>
 800299e:	1e03      	subs	r3, r0, #0
 80029a0:	d001      	beq.n	80029a6 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80029a2:	f000 fc71 	bl	8003288 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 80029a6:	2128      	movs	r1, #40	; 0x28
 80029a8:	187b      	adds	r3, r7, r1
 80029aa:	2206      	movs	r2, #6
 80029ac:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80029ae:	187b      	adds	r3, r7, r1
 80029b0:	2201      	movs	r2, #1
 80029b2:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80029b4:	187b      	adds	r3, r7, r1
 80029b6:	2201      	movs	r2, #1
 80029b8:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80029ba:	187b      	adds	r3, r7, r1
 80029bc:	2200      	movs	r2, #0
 80029be:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80029c0:	1879      	adds	r1, r7, r1
 80029c2:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <MX_RTC_Init+0x140>)
 80029c4:	2201      	movs	r2, #1
 80029c6:	0018      	movs	r0, r3
 80029c8:	f002 fc3a 	bl	8005240 <HAL_RTC_SetDate>
 80029cc:	1e03      	subs	r3, r0, #0
 80029ce:	d001      	beq.n	80029d4 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80029d0:	f000 fc5a 	bl	8003288 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80029d4:	003b      	movs	r3, r7
 80029d6:	2200      	movs	r2, #0
 80029d8:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80029da:	003b      	movs	r3, r7
 80029dc:	2200      	movs	r2, #0
 80029de:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80029e0:	003b      	movs	r3, r7
 80029e2:	2200      	movs	r2, #0
 80029e4:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80029e6:	003b      	movs	r3, r7
 80029e8:	2200      	movs	r2, #0
 80029ea:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80029ec:	003b      	movs	r3, r7
 80029ee:	2200      	movs	r2, #0
 80029f0:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80029f2:	003b      	movs	r3, r7
 80029f4:	2200      	movs	r2, #0
 80029f6:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80029f8:	003b      	movs	r3, r7
 80029fa:	2200      	movs	r2, #0
 80029fc:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80029fe:	003b      	movs	r3, r7
 8002a00:	2200      	movs	r2, #0
 8002a02:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002a04:	003b      	movs	r3, r7
 8002a06:	2200      	movs	r2, #0
 8002a08:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002a0a:	003b      	movs	r3, r7
 8002a0c:	2220      	movs	r2, #32
 8002a0e:	2101      	movs	r1, #1
 8002a10:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002a12:	003b      	movs	r3, r7
 8002a14:	2280      	movs	r2, #128	; 0x80
 8002a16:	0052      	lsls	r2, r2, #1
 8002a18:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002a1a:	0039      	movs	r1, r7
 8002a1c:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <MX_RTC_Init+0x140>)
 8002a1e:	2201      	movs	r2, #1
 8002a20:	0018      	movs	r0, r3
 8002a22:	f002 fced 	bl	8005400 <HAL_RTC_SetAlarm>
 8002a26:	1e03      	subs	r3, r0, #0
 8002a28:	d001      	beq.n	8002a2e <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002a2a:	f000 fc2d 	bl	8003288 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	46bd      	mov	sp, r7
 8002a32:	b010      	add	sp, #64	; 0x40
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	46c0      	nop			; (mov r8, r8)
 8002a38:	200006fc 	.word	0x200006fc
 8002a3c:	40002800 	.word	0x40002800

08002a40 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a44:	4b1b      	ldr	r3, [pc, #108]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a46:	4a1c      	ldr	r2, [pc, #112]	; (8002ab8 <MX_SPI1_Init+0x78>)
 8002a48:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a4a:	4b1a      	ldr	r3, [pc, #104]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a4c:	2282      	movs	r2, #130	; 0x82
 8002a4e:	0052      	lsls	r2, r2, #1
 8002a50:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a52:	4b18      	ldr	r3, [pc, #96]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a58:	4b16      	ldr	r3, [pc, #88]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a5a:	22e0      	movs	r2, #224	; 0xe0
 8002a5c:	00d2      	lsls	r2, r2, #3
 8002a5e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a60:	4b14      	ldr	r3, [pc, #80]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002a66:	4b13      	ldr	r3, [pc, #76]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a6c:	4b11      	ldr	r3, [pc, #68]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a6e:	2280      	movs	r2, #128	; 0x80
 8002a70:	0092      	lsls	r2, r2, #2
 8002a72:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a74:	4b0f      	ldr	r3, [pc, #60]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a80:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a86:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002a8c:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a8e:	2207      	movs	r2, #7
 8002a90:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002a92:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a98:	4b06      	ldr	r3, [pc, #24]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002a9a:	2208      	movs	r2, #8
 8002a9c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a9e:	4b05      	ldr	r3, [pc, #20]	; (8002ab4 <MX_SPI1_Init+0x74>)
 8002aa0:	0018      	movs	r0, r3
 8002aa2:	f002 ff2f 	bl	8005904 <HAL_SPI_Init>
 8002aa6:	1e03      	subs	r3, r0, #0
 8002aa8:	d001      	beq.n	8002aae <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002aaa:	f000 fbed 	bl	8003288 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002aae:	46c0      	nop			; (mov r8, r8)
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	20000728 	.word	0x20000728
 8002ab8:	40013000 	.word	0x40013000

08002abc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac2:	1d3b      	adds	r3, r7, #4
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	230c      	movs	r3, #12
 8002ac8:	001a      	movs	r2, r3
 8002aca:	2100      	movs	r1, #0
 8002acc:	f009 fc7a 	bl	800c3c4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002ad0:	4b15      	ldr	r3, [pc, #84]	; (8002b28 <MX_TIM6_Init+0x6c>)
 8002ad2:	4a16      	ldr	r2, [pc, #88]	; (8002b2c <MX_TIM6_Init+0x70>)
 8002ad4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002ad6:	4b14      	ldr	r3, [pc, #80]	; (8002b28 <MX_TIM6_Init+0x6c>)
 8002ad8:	4a15      	ldr	r2, [pc, #84]	; (8002b30 <MX_TIM6_Init+0x74>)
 8002ada:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002adc:	4b12      	ldr	r3, [pc, #72]	; (8002b28 <MX_TIM6_Init+0x6c>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002ae2:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <MX_TIM6_Init+0x6c>)
 8002ae4:	4a13      	ldr	r2, [pc, #76]	; (8002b34 <MX_TIM6_Init+0x78>)
 8002ae6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ae8:	4b0f      	ldr	r3, [pc, #60]	; (8002b28 <MX_TIM6_Init+0x6c>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002aee:	4b0e      	ldr	r3, [pc, #56]	; (8002b28 <MX_TIM6_Init+0x6c>)
 8002af0:	0018      	movs	r0, r3
 8002af2:	f003 fe09 	bl	8006708 <HAL_TIM_Base_Init>
 8002af6:	1e03      	subs	r3, r0, #0
 8002af8:	d001      	beq.n	8002afe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002afa:	f000 fbc5 	bl	8003288 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002afe:	1d3b      	adds	r3, r7, #4
 8002b00:	2200      	movs	r2, #0
 8002b02:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b04:	1d3b      	adds	r3, r7, #4
 8002b06:	2200      	movs	r2, #0
 8002b08:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002b0a:	1d3a      	adds	r2, r7, #4
 8002b0c:	4b06      	ldr	r3, [pc, #24]	; (8002b28 <MX_TIM6_Init+0x6c>)
 8002b0e:	0011      	movs	r1, r2
 8002b10:	0018      	movs	r0, r3
 8002b12:	f004 f8ad 	bl	8006c70 <HAL_TIMEx_MasterConfigSynchronization>
 8002b16:	1e03      	subs	r3, r0, #0
 8002b18:	d001      	beq.n	8002b1e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002b1a:	f000 fbb5 	bl	8003288 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	46bd      	mov	sp, r7
 8002b22:	b004      	add	sp, #16
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	46c0      	nop			; (mov r8, r8)
 8002b28:	2000078c 	.word	0x2000078c
 8002b2c:	40001000 	.word	0x40001000
 8002b30:	00003e7f 	.word	0x00003e7f
 8002b34:	000003e7 	.word	0x000003e7

08002b38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b3c:	4b23      	ldr	r3, [pc, #140]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b3e:	4a24      	ldr	r2, [pc, #144]	; (8002bd0 <MX_USART1_UART_Init+0x98>)
 8002b40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002b42:	4b22      	ldr	r3, [pc, #136]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b44:	2296      	movs	r2, #150	; 0x96
 8002b46:	0192      	lsls	r2, r2, #6
 8002b48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b4a:	4b20      	ldr	r3, [pc, #128]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b50:	4b1e      	ldr	r3, [pc, #120]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b56:	4b1d      	ldr	r3, [pc, #116]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b5c:	4b1b      	ldr	r3, [pc, #108]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b5e:	220c      	movs	r2, #12
 8002b60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b62:	4b1a      	ldr	r3, [pc, #104]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b68:	4b18      	ldr	r3, [pc, #96]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b6e:	4b17      	ldr	r3, [pc, #92]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b74:	4b15      	ldr	r3, [pc, #84]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b7a:	4b14      	ldr	r3, [pc, #80]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b80:	4b12      	ldr	r3, [pc, #72]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b82:	0018      	movs	r0, r3
 8002b84:	f004 f8fa 	bl	8006d7c <HAL_UART_Init>
 8002b88:	1e03      	subs	r3, r0, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002b8c:	f000 fb7c 	bl	8003288 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b90:	4b0e      	ldr	r3, [pc, #56]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002b92:	2100      	movs	r1, #0
 8002b94:	0018      	movs	r0, r3
 8002b96:	f004 ffc7 	bl	8007b28 <HAL_UARTEx_SetTxFifoThreshold>
 8002b9a:	1e03      	subs	r3, r0, #0
 8002b9c:	d001      	beq.n	8002ba2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002b9e:	f000 fb73 	bl	8003288 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ba2:	4b0a      	ldr	r3, [pc, #40]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f004 fffe 	bl	8007ba8 <HAL_UARTEx_SetRxFifoThreshold>
 8002bac:	1e03      	subs	r3, r0, #0
 8002bae:	d001      	beq.n	8002bb4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002bb0:	f000 fb6a 	bl	8003288 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002bb4:	4b05      	ldr	r3, [pc, #20]	; (8002bcc <MX_USART1_UART_Init+0x94>)
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f004 ff7c 	bl	8007ab4 <HAL_UARTEx_DisableFifoMode>
 8002bbc:	1e03      	subs	r3, r0, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002bc0:	f000 fb62 	bl	8003288 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002bc4:	46c0      	nop			; (mov r8, r8)
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	200007d8 	.word	0x200007d8
 8002bd0:	40013800 	.word	0x40013800

08002bd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002bd8:	4b23      	ldr	r3, [pc, #140]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002bda:	4a24      	ldr	r2, [pc, #144]	; (8002c6c <MX_USART2_UART_Init+0x98>)
 8002bdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002bde:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002be0:	22e1      	movs	r2, #225	; 0xe1
 8002be2:	0252      	lsls	r2, r2, #9
 8002be4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002be6:	4b20      	ldr	r3, [pc, #128]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002bec:	4b1e      	ldr	r3, [pc, #120]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bf2:	4b1d      	ldr	r3, [pc, #116]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bf8:	4b1b      	ldr	r3, [pc, #108]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002bfa:	220c      	movs	r2, #12
 8002bfc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bfe:	4b1a      	ldr	r3, [pc, #104]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c04:	4b18      	ldr	r3, [pc, #96]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c0a:	4b17      	ldr	r3, [pc, #92]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c10:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c16:	4b14      	ldr	r3, [pc, #80]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c1c:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f004 f8ac 	bl	8006d7c <HAL_UART_Init>
 8002c24:	1e03      	subs	r3, r0, #0
 8002c26:	d001      	beq.n	8002c2c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002c28:	f000 fb2e 	bl	8003288 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c2c:	4b0e      	ldr	r3, [pc, #56]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c2e:	2100      	movs	r1, #0
 8002c30:	0018      	movs	r0, r3
 8002c32:	f004 ff79 	bl	8007b28 <HAL_UARTEx_SetTxFifoThreshold>
 8002c36:	1e03      	subs	r3, r0, #0
 8002c38:	d001      	beq.n	8002c3e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002c3a:	f000 fb25 	bl	8003288 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c40:	2100      	movs	r1, #0
 8002c42:	0018      	movs	r0, r3
 8002c44:	f004 ffb0 	bl	8007ba8 <HAL_UARTEx_SetRxFifoThreshold>
 8002c48:	1e03      	subs	r3, r0, #0
 8002c4a:	d001      	beq.n	8002c50 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002c4c:	f000 fb1c 	bl	8003288 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002c50:	4b05      	ldr	r3, [pc, #20]	; (8002c68 <MX_USART2_UART_Init+0x94>)
 8002c52:	0018      	movs	r0, r3
 8002c54:	f004 ff2e 	bl	8007ab4 <HAL_UARTEx_DisableFifoMode>
 8002c58:	1e03      	subs	r3, r0, #0
 8002c5a:	d001      	beq.n	8002c60 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002c5c:	f000 fb14 	bl	8003288 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c60:	46c0      	nop			; (mov r8, r8)
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	2000086c 	.word	0x2000086c
 8002c6c:	40004400 	.word	0x40004400

08002c70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002c74:	4b16      	ldr	r3, [pc, #88]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002c76:	4a17      	ldr	r2, [pc, #92]	; (8002cd4 <MX_USART3_UART_Init+0x64>)
 8002c78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002c7a:	4b15      	ldr	r3, [pc, #84]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002c7c:	2296      	movs	r2, #150	; 0x96
 8002c7e:	0192      	lsls	r2, r2, #6
 8002c80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c82:	4b13      	ldr	r3, [pc, #76]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c88:	4b11      	ldr	r3, [pc, #68]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c8e:	4b10      	ldr	r3, [pc, #64]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c94:	4b0e      	ldr	r3, [pc, #56]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002c96:	220c      	movs	r2, #12
 8002c98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9a:	4b0d      	ldr	r3, [pc, #52]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca0:	4b0b      	ldr	r3, [pc, #44]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ca6:	4b0a      	ldr	r3, [pc, #40]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cac:	4b08      	ldr	r3, [pc, #32]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cb2:	4b07      	ldr	r3, [pc, #28]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002cb8:	4b05      	ldr	r3, [pc, #20]	; (8002cd0 <MX_USART3_UART_Init+0x60>)
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f004 f85e 	bl	8006d7c <HAL_UART_Init>
 8002cc0:	1e03      	subs	r3, r0, #0
 8002cc2:	d001      	beq.n	8002cc8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002cc4:	f000 fae0 	bl	8003288 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002cc8:	46c0      	nop			; (mov r8, r8)
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	46c0      	nop			; (mov r8, r8)
 8002cd0:	20000900 	.word	0x20000900
 8002cd4:	40004800 	.word	0x40004800

08002cd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b08b      	sub	sp, #44	; 0x2c
 8002cdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cde:	2414      	movs	r4, #20
 8002ce0:	193b      	adds	r3, r7, r4
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	2314      	movs	r3, #20
 8002ce6:	001a      	movs	r2, r3
 8002ce8:	2100      	movs	r1, #0
 8002cea:	f009 fb6b 	bl	800c3c4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cee:	4b57      	ldr	r3, [pc, #348]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002cf0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cf2:	4b56      	ldr	r3, [pc, #344]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002cf4:	2104      	movs	r1, #4
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	635a      	str	r2, [r3, #52]	; 0x34
 8002cfa:	4b54      	ldr	r3, [pc, #336]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002cfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cfe:	2204      	movs	r2, #4
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
 8002d04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d06:	4b51      	ldr	r3, [pc, #324]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d0a:	4b50      	ldr	r3, [pc, #320]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d0c:	2120      	movs	r1, #32
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	635a      	str	r2, [r3, #52]	; 0x34
 8002d12:	4b4e      	ldr	r3, [pc, #312]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d16:	2220      	movs	r2, #32
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1e:	4b4b      	ldr	r3, [pc, #300]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d22:	4b4a      	ldr	r3, [pc, #296]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d24:	2101      	movs	r1, #1
 8002d26:	430a      	orrs	r2, r1
 8002d28:	635a      	str	r2, [r3, #52]	; 0x34
 8002d2a:	4b48      	ldr	r3, [pc, #288]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d2e:	2201      	movs	r2, #1
 8002d30:	4013      	ands	r3, r2
 8002d32:	60bb      	str	r3, [r7, #8]
 8002d34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d36:	4b45      	ldr	r3, [pc, #276]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d3a:	4b44      	ldr	r3, [pc, #272]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d3c:	2102      	movs	r1, #2
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	635a      	str	r2, [r3, #52]	; 0x34
 8002d42:	4b42      	ldr	r3, [pc, #264]	; (8002e4c <MX_GPIO_Init+0x174>)
 8002d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d46:	2202      	movs	r2, #2
 8002d48:	4013      	ands	r3, r2
 8002d4a:	607b      	str	r3, [r7, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L86_RST_Pin|L86_PWR_SW_Pin, GPIO_PIN_RESET);
 8002d4e:	2388      	movs	r3, #136	; 0x88
 8002d50:	015b      	lsls	r3, r3, #5
 8002d52:	483f      	ldr	r0, [pc, #252]	; (8002e50 <MX_GPIO_Init+0x178>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	0019      	movs	r1, r3
 8002d58:	f001 f9b3 	bl	80040c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RST_Pin|ASTRO_WAKEUP_Pin, GPIO_PIN_RESET);
 8002d5c:	493d      	ldr	r1, [pc, #244]	; (8002e54 <MX_GPIO_Init+0x17c>)
 8002d5e:	23a0      	movs	r3, #160	; 0xa0
 8002d60:	05db      	lsls	r3, r3, #23
 8002d62:	2200      	movs	r2, #0
 8002d64:	0018      	movs	r0, r3
 8002d66:	f001 f9ac 	bl	80040c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LIS_SPI1_CS_GPIO_Port, LIS_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002d6a:	2380      	movs	r3, #128	; 0x80
 8002d6c:	01db      	lsls	r3, r3, #7
 8002d6e:	483a      	ldr	r0, [pc, #232]	; (8002e58 <MX_GPIO_Init+0x180>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	0019      	movs	r1, r3
 8002d74:	f001 f9a5 	bl	80040c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L86_RST_Pin L86_PWR_SW_Pin */
  GPIO_InitStruct.Pin = L86_RST_Pin|L86_PWR_SW_Pin;
 8002d78:	193b      	adds	r3, r7, r4
 8002d7a:	2288      	movs	r2, #136	; 0x88
 8002d7c:	0152      	lsls	r2, r2, #5
 8002d7e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d80:	193b      	adds	r3, r7, r4
 8002d82:	2201      	movs	r2, #1
 8002d84:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d86:	193b      	adds	r3, r7, r4
 8002d88:	2200      	movs	r2, #0
 8002d8a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d8c:	193b      	adds	r3, r7, r4
 8002d8e:	2200      	movs	r2, #0
 8002d90:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d92:	193b      	adds	r3, r7, r4
 8002d94:	4a2e      	ldr	r2, [pc, #184]	; (8002e50 <MX_GPIO_Init+0x178>)
 8002d96:	0019      	movs	r1, r3
 8002d98:	0010      	movs	r0, r2
 8002d9a:	f000 ff41 	bl	8003c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin ASTRO_PWR_SW_Pin ASTRO_RST_Pin ASTRO_WAKEUP_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|ASTRO_PWR_SW_Pin|ASTRO_RST_Pin|ASTRO_WAKEUP_Pin;
 8002d9e:	193b      	adds	r3, r7, r4
 8002da0:	4a2c      	ldr	r2, [pc, #176]	; (8002e54 <MX_GPIO_Init+0x17c>)
 8002da2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da4:	193b      	adds	r3, r7, r4
 8002da6:	2201      	movs	r2, #1
 8002da8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002daa:	193b      	adds	r3, r7, r4
 8002dac:	2200      	movs	r2, #0
 8002dae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db0:	193b      	adds	r3, r7, r4
 8002db2:	2200      	movs	r2, #0
 8002db4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db6:	193a      	adds	r2, r7, r4
 8002db8:	23a0      	movs	r3, #160	; 0xa0
 8002dba:	05db      	lsls	r3, r3, #23
 8002dbc:	0011      	movs	r1, r2
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	f000 ff2e 	bl	8003c20 <HAL_GPIO_Init>

  /*Configure GPIO pin : LIS_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = LIS_SPI1_CS_Pin;
 8002dc4:	0021      	movs	r1, r4
 8002dc6:	187b      	adds	r3, r7, r1
 8002dc8:	2280      	movs	r2, #128	; 0x80
 8002dca:	01d2      	lsls	r2, r2, #7
 8002dcc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dce:	000c      	movs	r4, r1
 8002dd0:	193b      	adds	r3, r7, r4
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	193b      	adds	r3, r7, r4
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ddc:	193b      	adds	r3, r7, r4
 8002dde:	2200      	movs	r2, #0
 8002de0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LIS_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8002de2:	193b      	adds	r3, r7, r4
 8002de4:	4a1c      	ldr	r2, [pc, #112]	; (8002e58 <MX_GPIO_Init+0x180>)
 8002de6:	0019      	movs	r1, r3
 8002de8:	0010      	movs	r0, r2
 8002dea:	f000 ff19 	bl	8003c20 <HAL_GPIO_Init>

  /*Configure GPIO pin : ASTRO_EVT_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin;
 8002dee:	193b      	adds	r3, r7, r4
 8002df0:	2280      	movs	r2, #128	; 0x80
 8002df2:	0152      	lsls	r2, r2, #5
 8002df4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002df6:	193b      	adds	r3, r7, r4
 8002df8:	2200      	movs	r2, #0
 8002dfa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dfc:	193b      	adds	r3, r7, r4
 8002dfe:	2200      	movs	r2, #0
 8002e00:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ASTRO_EVT_GPIO_Port, &GPIO_InitStruct);
 8002e02:	193a      	adds	r2, r7, r4
 8002e04:	23a0      	movs	r3, #160	; 0xa0
 8002e06:	05db      	lsls	r3, r3, #23
 8002e08:	0011      	movs	r1, r2
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f000 ff08 	bl	8003c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS_INT1_EXTI8_Pin LIS_INT2_EXTI9_Pin */
  GPIO_InitStruct.Pin = LIS_INT1_EXTI8_Pin|LIS_INT2_EXTI9_Pin;
 8002e10:	0021      	movs	r1, r4
 8002e12:	187b      	adds	r3, r7, r1
 8002e14:	22c0      	movs	r2, #192	; 0xc0
 8002e16:	0092      	lsls	r2, r2, #2
 8002e18:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e1a:	187b      	adds	r3, r7, r1
 8002e1c:	2288      	movs	r2, #136	; 0x88
 8002e1e:	0352      	lsls	r2, r2, #13
 8002e20:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e22:	187b      	adds	r3, r7, r1
 8002e24:	2200      	movs	r2, #0
 8002e26:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	4a0b      	ldr	r2, [pc, #44]	; (8002e58 <MX_GPIO_Init+0x180>)
 8002e2c:	0019      	movs	r1, r3
 8002e2e:	0010      	movs	r0, r2
 8002e30:	f000 fef6 	bl	8003c20 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002e34:	2200      	movs	r2, #0
 8002e36:	2100      	movs	r1, #0
 8002e38:	2007      	movs	r0, #7
 8002e3a:	f000 febb 	bl	8003bb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002e3e:	2007      	movs	r0, #7
 8002e40:	f000 fecd 	bl	8003bde <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e44:	46c0      	nop			; (mov r8, r8)
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b00b      	add	sp, #44	; 0x2c
 8002e4a:	bd90      	pop	{r4, r7, pc}
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	50000800 	.word	0x50000800
 8002e54:	00008860 	.word	0x00008860
 8002e58:	50000400 	.word	0x50000400

08002e5c <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	0018      	movs	r0, r3
 8002e68:	f7fd f94c 	bl	8000104 <strlen>
 8002e6c:	0003      	movs	r3, r0
 8002e6e:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2bfa      	cmp	r3, #250	; 0xfa
 8002e74:	d908      	bls.n	8002e88 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8002e76:	23fa      	movs	r3, #250	; 0xfa
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	490d      	ldr	r1, [pc, #52]	; (8002eb0 <send_debug_logs+0x54>)
 8002e7c:	480d      	ldr	r0, [pc, #52]	; (8002eb4 <send_debug_logs+0x58>)
 8002e7e:	222a      	movs	r2, #42	; 0x2a
 8002e80:	f004 f812 	bl	8006ea8 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 8002e84:	23fa      	movs	r3, #250	; 0xfa
 8002e86:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	23fa      	movs	r3, #250	; 0xfa
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	4808      	ldr	r0, [pc, #32]	; (8002eb4 <send_debug_logs+0x58>)
 8002e94:	f004 f808 	bl	8006ea8 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8002e98:	23fa      	movs	r3, #250	; 0xfa
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4906      	ldr	r1, [pc, #24]	; (8002eb8 <send_debug_logs+0x5c>)
 8002e9e:	4805      	ldr	r0, [pc, #20]	; (8002eb4 <send_debug_logs+0x58>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f004 f801 	bl	8006ea8 <HAL_UART_Transmit>
}
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	b004      	add	sp, #16
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	46c0      	nop			; (mov r8, r8)
 8002eb0:	08012f3c 	.word	0x08012f3c
 8002eb4:	2000086c 	.word	0x2000086c
 8002eb8:	08012f68 	.word	0x08012f68

08002ebc <reset_astronode>:
void reset_astronode ( void )
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	0119      	lsls	r1, r3, #4
 8002ec4:	23a0      	movs	r3, #160	; 0xa0
 8002ec6:	05db      	lsls	r3, r3, #23
 8002ec8:	2201      	movs	r2, #1
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f001 f8f9 	bl	80040c2 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8002ed0:	2001      	movs	r0, #1
 8002ed2:	f000 fd8d 	bl	80039f0 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8002ed6:	2380      	movs	r3, #128	; 0x80
 8002ed8:	0119      	lsls	r1, r3, #4
 8002eda:	23a0      	movs	r3, #160	; 0xa0
 8002edc:	05db      	lsls	r3, r3, #23
 8002ede:	2200      	movs	r2, #0
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f001 f8ee 	bl	80040c2 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8002ee6:	20fa      	movs	r0, #250	; 0xfa
 8002ee8:	f000 fd82 	bl	80039f0 <HAL_Delay>
}
 8002eec:	46c0      	nop			; (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 8002efe:	4b0a      	ldr	r3, [pc, #40]	; (8002f28 <send_astronode_request+0x34>)
 8002f00:	0018      	movs	r0, r3
 8002f02:	f7ff ffab 	bl	8002e5c <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	0018      	movs	r0, r3
 8002f0a:	f7ff ffa7 	bl	8002e5c <send_debug_logs>

    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	23fa      	movs	r3, #250	; 0xfa
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	4804      	ldr	r0, [pc, #16]	; (8002f2c <send_astronode_request+0x38>)
 8002f1a:	f003 ffc5 	bl	8006ea8 <HAL_UART_Transmit>
}
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	46bd      	mov	sp, r7
 8002f22:	b002      	add	sp, #8
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	46c0      	nop			; (mov r8, r8)
 8002f28:	08012f6c 	.word	0x08012f6c
 8002f2c:	200007d8 	.word	0x200007d8

08002f30 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 8002f38:	6879      	ldr	r1, [r7, #4]
 8002f3a:	4806      	ldr	r0, [pc, #24]	; (8002f54 <is_astronode_character_received+0x24>)
 8002f3c:	2364      	movs	r3, #100	; 0x64
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f004 f84e 	bl	8006fe0 <HAL_UART_Receive>
 8002f44:	0003      	movs	r3, r0
 8002f46:	425a      	negs	r2, r3
 8002f48:	4153      	adcs	r3, r2
 8002f4a:	b2db      	uxtb	r3, r3
}
 8002f4c:	0018      	movs	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	b002      	add	sp, #8
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	200007d8 	.word	0x200007d8

08002f58 <is_evt_pin_high>:
bool is_evt_pin_high ( void )
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( GPIOA , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 8002f5c:	2380      	movs	r3, #128	; 0x80
 8002f5e:	015a      	lsls	r2, r3, #5
 8002f60:	23a0      	movs	r3, #160	; 0xa0
 8002f62:	05db      	lsls	r3, r3, #23
 8002f64:	0011      	movs	r1, r2
 8002f66:	0018      	movs	r0, r3
 8002f68:	f001 f88e 	bl	8004088 <HAL_GPIO_ReadPin>
 8002f6c:	0003      	movs	r3, r0
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	425a      	negs	r2, r3
 8002f72:	4153      	adcs	r3, r2
 8002f74:	b2db      	uxtb	r3, r3
}
 8002f76:	0018      	movs	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <get_systick>:
		astronode_send_cmd_rr () ;
		astronode_send_cmd_cr () ;
	}
}
uint32_t get_systick ( void )
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8002f80:	f000 fd2c 	bl	80039dc <HAL_GetTick>
 8002f84:	0003      	movs	r3, r0
}
 8002f86:	0018      	movs	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	000a      	movs	r2, r1
 8002f96:	1cbb      	adds	r3, r7, #2
 8002f98:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 8002f9a:	f7ff ffef 	bl	8002f7c <get_systick>
 8002f9e:	0002      	movs	r2, r0
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	1cba      	adds	r2, r7, #2
 8002fa6:	8812      	ldrh	r2, [r2, #0]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	419b      	sbcs	r3, r3
 8002fac:	425b      	negs	r3, r3
 8002fae:	b2db      	uxtb	r3, r3
}
 8002fb0:	0018      	movs	r0, r3
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	b002      	add	sp, #8
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <my_astro_on>:
void my_ldg_off ( void )
{
	HAL_GPIO_WritePin ( GPIOA , LDG_Pin , GPIO_PIN_RESET ) ;
}
void my_astro_on ( void )
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
	HAL_UART_DeInit		( HUART_ASTRO ) ;
 8002fbc:	4b11      	ldr	r3, [pc, #68]	; (8003004 <my_astro_on+0x4c>)
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f003 ff32 	bl	8006e28 <HAL_UART_DeInit>
	HAL_GPIO_WritePin 	( ASTRO_WAKEUP_GPIO_Port , ASTRO_WAKEUP_Pin , GPIO_PIN_RESET ) ;
 8002fc4:	2380      	movs	r3, #128	; 0x80
 8002fc6:	0219      	lsls	r1, r3, #8
 8002fc8:	23a0      	movs	r3, #160	; 0xa0
 8002fca:	05db      	lsls	r3, r3, #23
 8002fcc:	2200      	movs	r2, #0
 8002fce:	0018      	movs	r0, r3
 8002fd0:	f001 f877 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin 	( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	0119      	lsls	r1, r3, #4
 8002fd8:	23a0      	movs	r3, #160	; 0xa0
 8002fda:	05db      	lsls	r3, r3, #23
 8002fdc:	2200      	movs	r2, #0
 8002fde:	0018      	movs	r0, r3
 8002fe0:	f001 f86f 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin	( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8002fe4:	23a0      	movs	r3, #160	; 0xa0
 8002fe6:	05db      	lsls	r3, r3, #23
 8002fe8:	2201      	movs	r2, #1
 8002fea:	2140      	movs	r1, #64	; 0x40
 8002fec:	0018      	movs	r0, r3
 8002fee:	f001 f868 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_Delay 			( 1 ) ;
 8002ff2:	2001      	movs	r0, #1
 8002ff4:	f000 fcfc 	bl	80039f0 <HAL_Delay>
	MX_USART1_UART_Init () ;
 8002ff8:	f7ff fd9e 	bl	8002b38 <MX_USART1_UART_Init>
}
 8002ffc:	46c0      	nop			; (mov r8, r8)
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	200007d8 	.word	0x200007d8

08003008 <my_astro_off>:
void my_astro_off ( void )
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
	HAL_UART_DeInit		( HUART_ASTRO ) ;
 800300c:	4b10      	ldr	r3, [pc, #64]	; (8003050 <my_astro_off+0x48>)
 800300e:	0018      	movs	r0, r3
 8003010:	f003 ff0a 	bl	8006e28 <HAL_UART_DeInit>
	HAL_GPIO_WritePin 	( ASTRO_WAKEUP_GPIO_Port , ASTRO_WAKEUP_Pin , GPIO_PIN_RESET ) ;
 8003014:	2380      	movs	r3, #128	; 0x80
 8003016:	0219      	lsls	r1, r3, #8
 8003018:	23a0      	movs	r3, #160	; 0xa0
 800301a:	05db      	lsls	r3, r3, #23
 800301c:	2200      	movs	r2, #0
 800301e:	0018      	movs	r0, r3
 8003020:	f001 f84f 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin 	( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8003024:	2380      	movs	r3, #128	; 0x80
 8003026:	0119      	lsls	r1, r3, #4
 8003028:	23a0      	movs	r3, #160	; 0xa0
 800302a:	05db      	lsls	r3, r3, #23
 800302c:	2200      	movs	r2, #0
 800302e:	0018      	movs	r0, r3
 8003030:	f001 f847 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_Delay 			( 1 ) ;
 8003034:	2001      	movs	r0, #1
 8003036:	f000 fcdb 	bl	80039f0 <HAL_Delay>
	HAL_GPIO_WritePin 	( GPIOA , ASTRO_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 800303a:	23a0      	movs	r3, #160	; 0xa0
 800303c:	05db      	lsls	r3, r3, #23
 800303e:	2200      	movs	r2, #0
 8003040:	2140      	movs	r1, #64	; 0x40
 8003042:	0018      	movs	r0, r3
 8003044:	f001 f83d 	bl	80040c2 <HAL_GPIO_WritePin>
}
 8003048:	46c0      	nop			; (mov r8, r8)
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	46c0      	nop			; (mov r8, r8)
 8003050:	200007d8 	.word	0x200007d8

08003054 <my_lx6_on>:
void my_lx6_on ( void )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003058:	2380      	movs	r3, #128	; 0x80
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4808      	ldr	r0, [pc, #32]	; (8003080 <my_lx6_on+0x2c>)
 800305e:	2201      	movs	r2, #1
 8003060:	0019      	movs	r1, r3
 8003062:	f001 f82e 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_SET ) ;
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	015b      	lsls	r3, r3, #5
 800306a:	4805      	ldr	r0, [pc, #20]	; (8003080 <my_lx6_on+0x2c>)
 800306c:	2201      	movs	r2, #1
 800306e:	0019      	movs	r1, r3
 8003070:	f001 f827 	bl	80040c2 <HAL_GPIO_WritePin>
	MX_USART3_UART_Init () ;
 8003074:	f7ff fdfc 	bl	8002c70 <MX_USART3_UART_Init>
}
 8003078:	46c0      	nop			; (mov r8, r8)
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	50000800 	.word	0x50000800

08003084 <my_lx6_off>:
void my_lx6_off ( void )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin ( GPIOC , L86_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 8003088:	2380      	movs	r3, #128	; 0x80
 800308a:	005b      	lsls	r3, r3, #1
 800308c:	4809      	ldr	r0, [pc, #36]	; (80030b4 <my_lx6_off+0x30>)
 800308e:	2200      	movs	r2, #0
 8003090:	0019      	movs	r1, r3
 8003092:	f001 f816 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GPIOC , L86_RST_Pin , GPIO_PIN_RESET ) ;
 8003096:	2380      	movs	r3, #128	; 0x80
 8003098:	015b      	lsls	r3, r3, #5
 800309a:	4806      	ldr	r0, [pc, #24]	; (80030b4 <my_lx6_off+0x30>)
 800309c:	2200      	movs	r2, #0
 800309e:	0019      	movs	r1, r3
 80030a0:	f001 f80f 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_UART_DeInit ( HUART_Lx6 ) ;
 80030a4:	4b04      	ldr	r3, [pc, #16]	; (80030b8 <my_lx6_off+0x34>)
 80030a6:	0018      	movs	r0, r3
 80030a8:	f003 febe 	bl	8006e28 <HAL_UART_DeInit>
}
 80030ac:	46c0      	nop			; (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	50000800 	.word	0x50000800
 80030b8:	20000900 	.word	0x20000900

080030bc <my_lis2dw12_platform_write>:
int32_t my_lis2dw12_platform_write ( void *handle , uint8_t reg , const uint8_t *bufp , uint16_t len )
{
 80030bc:	b5b0      	push	{r4, r5, r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	0008      	movs	r0, r1
 80030c6:	607a      	str	r2, [r7, #4]
 80030c8:	0019      	movs	r1, r3
 80030ca:	240b      	movs	r4, #11
 80030cc:	193b      	adds	r3, r7, r4
 80030ce:	1c02      	adds	r2, r0, #0
 80030d0:	701a      	strb	r2, [r3, #0]
 80030d2:	2508      	movs	r5, #8
 80030d4:	197b      	adds	r3, r7, r5
 80030d6:	1c0a      	adds	r2, r1, #0
 80030d8:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( LIS_SPI1_CS_GPIO_Port , LIS_SPI1_CS_Pin , GPIO_PIN_RESET ) ;
 80030da:	2380      	movs	r3, #128	; 0x80
 80030dc:	01db      	lsls	r3, r3, #7
 80030de:	4812      	ldr	r0, [pc, #72]	; (8003128 <my_lis2dw12_platform_write+0x6c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	0019      	movs	r1, r3
 80030e4:	f000 ffed 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 80030e8:	2014      	movs	r0, #20
 80030ea:	f000 fc81 	bl	80039f0 <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 80030ee:	23fa      	movs	r3, #250	; 0xfa
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	1939      	adds	r1, r7, r4
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f002 fcbc 	bl	8005a74 <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 80030fc:	23fa      	movs	r3, #250	; 0xfa
 80030fe:	009c      	lsls	r4, r3, #2
 8003100:	197b      	adds	r3, r7, r5
 8003102:	881a      	ldrh	r2, [r3, #0]
 8003104:	6879      	ldr	r1, [r7, #4]
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	0023      	movs	r3, r4
 800310a:	f002 fcb3 	bl	8005a74 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( LIS_SPI1_CS_GPIO_Port , LIS_SPI1_CS_Pin , GPIO_PIN_SET) ;
 800310e:	2380      	movs	r3, #128	; 0x80
 8003110:	01db      	lsls	r3, r3, #7
 8003112:	4805      	ldr	r0, [pc, #20]	; (8003128 <my_lis2dw12_platform_write+0x6c>)
 8003114:	2201      	movs	r2, #1
 8003116:	0019      	movs	r1, r3
 8003118:	f000 ffd3 	bl	80040c2 <HAL_GPIO_WritePin>

	return 0;
 800311c:	2300      	movs	r3, #0
}
 800311e:	0018      	movs	r0, r3
 8003120:	46bd      	mov	sp, r7
 8003122:	b004      	add	sp, #16
 8003124:	bdb0      	pop	{r4, r5, r7, pc}
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	50000400 	.word	0x50000400

0800312c <my_lis2dw12_platform_read>:
int32_t my_lis2dw12_platform_read ( void *handle , uint8_t reg , uint8_t *bufp , uint16_t len )
{
 800312c:	b5b0      	push	{r4, r5, r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	0008      	movs	r0, r1
 8003136:	607a      	str	r2, [r7, #4]
 8003138:	0019      	movs	r1, r3
 800313a:	240b      	movs	r4, #11
 800313c:	193b      	adds	r3, r7, r4
 800313e:	1c02      	adds	r2, r0, #0
 8003140:	701a      	strb	r2, [r3, #0]
 8003142:	2508      	movs	r5, #8
 8003144:	197b      	adds	r3, r7, r5
 8003146:	1c0a      	adds	r2, r1, #0
 8003148:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 800314a:	193b      	adds	r3, r7, r4
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	2280      	movs	r2, #128	; 0x80
 8003150:	4252      	negs	r2, r2
 8003152:	4313      	orrs	r3, r2
 8003154:	b2da      	uxtb	r2, r3
 8003156:	193b      	adds	r3, r7, r4
 8003158:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( LIS_SPI1_CS_GPIO_Port , LIS_SPI1_CS_Pin , GPIO_PIN_RESET) ;
 800315a:	2380      	movs	r3, #128	; 0x80
 800315c:	01db      	lsls	r3, r3, #7
 800315e:	4812      	ldr	r0, [pc, #72]	; (80031a8 <my_lis2dw12_platform_read+0x7c>)
 8003160:	2200      	movs	r2, #0
 8003162:	0019      	movs	r1, r3
 8003164:	f000 ffad 	bl	80040c2 <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8003168:	2014      	movs	r0, #20
 800316a:	f000 fc41 	bl	80039f0 <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 800316e:	23fa      	movs	r3, #250	; 0xfa
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	1939      	adds	r1, r7, r4
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	2201      	movs	r2, #1
 8003178:	f002 fc7c 	bl	8005a74 <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 800317c:	23fa      	movs	r3, #250	; 0xfa
 800317e:	009c      	lsls	r4, r3, #2
 8003180:	197b      	adds	r3, r7, r5
 8003182:	881a      	ldrh	r2, [r3, #0]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	0023      	movs	r3, r4
 800318a:	f002 fdcb 	bl	8005d24 <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( LIS_SPI1_CS_GPIO_Port , LIS_SPI1_CS_Pin , GPIO_PIN_SET) ;
 800318e:	2380      	movs	r3, #128	; 0x80
 8003190:	01db      	lsls	r3, r3, #7
 8003192:	4805      	ldr	r0, [pc, #20]	; (80031a8 <my_lis2dw12_platform_read+0x7c>)
 8003194:	2201      	movs	r2, #1
 8003196:	0019      	movs	r1, r3
 8003198:	f000 ff93 	bl	80040c2 <HAL_GPIO_WritePin>

	return 0;
 800319c:	2300      	movs	r3, #0
}
 800319e:	0018      	movs	r0, r3
 80031a0:	46bd      	mov	sp, r7
 80031a2:	b004      	add	sp, #16
 80031a4:	bdb0      	pop	{r4, r5, r7, pc}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	50000400 	.word	0x50000400

080031ac <is_system_initialized>:
bool is_system_initialized ( void )
{
 80031ac:	b590      	push	{r4, r7, lr}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
	uint16_t yyyy ;

	uint32_t commn_ts = astronode_send_rtc_rr () ;
 80031b2:	f005 fa91 	bl	80086d8 <astronode_send_rtc_rr>
 80031b6:	0003      	movs	r3, r0
 80031b8:	607b      	str	r3, [r7, #4]

	yyyy = my_rtc_get_time_s ( rtc_dt_s ) ;
 80031ba:	1cbc      	adds	r4, r7, #2
 80031bc:	4b0c      	ldr	r3, [pc, #48]	; (80031f0 <is_system_initialized+0x44>)
 80031be:	0018      	movs	r0, r3
 80031c0:	f007 f8fa 	bl	800a3b8 <my_rtc_get_time_s>
 80031c4:	0003      	movs	r3, r0
 80031c6:	8023      	strh	r3, [r4, #0]
	send_debug_logs ( rtc_dt_s ) ;
 80031c8:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <is_system_initialized+0x44>)
 80031ca:	0018      	movs	r0, r3
 80031cc:	f7ff fe46 	bl	8002e5c <send_debug_logs>
	if ( yyyy >= FIRMWARE_RELEASE_YEAR || commn_ts != 0 )
 80031d0:	1cbb      	adds	r3, r7, #2
 80031d2:	881b      	ldrh	r3, [r3, #0]
 80031d4:	4a07      	ldr	r2, [pc, #28]	; (80031f4 <is_system_initialized+0x48>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d802      	bhi.n	80031e0 <is_system_initialized+0x34>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d001      	beq.n	80031e4 <is_system_initialized+0x38>
	{
		return true ;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e000      	b.n	80031e6 <is_system_initialized+0x3a>
	}
	return false ;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	0018      	movs	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	b003      	add	sp, #12
 80031ec:	bd90      	pop	{r4, r7, pc}
 80031ee:	46c0      	nop			; (mov r8, r8)
 80031f0:	200009f8 	.word	0x200009f8
 80031f4:	000007e6 	.word	0x000007e6

080031f8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a0a      	ldr	r2, [pc, #40]	; (8003230 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d10d      	bne.n	8003226 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		tim_seconds++ ;
 800320a:	4b0a      	ldr	r3, [pc, #40]	; (8003234 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800320c:	881b      	ldrh	r3, [r3, #0]
 800320e:	3301      	adds	r3, #1
 8003210:	b29a      	uxth	r2, r3
 8003212:	4b08      	ldr	r3, [pc, #32]	; (8003234 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003214:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 8003216:	4b07      	ldr	r3, [pc, #28]	; (8003234 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003218:	881a      	ldrh	r2, [r3, #0]
 800321a:	23e1      	movs	r3, #225	; 0xe1
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	429a      	cmp	r2, r3
 8003220:	d901      	bls.n	8003226 <HAL_TIM_PeriodElapsedCallback+0x2e>
		  {
			  HAL_NVIC_SystemReset () ;
 8003222:	f000 fcec 	bl	8003bfe <HAL_NVIC_SystemReset>
		  }
	}
}
 8003226:	46c0      	nop			; (mov r8, r8)
 8003228:	46bd      	mov	sp, r7
 800322a:	b002      	add	sp, #8
 800322c:	bd80      	pop	{r7, pc}
 800322e:	46c0      	nop			; (mov r8, r8)
 8003230:	40001000 	.word	0x40001000
 8003234:	20000a24 	.word	0x20000a24

08003238 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	0002      	movs	r2, r0
 8003240:	1dbb      	adds	r3, r7, #6
 8003242:	801a      	strh	r2, [r3, #0]
	if ( GPIO_Pin == 0x100 )
 8003244:	1dbb      	adds	r3, r7, #6
 8003246:	881a      	ldrh	r2, [r3, #0]
 8003248:	2380      	movs	r3, #128	; 0x80
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	429a      	cmp	r2, r3
 800324e:	d110      	bne.n	8003272 <HAL_GPIO_EXTI_Rising_Callback+0x3a>
	{
		is_acc_int1_wkup_flag = true ;
 8003250:	4b0a      	ldr	r3, [pc, #40]	; (800327c <HAL_GPIO_EXTI_Rising_Callback+0x44>)
 8003252:	2201      	movs	r2, #1
 8003254:	701a      	strb	r2, [r3, #0]
		dbg_buff[0] = 0 ;
 8003256:	4b0a      	ldr	r3, [pc, #40]	; (8003280 <HAL_GPIO_EXTI_Rising_Callback+0x48>)
 8003258:	2200      	movs	r2, #0
 800325a:	701a      	strb	r2, [r3, #0]
		sprintf ( dbg_buff , "INT on GPIO_Pin %04x detected!\n" , GPIO_Pin ) ;
 800325c:	1dbb      	adds	r3, r7, #6
 800325e:	881a      	ldrh	r2, [r3, #0]
 8003260:	4908      	ldr	r1, [pc, #32]	; (8003284 <HAL_GPIO_EXTI_Rising_Callback+0x4c>)
 8003262:	4b07      	ldr	r3, [pc, #28]	; (8003280 <HAL_GPIO_EXTI_Rising_Callback+0x48>)
 8003264:	0018      	movs	r0, r3
 8003266:	f009 f817 	bl	800c298 <sprintf>
		send_debug_logs ( dbg_buff ) ;
 800326a:	4b05      	ldr	r3, [pc, #20]	; (8003280 <HAL_GPIO_EXTI_Rising_Callback+0x48>)
 800326c:	0018      	movs	r0, r3
 800326e:	f7ff fdf5 	bl	8002e5c <send_debug_logs>
	}
}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	46bd      	mov	sp, r7
 8003276:	b002      	add	sp, #8
 8003278:	bd80      	pop	{r7, pc}
 800327a:	46c0      	nop			; (mov r8, r8)
 800327c:	20000ba4 	.word	0x20000ba4
 8003280:	20000994 	.word	0x20000994
 8003284:	08013000 	.word	0x08013000

08003288 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800328c:	b672      	cpsid	i
}
 800328e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003290:	e7fe      	b.n	8003290 <Error_Handler+0x8>
	...

08003294 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800329a:	4b0f      	ldr	r3, [pc, #60]	; (80032d8 <HAL_MspInit+0x44>)
 800329c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800329e:	4b0e      	ldr	r3, [pc, #56]	; (80032d8 <HAL_MspInit+0x44>)
 80032a0:	2101      	movs	r1, #1
 80032a2:	430a      	orrs	r2, r1
 80032a4:	641a      	str	r2, [r3, #64]	; 0x40
 80032a6:	4b0c      	ldr	r3, [pc, #48]	; (80032d8 <HAL_MspInit+0x44>)
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	2201      	movs	r2, #1
 80032ac:	4013      	ands	r3, r2
 80032ae:	607b      	str	r3, [r7, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032b2:	4b09      	ldr	r3, [pc, #36]	; (80032d8 <HAL_MspInit+0x44>)
 80032b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032b6:	4b08      	ldr	r3, [pc, #32]	; (80032d8 <HAL_MspInit+0x44>)
 80032b8:	2180      	movs	r1, #128	; 0x80
 80032ba:	0549      	lsls	r1, r1, #21
 80032bc:	430a      	orrs	r2, r1
 80032be:	63da      	str	r2, [r3, #60]	; 0x3c
 80032c0:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <HAL_MspInit+0x44>)
 80032c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80032c4:	2380      	movs	r3, #128	; 0x80
 80032c6:	055b      	lsls	r3, r3, #21
 80032c8:	4013      	ands	r3, r2
 80032ca:	603b      	str	r3, [r7, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	46bd      	mov	sp, r7
 80032d2:	b002      	add	sp, #8
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	40021000 	.word	0x40021000

080032dc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80032dc:	b590      	push	{r4, r7, lr}
 80032de:	b091      	sub	sp, #68	; 0x44
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032e4:	240c      	movs	r4, #12
 80032e6:	193b      	adds	r3, r7, r4
 80032e8:	0018      	movs	r0, r3
 80032ea:	2334      	movs	r3, #52	; 0x34
 80032ec:	001a      	movs	r2, r3
 80032ee:	2100      	movs	r1, #0
 80032f0:	f009 f868 	bl	800c3c4 <memset>
  if(hrtc->Instance==RTC)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a15      	ldr	r2, [pc, #84]	; (8003350 <HAL_RTC_MspInit+0x74>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d124      	bne.n	8003348 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80032fe:	193b      	adds	r3, r7, r4
 8003300:	2280      	movs	r2, #128	; 0x80
 8003302:	0292      	lsls	r2, r2, #10
 8003304:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003306:	193b      	adds	r3, r7, r4
 8003308:	2280      	movs	r2, #128	; 0x80
 800330a:	0092      	lsls	r2, r2, #2
 800330c:	631a      	str	r2, [r3, #48]	; 0x30

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800330e:	193b      	adds	r3, r7, r4
 8003310:	0018      	movs	r0, r3
 8003312:	f001 fc37 	bl	8004b84 <HAL_RCCEx_PeriphCLKConfig>
 8003316:	1e03      	subs	r3, r0, #0
 8003318:	d001      	beq.n	800331e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800331a:	f7ff ffb5 	bl	8003288 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800331e:	4b0d      	ldr	r3, [pc, #52]	; (8003354 <HAL_RTC_MspInit+0x78>)
 8003320:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003322:	4b0c      	ldr	r3, [pc, #48]	; (8003354 <HAL_RTC_MspInit+0x78>)
 8003324:	2180      	movs	r1, #128	; 0x80
 8003326:	0209      	lsls	r1, r1, #8
 8003328:	430a      	orrs	r2, r1
 800332a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800332c:	4b09      	ldr	r3, [pc, #36]	; (8003354 <HAL_RTC_MspInit+0x78>)
 800332e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003330:	4b08      	ldr	r3, [pc, #32]	; (8003354 <HAL_RTC_MspInit+0x78>)
 8003332:	2180      	movs	r1, #128	; 0x80
 8003334:	00c9      	lsls	r1, r1, #3
 8003336:	430a      	orrs	r2, r1
 8003338:	63da      	str	r2, [r3, #60]	; 0x3c
 800333a:	4b06      	ldr	r3, [pc, #24]	; (8003354 <HAL_RTC_MspInit+0x78>)
 800333c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800333e:	2380      	movs	r3, #128	; 0x80
 8003340:	00db      	lsls	r3, r3, #3
 8003342:	4013      	ands	r3, r2
 8003344:	60bb      	str	r3, [r7, #8]
 8003346:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003348:	46c0      	nop			; (mov r8, r8)
 800334a:	46bd      	mov	sp, r7
 800334c:	b011      	add	sp, #68	; 0x44
 800334e:	bd90      	pop	{r4, r7, pc}
 8003350:	40002800 	.word	0x40002800
 8003354:	40021000 	.word	0x40021000

08003358 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003358:	b590      	push	{r4, r7, lr}
 800335a:	b08b      	sub	sp, #44	; 0x2c
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003360:	2414      	movs	r4, #20
 8003362:	193b      	adds	r3, r7, r4
 8003364:	0018      	movs	r0, r3
 8003366:	2314      	movs	r3, #20
 8003368:	001a      	movs	r2, r3
 800336a:	2100      	movs	r1, #0
 800336c:	f009 f82a 	bl	800c3c4 <memset>
  if(hspi->Instance==SPI1)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a1b      	ldr	r2, [pc, #108]	; (80033e4 <HAL_SPI_MspInit+0x8c>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d12f      	bne.n	80033da <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800337a:	4b1b      	ldr	r3, [pc, #108]	; (80033e8 <HAL_SPI_MspInit+0x90>)
 800337c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800337e:	4b1a      	ldr	r3, [pc, #104]	; (80033e8 <HAL_SPI_MspInit+0x90>)
 8003380:	2180      	movs	r1, #128	; 0x80
 8003382:	0149      	lsls	r1, r1, #5
 8003384:	430a      	orrs	r2, r1
 8003386:	641a      	str	r2, [r3, #64]	; 0x40
 8003388:	4b17      	ldr	r3, [pc, #92]	; (80033e8 <HAL_SPI_MspInit+0x90>)
 800338a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800338c:	2380      	movs	r3, #128	; 0x80
 800338e:	015b      	lsls	r3, r3, #5
 8003390:	4013      	ands	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
 8003394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003396:	4b14      	ldr	r3, [pc, #80]	; (80033e8 <HAL_SPI_MspInit+0x90>)
 8003398:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800339a:	4b13      	ldr	r3, [pc, #76]	; (80033e8 <HAL_SPI_MspInit+0x90>)
 800339c:	2102      	movs	r1, #2
 800339e:	430a      	orrs	r2, r1
 80033a0:	635a      	str	r2, [r3, #52]	; 0x34
 80033a2:	4b11      	ldr	r3, [pc, #68]	; (80033e8 <HAL_SPI_MspInit+0x90>)
 80033a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033a6:	2202      	movs	r2, #2
 80033a8:	4013      	ands	r3, r2
 80033aa:	60fb      	str	r3, [r7, #12]
 80033ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LIS_SPI1_SCK_Pin|LIS_SPI1_MISO_Pin|LIS_SPI1_MOSI_Pin;
 80033ae:	0021      	movs	r1, r4
 80033b0:	187b      	adds	r3, r7, r1
 80033b2:	2238      	movs	r2, #56	; 0x38
 80033b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b6:	187b      	adds	r3, r7, r1
 80033b8:	2202      	movs	r2, #2
 80033ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033bc:	187b      	adds	r3, r7, r1
 80033be:	2200      	movs	r2, #0
 80033c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c2:	187b      	adds	r3, r7, r1
 80033c4:	2200      	movs	r2, #0
 80033c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80033c8:	187b      	adds	r3, r7, r1
 80033ca:	2200      	movs	r2, #0
 80033cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ce:	187b      	adds	r3, r7, r1
 80033d0:	4a06      	ldr	r2, [pc, #24]	; (80033ec <HAL_SPI_MspInit+0x94>)
 80033d2:	0019      	movs	r1, r3
 80033d4:	0010      	movs	r0, r2
 80033d6:	f000 fc23 	bl	8003c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	46bd      	mov	sp, r7
 80033de:	b00b      	add	sp, #44	; 0x2c
 80033e0:	bd90      	pop	{r4, r7, pc}
 80033e2:	46c0      	nop			; (mov r8, r8)
 80033e4:	40013000 	.word	0x40013000
 80033e8:	40021000 	.word	0x40021000
 80033ec:	50000400 	.word	0x50000400

080033f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a0d      	ldr	r2, [pc, #52]	; (8003434 <HAL_TIM_Base_MspInit+0x44>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d113      	bne.n	800342a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003402:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <HAL_TIM_Base_MspInit+0x48>)
 8003404:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003406:	4b0c      	ldr	r3, [pc, #48]	; (8003438 <HAL_TIM_Base_MspInit+0x48>)
 8003408:	2110      	movs	r1, #16
 800340a:	430a      	orrs	r2, r1
 800340c:	63da      	str	r2, [r3, #60]	; 0x3c
 800340e:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <HAL_TIM_Base_MspInit+0x48>)
 8003410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003412:	2210      	movs	r2, #16
 8003414:	4013      	ands	r3, r2
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 800341a:	2200      	movs	r2, #0
 800341c:	2100      	movs	r1, #0
 800341e:	2011      	movs	r0, #17
 8003420:	f000 fbc8 	bl	8003bb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003424:	2011      	movs	r0, #17
 8003426:	f000 fbda 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	46bd      	mov	sp, r7
 800342e:	b004      	add	sp, #16
 8003430:	bd80      	pop	{r7, pc}
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	40001000 	.word	0x40001000
 8003438:	40021000 	.word	0x40021000

0800343c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800343c:	b590      	push	{r4, r7, lr}
 800343e:	b09b      	sub	sp, #108	; 0x6c
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003444:	2354      	movs	r3, #84	; 0x54
 8003446:	18fb      	adds	r3, r7, r3
 8003448:	0018      	movs	r0, r3
 800344a:	2314      	movs	r3, #20
 800344c:	001a      	movs	r2, r3
 800344e:	2100      	movs	r1, #0
 8003450:	f008 ffb8 	bl	800c3c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003454:	2420      	movs	r4, #32
 8003456:	193b      	adds	r3, r7, r4
 8003458:	0018      	movs	r0, r3
 800345a:	2334      	movs	r3, #52	; 0x34
 800345c:	001a      	movs	r2, r3
 800345e:	2100      	movs	r1, #0
 8003460:	f008 ffb0 	bl	800c3c4 <memset>
  if(huart->Instance==USART1)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a61      	ldr	r2, [pc, #388]	; (80035f0 <HAL_UART_MspInit+0x1b4>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d140      	bne.n	80034f0 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800346e:	193b      	adds	r3, r7, r4
 8003470:	2201      	movs	r2, #1
 8003472:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003474:	193b      	adds	r3, r7, r4
 8003476:	2200      	movs	r2, #0
 8003478:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800347a:	193b      	adds	r3, r7, r4
 800347c:	0018      	movs	r0, r3
 800347e:	f001 fb81 	bl	8004b84 <HAL_RCCEx_PeriphCLKConfig>
 8003482:	1e03      	subs	r3, r0, #0
 8003484:	d001      	beq.n	800348a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003486:	f7ff feff 	bl	8003288 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800348a:	4b5a      	ldr	r3, [pc, #360]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 800348c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800348e:	4b59      	ldr	r3, [pc, #356]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 8003490:	2180      	movs	r1, #128	; 0x80
 8003492:	01c9      	lsls	r1, r1, #7
 8003494:	430a      	orrs	r2, r1
 8003496:	641a      	str	r2, [r3, #64]	; 0x40
 8003498:	4b56      	ldr	r3, [pc, #344]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 800349a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800349c:	2380      	movs	r3, #128	; 0x80
 800349e:	01db      	lsls	r3, r3, #7
 80034a0:	4013      	ands	r3, r2
 80034a2:	61fb      	str	r3, [r7, #28]
 80034a4:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034a6:	4b53      	ldr	r3, [pc, #332]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 80034a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034aa:	4b52      	ldr	r3, [pc, #328]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 80034ac:	2101      	movs	r1, #1
 80034ae:	430a      	orrs	r2, r1
 80034b0:	635a      	str	r2, [r3, #52]	; 0x34
 80034b2:	4b50      	ldr	r3, [pc, #320]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 80034b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b6:	2201      	movs	r2, #1
 80034b8:	4013      	ands	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
 80034bc:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ASTRO_TXD_Pin|ASTRO_RXD_Pin;
 80034be:	2154      	movs	r1, #84	; 0x54
 80034c0:	187b      	adds	r3, r7, r1
 80034c2:	22c0      	movs	r2, #192	; 0xc0
 80034c4:	00d2      	lsls	r2, r2, #3
 80034c6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c8:	187b      	adds	r3, r7, r1
 80034ca:	2202      	movs	r2, #2
 80034cc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ce:	187b      	adds	r3, r7, r1
 80034d0:	2200      	movs	r2, #0
 80034d2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d4:	187b      	adds	r3, r7, r1
 80034d6:	2200      	movs	r2, #0
 80034d8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80034da:	187b      	adds	r3, r7, r1
 80034dc:	2201      	movs	r2, #1
 80034de:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034e0:	187a      	adds	r2, r7, r1
 80034e2:	23a0      	movs	r3, #160	; 0xa0
 80034e4:	05db      	lsls	r3, r3, #23
 80034e6:	0011      	movs	r1, r2
 80034e8:	0018      	movs	r0, r3
 80034ea:	f000 fb99 	bl	8003c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80034ee:	e07b      	b.n	80035e8 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a40      	ldr	r2, [pc, #256]	; (80035f8 <HAL_UART_MspInit+0x1bc>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d140      	bne.n	800357c <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80034fa:	2120      	movs	r1, #32
 80034fc:	187b      	adds	r3, r7, r1
 80034fe:	2202      	movs	r2, #2
 8003500:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2200      	movs	r2, #0
 8003506:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003508:	187b      	adds	r3, r7, r1
 800350a:	0018      	movs	r0, r3
 800350c:	f001 fb3a 	bl	8004b84 <HAL_RCCEx_PeriphCLKConfig>
 8003510:	1e03      	subs	r3, r0, #0
 8003512:	d001      	beq.n	8003518 <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8003514:	f7ff feb8 	bl	8003288 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003518:	4b36      	ldr	r3, [pc, #216]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 800351a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800351c:	4b35      	ldr	r3, [pc, #212]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 800351e:	2180      	movs	r1, #128	; 0x80
 8003520:	0289      	lsls	r1, r1, #10
 8003522:	430a      	orrs	r2, r1
 8003524:	63da      	str	r2, [r3, #60]	; 0x3c
 8003526:	4b33      	ldr	r3, [pc, #204]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 8003528:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800352a:	2380      	movs	r3, #128	; 0x80
 800352c:	029b      	lsls	r3, r3, #10
 800352e:	4013      	ands	r3, r2
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003534:	4b2f      	ldr	r3, [pc, #188]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 8003536:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003538:	4b2e      	ldr	r3, [pc, #184]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 800353a:	2101      	movs	r1, #1
 800353c:	430a      	orrs	r2, r1
 800353e:	635a      	str	r2, [r3, #52]	; 0x34
 8003540:	4b2c      	ldr	r3, [pc, #176]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 8003542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003544:	2201      	movs	r2, #1
 8003546:	4013      	ands	r3, r2
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DBG_TXD_Pin|DBG_RXD_Pin;
 800354c:	2154      	movs	r1, #84	; 0x54
 800354e:	187b      	adds	r3, r7, r1
 8003550:	220c      	movs	r2, #12
 8003552:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003554:	187b      	adds	r3, r7, r1
 8003556:	2202      	movs	r2, #2
 8003558:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800355a:	187b      	adds	r3, r7, r1
 800355c:	2201      	movs	r2, #1
 800355e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003560:	187b      	adds	r3, r7, r1
 8003562:	2200      	movs	r2, #0
 8003564:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003566:	187b      	adds	r3, r7, r1
 8003568:	2201      	movs	r2, #1
 800356a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800356c:	187a      	adds	r2, r7, r1
 800356e:	23a0      	movs	r3, #160	; 0xa0
 8003570:	05db      	lsls	r3, r3, #23
 8003572:	0011      	movs	r1, r2
 8003574:	0018      	movs	r0, r3
 8003576:	f000 fb53 	bl	8003c20 <HAL_GPIO_Init>
}
 800357a:	e035      	b.n	80035e8 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART3)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a1e      	ldr	r2, [pc, #120]	; (80035fc <HAL_UART_MspInit+0x1c0>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d130      	bne.n	80035e8 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003586:	4b1b      	ldr	r3, [pc, #108]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 8003588:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800358a:	4b1a      	ldr	r3, [pc, #104]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 800358c:	2180      	movs	r1, #128	; 0x80
 800358e:	02c9      	lsls	r1, r1, #11
 8003590:	430a      	orrs	r2, r1
 8003592:	63da      	str	r2, [r3, #60]	; 0x3c
 8003594:	4b17      	ldr	r3, [pc, #92]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 8003596:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003598:	2380      	movs	r3, #128	; 0x80
 800359a:	02db      	lsls	r3, r3, #11
 800359c:	4013      	ands	r3, r2
 800359e:	60fb      	str	r3, [r7, #12]
 80035a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035a2:	4b14      	ldr	r3, [pc, #80]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 80035a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035a6:	4b13      	ldr	r3, [pc, #76]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 80035a8:	2104      	movs	r1, #4
 80035aa:	430a      	orrs	r2, r1
 80035ac:	635a      	str	r2, [r3, #52]	; 0x34
 80035ae:	4b11      	ldr	r3, [pc, #68]	; (80035f4 <HAL_UART_MspInit+0x1b8>)
 80035b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035b2:	2204      	movs	r2, #4
 80035b4:	4013      	ands	r3, r2
 80035b6:	60bb      	str	r3, [r7, #8]
 80035b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = L86_RXD_Pin|L86_TXD_Pin;
 80035ba:	2154      	movs	r1, #84	; 0x54
 80035bc:	187b      	adds	r3, r7, r1
 80035be:	22c0      	movs	r2, #192	; 0xc0
 80035c0:	0112      	lsls	r2, r2, #4
 80035c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c4:	187b      	adds	r3, r7, r1
 80035c6:	2202      	movs	r2, #2
 80035c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ca:	187b      	adds	r3, r7, r1
 80035cc:	2200      	movs	r2, #0
 80035ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d0:	187b      	adds	r3, r7, r1
 80035d2:	2200      	movs	r2, #0
 80035d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 80035d6:	187b      	adds	r3, r7, r1
 80035d8:	2200      	movs	r2, #0
 80035da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035dc:	187b      	adds	r3, r7, r1
 80035de:	4a08      	ldr	r2, [pc, #32]	; (8003600 <HAL_UART_MspInit+0x1c4>)
 80035e0:	0019      	movs	r1, r3
 80035e2:	0010      	movs	r0, r2
 80035e4:	f000 fb1c 	bl	8003c20 <HAL_GPIO_Init>
}
 80035e8:	46c0      	nop			; (mov r8, r8)
 80035ea:	46bd      	mov	sp, r7
 80035ec:	b01b      	add	sp, #108	; 0x6c
 80035ee:	bd90      	pop	{r4, r7, pc}
 80035f0:	40013800 	.word	0x40013800
 80035f4:	40021000 	.word	0x40021000
 80035f8:	40004400 	.word	0x40004400
 80035fc:	40004800 	.word	0x40004800
 8003600:	50000800 	.word	0x50000800

08003604 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a1c      	ldr	r2, [pc, #112]	; (8003684 <HAL_UART_MspDeInit+0x80>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d10e      	bne.n	8003634 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003616:	4b1c      	ldr	r3, [pc, #112]	; (8003688 <HAL_UART_MspDeInit+0x84>)
 8003618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800361a:	4b1b      	ldr	r3, [pc, #108]	; (8003688 <HAL_UART_MspDeInit+0x84>)
 800361c:	491b      	ldr	r1, [pc, #108]	; (800368c <HAL_UART_MspDeInit+0x88>)
 800361e:	400a      	ands	r2, r1
 8003620:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, ASTRO_TXD_Pin|ASTRO_RXD_Pin);
 8003622:	23c0      	movs	r3, #192	; 0xc0
 8003624:	00da      	lsls	r2, r3, #3
 8003626:	23a0      	movs	r3, #160	; 0xa0
 8003628:	05db      	lsls	r3, r3, #23
 800362a:	0011      	movs	r1, r2
 800362c:	0018      	movs	r0, r3
 800362e:	f000 fc5b 	bl	8003ee8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8003632:	e023      	b.n	800367c <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART2)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a15      	ldr	r2, [pc, #84]	; (8003690 <HAL_UART_MspDeInit+0x8c>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d10c      	bne.n	8003658 <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 800363e:	4b12      	ldr	r3, [pc, #72]	; (8003688 <HAL_UART_MspDeInit+0x84>)
 8003640:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003642:	4b11      	ldr	r3, [pc, #68]	; (8003688 <HAL_UART_MspDeInit+0x84>)
 8003644:	4913      	ldr	r1, [pc, #76]	; (8003694 <HAL_UART_MspDeInit+0x90>)
 8003646:	400a      	ands	r2, r1
 8003648:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TXD_Pin|DBG_RXD_Pin);
 800364a:	23a0      	movs	r3, #160	; 0xa0
 800364c:	05db      	lsls	r3, r3, #23
 800364e:	210c      	movs	r1, #12
 8003650:	0018      	movs	r0, r3
 8003652:	f000 fc49 	bl	8003ee8 <HAL_GPIO_DeInit>
}
 8003656:	e011      	b.n	800367c <HAL_UART_MspDeInit+0x78>
  else if(huart->Instance==USART3)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a0e      	ldr	r2, [pc, #56]	; (8003698 <HAL_UART_MspDeInit+0x94>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d10c      	bne.n	800367c <HAL_UART_MspDeInit+0x78>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003662:	4b09      	ldr	r3, [pc, #36]	; (8003688 <HAL_UART_MspDeInit+0x84>)
 8003664:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003666:	4b08      	ldr	r3, [pc, #32]	; (8003688 <HAL_UART_MspDeInit+0x84>)
 8003668:	490c      	ldr	r1, [pc, #48]	; (800369c <HAL_UART_MspDeInit+0x98>)
 800366a:	400a      	ands	r2, r1
 800366c:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOC, L86_RXD_Pin|L86_TXD_Pin);
 800366e:	23c0      	movs	r3, #192	; 0xc0
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	4a0b      	ldr	r2, [pc, #44]	; (80036a0 <HAL_UART_MspDeInit+0x9c>)
 8003674:	0019      	movs	r1, r3
 8003676:	0010      	movs	r0, r2
 8003678:	f000 fc36 	bl	8003ee8 <HAL_GPIO_DeInit>
}
 800367c:	46c0      	nop			; (mov r8, r8)
 800367e:	46bd      	mov	sp, r7
 8003680:	b002      	add	sp, #8
 8003682:	bd80      	pop	{r7, pc}
 8003684:	40013800 	.word	0x40013800
 8003688:	40021000 	.word	0x40021000
 800368c:	ffffbfff 	.word	0xffffbfff
 8003690:	40004400 	.word	0x40004400
 8003694:	fffdffff 	.word	0xfffdffff
 8003698:	40004800 	.word	0x40004800
 800369c:	fffbffff 	.word	0xfffbffff
 80036a0:	50000800 	.word	0x50000800

080036a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036a8:	e7fe      	b.n	80036a8 <NMI_Handler+0x4>

080036aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036aa:	b580      	push	{r7, lr}
 80036ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036ae:	e7fe      	b.n	80036ae <HardFault_Handler+0x4>

080036b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80036b4:	46c0      	nop			; (mov r8, r8)
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036c8:	f000 f976 	bl	80039b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036cc:	46c0      	nop			; (mov r8, r8)
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LIS_INT1_EXTI8_Pin);
 80036d6:	2380      	movs	r3, #128	; 0x80
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	0018      	movs	r0, r3
 80036dc:	f000 fd0e 	bl	80040fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LIS_INT2_EXTI9_Pin);
 80036e0:	2380      	movs	r3, #128	; 0x80
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	0018      	movs	r0, r3
 80036e6:	f000 fd09 	bl	80040fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80036ea:	46c0      	nop			; (mov r8, r8)
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80036f4:	4b03      	ldr	r3, [pc, #12]	; (8003704 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 80036f6:	0018      	movs	r0, r3
 80036f8:	f003 f8e8 	bl	80068cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80036fc:	46c0      	nop			; (mov r8, r8)
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	46c0      	nop			; (mov r8, r8)
 8003704:	2000078c 	.word	0x2000078c

08003708 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  return 1;
 800370c:	2301      	movs	r3, #1
}
 800370e:	0018      	movs	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <_kill>:

int _kill(int pid, int sig)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800371e:	f008 fefd 	bl	800c51c <__errno>
 8003722:	0003      	movs	r3, r0
 8003724:	2216      	movs	r2, #22
 8003726:	601a      	str	r2, [r3, #0]
  return -1;
 8003728:	2301      	movs	r3, #1
 800372a:	425b      	negs	r3, r3
}
 800372c:	0018      	movs	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	b002      	add	sp, #8
 8003732:	bd80      	pop	{r7, pc}

08003734 <_exit>:

void _exit (int status)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800373c:	2301      	movs	r3, #1
 800373e:	425a      	negs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	0011      	movs	r1, r2
 8003744:	0018      	movs	r0, r3
 8003746:	f7ff ffe5 	bl	8003714 <_kill>
  while (1) {}    /* Make sure we hang here */
 800374a:	e7fe      	b.n	800374a <_exit+0x16>

0800374c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0
 8003752:	60f8      	str	r0, [r7, #12]
 8003754:	60b9      	str	r1, [r7, #8]
 8003756:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003758:	2300      	movs	r3, #0
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	e00a      	b.n	8003774 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800375e:	e000      	b.n	8003762 <_read+0x16>
 8003760:	bf00      	nop
 8003762:	0001      	movs	r1, r0
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	1c5a      	adds	r2, r3, #1
 8003768:	60ba      	str	r2, [r7, #8]
 800376a:	b2ca      	uxtb	r2, r1
 800376c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	3301      	adds	r3, #1
 8003772:	617b      	str	r3, [r7, #20]
 8003774:	697a      	ldr	r2, [r7, #20]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	429a      	cmp	r2, r3
 800377a:	dbf0      	blt.n	800375e <_read+0x12>
  }

  return len;
 800377c:	687b      	ldr	r3, [r7, #4]
}
 800377e:	0018      	movs	r0, r3
 8003780:	46bd      	mov	sp, r7
 8003782:	b006      	add	sp, #24
 8003784:	bd80      	pop	{r7, pc}

08003786 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b086      	sub	sp, #24
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003792:	2300      	movs	r3, #0
 8003794:	617b      	str	r3, [r7, #20]
 8003796:	e009      	b.n	80037ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	1c5a      	adds	r2, r3, #1
 800379c:	60ba      	str	r2, [r7, #8]
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	0018      	movs	r0, r3
 80037a2:	e000      	b.n	80037a6 <_write+0x20>
 80037a4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	3301      	adds	r3, #1
 80037aa:	617b      	str	r3, [r7, #20]
 80037ac:	697a      	ldr	r2, [r7, #20]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	dbf1      	blt.n	8003798 <_write+0x12>
  }
  return len;
 80037b4:	687b      	ldr	r3, [r7, #4]
}
 80037b6:	0018      	movs	r0, r3
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b006      	add	sp, #24
 80037bc:	bd80      	pop	{r7, pc}

080037be <_close>:

int _close(int file)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b082      	sub	sp, #8
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037c6:	2301      	movs	r3, #1
 80037c8:	425b      	negs	r3, r3
}
 80037ca:	0018      	movs	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b002      	add	sp, #8
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
 80037da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	2280      	movs	r2, #128	; 0x80
 80037e0:	0192      	lsls	r2, r2, #6
 80037e2:	605a      	str	r2, [r3, #4]
  return 0;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	0018      	movs	r0, r3
 80037e8:	46bd      	mov	sp, r7
 80037ea:	b002      	add	sp, #8
 80037ec:	bd80      	pop	{r7, pc}

080037ee <_isatty>:

int _isatty(int file)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b082      	sub	sp, #8
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037f6:	2301      	movs	r3, #1
}
 80037f8:	0018      	movs	r0, r3
 80037fa:	46bd      	mov	sp, r7
 80037fc:	b002      	add	sp, #8
 80037fe:	bd80      	pop	{r7, pc}

08003800 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800380c:	2300      	movs	r3, #0
}
 800380e:	0018      	movs	r0, r3
 8003810:	46bd      	mov	sp, r7
 8003812:	b004      	add	sp, #16
 8003814:	bd80      	pop	{r7, pc}
	...

08003818 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003820:	4a14      	ldr	r2, [pc, #80]	; (8003874 <_sbrk+0x5c>)
 8003822:	4b15      	ldr	r3, [pc, #84]	; (8003878 <_sbrk+0x60>)
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800382c:	4b13      	ldr	r3, [pc, #76]	; (800387c <_sbrk+0x64>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d102      	bne.n	800383a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003834:	4b11      	ldr	r3, [pc, #68]	; (800387c <_sbrk+0x64>)
 8003836:	4a12      	ldr	r2, [pc, #72]	; (8003880 <_sbrk+0x68>)
 8003838:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800383a:	4b10      	ldr	r3, [pc, #64]	; (800387c <_sbrk+0x64>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	18d3      	adds	r3, r2, r3
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	429a      	cmp	r2, r3
 8003846:	d207      	bcs.n	8003858 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003848:	f008 fe68 	bl	800c51c <__errno>
 800384c:	0003      	movs	r3, r0
 800384e:	220c      	movs	r2, #12
 8003850:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003852:	2301      	movs	r3, #1
 8003854:	425b      	negs	r3, r3
 8003856:	e009      	b.n	800386c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003858:	4b08      	ldr	r3, [pc, #32]	; (800387c <_sbrk+0x64>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800385e:	4b07      	ldr	r3, [pc, #28]	; (800387c <_sbrk+0x64>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	18d2      	adds	r2, r2, r3
 8003866:	4b05      	ldr	r3, [pc, #20]	; (800387c <_sbrk+0x64>)
 8003868:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800386a:	68fb      	ldr	r3, [r7, #12]
}
 800386c:	0018      	movs	r0, r3
 800386e:	46bd      	mov	sp, r7
 8003870:	b006      	add	sp, #24
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20009000 	.word	0x20009000
 8003878:	00000400 	.word	0x00000400
 800387c:	20000ba8 	.word	0x20000ba8
 8003880:	20000ec0 	.word	0x20000ec0

08003884 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003888:	46c0      	nop			; (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003890:	480d      	ldr	r0, [pc, #52]	; (80038c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003892:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003894:	f7ff fff6 	bl	8003884 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003898:	480c      	ldr	r0, [pc, #48]	; (80038cc <LoopForever+0x6>)
  ldr r1, =_edata
 800389a:	490d      	ldr	r1, [pc, #52]	; (80038d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800389c:	4a0d      	ldr	r2, [pc, #52]	; (80038d4 <LoopForever+0xe>)
  movs r3, #0
 800389e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a0:	e002      	b.n	80038a8 <LoopCopyDataInit>

080038a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038a6:	3304      	adds	r3, #4

080038a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038ac:	d3f9      	bcc.n	80038a2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ae:	4a0a      	ldr	r2, [pc, #40]	; (80038d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80038b0:	4c0a      	ldr	r4, [pc, #40]	; (80038dc <LoopForever+0x16>)
  movs r3, #0
 80038b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038b4:	e001      	b.n	80038ba <LoopFillZerobss>

080038b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038b8:	3204      	adds	r2, #4

080038ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038bc:	d3fb      	bcc.n	80038b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80038be:	f008 fe33 	bl	800c528 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80038c2:	f7fe fe71 	bl	80025a8 <main>

080038c6 <LoopForever>:

LoopForever:
  b LoopForever
 80038c6:	e7fe      	b.n	80038c6 <LoopForever>
  ldr   r0, =_estack
 80038c8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80038cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d0:	200006e0 	.word	0x200006e0
  ldr r2, =_sidata
 80038d4:	08014d68 	.word	0x08014d68
  ldr r2, =_sbss
 80038d8:	200006e0 	.word	0x200006e0
  ldr r4, =_ebss
 80038dc:	20000ec0 	.word	0x20000ec0

080038e0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038e0:	e7fe      	b.n	80038e0 <ADC1_COMP_IRQHandler>
	...

080038e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038ea:	1dfb      	adds	r3, r7, #7
 80038ec:	2200      	movs	r2, #0
 80038ee:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038f0:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <HAL_Init+0x3c>)
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	4b0a      	ldr	r3, [pc, #40]	; (8003920 <HAL_Init+0x3c>)
 80038f6:	2180      	movs	r1, #128	; 0x80
 80038f8:	0049      	lsls	r1, r1, #1
 80038fa:	430a      	orrs	r2, r1
 80038fc:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038fe:	2000      	movs	r0, #0
 8003900:	f000 f810 	bl	8003924 <HAL_InitTick>
 8003904:	1e03      	subs	r3, r0, #0
 8003906:	d003      	beq.n	8003910 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003908:	1dfb      	adds	r3, r7, #7
 800390a:	2201      	movs	r2, #1
 800390c:	701a      	strb	r2, [r3, #0]
 800390e:	e001      	b.n	8003914 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003910:	f7ff fcc0 	bl	8003294 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003914:	1dfb      	adds	r3, r7, #7
 8003916:	781b      	ldrb	r3, [r3, #0]
}
 8003918:	0018      	movs	r0, r3
 800391a:	46bd      	mov	sp, r7
 800391c:	b002      	add	sp, #8
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40022000 	.word	0x40022000

08003924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003924:	b590      	push	{r4, r7, lr}
 8003926:	b085      	sub	sp, #20
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800392c:	230f      	movs	r3, #15
 800392e:	18fb      	adds	r3, r7, r3
 8003930:	2200      	movs	r2, #0
 8003932:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003934:	4b1d      	ldr	r3, [pc, #116]	; (80039ac <HAL_InitTick+0x88>)
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d02b      	beq.n	8003994 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800393c:	4b1c      	ldr	r3, [pc, #112]	; (80039b0 <HAL_InitTick+0x8c>)
 800393e:	681c      	ldr	r4, [r3, #0]
 8003940:	4b1a      	ldr	r3, [pc, #104]	; (80039ac <HAL_InitTick+0x88>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	0019      	movs	r1, r3
 8003946:	23fa      	movs	r3, #250	; 0xfa
 8003948:	0098      	lsls	r0, r3, #2
 800394a:	f7fc fbf7 	bl	800013c <__udivsi3>
 800394e:	0003      	movs	r3, r0
 8003950:	0019      	movs	r1, r3
 8003952:	0020      	movs	r0, r4
 8003954:	f7fc fbf2 	bl	800013c <__udivsi3>
 8003958:	0003      	movs	r3, r0
 800395a:	0018      	movs	r0, r3
 800395c:	f000 f953 	bl	8003c06 <HAL_SYSTICK_Config>
 8003960:	1e03      	subs	r3, r0, #0
 8003962:	d112      	bne.n	800398a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b03      	cmp	r3, #3
 8003968:	d80a      	bhi.n	8003980 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	2301      	movs	r3, #1
 800396e:	425b      	negs	r3, r3
 8003970:	2200      	movs	r2, #0
 8003972:	0018      	movs	r0, r3
 8003974:	f000 f91e 	bl	8003bb4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003978:	4b0e      	ldr	r3, [pc, #56]	; (80039b4 <HAL_InitTick+0x90>)
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	e00d      	b.n	800399c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003980:	230f      	movs	r3, #15
 8003982:	18fb      	adds	r3, r7, r3
 8003984:	2201      	movs	r2, #1
 8003986:	701a      	strb	r2, [r3, #0]
 8003988:	e008      	b.n	800399c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800398a:	230f      	movs	r3, #15
 800398c:	18fb      	adds	r3, r7, r3
 800398e:	2201      	movs	r2, #1
 8003990:	701a      	strb	r2, [r3, #0]
 8003992:	e003      	b.n	800399c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003994:	230f      	movs	r3, #15
 8003996:	18fb      	adds	r3, r7, r3
 8003998:	2201      	movs	r2, #1
 800399a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800399c:	230f      	movs	r3, #15
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	781b      	ldrb	r3, [r3, #0]
}
 80039a2:	0018      	movs	r0, r3
 80039a4:	46bd      	mov	sp, r7
 80039a6:	b005      	add	sp, #20
 80039a8:	bd90      	pop	{r4, r7, pc}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	20000028 	.word	0x20000028
 80039b0:	20000020 	.word	0x20000020
 80039b4:	20000024 	.word	0x20000024

080039b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039bc:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <HAL_IncTick+0x1c>)
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	001a      	movs	r2, r3
 80039c2:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <HAL_IncTick+0x20>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	18d2      	adds	r2, r2, r3
 80039c8:	4b03      	ldr	r3, [pc, #12]	; (80039d8 <HAL_IncTick+0x20>)
 80039ca:	601a      	str	r2, [r3, #0]
}
 80039cc:	46c0      	nop			; (mov r8, r8)
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	46c0      	nop			; (mov r8, r8)
 80039d4:	20000028 	.word	0x20000028
 80039d8:	20000bac 	.word	0x20000bac

080039dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  return uwTick;
 80039e0:	4b02      	ldr	r3, [pc, #8]	; (80039ec <HAL_GetTick+0x10>)
 80039e2:	681b      	ldr	r3, [r3, #0]
}
 80039e4:	0018      	movs	r0, r3
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	20000bac 	.word	0x20000bac

080039f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039f8:	f7ff fff0 	bl	80039dc <HAL_GetTick>
 80039fc:	0003      	movs	r3, r0
 80039fe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	3301      	adds	r3, #1
 8003a08:	d005      	beq.n	8003a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a0a:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <HAL_Delay+0x44>)
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	001a      	movs	r2, r3
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	189b      	adds	r3, r3, r2
 8003a14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a16:	46c0      	nop			; (mov r8, r8)
 8003a18:	f7ff ffe0 	bl	80039dc <HAL_GetTick>
 8003a1c:	0002      	movs	r2, r0
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d8f7      	bhi.n	8003a18 <HAL_Delay+0x28>
  {
  }
}
 8003a28:	46c0      	nop			; (mov r8, r8)
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	b004      	add	sp, #16
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	20000028 	.word	0x20000028

08003a38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	0002      	movs	r2, r0
 8003a40:	1dfb      	adds	r3, r7, #7
 8003a42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003a44:	1dfb      	adds	r3, r7, #7
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	2b7f      	cmp	r3, #127	; 0x7f
 8003a4a:	d809      	bhi.n	8003a60 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a4c:	1dfb      	adds	r3, r7, #7
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	001a      	movs	r2, r3
 8003a52:	231f      	movs	r3, #31
 8003a54:	401a      	ands	r2, r3
 8003a56:	4b04      	ldr	r3, [pc, #16]	; (8003a68 <__NVIC_EnableIRQ+0x30>)
 8003a58:	2101      	movs	r1, #1
 8003a5a:	4091      	lsls	r1, r2
 8003a5c:	000a      	movs	r2, r1
 8003a5e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003a60:	46c0      	nop			; (mov r8, r8)
 8003a62:	46bd      	mov	sp, r7
 8003a64:	b002      	add	sp, #8
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	e000e100 	.word	0xe000e100

08003a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a6c:	b590      	push	{r4, r7, lr}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	0002      	movs	r2, r0
 8003a74:	6039      	str	r1, [r7, #0]
 8003a76:	1dfb      	adds	r3, r7, #7
 8003a78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003a7a:	1dfb      	adds	r3, r7, #7
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	2b7f      	cmp	r3, #127	; 0x7f
 8003a80:	d828      	bhi.n	8003ad4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a82:	4a2f      	ldr	r2, [pc, #188]	; (8003b40 <__NVIC_SetPriority+0xd4>)
 8003a84:	1dfb      	adds	r3, r7, #7
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	b25b      	sxtb	r3, r3
 8003a8a:	089b      	lsrs	r3, r3, #2
 8003a8c:	33c0      	adds	r3, #192	; 0xc0
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	589b      	ldr	r3, [r3, r2]
 8003a92:	1dfa      	adds	r2, r7, #7
 8003a94:	7812      	ldrb	r2, [r2, #0]
 8003a96:	0011      	movs	r1, r2
 8003a98:	2203      	movs	r2, #3
 8003a9a:	400a      	ands	r2, r1
 8003a9c:	00d2      	lsls	r2, r2, #3
 8003a9e:	21ff      	movs	r1, #255	; 0xff
 8003aa0:	4091      	lsls	r1, r2
 8003aa2:	000a      	movs	r2, r1
 8003aa4:	43d2      	mvns	r2, r2
 8003aa6:	401a      	ands	r2, r3
 8003aa8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	019b      	lsls	r3, r3, #6
 8003aae:	22ff      	movs	r2, #255	; 0xff
 8003ab0:	401a      	ands	r2, r3
 8003ab2:	1dfb      	adds	r3, r7, #7
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	2303      	movs	r3, #3
 8003aba:	4003      	ands	r3, r0
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ac0:	481f      	ldr	r0, [pc, #124]	; (8003b40 <__NVIC_SetPriority+0xd4>)
 8003ac2:	1dfb      	adds	r3, r7, #7
 8003ac4:	781b      	ldrb	r3, [r3, #0]
 8003ac6:	b25b      	sxtb	r3, r3
 8003ac8:	089b      	lsrs	r3, r3, #2
 8003aca:	430a      	orrs	r2, r1
 8003acc:	33c0      	adds	r3, #192	; 0xc0
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003ad2:	e031      	b.n	8003b38 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ad4:	4a1b      	ldr	r2, [pc, #108]	; (8003b44 <__NVIC_SetPriority+0xd8>)
 8003ad6:	1dfb      	adds	r3, r7, #7
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	0019      	movs	r1, r3
 8003adc:	230f      	movs	r3, #15
 8003ade:	400b      	ands	r3, r1
 8003ae0:	3b08      	subs	r3, #8
 8003ae2:	089b      	lsrs	r3, r3, #2
 8003ae4:	3306      	adds	r3, #6
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	18d3      	adds	r3, r2, r3
 8003aea:	3304      	adds	r3, #4
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	1dfa      	adds	r2, r7, #7
 8003af0:	7812      	ldrb	r2, [r2, #0]
 8003af2:	0011      	movs	r1, r2
 8003af4:	2203      	movs	r2, #3
 8003af6:	400a      	ands	r2, r1
 8003af8:	00d2      	lsls	r2, r2, #3
 8003afa:	21ff      	movs	r1, #255	; 0xff
 8003afc:	4091      	lsls	r1, r2
 8003afe:	000a      	movs	r2, r1
 8003b00:	43d2      	mvns	r2, r2
 8003b02:	401a      	ands	r2, r3
 8003b04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	019b      	lsls	r3, r3, #6
 8003b0a:	22ff      	movs	r2, #255	; 0xff
 8003b0c:	401a      	ands	r2, r3
 8003b0e:	1dfb      	adds	r3, r7, #7
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	0018      	movs	r0, r3
 8003b14:	2303      	movs	r3, #3
 8003b16:	4003      	ands	r3, r0
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b1c:	4809      	ldr	r0, [pc, #36]	; (8003b44 <__NVIC_SetPriority+0xd8>)
 8003b1e:	1dfb      	adds	r3, r7, #7
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	001c      	movs	r4, r3
 8003b24:	230f      	movs	r3, #15
 8003b26:	4023      	ands	r3, r4
 8003b28:	3b08      	subs	r3, #8
 8003b2a:	089b      	lsrs	r3, r3, #2
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	3306      	adds	r3, #6
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	18c3      	adds	r3, r0, r3
 8003b34:	3304      	adds	r3, #4
 8003b36:	601a      	str	r2, [r3, #0]
}
 8003b38:	46c0      	nop			; (mov r8, r8)
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b003      	add	sp, #12
 8003b3e:	bd90      	pop	{r4, r7, pc}
 8003b40:	e000e100 	.word	0xe000e100
 8003b44:	e000ed00 	.word	0xe000ed00

08003b48 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003b4c:	f3bf 8f4f 	dsb	sy
}
 8003b50:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b52:	4b04      	ldr	r3, [pc, #16]	; (8003b64 <__NVIC_SystemReset+0x1c>)
 8003b54:	4a04      	ldr	r2, [pc, #16]	; (8003b68 <__NVIC_SystemReset+0x20>)
 8003b56:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003b58:	f3bf 8f4f 	dsb	sy
}
 8003b5c:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003b5e:	46c0      	nop			; (mov r8, r8)
 8003b60:	e7fd      	b.n	8003b5e <__NVIC_SystemReset+0x16>
 8003b62:	46c0      	nop			; (mov r8, r8)
 8003b64:	e000ed00 	.word	0xe000ed00
 8003b68:	05fa0004 	.word	0x05fa0004

08003b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	1e5a      	subs	r2, r3, #1
 8003b78:	2380      	movs	r3, #128	; 0x80
 8003b7a:	045b      	lsls	r3, r3, #17
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d301      	bcc.n	8003b84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b80:	2301      	movs	r3, #1
 8003b82:	e010      	b.n	8003ba6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b84:	4b0a      	ldr	r3, [pc, #40]	; (8003bb0 <SysTick_Config+0x44>)
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	3a01      	subs	r2, #1
 8003b8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	425b      	negs	r3, r3
 8003b90:	2103      	movs	r1, #3
 8003b92:	0018      	movs	r0, r3
 8003b94:	f7ff ff6a 	bl	8003a6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b98:	4b05      	ldr	r3, [pc, #20]	; (8003bb0 <SysTick_Config+0x44>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b9e:	4b04      	ldr	r3, [pc, #16]	; (8003bb0 <SysTick_Config+0x44>)
 8003ba0:	2207      	movs	r2, #7
 8003ba2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	0018      	movs	r0, r3
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	b002      	add	sp, #8
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	46c0      	nop			; (mov r8, r8)
 8003bb0:	e000e010 	.word	0xe000e010

08003bb4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60b9      	str	r1, [r7, #8]
 8003bbc:	607a      	str	r2, [r7, #4]
 8003bbe:	210f      	movs	r1, #15
 8003bc0:	187b      	adds	r3, r7, r1
 8003bc2:	1c02      	adds	r2, r0, #0
 8003bc4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003bc6:	68ba      	ldr	r2, [r7, #8]
 8003bc8:	187b      	adds	r3, r7, r1
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	b25b      	sxtb	r3, r3
 8003bce:	0011      	movs	r1, r2
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	f7ff ff4b 	bl	8003a6c <__NVIC_SetPriority>
}
 8003bd6:	46c0      	nop			; (mov r8, r8)
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	b004      	add	sp, #16
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b082      	sub	sp, #8
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	0002      	movs	r2, r0
 8003be6:	1dfb      	adds	r3, r7, #7
 8003be8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bea:	1dfb      	adds	r3, r7, #7
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	b25b      	sxtb	r3, r3
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f7ff ff21 	bl	8003a38 <__NVIC_EnableIRQ>
}
 8003bf6:	46c0      	nop			; (mov r8, r8)
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	b002      	add	sp, #8
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003c02:	f7ff ffa1 	bl	8003b48 <__NVIC_SystemReset>

08003c06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	0018      	movs	r0, r3
 8003c12:	f7ff ffab 	bl	8003b6c <SysTick_Config>
 8003c16:	0003      	movs	r3, r0
}
 8003c18:	0018      	movs	r0, r3
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	b002      	add	sp, #8
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b086      	sub	sp, #24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c2e:	e147      	b.n	8003ec0 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2101      	movs	r1, #1
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	4091      	lsls	r1, r2
 8003c3a:	000a      	movs	r2, r1
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d100      	bne.n	8003c48 <HAL_GPIO_Init+0x28>
 8003c46:	e138      	b.n	8003eba <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2203      	movs	r2, #3
 8003c4e:	4013      	ands	r3, r2
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d005      	beq.n	8003c60 <HAL_GPIO_Init+0x40>
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	2203      	movs	r2, #3
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d130      	bne.n	8003cc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	005b      	lsls	r3, r3, #1
 8003c6a:	2203      	movs	r2, #3
 8003c6c:	409a      	lsls	r2, r3
 8003c6e:	0013      	movs	r3, r2
 8003c70:	43da      	mvns	r2, r3
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	4013      	ands	r3, r2
 8003c76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	68da      	ldr	r2, [r3, #12]
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	005b      	lsls	r3, r3, #1
 8003c80:	409a      	lsls	r2, r3
 8003c82:	0013      	movs	r3, r2
 8003c84:	693a      	ldr	r2, [r7, #16]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	693a      	ldr	r2, [r7, #16]
 8003c8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c96:	2201      	movs	r2, #1
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	409a      	lsls	r2, r3
 8003c9c:	0013      	movs	r3, r2
 8003c9e:	43da      	mvns	r2, r3
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	091b      	lsrs	r3, r3, #4
 8003cac:	2201      	movs	r2, #1
 8003cae:	401a      	ands	r2, r3
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	0013      	movs	r3, r2
 8003cb6:	693a      	ldr	r2, [r7, #16]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	693a      	ldr	r2, [r7, #16]
 8003cc0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	2203      	movs	r2, #3
 8003cc8:	4013      	ands	r3, r2
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d017      	beq.n	8003cfe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	2203      	movs	r2, #3
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	0013      	movs	r3, r2
 8003cde:	43da      	mvns	r2, r3
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	005b      	lsls	r3, r3, #1
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	0013      	movs	r3, r2
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2203      	movs	r2, #3
 8003d04:	4013      	ands	r3, r2
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d123      	bne.n	8003d52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	08da      	lsrs	r2, r3, #3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	3208      	adds	r2, #8
 8003d12:	0092      	lsls	r2, r2, #2
 8003d14:	58d3      	ldr	r3, [r2, r3]
 8003d16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	2207      	movs	r2, #7
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	220f      	movs	r2, #15
 8003d22:	409a      	lsls	r2, r3
 8003d24:	0013      	movs	r3, r2
 8003d26:	43da      	mvns	r2, r3
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	691a      	ldr	r2, [r3, #16]
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	2107      	movs	r1, #7
 8003d36:	400b      	ands	r3, r1
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	409a      	lsls	r2, r3
 8003d3c:	0013      	movs	r3, r2
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	08da      	lsrs	r2, r3, #3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	3208      	adds	r2, #8
 8003d4c:	0092      	lsls	r2, r2, #2
 8003d4e:	6939      	ldr	r1, [r7, #16]
 8003d50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	2203      	movs	r2, #3
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	0013      	movs	r3, r2
 8003d62:	43da      	mvns	r2, r3
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	4013      	ands	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	2203      	movs	r2, #3
 8003d70:	401a      	ands	r2, r3
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	409a      	lsls	r2, r3
 8003d78:	0013      	movs	r3, r2
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	693a      	ldr	r2, [r7, #16]
 8003d84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685a      	ldr	r2, [r3, #4]
 8003d8a:	23c0      	movs	r3, #192	; 0xc0
 8003d8c:	029b      	lsls	r3, r3, #10
 8003d8e:	4013      	ands	r3, r2
 8003d90:	d100      	bne.n	8003d94 <HAL_GPIO_Init+0x174>
 8003d92:	e092      	b.n	8003eba <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003d94:	4a50      	ldr	r2, [pc, #320]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	089b      	lsrs	r3, r3, #2
 8003d9a:	3318      	adds	r3, #24
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	589b      	ldr	r3, [r3, r2]
 8003da0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	2203      	movs	r2, #3
 8003da6:	4013      	ands	r3, r2
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	220f      	movs	r2, #15
 8003dac:	409a      	lsls	r2, r3
 8003dae:	0013      	movs	r3, r2
 8003db0:	43da      	mvns	r2, r3
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	4013      	ands	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	23a0      	movs	r3, #160	; 0xa0
 8003dbc:	05db      	lsls	r3, r3, #23
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d013      	beq.n	8003dea <HAL_GPIO_Init+0x1ca>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	4a45      	ldr	r2, [pc, #276]	; (8003edc <HAL_GPIO_Init+0x2bc>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00d      	beq.n	8003de6 <HAL_GPIO_Init+0x1c6>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a44      	ldr	r2, [pc, #272]	; (8003ee0 <HAL_GPIO_Init+0x2c0>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d007      	beq.n	8003de2 <HAL_GPIO_Init+0x1c2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a43      	ldr	r2, [pc, #268]	; (8003ee4 <HAL_GPIO_Init+0x2c4>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d101      	bne.n	8003dde <HAL_GPIO_Init+0x1be>
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e006      	b.n	8003dec <HAL_GPIO_Init+0x1cc>
 8003dde:	2305      	movs	r3, #5
 8003de0:	e004      	b.n	8003dec <HAL_GPIO_Init+0x1cc>
 8003de2:	2302      	movs	r3, #2
 8003de4:	e002      	b.n	8003dec <HAL_GPIO_Init+0x1cc>
 8003de6:	2301      	movs	r3, #1
 8003de8:	e000      	b.n	8003dec <HAL_GPIO_Init+0x1cc>
 8003dea:	2300      	movs	r3, #0
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	2103      	movs	r1, #3
 8003df0:	400a      	ands	r2, r1
 8003df2:	00d2      	lsls	r2, r2, #3
 8003df4:	4093      	lsls	r3, r2
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003dfc:	4936      	ldr	r1, [pc, #216]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	089b      	lsrs	r3, r3, #2
 8003e02:	3318      	adds	r3, #24
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e0a:	4b33      	ldr	r3, [pc, #204]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	43da      	mvns	r2, r3
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4013      	ands	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	2380      	movs	r3, #128	; 0x80
 8003e20:	035b      	lsls	r3, r3, #13
 8003e22:	4013      	ands	r3, r2
 8003e24:	d003      	beq.n	8003e2e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e2e:	4b2a      	ldr	r3, [pc, #168]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003e34:	4b28      	ldr	r3, [pc, #160]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	43da      	mvns	r2, r3
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4013      	ands	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	2380      	movs	r3, #128	; 0x80
 8003e4a:	039b      	lsls	r3, r3, #14
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	d003      	beq.n	8003e58 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003e58:	4b1f      	ldr	r3, [pc, #124]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003e5a:	693a      	ldr	r2, [r7, #16]
 8003e5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003e5e:	4a1e      	ldr	r2, [pc, #120]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003e60:	2384      	movs	r3, #132	; 0x84
 8003e62:	58d3      	ldr	r3, [r2, r3]
 8003e64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	43da      	mvns	r2, r3
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	685a      	ldr	r2, [r3, #4]
 8003e74:	2380      	movs	r3, #128	; 0x80
 8003e76:	029b      	lsls	r3, r3, #10
 8003e78:	4013      	ands	r3, r2
 8003e7a:	d003      	beq.n	8003e84 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003e7c:	693a      	ldr	r2, [r7, #16]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003e84:	4914      	ldr	r1, [pc, #80]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003e86:	2284      	movs	r2, #132	; 0x84
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003e8c:	4a12      	ldr	r2, [pc, #72]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003e8e:	2380      	movs	r3, #128	; 0x80
 8003e90:	58d3      	ldr	r3, [r2, r3]
 8003e92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	43da      	mvns	r2, r3
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	2380      	movs	r3, #128	; 0x80
 8003ea4:	025b      	lsls	r3, r3, #9
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	d003      	beq.n	8003eb2 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003eb2:	4909      	ldr	r1, [pc, #36]	; (8003ed8 <HAL_GPIO_Init+0x2b8>)
 8003eb4:	2280      	movs	r2, #128	; 0x80
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	40da      	lsrs	r2, r3
 8003ec8:	1e13      	subs	r3, r2, #0
 8003eca:	d000      	beq.n	8003ece <HAL_GPIO_Init+0x2ae>
 8003ecc:	e6b0      	b.n	8003c30 <HAL_GPIO_Init+0x10>
  }
}
 8003ece:	46c0      	nop			; (mov r8, r8)
 8003ed0:	46c0      	nop			; (mov r8, r8)
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	b006      	add	sp, #24
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40021800 	.word	0x40021800
 8003edc:	50000400 	.word	0x50000400
 8003ee0:	50000800 	.word	0x50000800
 8003ee4:	50000c00 	.word	0x50000c00

08003ee8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003ef6:	e0b4      	b.n	8004062 <HAL_GPIO_DeInit+0x17a>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003ef8:	2201      	movs	r2, #1
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	409a      	lsls	r2, r3
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	4013      	ands	r3, r2
 8003f02:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d100      	bne.n	8003f0c <HAL_GPIO_DeInit+0x24>
 8003f0a:	e0a7      	b.n	800405c <HAL_GPIO_DeInit+0x174>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8003f0c:	4a5a      	ldr	r2, [pc, #360]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	089b      	lsrs	r3, r3, #2
 8003f12:	3318      	adds	r3, #24
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	589b      	ldr	r3, [r3, r2]
 8003f18:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	2203      	movs	r2, #3
 8003f1e:	4013      	ands	r3, r2
 8003f20:	00db      	lsls	r3, r3, #3
 8003f22:	220f      	movs	r2, #15
 8003f24:	409a      	lsls	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	23a0      	movs	r3, #160	; 0xa0
 8003f30:	05db      	lsls	r3, r3, #23
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d013      	beq.n	8003f5e <HAL_GPIO_DeInit+0x76>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a50      	ldr	r2, [pc, #320]	; (800407c <HAL_GPIO_DeInit+0x194>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d00d      	beq.n	8003f5a <HAL_GPIO_DeInit+0x72>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a4f      	ldr	r2, [pc, #316]	; (8004080 <HAL_GPIO_DeInit+0x198>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d007      	beq.n	8003f56 <HAL_GPIO_DeInit+0x6e>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a4e      	ldr	r2, [pc, #312]	; (8004084 <HAL_GPIO_DeInit+0x19c>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d101      	bne.n	8003f52 <HAL_GPIO_DeInit+0x6a>
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e006      	b.n	8003f60 <HAL_GPIO_DeInit+0x78>
 8003f52:	2305      	movs	r3, #5
 8003f54:	e004      	b.n	8003f60 <HAL_GPIO_DeInit+0x78>
 8003f56:	2302      	movs	r3, #2
 8003f58:	e002      	b.n	8003f60 <HAL_GPIO_DeInit+0x78>
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e000      	b.n	8003f60 <HAL_GPIO_DeInit+0x78>
 8003f5e:	2300      	movs	r3, #0
 8003f60:	697a      	ldr	r2, [r7, #20]
 8003f62:	2103      	movs	r1, #3
 8003f64:	400a      	ands	r2, r1
 8003f66:	00d2      	lsls	r2, r2, #3
 8003f68:	4093      	lsls	r3, r2
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d136      	bne.n	8003fde <HAL_GPIO_DeInit+0xf6>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003f70:	4a41      	ldr	r2, [pc, #260]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003f72:	2380      	movs	r3, #128	; 0x80
 8003f74:	58d3      	ldr	r3, [r2, r3]
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	43d2      	mvns	r2, r2
 8003f7a:	493f      	ldr	r1, [pc, #252]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	2280      	movs	r2, #128	; 0x80
 8003f80:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8003f82:	4a3d      	ldr	r2, [pc, #244]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003f84:	2384      	movs	r3, #132	; 0x84
 8003f86:	58d3      	ldr	r3, [r2, r3]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	43d2      	mvns	r2, r2
 8003f8c:	493a      	ldr	r1, [pc, #232]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	2284      	movs	r2, #132	; 0x84
 8003f92:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003f94:	4b38      	ldr	r3, [pc, #224]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	43d9      	mvns	r1, r3
 8003f9c:	4b36      	ldr	r3, [pc, #216]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003f9e:	400a      	ands	r2, r1
 8003fa0:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8003fa2:	4b35      	ldr	r3, [pc, #212]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	43d9      	mvns	r1, r3
 8003faa:	4b33      	ldr	r3, [pc, #204]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003fac:	400a      	ands	r2, r1
 8003fae:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	220f      	movs	r2, #15
 8003fba:	409a      	lsls	r2, r3
 8003fbc:	0013      	movs	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 8003fc0:	4a2d      	ldr	r2, [pc, #180]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	3318      	adds	r3, #24
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	589a      	ldr	r2, [r3, r2]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	43d9      	mvns	r1, r3
 8003fd0:	4829      	ldr	r0, [pc, #164]	; (8004078 <HAL_GPIO_DeInit+0x190>)
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	089b      	lsrs	r3, r3, #2
 8003fd6:	400a      	ands	r2, r1
 8003fd8:	3318      	adds	r3, #24
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	2103      	movs	r1, #3
 8003fe8:	4099      	lsls	r1, r3
 8003fea:	000b      	movs	r3, r1
 8003fec:	431a      	orrs	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	08da      	lsrs	r2, r3, #3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	3208      	adds	r2, #8
 8003ffa:	0092      	lsls	r2, r2, #2
 8003ffc:	58d3      	ldr	r3, [r2, r3]
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	2107      	movs	r1, #7
 8004002:	400a      	ands	r2, r1
 8004004:	0092      	lsls	r2, r2, #2
 8004006:	210f      	movs	r1, #15
 8004008:	4091      	lsls	r1, r2
 800400a:	000a      	movs	r2, r1
 800400c:	43d1      	mvns	r1, r2
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	08d2      	lsrs	r2, r2, #3
 8004012:	4019      	ands	r1, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	3208      	adds	r2, #8
 8004018:	0092      	lsls	r2, r2, #2
 800401a:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	0052      	lsls	r2, r2, #1
 8004024:	2103      	movs	r1, #3
 8004026:	4091      	lsls	r1, r2
 8004028:	000a      	movs	r2, r1
 800402a:	43d2      	mvns	r2, r2
 800402c:	401a      	ands	r2, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2101      	movs	r1, #1
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4091      	lsls	r1, r2
 800403c:	000a      	movs	r2, r1
 800403e:	43d2      	mvns	r2, r2
 8004040:	401a      	ands	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	0052      	lsls	r2, r2, #1
 800404e:	2103      	movs	r1, #3
 8004050:	4091      	lsls	r1, r2
 8004052:	000a      	movs	r2, r1
 8004054:	43d2      	mvns	r2, r2
 8004056:	401a      	ands	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	60da      	str	r2, [r3, #12]
    }

    position++;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	3301      	adds	r3, #1
 8004060:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004062:	683a      	ldr	r2, [r7, #0]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	40da      	lsrs	r2, r3
 8004068:	1e13      	subs	r3, r2, #0
 800406a:	d000      	beq.n	800406e <HAL_GPIO_DeInit+0x186>
 800406c:	e744      	b.n	8003ef8 <HAL_GPIO_DeInit+0x10>
  }
}
 800406e:	46c0      	nop			; (mov r8, r8)
 8004070:	46c0      	nop			; (mov r8, r8)
 8004072:	46bd      	mov	sp, r7
 8004074:	b006      	add	sp, #24
 8004076:	bd80      	pop	{r7, pc}
 8004078:	40021800 	.word	0x40021800
 800407c:	50000400 	.word	0x50000400
 8004080:	50000800 	.word	0x50000800
 8004084:	50000c00 	.word	0x50000c00

08004088 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 8004090:	000a      	movs	r2, r1
 8004092:	1cbb      	adds	r3, r7, #2
 8004094:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	1cba      	adds	r2, r7, #2
 800409c:	8812      	ldrh	r2, [r2, #0]
 800409e:	4013      	ands	r3, r2
 80040a0:	d004      	beq.n	80040ac <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80040a2:	230f      	movs	r3, #15
 80040a4:	18fb      	adds	r3, r7, r3
 80040a6:	2201      	movs	r2, #1
 80040a8:	701a      	strb	r2, [r3, #0]
 80040aa:	e003      	b.n	80040b4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040ac:	230f      	movs	r3, #15
 80040ae:	18fb      	adds	r3, r7, r3
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80040b4:	230f      	movs	r3, #15
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	781b      	ldrb	r3, [r3, #0]
}
 80040ba:	0018      	movs	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	b004      	add	sp, #16
 80040c0:	bd80      	pop	{r7, pc}

080040c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	0008      	movs	r0, r1
 80040cc:	0011      	movs	r1, r2
 80040ce:	1cbb      	adds	r3, r7, #2
 80040d0:	1c02      	adds	r2, r0, #0
 80040d2:	801a      	strh	r2, [r3, #0]
 80040d4:	1c7b      	adds	r3, r7, #1
 80040d6:	1c0a      	adds	r2, r1, #0
 80040d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040da:	1c7b      	adds	r3, r7, #1
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d004      	beq.n	80040ec <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040e2:	1cbb      	adds	r3, r7, #2
 80040e4:	881a      	ldrh	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040ea:	e003      	b.n	80040f4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040ec:	1cbb      	adds	r3, r7, #2
 80040ee:	881a      	ldrh	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040f4:	46c0      	nop			; (mov r8, r8)
 80040f6:	46bd      	mov	sp, r7
 80040f8:	b002      	add	sp, #8
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	0002      	movs	r2, r0
 8004104:	1dbb      	adds	r3, r7, #6
 8004106:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004108:	4b10      	ldr	r3, [pc, #64]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	1dba      	adds	r2, r7, #6
 800410e:	8812      	ldrh	r2, [r2, #0]
 8004110:	4013      	ands	r3, r2
 8004112:	d008      	beq.n	8004126 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004114:	4b0d      	ldr	r3, [pc, #52]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004116:	1dba      	adds	r2, r7, #6
 8004118:	8812      	ldrh	r2, [r2, #0]
 800411a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800411c:	1dbb      	adds	r3, r7, #6
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	0018      	movs	r0, r3
 8004122:	f7ff f889 	bl	8003238 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8004126:	4b09      	ldr	r3, [pc, #36]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	1dba      	adds	r2, r7, #6
 800412c:	8812      	ldrh	r2, [r2, #0]
 800412e:	4013      	ands	r3, r2
 8004130:	d008      	beq.n	8004144 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004132:	4b06      	ldr	r3, [pc, #24]	; (800414c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004134:	1dba      	adds	r2, r7, #6
 8004136:	8812      	ldrh	r2, [r2, #0]
 8004138:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800413a:	1dbb      	adds	r3, r7, #6
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	0018      	movs	r0, r3
 8004140:	f000 f806 	bl	8004150 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004144:	46c0      	nop			; (mov r8, r8)
 8004146:	46bd      	mov	sp, r7
 8004148:	b002      	add	sp, #8
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021800 	.word	0x40021800

08004150 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	0002      	movs	r2, r0
 8004158:	1dbb      	adds	r3, r7, #6
 800415a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800415c:	46c0      	nop			; (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	b002      	add	sp, #8
 8004162:	bd80      	pop	{r7, pc}

08004164 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800416c:	4b19      	ldr	r3, [pc, #100]	; (80041d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a19      	ldr	r2, [pc, #100]	; (80041d8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004172:	4013      	ands	r3, r2
 8004174:	0019      	movs	r1, r3
 8004176:	4b17      	ldr	r3, [pc, #92]	; (80041d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	430a      	orrs	r2, r1
 800417c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	2380      	movs	r3, #128	; 0x80
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	429a      	cmp	r2, r3
 8004186:	d11f      	bne.n	80041c8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004188:	4b14      	ldr	r3, [pc, #80]	; (80041dc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	0013      	movs	r3, r2
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	189b      	adds	r3, r3, r2
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	4912      	ldr	r1, [pc, #72]	; (80041e0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004196:	0018      	movs	r0, r3
 8004198:	f7fb ffd0 	bl	800013c <__udivsi3>
 800419c:	0003      	movs	r3, r0
 800419e:	3301      	adds	r3, #1
 80041a0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041a2:	e008      	b.n	80041b6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	3b01      	subs	r3, #1
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	e001      	b.n	80041b6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e009      	b.n	80041ca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041b6:	4b07      	ldr	r3, [pc, #28]	; (80041d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80041b8:	695a      	ldr	r2, [r3, #20]
 80041ba:	2380      	movs	r3, #128	; 0x80
 80041bc:	00db      	lsls	r3, r3, #3
 80041be:	401a      	ands	r2, r3
 80041c0:	2380      	movs	r3, #128	; 0x80
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d0ed      	beq.n	80041a4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80041c8:	2300      	movs	r3, #0
}
 80041ca:	0018      	movs	r0, r3
 80041cc:	46bd      	mov	sp, r7
 80041ce:	b004      	add	sp, #16
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	46c0      	nop			; (mov r8, r8)
 80041d4:	40007000 	.word	0x40007000
 80041d8:	fffff9ff 	.word	0xfffff9ff
 80041dc:	20000020 	.word	0x20000020
 80041e0:	000f4240 	.word	0x000f4240

080041e4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80041e8:	4b03      	ldr	r3, [pc, #12]	; (80041f8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	23e0      	movs	r3, #224	; 0xe0
 80041ee:	01db      	lsls	r3, r3, #7
 80041f0:	4013      	ands	r3, r2
}
 80041f2:	0018      	movs	r0, r3
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000

080041fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b088      	sub	sp, #32
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e2fe      	b.n	800480c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2201      	movs	r2, #1
 8004214:	4013      	ands	r3, r2
 8004216:	d100      	bne.n	800421a <HAL_RCC_OscConfig+0x1e>
 8004218:	e07c      	b.n	8004314 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800421a:	4bc3      	ldr	r3, [pc, #780]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2238      	movs	r2, #56	; 0x38
 8004220:	4013      	ands	r3, r2
 8004222:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004224:	4bc0      	ldr	r3, [pc, #768]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	2203      	movs	r2, #3
 800422a:	4013      	ands	r3, r2
 800422c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800422e:	69bb      	ldr	r3, [r7, #24]
 8004230:	2b10      	cmp	r3, #16
 8004232:	d102      	bne.n	800423a <HAL_RCC_OscConfig+0x3e>
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	2b03      	cmp	r3, #3
 8004238:	d002      	beq.n	8004240 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2b08      	cmp	r3, #8
 800423e:	d10b      	bne.n	8004258 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004240:	4bb9      	ldr	r3, [pc, #740]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	2380      	movs	r3, #128	; 0x80
 8004246:	029b      	lsls	r3, r3, #10
 8004248:	4013      	ands	r3, r2
 800424a:	d062      	beq.n	8004312 <HAL_RCC_OscConfig+0x116>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d15e      	bne.n	8004312 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e2d9      	b.n	800480c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	2380      	movs	r3, #128	; 0x80
 800425e:	025b      	lsls	r3, r3, #9
 8004260:	429a      	cmp	r2, r3
 8004262:	d107      	bne.n	8004274 <HAL_RCC_OscConfig+0x78>
 8004264:	4bb0      	ldr	r3, [pc, #704]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4baf      	ldr	r3, [pc, #700]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800426a:	2180      	movs	r1, #128	; 0x80
 800426c:	0249      	lsls	r1, r1, #9
 800426e:	430a      	orrs	r2, r1
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	e020      	b.n	80042b6 <HAL_RCC_OscConfig+0xba>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	23a0      	movs	r3, #160	; 0xa0
 800427a:	02db      	lsls	r3, r3, #11
 800427c:	429a      	cmp	r2, r3
 800427e:	d10e      	bne.n	800429e <HAL_RCC_OscConfig+0xa2>
 8004280:	4ba9      	ldr	r3, [pc, #676]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	4ba8      	ldr	r3, [pc, #672]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004286:	2180      	movs	r1, #128	; 0x80
 8004288:	02c9      	lsls	r1, r1, #11
 800428a:	430a      	orrs	r2, r1
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	4ba6      	ldr	r3, [pc, #664]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	4ba5      	ldr	r3, [pc, #660]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004294:	2180      	movs	r1, #128	; 0x80
 8004296:	0249      	lsls	r1, r1, #9
 8004298:	430a      	orrs	r2, r1
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	e00b      	b.n	80042b6 <HAL_RCC_OscConfig+0xba>
 800429e:	4ba2      	ldr	r3, [pc, #648]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	4ba1      	ldr	r3, [pc, #644]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80042a4:	49a1      	ldr	r1, [pc, #644]	; (800452c <HAL_RCC_OscConfig+0x330>)
 80042a6:	400a      	ands	r2, r1
 80042a8:	601a      	str	r2, [r3, #0]
 80042aa:	4b9f      	ldr	r3, [pc, #636]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	4b9e      	ldr	r3, [pc, #632]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80042b0:	499f      	ldr	r1, [pc, #636]	; (8004530 <HAL_RCC_OscConfig+0x334>)
 80042b2:	400a      	ands	r2, r1
 80042b4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d014      	beq.n	80042e8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042be:	f7ff fb8d 	bl	80039dc <HAL_GetTick>
 80042c2:	0003      	movs	r3, r0
 80042c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042c6:	e008      	b.n	80042da <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042c8:	f7ff fb88 	bl	80039dc <HAL_GetTick>
 80042cc:	0002      	movs	r2, r0
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b64      	cmp	r3, #100	; 0x64
 80042d4:	d901      	bls.n	80042da <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e298      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042da:	4b93      	ldr	r3, [pc, #588]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	2380      	movs	r3, #128	; 0x80
 80042e0:	029b      	lsls	r3, r3, #10
 80042e2:	4013      	ands	r3, r2
 80042e4:	d0f0      	beq.n	80042c8 <HAL_RCC_OscConfig+0xcc>
 80042e6:	e015      	b.n	8004314 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e8:	f7ff fb78 	bl	80039dc <HAL_GetTick>
 80042ec:	0003      	movs	r3, r0
 80042ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042f0:	e008      	b.n	8004304 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f2:	f7ff fb73 	bl	80039dc <HAL_GetTick>
 80042f6:	0002      	movs	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b64      	cmp	r3, #100	; 0x64
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e283      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004304:	4b88      	ldr	r3, [pc, #544]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	2380      	movs	r3, #128	; 0x80
 800430a:	029b      	lsls	r3, r3, #10
 800430c:	4013      	ands	r3, r2
 800430e:	d1f0      	bne.n	80042f2 <HAL_RCC_OscConfig+0xf6>
 8004310:	e000      	b.n	8004314 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004312:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	2202      	movs	r2, #2
 800431a:	4013      	ands	r3, r2
 800431c:	d100      	bne.n	8004320 <HAL_RCC_OscConfig+0x124>
 800431e:	e099      	b.n	8004454 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004320:	4b81      	ldr	r3, [pc, #516]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2238      	movs	r2, #56	; 0x38
 8004326:	4013      	ands	r3, r2
 8004328:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800432a:	4b7f      	ldr	r3, [pc, #508]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	2203      	movs	r2, #3
 8004330:	4013      	ands	r3, r2
 8004332:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004334:	69bb      	ldr	r3, [r7, #24]
 8004336:	2b10      	cmp	r3, #16
 8004338:	d102      	bne.n	8004340 <HAL_RCC_OscConfig+0x144>
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b02      	cmp	r3, #2
 800433e:	d002      	beq.n	8004346 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d135      	bne.n	80043b2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004346:	4b78      	ldr	r3, [pc, #480]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	2380      	movs	r3, #128	; 0x80
 800434c:	00db      	lsls	r3, r3, #3
 800434e:	4013      	ands	r3, r2
 8004350:	d005      	beq.n	800435e <HAL_RCC_OscConfig+0x162>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e256      	b.n	800480c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800435e:	4b72      	ldr	r3, [pc, #456]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	4a74      	ldr	r2, [pc, #464]	; (8004534 <HAL_RCC_OscConfig+0x338>)
 8004364:	4013      	ands	r3, r2
 8004366:	0019      	movs	r1, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	695b      	ldr	r3, [r3, #20]
 800436c:	021a      	lsls	r2, r3, #8
 800436e:	4b6e      	ldr	r3, [pc, #440]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004370:	430a      	orrs	r2, r1
 8004372:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d112      	bne.n	80043a0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800437a:	4b6b      	ldr	r3, [pc, #428]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a6e      	ldr	r2, [pc, #440]	; (8004538 <HAL_RCC_OscConfig+0x33c>)
 8004380:	4013      	ands	r3, r2
 8004382:	0019      	movs	r1, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691a      	ldr	r2, [r3, #16]
 8004388:	4b67      	ldr	r3, [pc, #412]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800438a:	430a      	orrs	r2, r1
 800438c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800438e:	4b66      	ldr	r3, [pc, #408]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	0adb      	lsrs	r3, r3, #11
 8004394:	2207      	movs	r2, #7
 8004396:	4013      	ands	r3, r2
 8004398:	4a68      	ldr	r2, [pc, #416]	; (800453c <HAL_RCC_OscConfig+0x340>)
 800439a:	40da      	lsrs	r2, r3
 800439c:	4b68      	ldr	r3, [pc, #416]	; (8004540 <HAL_RCC_OscConfig+0x344>)
 800439e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80043a0:	4b68      	ldr	r3, [pc, #416]	; (8004544 <HAL_RCC_OscConfig+0x348>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	0018      	movs	r0, r3
 80043a6:	f7ff fabd 	bl	8003924 <HAL_InitTick>
 80043aa:	1e03      	subs	r3, r0, #0
 80043ac:	d051      	beq.n	8004452 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e22c      	b.n	800480c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d030      	beq.n	800441c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80043ba:	4b5b      	ldr	r3, [pc, #364]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a5e      	ldr	r2, [pc, #376]	; (8004538 <HAL_RCC_OscConfig+0x33c>)
 80043c0:	4013      	ands	r3, r2
 80043c2:	0019      	movs	r1, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691a      	ldr	r2, [r3, #16]
 80043c8:	4b57      	ldr	r3, [pc, #348]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80043ca:	430a      	orrs	r2, r1
 80043cc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80043ce:	4b56      	ldr	r3, [pc, #344]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	4b55      	ldr	r3, [pc, #340]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80043d4:	2180      	movs	r1, #128	; 0x80
 80043d6:	0049      	lsls	r1, r1, #1
 80043d8:	430a      	orrs	r2, r1
 80043da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043dc:	f7ff fafe 	bl	80039dc <HAL_GetTick>
 80043e0:	0003      	movs	r3, r0
 80043e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043e4:	e008      	b.n	80043f8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043e6:	f7ff faf9 	bl	80039dc <HAL_GetTick>
 80043ea:	0002      	movs	r2, r0
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d901      	bls.n	80043f8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80043f4:	2303      	movs	r3, #3
 80043f6:	e209      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043f8:	4b4b      	ldr	r3, [pc, #300]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	4013      	ands	r3, r2
 8004402:	d0f0      	beq.n	80043e6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004404:	4b48      	ldr	r3, [pc, #288]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	4a4a      	ldr	r2, [pc, #296]	; (8004534 <HAL_RCC_OscConfig+0x338>)
 800440a:	4013      	ands	r3, r2
 800440c:	0019      	movs	r1, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	021a      	lsls	r2, r3, #8
 8004414:	4b44      	ldr	r3, [pc, #272]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004416:	430a      	orrs	r2, r1
 8004418:	605a      	str	r2, [r3, #4]
 800441a:	e01b      	b.n	8004454 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800441c:	4b42      	ldr	r3, [pc, #264]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	4b41      	ldr	r3, [pc, #260]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004422:	4949      	ldr	r1, [pc, #292]	; (8004548 <HAL_RCC_OscConfig+0x34c>)
 8004424:	400a      	ands	r2, r1
 8004426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004428:	f7ff fad8 	bl	80039dc <HAL_GetTick>
 800442c:	0003      	movs	r3, r0
 800442e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004432:	f7ff fad3 	bl	80039dc <HAL_GetTick>
 8004436:	0002      	movs	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e1e3      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004444:	4b38      	ldr	r3, [pc, #224]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	2380      	movs	r3, #128	; 0x80
 800444a:	00db      	lsls	r3, r3, #3
 800444c:	4013      	ands	r3, r2
 800444e:	d1f0      	bne.n	8004432 <HAL_RCC_OscConfig+0x236>
 8004450:	e000      	b.n	8004454 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004452:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2208      	movs	r2, #8
 800445a:	4013      	ands	r3, r2
 800445c:	d047      	beq.n	80044ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800445e:	4b32      	ldr	r3, [pc, #200]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	2238      	movs	r2, #56	; 0x38
 8004464:	4013      	ands	r3, r2
 8004466:	2b18      	cmp	r3, #24
 8004468:	d10a      	bne.n	8004480 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800446a:	4b2f      	ldr	r3, [pc, #188]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800446c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800446e:	2202      	movs	r2, #2
 8004470:	4013      	ands	r3, r2
 8004472:	d03c      	beq.n	80044ee <HAL_RCC_OscConfig+0x2f2>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d138      	bne.n	80044ee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e1c5      	b.n	800480c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d019      	beq.n	80044bc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004488:	4b27      	ldr	r3, [pc, #156]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800448a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800448c:	4b26      	ldr	r3, [pc, #152]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 800448e:	2101      	movs	r1, #1
 8004490:	430a      	orrs	r2, r1
 8004492:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004494:	f7ff faa2 	bl	80039dc <HAL_GetTick>
 8004498:	0003      	movs	r3, r0
 800449a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800449c:	e008      	b.n	80044b0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800449e:	f7ff fa9d 	bl	80039dc <HAL_GetTick>
 80044a2:	0002      	movs	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b02      	cmp	r3, #2
 80044aa:	d901      	bls.n	80044b0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80044ac:	2303      	movs	r3, #3
 80044ae:	e1ad      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044b0:	4b1d      	ldr	r3, [pc, #116]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80044b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044b4:	2202      	movs	r2, #2
 80044b6:	4013      	ands	r3, r2
 80044b8:	d0f1      	beq.n	800449e <HAL_RCC_OscConfig+0x2a2>
 80044ba:	e018      	b.n	80044ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80044bc:	4b1a      	ldr	r3, [pc, #104]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80044be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044c0:	4b19      	ldr	r3, [pc, #100]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80044c2:	2101      	movs	r1, #1
 80044c4:	438a      	bics	r2, r1
 80044c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c8:	f7ff fa88 	bl	80039dc <HAL_GetTick>
 80044cc:	0003      	movs	r3, r0
 80044ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044d0:	e008      	b.n	80044e4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044d2:	f7ff fa83 	bl	80039dc <HAL_GetTick>
 80044d6:	0002      	movs	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d901      	bls.n	80044e4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80044e0:	2303      	movs	r3, #3
 80044e2:	e193      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80044e4:	4b10      	ldr	r3, [pc, #64]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 80044e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044e8:	2202      	movs	r2, #2
 80044ea:	4013      	ands	r3, r2
 80044ec:	d1f1      	bne.n	80044d2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2204      	movs	r2, #4
 80044f4:	4013      	ands	r3, r2
 80044f6:	d100      	bne.n	80044fa <HAL_RCC_OscConfig+0x2fe>
 80044f8:	e0c6      	b.n	8004688 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044fa:	231f      	movs	r3, #31
 80044fc:	18fb      	adds	r3, r7, r3
 80044fe:	2200      	movs	r2, #0
 8004500:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004502:	4b09      	ldr	r3, [pc, #36]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	2238      	movs	r2, #56	; 0x38
 8004508:	4013      	ands	r3, r2
 800450a:	2b20      	cmp	r3, #32
 800450c:	d11e      	bne.n	800454c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800450e:	4b06      	ldr	r3, [pc, #24]	; (8004528 <HAL_RCC_OscConfig+0x32c>)
 8004510:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004512:	2202      	movs	r2, #2
 8004514:	4013      	ands	r3, r2
 8004516:	d100      	bne.n	800451a <HAL_RCC_OscConfig+0x31e>
 8004518:	e0b6      	b.n	8004688 <HAL_RCC_OscConfig+0x48c>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d000      	beq.n	8004524 <HAL_RCC_OscConfig+0x328>
 8004522:	e0b1      	b.n	8004688 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e171      	b.n	800480c <HAL_RCC_OscConfig+0x610>
 8004528:	40021000 	.word	0x40021000
 800452c:	fffeffff 	.word	0xfffeffff
 8004530:	fffbffff 	.word	0xfffbffff
 8004534:	ffff80ff 	.word	0xffff80ff
 8004538:	ffffc7ff 	.word	0xffffc7ff
 800453c:	00f42400 	.word	0x00f42400
 8004540:	20000020 	.word	0x20000020
 8004544:	20000024 	.word	0x20000024
 8004548:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800454c:	4bb1      	ldr	r3, [pc, #708]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800454e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004550:	2380      	movs	r3, #128	; 0x80
 8004552:	055b      	lsls	r3, r3, #21
 8004554:	4013      	ands	r3, r2
 8004556:	d101      	bne.n	800455c <HAL_RCC_OscConfig+0x360>
 8004558:	2301      	movs	r3, #1
 800455a:	e000      	b.n	800455e <HAL_RCC_OscConfig+0x362>
 800455c:	2300      	movs	r3, #0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d011      	beq.n	8004586 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004562:	4bac      	ldr	r3, [pc, #688]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004564:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004566:	4bab      	ldr	r3, [pc, #684]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004568:	2180      	movs	r1, #128	; 0x80
 800456a:	0549      	lsls	r1, r1, #21
 800456c:	430a      	orrs	r2, r1
 800456e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004570:	4ba8      	ldr	r3, [pc, #672]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004572:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004574:	2380      	movs	r3, #128	; 0x80
 8004576:	055b      	lsls	r3, r3, #21
 8004578:	4013      	ands	r3, r2
 800457a:	60fb      	str	r3, [r7, #12]
 800457c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800457e:	231f      	movs	r3, #31
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	2201      	movs	r2, #1
 8004584:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004586:	4ba4      	ldr	r3, [pc, #656]	; (8004818 <HAL_RCC_OscConfig+0x61c>)
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	2380      	movs	r3, #128	; 0x80
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	4013      	ands	r3, r2
 8004590:	d11a      	bne.n	80045c8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004592:	4ba1      	ldr	r3, [pc, #644]	; (8004818 <HAL_RCC_OscConfig+0x61c>)
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	4ba0      	ldr	r3, [pc, #640]	; (8004818 <HAL_RCC_OscConfig+0x61c>)
 8004598:	2180      	movs	r1, #128	; 0x80
 800459a:	0049      	lsls	r1, r1, #1
 800459c:	430a      	orrs	r2, r1
 800459e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80045a0:	f7ff fa1c 	bl	80039dc <HAL_GetTick>
 80045a4:	0003      	movs	r3, r0
 80045a6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045a8:	e008      	b.n	80045bc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045aa:	f7ff fa17 	bl	80039dc <HAL_GetTick>
 80045ae:	0002      	movs	r2, r0
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d901      	bls.n	80045bc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e127      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045bc:	4b96      	ldr	r3, [pc, #600]	; (8004818 <HAL_RCC_OscConfig+0x61c>)
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	2380      	movs	r3, #128	; 0x80
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	4013      	ands	r3, r2
 80045c6:	d0f0      	beq.n	80045aa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d106      	bne.n	80045de <HAL_RCC_OscConfig+0x3e2>
 80045d0:	4b90      	ldr	r3, [pc, #576]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80045d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045d4:	4b8f      	ldr	r3, [pc, #572]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80045d6:	2101      	movs	r1, #1
 80045d8:	430a      	orrs	r2, r1
 80045da:	65da      	str	r2, [r3, #92]	; 0x5c
 80045dc:	e01c      	b.n	8004618 <HAL_RCC_OscConfig+0x41c>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b05      	cmp	r3, #5
 80045e4:	d10c      	bne.n	8004600 <HAL_RCC_OscConfig+0x404>
 80045e6:	4b8b      	ldr	r3, [pc, #556]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80045e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045ea:	4b8a      	ldr	r3, [pc, #552]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80045ec:	2104      	movs	r1, #4
 80045ee:	430a      	orrs	r2, r1
 80045f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80045f2:	4b88      	ldr	r3, [pc, #544]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80045f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045f6:	4b87      	ldr	r3, [pc, #540]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80045f8:	2101      	movs	r1, #1
 80045fa:	430a      	orrs	r2, r1
 80045fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80045fe:	e00b      	b.n	8004618 <HAL_RCC_OscConfig+0x41c>
 8004600:	4b84      	ldr	r3, [pc, #528]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004602:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004604:	4b83      	ldr	r3, [pc, #524]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004606:	2101      	movs	r1, #1
 8004608:	438a      	bics	r2, r1
 800460a:	65da      	str	r2, [r3, #92]	; 0x5c
 800460c:	4b81      	ldr	r3, [pc, #516]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800460e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004610:	4b80      	ldr	r3, [pc, #512]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004612:	2104      	movs	r1, #4
 8004614:	438a      	bics	r2, r1
 8004616:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d014      	beq.n	800464a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004620:	f7ff f9dc 	bl	80039dc <HAL_GetTick>
 8004624:	0003      	movs	r3, r0
 8004626:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004628:	e009      	b.n	800463e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800462a:	f7ff f9d7 	bl	80039dc <HAL_GetTick>
 800462e:	0002      	movs	r2, r0
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	4a79      	ldr	r2, [pc, #484]	; (800481c <HAL_RCC_OscConfig+0x620>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e0e6      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800463e:	4b75      	ldr	r3, [pc, #468]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004642:	2202      	movs	r2, #2
 8004644:	4013      	ands	r3, r2
 8004646:	d0f0      	beq.n	800462a <HAL_RCC_OscConfig+0x42e>
 8004648:	e013      	b.n	8004672 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464a:	f7ff f9c7 	bl	80039dc <HAL_GetTick>
 800464e:	0003      	movs	r3, r0
 8004650:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004652:	e009      	b.n	8004668 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004654:	f7ff f9c2 	bl	80039dc <HAL_GetTick>
 8004658:	0002      	movs	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	4a6f      	ldr	r2, [pc, #444]	; (800481c <HAL_RCC_OscConfig+0x620>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e0d1      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004668:	4b6a      	ldr	r3, [pc, #424]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800466a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466c:	2202      	movs	r2, #2
 800466e:	4013      	ands	r3, r2
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004672:	231f      	movs	r3, #31
 8004674:	18fb      	adds	r3, r7, r3
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	2b01      	cmp	r3, #1
 800467a:	d105      	bne.n	8004688 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800467c:	4b65      	ldr	r3, [pc, #404]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800467e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004680:	4b64      	ldr	r3, [pc, #400]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004682:	4967      	ldr	r1, [pc, #412]	; (8004820 <HAL_RCC_OscConfig+0x624>)
 8004684:	400a      	ands	r2, r1
 8004686:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69db      	ldr	r3, [r3, #28]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d100      	bne.n	8004692 <HAL_RCC_OscConfig+0x496>
 8004690:	e0bb      	b.n	800480a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004692:	4b60      	ldr	r3, [pc, #384]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	2238      	movs	r2, #56	; 0x38
 8004698:	4013      	ands	r3, r2
 800469a:	2b10      	cmp	r3, #16
 800469c:	d100      	bne.n	80046a0 <HAL_RCC_OscConfig+0x4a4>
 800469e:	e07b      	b.n	8004798 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	69db      	ldr	r3, [r3, #28]
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d156      	bne.n	8004756 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046a8:	4b5a      	ldr	r3, [pc, #360]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	4b59      	ldr	r3, [pc, #356]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80046ae:	495d      	ldr	r1, [pc, #372]	; (8004824 <HAL_RCC_OscConfig+0x628>)
 80046b0:	400a      	ands	r2, r1
 80046b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b4:	f7ff f992 	bl	80039dc <HAL_GetTick>
 80046b8:	0003      	movs	r3, r0
 80046ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046bc:	e008      	b.n	80046d0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046be:	f7ff f98d 	bl	80039dc <HAL_GetTick>
 80046c2:	0002      	movs	r2, r0
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e09d      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046d0:	4b50      	ldr	r3, [pc, #320]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	2380      	movs	r3, #128	; 0x80
 80046d6:	049b      	lsls	r3, r3, #18
 80046d8:	4013      	ands	r3, r2
 80046da:	d1f0      	bne.n	80046be <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046dc:	4b4d      	ldr	r3, [pc, #308]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4a51      	ldr	r2, [pc, #324]	; (8004828 <HAL_RCC_OscConfig+0x62c>)
 80046e2:	4013      	ands	r3, r2
 80046e4:	0019      	movs	r1, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a1a      	ldr	r2, [r3, #32]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ee:	431a      	orrs	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fc:	431a      	orrs	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004708:	431a      	orrs	r2, r3
 800470a:	4b42      	ldr	r3, [pc, #264]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800470c:	430a      	orrs	r2, r1
 800470e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004710:	4b40      	ldr	r3, [pc, #256]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	4b3f      	ldr	r3, [pc, #252]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004716:	2180      	movs	r1, #128	; 0x80
 8004718:	0449      	lsls	r1, r1, #17
 800471a:	430a      	orrs	r2, r1
 800471c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800471e:	4b3d      	ldr	r3, [pc, #244]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	4b3c      	ldr	r3, [pc, #240]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004724:	2180      	movs	r1, #128	; 0x80
 8004726:	0549      	lsls	r1, r1, #21
 8004728:	430a      	orrs	r2, r1
 800472a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472c:	f7ff f956 	bl	80039dc <HAL_GetTick>
 8004730:	0003      	movs	r3, r0
 8004732:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004734:	e008      	b.n	8004748 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004736:	f7ff f951 	bl	80039dc <HAL_GetTick>
 800473a:	0002      	movs	r2, r0
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d901      	bls.n	8004748 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e061      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004748:	4b32      	ldr	r3, [pc, #200]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	049b      	lsls	r3, r3, #18
 8004750:	4013      	ands	r3, r2
 8004752:	d0f0      	beq.n	8004736 <HAL_RCC_OscConfig+0x53a>
 8004754:	e059      	b.n	800480a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004756:	4b2f      	ldr	r3, [pc, #188]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	4b2e      	ldr	r3, [pc, #184]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800475c:	4931      	ldr	r1, [pc, #196]	; (8004824 <HAL_RCC_OscConfig+0x628>)
 800475e:	400a      	ands	r2, r1
 8004760:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004762:	f7ff f93b 	bl	80039dc <HAL_GetTick>
 8004766:	0003      	movs	r3, r0
 8004768:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800476c:	f7ff f936 	bl	80039dc <HAL_GetTick>
 8004770:	0002      	movs	r2, r0
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e046      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800477e:	4b25      	ldr	r3, [pc, #148]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	2380      	movs	r3, #128	; 0x80
 8004784:	049b      	lsls	r3, r3, #18
 8004786:	4013      	ands	r3, r2
 8004788:	d1f0      	bne.n	800476c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800478a:	4b22      	ldr	r3, [pc, #136]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 800478c:	68da      	ldr	r2, [r3, #12]
 800478e:	4b21      	ldr	r3, [pc, #132]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 8004790:	4926      	ldr	r1, [pc, #152]	; (800482c <HAL_RCC_OscConfig+0x630>)
 8004792:	400a      	ands	r2, r1
 8004794:	60da      	str	r2, [r3, #12]
 8004796:	e038      	b.n	800480a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69db      	ldr	r3, [r3, #28]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d101      	bne.n	80047a4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e033      	b.n	800480c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80047a4:	4b1b      	ldr	r3, [pc, #108]	; (8004814 <HAL_RCC_OscConfig+0x618>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	2203      	movs	r2, #3
 80047ae:	401a      	ands	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a1b      	ldr	r3, [r3, #32]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d126      	bne.n	8004806 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2270      	movs	r2, #112	; 0x70
 80047bc:	401a      	ands	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d11f      	bne.n	8004806 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	23fe      	movs	r3, #254	; 0xfe
 80047ca:	01db      	lsls	r3, r3, #7
 80047cc:	401a      	ands	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d116      	bne.n	8004806 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	23f8      	movs	r3, #248	; 0xf8
 80047dc:	039b      	lsls	r3, r3, #14
 80047de:	401a      	ands	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80047e4:	429a      	cmp	r2, r3
 80047e6:	d10e      	bne.n	8004806 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	23e0      	movs	r3, #224	; 0xe0
 80047ec:	051b      	lsls	r3, r3, #20
 80047ee:	401a      	ands	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d106      	bne.n	8004806 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	0f5b      	lsrs	r3, r3, #29
 80047fc:	075a      	lsls	r2, r3, #29
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004802:	429a      	cmp	r2, r3
 8004804:	d001      	beq.n	800480a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e000      	b.n	800480c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800480a:	2300      	movs	r3, #0
}
 800480c:	0018      	movs	r0, r3
 800480e:	46bd      	mov	sp, r7
 8004810:	b008      	add	sp, #32
 8004812:	bd80      	pop	{r7, pc}
 8004814:	40021000 	.word	0x40021000
 8004818:	40007000 	.word	0x40007000
 800481c:	00001388 	.word	0x00001388
 8004820:	efffffff 	.word	0xefffffff
 8004824:	feffffff 	.word	0xfeffffff
 8004828:	11c1808c 	.word	0x11c1808c
 800482c:	eefefffc 	.word	0xeefefffc

08004830 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e0e9      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004844:	4b76      	ldr	r3, [pc, #472]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2207      	movs	r2, #7
 800484a:	4013      	ands	r3, r2
 800484c:	683a      	ldr	r2, [r7, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d91e      	bls.n	8004890 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004852:	4b73      	ldr	r3, [pc, #460]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2207      	movs	r2, #7
 8004858:	4393      	bics	r3, r2
 800485a:	0019      	movs	r1, r3
 800485c:	4b70      	ldr	r3, [pc, #448]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004864:	f7ff f8ba 	bl	80039dc <HAL_GetTick>
 8004868:	0003      	movs	r3, r0
 800486a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800486c:	e009      	b.n	8004882 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800486e:	f7ff f8b5 	bl	80039dc <HAL_GetTick>
 8004872:	0002      	movs	r2, r0
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	4a6a      	ldr	r2, [pc, #424]	; (8004a24 <HAL_RCC_ClockConfig+0x1f4>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e0ca      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004882:	4b67      	ldr	r3, [pc, #412]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2207      	movs	r2, #7
 8004888:	4013      	ands	r3, r2
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	429a      	cmp	r2, r3
 800488e:	d1ee      	bne.n	800486e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2202      	movs	r2, #2
 8004896:	4013      	ands	r3, r2
 8004898:	d015      	beq.n	80048c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2204      	movs	r2, #4
 80048a0:	4013      	ands	r3, r2
 80048a2:	d006      	beq.n	80048b2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80048a4:	4b60      	ldr	r3, [pc, #384]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80048a6:	689a      	ldr	r2, [r3, #8]
 80048a8:	4b5f      	ldr	r3, [pc, #380]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80048aa:	21e0      	movs	r1, #224	; 0xe0
 80048ac:	01c9      	lsls	r1, r1, #7
 80048ae:	430a      	orrs	r2, r1
 80048b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048b2:	4b5d      	ldr	r3, [pc, #372]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	4a5d      	ldr	r2, [pc, #372]	; (8004a2c <HAL_RCC_ClockConfig+0x1fc>)
 80048b8:	4013      	ands	r3, r2
 80048ba:	0019      	movs	r1, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	4b59      	ldr	r3, [pc, #356]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80048c2:	430a      	orrs	r2, r1
 80048c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2201      	movs	r2, #1
 80048cc:	4013      	ands	r3, r2
 80048ce:	d057      	beq.n	8004980 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d107      	bne.n	80048e8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048d8:	4b53      	ldr	r3, [pc, #332]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	2380      	movs	r3, #128	; 0x80
 80048de:	029b      	lsls	r3, r3, #10
 80048e0:	4013      	ands	r3, r2
 80048e2:	d12b      	bne.n	800493c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e097      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2b02      	cmp	r3, #2
 80048ee:	d107      	bne.n	8004900 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80048f0:	4b4d      	ldr	r3, [pc, #308]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	2380      	movs	r3, #128	; 0x80
 80048f6:	049b      	lsls	r3, r3, #18
 80048f8:	4013      	ands	r3, r2
 80048fa:	d11f      	bne.n	800493c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e08b      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d107      	bne.n	8004918 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004908:	4b47      	ldr	r3, [pc, #284]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	2380      	movs	r3, #128	; 0x80
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	4013      	ands	r3, r2
 8004912:	d113      	bne.n	800493c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e07f      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b03      	cmp	r3, #3
 800491e:	d106      	bne.n	800492e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004920:	4b41      	ldr	r3, [pc, #260]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 8004922:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004924:	2202      	movs	r2, #2
 8004926:	4013      	ands	r3, r2
 8004928:	d108      	bne.n	800493c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e074      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800492e:	4b3e      	ldr	r3, [pc, #248]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 8004930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004932:	2202      	movs	r2, #2
 8004934:	4013      	ands	r3, r2
 8004936:	d101      	bne.n	800493c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e06d      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800493c:	4b3a      	ldr	r3, [pc, #232]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	2207      	movs	r2, #7
 8004942:	4393      	bics	r3, r2
 8004944:	0019      	movs	r1, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	4b37      	ldr	r3, [pc, #220]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 800494c:	430a      	orrs	r2, r1
 800494e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004950:	f7ff f844 	bl	80039dc <HAL_GetTick>
 8004954:	0003      	movs	r3, r0
 8004956:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004958:	e009      	b.n	800496e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800495a:	f7ff f83f 	bl	80039dc <HAL_GetTick>
 800495e:	0002      	movs	r2, r0
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	4a2f      	ldr	r2, [pc, #188]	; (8004a24 <HAL_RCC_ClockConfig+0x1f4>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d901      	bls.n	800496e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e054      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496e:	4b2e      	ldr	r3, [pc, #184]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	2238      	movs	r2, #56	; 0x38
 8004974:	401a      	ands	r2, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	429a      	cmp	r2, r3
 800497e:	d1ec      	bne.n	800495a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004980:	4b27      	ldr	r3, [pc, #156]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2207      	movs	r2, #7
 8004986:	4013      	ands	r3, r2
 8004988:	683a      	ldr	r2, [r7, #0]
 800498a:	429a      	cmp	r2, r3
 800498c:	d21e      	bcs.n	80049cc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498e:	4b24      	ldr	r3, [pc, #144]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2207      	movs	r2, #7
 8004994:	4393      	bics	r3, r2
 8004996:	0019      	movs	r1, r3
 8004998:	4b21      	ldr	r3, [pc, #132]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	430a      	orrs	r2, r1
 800499e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80049a0:	f7ff f81c 	bl	80039dc <HAL_GetTick>
 80049a4:	0003      	movs	r3, r0
 80049a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049a8:	e009      	b.n	80049be <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049aa:	f7ff f817 	bl	80039dc <HAL_GetTick>
 80049ae:	0002      	movs	r2, r0
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	1ad3      	subs	r3, r2, r3
 80049b4:	4a1b      	ldr	r2, [pc, #108]	; (8004a24 <HAL_RCC_ClockConfig+0x1f4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e02c      	b.n	8004a18 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049be:	4b18      	ldr	r3, [pc, #96]	; (8004a20 <HAL_RCC_ClockConfig+0x1f0>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2207      	movs	r2, #7
 80049c4:	4013      	ands	r3, r2
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d1ee      	bne.n	80049aa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2204      	movs	r2, #4
 80049d2:	4013      	ands	r3, r2
 80049d4:	d009      	beq.n	80049ea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80049d6:	4b14      	ldr	r3, [pc, #80]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	4a15      	ldr	r2, [pc, #84]	; (8004a30 <HAL_RCC_ClockConfig+0x200>)
 80049dc:	4013      	ands	r3, r2
 80049de:	0019      	movs	r1, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	68da      	ldr	r2, [r3, #12]
 80049e4:	4b10      	ldr	r3, [pc, #64]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80049e6:	430a      	orrs	r2, r1
 80049e8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80049ea:	f000 f829 	bl	8004a40 <HAL_RCC_GetSysClockFreq>
 80049ee:	0001      	movs	r1, r0
 80049f0:	4b0d      	ldr	r3, [pc, #52]	; (8004a28 <HAL_RCC_ClockConfig+0x1f8>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	0a1b      	lsrs	r3, r3, #8
 80049f6:	220f      	movs	r2, #15
 80049f8:	401a      	ands	r2, r3
 80049fa:	4b0e      	ldr	r3, [pc, #56]	; (8004a34 <HAL_RCC_ClockConfig+0x204>)
 80049fc:	0092      	lsls	r2, r2, #2
 80049fe:	58d3      	ldr	r3, [r2, r3]
 8004a00:	221f      	movs	r2, #31
 8004a02:	4013      	ands	r3, r2
 8004a04:	000a      	movs	r2, r1
 8004a06:	40da      	lsrs	r2, r3
 8004a08:	4b0b      	ldr	r3, [pc, #44]	; (8004a38 <HAL_RCC_ClockConfig+0x208>)
 8004a0a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a0c:	4b0b      	ldr	r3, [pc, #44]	; (8004a3c <HAL_RCC_ClockConfig+0x20c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	0018      	movs	r0, r3
 8004a12:	f7fe ff87 	bl	8003924 <HAL_InitTick>
 8004a16:	0003      	movs	r3, r0
}
 8004a18:	0018      	movs	r0, r3
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	b004      	add	sp, #16
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40022000 	.word	0x40022000
 8004a24:	00001388 	.word	0x00001388
 8004a28:	40021000 	.word	0x40021000
 8004a2c:	fffff0ff 	.word	0xfffff0ff
 8004a30:	ffff8fff 	.word	0xffff8fff
 8004a34:	08014848 	.word	0x08014848
 8004a38:	20000020 	.word	0x20000020
 8004a3c:	20000024 	.word	0x20000024

08004a40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a46:	4b3c      	ldr	r3, [pc, #240]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	2238      	movs	r2, #56	; 0x38
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	d10f      	bne.n	8004a70 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004a50:	4b39      	ldr	r3, [pc, #228]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	0adb      	lsrs	r3, r3, #11
 8004a56:	2207      	movs	r2, #7
 8004a58:	4013      	ands	r3, r2
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	409a      	lsls	r2, r3
 8004a5e:	0013      	movs	r3, r2
 8004a60:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004a62:	6839      	ldr	r1, [r7, #0]
 8004a64:	4835      	ldr	r0, [pc, #212]	; (8004b3c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a66:	f7fb fb69 	bl	800013c <__udivsi3>
 8004a6a:	0003      	movs	r3, r0
 8004a6c:	613b      	str	r3, [r7, #16]
 8004a6e:	e05d      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a70:	4b31      	ldr	r3, [pc, #196]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	2238      	movs	r2, #56	; 0x38
 8004a76:	4013      	ands	r3, r2
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d102      	bne.n	8004a82 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a7c:	4b30      	ldr	r3, [pc, #192]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x100>)
 8004a7e:	613b      	str	r3, [r7, #16]
 8004a80:	e054      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a82:	4b2d      	ldr	r3, [pc, #180]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a84:	689b      	ldr	r3, [r3, #8]
 8004a86:	2238      	movs	r2, #56	; 0x38
 8004a88:	4013      	ands	r3, r2
 8004a8a:	2b10      	cmp	r3, #16
 8004a8c:	d138      	bne.n	8004b00 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004a8e:	4b2a      	ldr	r3, [pc, #168]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	2203      	movs	r2, #3
 8004a94:	4013      	ands	r3, r2
 8004a96:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a98:	4b27      	ldr	r3, [pc, #156]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	091b      	lsrs	r3, r3, #4
 8004a9e:	2207      	movs	r2, #7
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2b03      	cmp	r3, #3
 8004aaa:	d10d      	bne.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004aac:	68b9      	ldr	r1, [r7, #8]
 8004aae:	4824      	ldr	r0, [pc, #144]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x100>)
 8004ab0:	f7fb fb44 	bl	800013c <__udivsi3>
 8004ab4:	0003      	movs	r3, r0
 8004ab6:	0019      	movs	r1, r3
 8004ab8:	4b1f      	ldr	r3, [pc, #124]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	0a1b      	lsrs	r3, r3, #8
 8004abe:	227f      	movs	r2, #127	; 0x7f
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	434b      	muls	r3, r1
 8004ac4:	617b      	str	r3, [r7, #20]
        break;
 8004ac6:	e00d      	b.n	8004ae4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004ac8:	68b9      	ldr	r1, [r7, #8]
 8004aca:	481c      	ldr	r0, [pc, #112]	; (8004b3c <HAL_RCC_GetSysClockFreq+0xfc>)
 8004acc:	f7fb fb36 	bl	800013c <__udivsi3>
 8004ad0:	0003      	movs	r3, r0
 8004ad2:	0019      	movs	r1, r3
 8004ad4:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	0a1b      	lsrs	r3, r3, #8
 8004ada:	227f      	movs	r2, #127	; 0x7f
 8004adc:	4013      	ands	r3, r2
 8004ade:	434b      	muls	r3, r1
 8004ae0:	617b      	str	r3, [r7, #20]
        break;
 8004ae2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004ae4:	4b14      	ldr	r3, [pc, #80]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	0f5b      	lsrs	r3, r3, #29
 8004aea:	2207      	movs	r2, #7
 8004aec:	4013      	ands	r3, r2
 8004aee:	3301      	adds	r3, #1
 8004af0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004af2:	6879      	ldr	r1, [r7, #4]
 8004af4:	6978      	ldr	r0, [r7, #20]
 8004af6:	f7fb fb21 	bl	800013c <__udivsi3>
 8004afa:	0003      	movs	r3, r0
 8004afc:	613b      	str	r3, [r7, #16]
 8004afe:	e015      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b00:	4b0d      	ldr	r3, [pc, #52]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	2238      	movs	r2, #56	; 0x38
 8004b06:	4013      	ands	r3, r2
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	d103      	bne.n	8004b14 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004b0c:	2380      	movs	r3, #128	; 0x80
 8004b0e:	021b      	lsls	r3, r3, #8
 8004b10:	613b      	str	r3, [r7, #16]
 8004b12:	e00b      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004b14:	4b08      	ldr	r3, [pc, #32]	; (8004b38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	2238      	movs	r2, #56	; 0x38
 8004b1a:	4013      	ands	r3, r2
 8004b1c:	2b18      	cmp	r3, #24
 8004b1e:	d103      	bne.n	8004b28 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004b20:	23fa      	movs	r3, #250	; 0xfa
 8004b22:	01db      	lsls	r3, r3, #7
 8004b24:	613b      	str	r3, [r7, #16]
 8004b26:	e001      	b.n	8004b2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b2c:	693b      	ldr	r3, [r7, #16]
}
 8004b2e:	0018      	movs	r0, r3
 8004b30:	46bd      	mov	sp, r7
 8004b32:	b006      	add	sp, #24
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	46c0      	nop			; (mov r8, r8)
 8004b38:	40021000 	.word	0x40021000
 8004b3c:	00f42400 	.word	0x00f42400
 8004b40:	007a1200 	.word	0x007a1200

08004b44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b48:	4b02      	ldr	r3, [pc, #8]	; (8004b54 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
}
 8004b4c:	0018      	movs	r0, r3
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	20000020 	.word	0x20000020

08004b58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b58:	b5b0      	push	{r4, r5, r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004b5c:	f7ff fff2 	bl	8004b44 <HAL_RCC_GetHCLKFreq>
 8004b60:	0004      	movs	r4, r0
 8004b62:	f7ff fb3f 	bl	80041e4 <LL_RCC_GetAPB1Prescaler>
 8004b66:	0003      	movs	r3, r0
 8004b68:	0b1a      	lsrs	r2, r3, #12
 8004b6a:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b6c:	0092      	lsls	r2, r2, #2
 8004b6e:	58d3      	ldr	r3, [r2, r3]
 8004b70:	221f      	movs	r2, #31
 8004b72:	4013      	ands	r3, r2
 8004b74:	40dc      	lsrs	r4, r3
 8004b76:	0023      	movs	r3, r4
}
 8004b78:	0018      	movs	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	08014888 	.word	0x08014888

08004b84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004b8c:	2313      	movs	r3, #19
 8004b8e:	18fb      	adds	r3, r7, r3
 8004b90:	2200      	movs	r2, #0
 8004b92:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b94:	2312      	movs	r3, #18
 8004b96:	18fb      	adds	r3, r7, r3
 8004b98:	2200      	movs	r2, #0
 8004b9a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	2380      	movs	r3, #128	; 0x80
 8004ba2:	029b      	lsls	r3, r3, #10
 8004ba4:	4013      	ands	r3, r2
 8004ba6:	d100      	bne.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004ba8:	e0a3      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004baa:	2011      	movs	r0, #17
 8004bac:	183b      	adds	r3, r7, r0
 8004bae:	2200      	movs	r2, #0
 8004bb0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bb2:	4bc3      	ldr	r3, [pc, #780]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bb4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bb6:	2380      	movs	r3, #128	; 0x80
 8004bb8:	055b      	lsls	r3, r3, #21
 8004bba:	4013      	ands	r3, r2
 8004bbc:	d110      	bne.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bbe:	4bc0      	ldr	r3, [pc, #768]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bc2:	4bbf      	ldr	r3, [pc, #764]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bc4:	2180      	movs	r1, #128	; 0x80
 8004bc6:	0549      	lsls	r1, r1, #21
 8004bc8:	430a      	orrs	r2, r1
 8004bca:	63da      	str	r2, [r3, #60]	; 0x3c
 8004bcc:	4bbc      	ldr	r3, [pc, #752]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004bce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bd0:	2380      	movs	r3, #128	; 0x80
 8004bd2:	055b      	lsls	r3, r3, #21
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	60bb      	str	r3, [r7, #8]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bda:	183b      	adds	r3, r7, r0
 8004bdc:	2201      	movs	r2, #1
 8004bde:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004be0:	4bb8      	ldr	r3, [pc, #736]	; (8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	4bb7      	ldr	r3, [pc, #732]	; (8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004be6:	2180      	movs	r1, #128	; 0x80
 8004be8:	0049      	lsls	r1, r1, #1
 8004bea:	430a      	orrs	r2, r1
 8004bec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004bee:	f7fe fef5 	bl	80039dc <HAL_GetTick>
 8004bf2:	0003      	movs	r3, r0
 8004bf4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004bf6:	e00b      	b.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004bf8:	f7fe fef0 	bl	80039dc <HAL_GetTick>
 8004bfc:	0002      	movs	r2, r0
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d904      	bls.n	8004c10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004c06:	2313      	movs	r3, #19
 8004c08:	18fb      	adds	r3, r7, r3
 8004c0a:	2203      	movs	r2, #3
 8004c0c:	701a      	strb	r2, [r3, #0]
        break;
 8004c0e:	e005      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c10:	4bac      	ldr	r3, [pc, #688]	; (8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	2380      	movs	r3, #128	; 0x80
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d0ed      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004c1c:	2313      	movs	r3, #19
 8004c1e:	18fb      	adds	r3, r7, r3
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d154      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c26:	4ba6      	ldr	r3, [pc, #664]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c28:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c2a:	23c0      	movs	r3, #192	; 0xc0
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	4013      	ands	r3, r2
 8004c30:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d019      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d014      	beq.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c42:	4b9f      	ldr	r3, [pc, #636]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c46:	4aa0      	ldr	r2, [pc, #640]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c4c:	4b9c      	ldr	r3, [pc, #624]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c50:	4b9b      	ldr	r3, [pc, #620]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c52:	2180      	movs	r1, #128	; 0x80
 8004c54:	0249      	lsls	r1, r1, #9
 8004c56:	430a      	orrs	r2, r1
 8004c58:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c5a:	4b99      	ldr	r3, [pc, #612]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c5e:	4b98      	ldr	r3, [pc, #608]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c60:	499a      	ldr	r1, [pc, #616]	; (8004ecc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8004c62:	400a      	ands	r2, r1
 8004c64:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c66:	4b96      	ldr	r3, [pc, #600]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	4013      	ands	r3, r2
 8004c72:	d016      	beq.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c74:	f7fe feb2 	bl	80039dc <HAL_GetTick>
 8004c78:	0003      	movs	r3, r0
 8004c7a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c7c:	e00c      	b.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c7e:	f7fe fead 	bl	80039dc <HAL_GetTick>
 8004c82:	0002      	movs	r2, r0
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	4a91      	ldr	r2, [pc, #580]	; (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d904      	bls.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004c8e:	2313      	movs	r3, #19
 8004c90:	18fb      	adds	r3, r7, r3
 8004c92:	2203      	movs	r2, #3
 8004c94:	701a      	strb	r2, [r3, #0]
            break;
 8004c96:	e004      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c98:	4b89      	ldr	r3, [pc, #548]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	d0ed      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004ca2:	2313      	movs	r3, #19
 8004ca4:	18fb      	adds	r3, r7, r3
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d10a      	bne.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cac:	4b84      	ldr	r3, [pc, #528]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cb0:	4a85      	ldr	r2, [pc, #532]	; (8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8004cb2:	4013      	ands	r3, r2
 8004cb4:	0019      	movs	r1, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cba:	4b81      	ldr	r3, [pc, #516]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	65da      	str	r2, [r3, #92]	; 0x5c
 8004cc0:	e00c      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cc2:	2312      	movs	r3, #18
 8004cc4:	18fb      	adds	r3, r7, r3
 8004cc6:	2213      	movs	r2, #19
 8004cc8:	18ba      	adds	r2, r7, r2
 8004cca:	7812      	ldrb	r2, [r2, #0]
 8004ccc:	701a      	strb	r2, [r3, #0]
 8004cce:	e005      	b.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd0:	2312      	movs	r3, #18
 8004cd2:	18fb      	adds	r3, r7, r3
 8004cd4:	2213      	movs	r2, #19
 8004cd6:	18ba      	adds	r2, r7, r2
 8004cd8:	7812      	ldrb	r2, [r2, #0]
 8004cda:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004cdc:	2311      	movs	r3, #17
 8004cde:	18fb      	adds	r3, r7, r3
 8004ce0:	781b      	ldrb	r3, [r3, #0]
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d105      	bne.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ce6:	4b76      	ldr	r3, [pc, #472]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ce8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cea:	4b75      	ldr	r3, [pc, #468]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cec:	4979      	ldr	r1, [pc, #484]	; (8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004cee:	400a      	ands	r2, r1
 8004cf0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	d009      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cfc:	4b70      	ldr	r3, [pc, #448]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004cfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d00:	2203      	movs	r2, #3
 8004d02:	4393      	bics	r3, r2
 8004d04:	0019      	movs	r1, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	4b6d      	ldr	r3, [pc, #436]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d0c:	430a      	orrs	r2, r1
 8004d0e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2202      	movs	r2, #2
 8004d16:	4013      	ands	r3, r2
 8004d18:	d009      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d1a:	4b69      	ldr	r3, [pc, #420]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1e:	220c      	movs	r2, #12
 8004d20:	4393      	bics	r3, r2
 8004d22:	0019      	movs	r1, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689a      	ldr	r2, [r3, #8]
 8004d28:	4b65      	ldr	r3, [pc, #404]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2210      	movs	r2, #16
 8004d34:	4013      	ands	r3, r2
 8004d36:	d009      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d38:	4b61      	ldr	r3, [pc, #388]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d3c:	4a66      	ldr	r2, [pc, #408]	; (8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8004d3e:	4013      	ands	r3, r2
 8004d40:	0019      	movs	r1, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	4b5e      	ldr	r3, [pc, #376]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	2380      	movs	r3, #128	; 0x80
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	4013      	ands	r3, r2
 8004d56:	d009      	beq.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d58:	4b59      	ldr	r3, [pc, #356]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5c:	4a5f      	ldr	r2, [pc, #380]	; (8004edc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004d5e:	4013      	ands	r3, r2
 8004d60:	0019      	movs	r1, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699a      	ldr	r2, [r3, #24]
 8004d66:	4b56      	ldr	r3, [pc, #344]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	2380      	movs	r3, #128	; 0x80
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	4013      	ands	r3, r2
 8004d76:	d009      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d78:	4b51      	ldr	r3, [pc, #324]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7c:	4a58      	ldr	r2, [pc, #352]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004d7e:	4013      	ands	r3, r2
 8004d80:	0019      	movs	r1, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	69da      	ldr	r2, [r3, #28]
 8004d86:	4b4e      	ldr	r3, [pc, #312]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2220      	movs	r2, #32
 8004d92:	4013      	ands	r3, r2
 8004d94:	d009      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d96:	4b4a      	ldr	r3, [pc, #296]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9a:	4a52      	ldr	r2, [pc, #328]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	0019      	movs	r1, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691a      	ldr	r2, [r3, #16]
 8004da4:	4b46      	ldr	r3, [pc, #280]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004da6:	430a      	orrs	r2, r1
 8004da8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	2380      	movs	r3, #128	; 0x80
 8004db0:	01db      	lsls	r3, r3, #7
 8004db2:	4013      	ands	r3, r2
 8004db4:	d015      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004db6:	4b42      	ldr	r3, [pc, #264]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	0899      	lsrs	r1, r3, #2
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6a1a      	ldr	r2, [r3, #32]
 8004dc2:	4b3f      	ldr	r3, [pc, #252]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a1a      	ldr	r2, [r3, #32]
 8004dcc:	2380      	movs	r3, #128	; 0x80
 8004dce:	05db      	lsls	r3, r3, #23
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d106      	bne.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004dd4:	4b3a      	ldr	r3, [pc, #232]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dd6:	68da      	ldr	r2, [r3, #12]
 8004dd8:	4b39      	ldr	r3, [pc, #228]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dda:	2180      	movs	r1, #128	; 0x80
 8004ddc:	0249      	lsls	r1, r1, #9
 8004dde:	430a      	orrs	r2, r1
 8004de0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	2380      	movs	r3, #128	; 0x80
 8004de8:	031b      	lsls	r3, r3, #12
 8004dea:	4013      	ands	r3, r2
 8004dec:	d009      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004dee:	4b34      	ldr	r3, [pc, #208]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004df2:	2240      	movs	r2, #64	; 0x40
 8004df4:	4393      	bics	r3, r2
 8004df6:	0019      	movs	r1, r3
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dfc:	4b30      	ldr	r3, [pc, #192]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	2380      	movs	r3, #128	; 0x80
 8004e08:	039b      	lsls	r3, r3, #14
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	d016      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e0e:	4b2c      	ldr	r3, [pc, #176]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e12:	4a35      	ldr	r2, [pc, #212]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e14:	4013      	ands	r3, r2
 8004e16:	0019      	movs	r1, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e1c:	4b28      	ldr	r3, [pc, #160]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e26:	2380      	movs	r3, #128	; 0x80
 8004e28:	03db      	lsls	r3, r3, #15
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d106      	bne.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004e2e:	4b24      	ldr	r3, [pc, #144]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	4b23      	ldr	r3, [pc, #140]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e34:	2180      	movs	r1, #128	; 0x80
 8004e36:	0449      	lsls	r1, r1, #17
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	2380      	movs	r3, #128	; 0x80
 8004e42:	03db      	lsls	r3, r3, #15
 8004e44:	4013      	ands	r3, r2
 8004e46:	d016      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004e48:	4b1d      	ldr	r3, [pc, #116]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4c:	4a27      	ldr	r2, [pc, #156]	; (8004eec <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8004e4e:	4013      	ands	r3, r2
 8004e50:	0019      	movs	r1, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e56:	4b1a      	ldr	r3, [pc, #104]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e60:	2380      	movs	r3, #128	; 0x80
 8004e62:	045b      	lsls	r3, r3, #17
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d106      	bne.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004e68:	4b15      	ldr	r3, [pc, #84]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	4b14      	ldr	r3, [pc, #80]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e6e:	2180      	movs	r1, #128	; 0x80
 8004e70:	0449      	lsls	r1, r1, #17
 8004e72:	430a      	orrs	r2, r1
 8004e74:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	2380      	movs	r3, #128	; 0x80
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	4013      	ands	r3, r2
 8004e80:	d016      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004e82:	4b0f      	ldr	r3, [pc, #60]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e86:	4a1a      	ldr	r2, [pc, #104]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004e88:	4013      	ands	r3, r2
 8004e8a:	0019      	movs	r1, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	695a      	ldr	r2, [r3, #20]
 8004e90:	4b0b      	ldr	r3, [pc, #44]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004e92:	430a      	orrs	r2, r1
 8004e94:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	695a      	ldr	r2, [r3, #20]
 8004e9a:	2380      	movs	r3, #128	; 0x80
 8004e9c:	01db      	lsls	r3, r3, #7
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d106      	bne.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004ea2:	4b07      	ldr	r3, [pc, #28]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ea4:	68da      	ldr	r2, [r3, #12]
 8004ea6:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004ea8:	2180      	movs	r1, #128	; 0x80
 8004eaa:	0249      	lsls	r1, r1, #9
 8004eac:	430a      	orrs	r2, r1
 8004eae:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004eb0:	2312      	movs	r3, #18
 8004eb2:	18fb      	adds	r3, r7, r3
 8004eb4:	781b      	ldrb	r3, [r3, #0]
}
 8004eb6:	0018      	movs	r0, r3
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	b006      	add	sp, #24
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	46c0      	nop			; (mov r8, r8)
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	40007000 	.word	0x40007000
 8004ec8:	fffffcff 	.word	0xfffffcff
 8004ecc:	fffeffff 	.word	0xfffeffff
 8004ed0:	00001388 	.word	0x00001388
 8004ed4:	efffffff 	.word	0xefffffff
 8004ed8:	fffff3ff 	.word	0xfffff3ff
 8004edc:	fff3ffff 	.word	0xfff3ffff
 8004ee0:	ffcfffff 	.word	0xffcfffff
 8004ee4:	ffffcfff 	.word	0xffffcfff
 8004ee8:	ffbfffff 	.word	0xffbfffff
 8004eec:	feffffff 	.word	0xfeffffff
 8004ef0:	ffff3fff 	.word	0xffff3fff

08004ef4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004ef4:	b5b0      	push	{r4, r5, r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004efc:	230f      	movs	r3, #15
 8004efe:	18fb      	adds	r3, r7, r3
 8004f00:	2201      	movs	r2, #1
 8004f02:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d100      	bne.n	8004f0c <HAL_RTC_Init+0x18>
 8004f0a:	e08c      	b.n	8005026 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2229      	movs	r2, #41	; 0x29
 8004f10:	5c9b      	ldrb	r3, [r3, r2]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d10b      	bne.n	8004f30 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2228      	movs	r2, #40	; 0x28
 8004f1c:	2100      	movs	r1, #0
 8004f1e:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2288      	movs	r2, #136	; 0x88
 8004f24:	0212      	lsls	r2, r2, #8
 8004f26:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	0018      	movs	r0, r3
 8004f2c:	f7fe f9d6 	bl	80032dc <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2229      	movs	r2, #41	; 0x29
 8004f34:	2102      	movs	r1, #2
 8004f36:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	68db      	ldr	r3, [r3, #12]
 8004f3e:	2210      	movs	r2, #16
 8004f40:	4013      	ands	r3, r2
 8004f42:	2b10      	cmp	r3, #16
 8004f44:	d062      	beq.n	800500c <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	22ca      	movs	r2, #202	; 0xca
 8004f4c:	625a      	str	r2, [r3, #36]	; 0x24
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2253      	movs	r2, #83	; 0x53
 8004f54:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004f56:	250f      	movs	r5, #15
 8004f58:	197c      	adds	r4, r7, r5
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	f000 fb9c 	bl	800569a <RTC_EnterInitMode>
 8004f62:	0003      	movs	r3, r0
 8004f64:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004f66:	0028      	movs	r0, r5
 8004f68:	183b      	adds	r3, r7, r0
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d12c      	bne.n	8004fca <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699a      	ldr	r2, [r3, #24]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	492e      	ldr	r1, [pc, #184]	; (8005034 <HAL_RTC_Init+0x140>)
 8004f7c:	400a      	ands	r2, r1
 8004f7e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6999      	ldr	r1, [r3, #24]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689a      	ldr	r2, [r3, #8]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	69db      	ldr	r3, [r3, #28]
 8004f94:	431a      	orrs	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6912      	ldr	r2, [r2, #16]
 8004fa6:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6919      	ldr	r1, [r3, #16]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	041a      	lsls	r2, r3, #16
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8004fbc:	183c      	adds	r4, r7, r0
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	f000 fbad 	bl	8005720 <RTC_ExitInitMode>
 8004fc6:	0003      	movs	r3, r0
 8004fc8:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8004fca:	230f      	movs	r3, #15
 8004fcc:	18fb      	adds	r3, r7, r3
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d116      	bne.n	8005002 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	699a      	ldr	r2, [r3, #24]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	00d2      	lsls	r2, r2, #3
 8004fe0:	08d2      	lsrs	r2, r2, #3
 8004fe2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6999      	ldr	r1, [r3, #24]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	431a      	orrs	r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	22ff      	movs	r2, #255	; 0xff
 8005008:	625a      	str	r2, [r3, #36]	; 0x24
 800500a:	e003      	b.n	8005014 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800500c:	230f      	movs	r3, #15
 800500e:	18fb      	adds	r3, r7, r3
 8005010:	2200      	movs	r2, #0
 8005012:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005014:	230f      	movs	r3, #15
 8005016:	18fb      	adds	r3, r7, r3
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d103      	bne.n	8005026 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2229      	movs	r2, #41	; 0x29
 8005022:	2101      	movs	r1, #1
 8005024:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005026:	230f      	movs	r3, #15
 8005028:	18fb      	adds	r3, r7, r3
 800502a:	781b      	ldrb	r3, [r3, #0]
}
 800502c:	0018      	movs	r0, r3
 800502e:	46bd      	mov	sp, r7
 8005030:	b004      	add	sp, #16
 8005032:	bdb0      	pop	{r4, r5, r7, pc}
 8005034:	fb8fffbf 	.word	0xfb8fffbf

08005038 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005038:	b5b0      	push	{r4, r5, r7, lr}
 800503a:	b086      	sub	sp, #24
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2228      	movs	r2, #40	; 0x28
 8005048:	5c9b      	ldrb	r3, [r3, r2]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d101      	bne.n	8005052 <HAL_RTC_SetTime+0x1a>
 800504e:	2302      	movs	r3, #2
 8005050:	e092      	b.n	8005178 <HAL_RTC_SetTime+0x140>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2228      	movs	r2, #40	; 0x28
 8005056:	2101      	movs	r1, #1
 8005058:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2229      	movs	r2, #41	; 0x29
 800505e:	2102      	movs	r1, #2
 8005060:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	22ca      	movs	r2, #202	; 0xca
 8005068:	625a      	str	r2, [r3, #36]	; 0x24
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	2253      	movs	r2, #83	; 0x53
 8005070:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005072:	2513      	movs	r5, #19
 8005074:	197c      	adds	r4, r7, r5
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	0018      	movs	r0, r3
 800507a:	f000 fb0e 	bl	800569a <RTC_EnterInitMode>
 800507e:	0003      	movs	r3, r0
 8005080:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005082:	197b      	adds	r3, r7, r5
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d162      	bne.n	8005150 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d125      	bne.n	80050dc <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699b      	ldr	r3, [r3, #24]
 8005096:	2240      	movs	r2, #64	; 0x40
 8005098:	4013      	ands	r3, r2
 800509a:	d102      	bne.n	80050a2 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2200      	movs	r2, #0
 80050a0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	781b      	ldrb	r3, [r3, #0]
 80050a6:	0018      	movs	r0, r3
 80050a8:	f000 fb7e 	bl	80057a8 <RTC_ByteToBcd2>
 80050ac:	0003      	movs	r3, r0
 80050ae:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	785b      	ldrb	r3, [r3, #1]
 80050b4:	0018      	movs	r0, r3
 80050b6:	f000 fb77 	bl	80057a8 <RTC_ByteToBcd2>
 80050ba:	0003      	movs	r3, r0
 80050bc:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050be:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	789b      	ldrb	r3, [r3, #2]
 80050c4:	0018      	movs	r0, r3
 80050c6:	f000 fb6f 	bl	80057a8 <RTC_ByteToBcd2>
 80050ca:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80050cc:	0022      	movs	r2, r4
 80050ce:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	78db      	ldrb	r3, [r3, #3]
 80050d4:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050d6:	4313      	orrs	r3, r2
 80050d8:	617b      	str	r3, [r7, #20]
 80050da:	e017      	b.n	800510c <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	2240      	movs	r2, #64	; 0x40
 80050e4:	4013      	ands	r3, r2
 80050e6:	d102      	bne.n	80050ee <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	2200      	movs	r2, #0
 80050ec:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	785b      	ldrb	r3, [r3, #1]
 80050f8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80050fa:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005100:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	78db      	ldrb	r3, [r3, #3]
 8005106:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005108:	4313      	orrs	r3, r2
 800510a:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	491b      	ldr	r1, [pc, #108]	; (8005180 <HAL_RTC_SetTime+0x148>)
 8005114:	400a      	ands	r2, r1
 8005116:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	699a      	ldr	r2, [r3, #24]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4918      	ldr	r1, [pc, #96]	; (8005184 <HAL_RTC_SetTime+0x14c>)
 8005124:	400a      	ands	r2, r1
 8005126:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	6999      	ldr	r1, [r3, #24]
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	68da      	ldr	r2, [r3, #12]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	691b      	ldr	r3, [r3, #16]
 8005136:	431a      	orrs	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005140:	2313      	movs	r3, #19
 8005142:	18fc      	adds	r4, r7, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	0018      	movs	r0, r3
 8005148:	f000 faea 	bl	8005720 <RTC_ExitInitMode>
 800514c:	0003      	movs	r3, r0
 800514e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	22ff      	movs	r2, #255	; 0xff
 8005156:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8005158:	2313      	movs	r3, #19
 800515a:	18fb      	adds	r3, r7, r3
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d103      	bne.n	800516a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2229      	movs	r2, #41	; 0x29
 8005166:	2101      	movs	r1, #1
 8005168:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2228      	movs	r2, #40	; 0x28
 800516e:	2100      	movs	r1, #0
 8005170:	5499      	strb	r1, [r3, r2]

  return status;
 8005172:	2313      	movs	r3, #19
 8005174:	18fb      	adds	r3, r7, r3
 8005176:	781b      	ldrb	r3, [r3, #0]
}
 8005178:	0018      	movs	r0, r3
 800517a:	46bd      	mov	sp, r7
 800517c:	b006      	add	sp, #24
 800517e:	bdb0      	pop	{r4, r5, r7, pc}
 8005180:	007f7f7f 	.word	0x007f7f7f
 8005184:	fffbffff 	.word	0xfffbffff

08005188 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b086      	sub	sp, #24
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689a      	ldr	r2, [r3, #8]
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	691b      	ldr	r3, [r3, #16]
 80051a4:	045b      	lsls	r3, r3, #17
 80051a6:	0c5a      	lsrs	r2, r3, #17
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a22      	ldr	r2, [pc, #136]	; (800523c <HAL_RTC_GetTime+0xb4>)
 80051b4:	4013      	ands	r3, r2
 80051b6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	0c1b      	lsrs	r3, r3, #16
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	223f      	movs	r2, #63	; 0x3f
 80051c0:	4013      	ands	r3, r2
 80051c2:	b2da      	uxtb	r2, r3
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	0a1b      	lsrs	r3, r3, #8
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	227f      	movs	r2, #127	; 0x7f
 80051d0:	4013      	ands	r3, r2
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	227f      	movs	r2, #127	; 0x7f
 80051de:	4013      	ands	r3, r2
 80051e0:	b2da      	uxtb	r2, r3
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	0d9b      	lsrs	r3, r3, #22
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	2201      	movs	r2, #1
 80051ee:	4013      	ands	r3, r2
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d11a      	bne.n	8005232 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	0018      	movs	r0, r3
 8005202:	f000 faf9 	bl	80057f8 <RTC_Bcd2ToByte>
 8005206:	0003      	movs	r3, r0
 8005208:	001a      	movs	r2, r3
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	785b      	ldrb	r3, [r3, #1]
 8005212:	0018      	movs	r0, r3
 8005214:	f000 faf0 	bl	80057f8 <RTC_Bcd2ToByte>
 8005218:	0003      	movs	r3, r0
 800521a:	001a      	movs	r2, r3
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	789b      	ldrb	r3, [r3, #2]
 8005224:	0018      	movs	r0, r3
 8005226:	f000 fae7 	bl	80057f8 <RTC_Bcd2ToByte>
 800522a:	0003      	movs	r3, r0
 800522c:	001a      	movs	r2, r3
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	0018      	movs	r0, r3
 8005236:	46bd      	mov	sp, r7
 8005238:	b006      	add	sp, #24
 800523a:	bd80      	pop	{r7, pc}
 800523c:	007f7f7f 	.word	0x007f7f7f

08005240 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005240:	b5b0      	push	{r4, r5, r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2228      	movs	r2, #40	; 0x28
 8005250:	5c9b      	ldrb	r3, [r3, r2]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d101      	bne.n	800525a <HAL_RTC_SetDate+0x1a>
 8005256:	2302      	movs	r3, #2
 8005258:	e07e      	b.n	8005358 <HAL_RTC_SetDate+0x118>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2228      	movs	r2, #40	; 0x28
 800525e:	2101      	movs	r1, #1
 8005260:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2229      	movs	r2, #41	; 0x29
 8005266:	2102      	movs	r1, #2
 8005268:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10e      	bne.n	800528e <HAL_RTC_SetDate+0x4e>
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	785b      	ldrb	r3, [r3, #1]
 8005274:	001a      	movs	r2, r3
 8005276:	2310      	movs	r3, #16
 8005278:	4013      	ands	r3, r2
 800527a:	d008      	beq.n	800528e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	785b      	ldrb	r3, [r3, #1]
 8005280:	2210      	movs	r2, #16
 8005282:	4393      	bics	r3, r2
 8005284:	b2db      	uxtb	r3, r3
 8005286:	330a      	adds	r3, #10
 8005288:	b2da      	uxtb	r2, r3
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d11c      	bne.n	80052ce <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	78db      	ldrb	r3, [r3, #3]
 8005298:	0018      	movs	r0, r3
 800529a:	f000 fa85 	bl	80057a8 <RTC_ByteToBcd2>
 800529e:	0003      	movs	r3, r0
 80052a0:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	785b      	ldrb	r3, [r3, #1]
 80052a6:	0018      	movs	r0, r3
 80052a8:	f000 fa7e 	bl	80057a8 <RTC_ByteToBcd2>
 80052ac:	0003      	movs	r3, r0
 80052ae:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80052b0:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	789b      	ldrb	r3, [r3, #2]
 80052b6:	0018      	movs	r0, r3
 80052b8:	f000 fa76 	bl	80057a8 <RTC_ByteToBcd2>
 80052bc:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80052be:	0022      	movs	r2, r4
 80052c0:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80052c8:	4313      	orrs	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]
 80052cc:	e00e      	b.n	80052ec <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	78db      	ldrb	r3, [r3, #3]
 80052d2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	785b      	ldrb	r3, [r3, #1]
 80052d8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80052da:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80052e0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80052e8:	4313      	orrs	r3, r2
 80052ea:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	22ca      	movs	r2, #202	; 0xca
 80052f2:	625a      	str	r2, [r3, #36]	; 0x24
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2253      	movs	r2, #83	; 0x53
 80052fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80052fc:	2513      	movs	r5, #19
 80052fe:	197c      	adds	r4, r7, r5
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	0018      	movs	r0, r3
 8005304:	f000 f9c9 	bl	800569a <RTC_EnterInitMode>
 8005308:	0003      	movs	r3, r0
 800530a:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800530c:	0028      	movs	r0, r5
 800530e:	183b      	adds	r3, r7, r0
 8005310:	781b      	ldrb	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10c      	bne.n	8005330 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	697a      	ldr	r2, [r7, #20]
 800531c:	4910      	ldr	r1, [pc, #64]	; (8005360 <HAL_RTC_SetDate+0x120>)
 800531e:	400a      	ands	r2, r1
 8005320:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005322:	183c      	adds	r4, r7, r0
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	0018      	movs	r0, r3
 8005328:	f000 f9fa 	bl	8005720 <RTC_ExitInitMode>
 800532c:	0003      	movs	r3, r0
 800532e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	22ff      	movs	r2, #255	; 0xff
 8005336:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005338:	2313      	movs	r3, #19
 800533a:	18fb      	adds	r3, r7, r3
 800533c:	781b      	ldrb	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d103      	bne.n	800534a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2229      	movs	r2, #41	; 0x29
 8005346:	2101      	movs	r1, #1
 8005348:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2228      	movs	r2, #40	; 0x28
 800534e:	2100      	movs	r1, #0
 8005350:	5499      	strb	r1, [r3, r2]

  return status;
 8005352:	2313      	movs	r3, #19
 8005354:	18fb      	adds	r3, r7, r3
 8005356:	781b      	ldrb	r3, [r3, #0]
}
 8005358:	0018      	movs	r0, r3
 800535a:	46bd      	mov	sp, r7
 800535c:	b006      	add	sp, #24
 800535e:	bdb0      	pop	{r4, r5, r7, pc}
 8005360:	00ffff3f 	.word	0x00ffff3f

08005364 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b086      	sub	sp, #24
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	4a21      	ldr	r2, [pc, #132]	; (80053fc <HAL_RTC_GetDate+0x98>)
 8005378:	4013      	ands	r3, r2
 800537a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	0c1b      	lsrs	r3, r3, #16
 8005380:	b2da      	uxtb	r2, r3
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	0a1b      	lsrs	r3, r3, #8
 800538a:	b2db      	uxtb	r3, r3
 800538c:	221f      	movs	r2, #31
 800538e:	4013      	ands	r3, r2
 8005390:	b2da      	uxtb	r2, r3
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	b2db      	uxtb	r3, r3
 800539a:	223f      	movs	r2, #63	; 0x3f
 800539c:	4013      	ands	r3, r2
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	0b5b      	lsrs	r3, r3, #13
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	2207      	movs	r2, #7
 80053ac:	4013      	ands	r3, r2
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d11a      	bne.n	80053f0 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	78db      	ldrb	r3, [r3, #3]
 80053be:	0018      	movs	r0, r3
 80053c0:	f000 fa1a 	bl	80057f8 <RTC_Bcd2ToByte>
 80053c4:	0003      	movs	r3, r0
 80053c6:	001a      	movs	r2, r3
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	785b      	ldrb	r3, [r3, #1]
 80053d0:	0018      	movs	r0, r3
 80053d2:	f000 fa11 	bl	80057f8 <RTC_Bcd2ToByte>
 80053d6:	0003      	movs	r3, r0
 80053d8:	001a      	movs	r2, r3
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	789b      	ldrb	r3, [r3, #2]
 80053e2:	0018      	movs	r0, r3
 80053e4:	f000 fa08 	bl	80057f8 <RTC_Bcd2ToByte>
 80053e8:	0003      	movs	r3, r0
 80053ea:	001a      	movs	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	0018      	movs	r0, r3
 80053f4:	46bd      	mov	sp, r7
 80053f6:	b006      	add	sp, #24
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	46c0      	nop			; (mov r8, r8)
 80053fc:	00ffff3f 	.word	0x00ffff3f

08005400 <HAL_RTC_SetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005400:	b590      	push	{r4, r7, lr}
 8005402:	b089      	sub	sp, #36	; 0x24
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2228      	movs	r2, #40	; 0x28
 8005410:	5c9b      	ldrb	r3, [r3, r2]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_RTC_SetAlarm+0x1a>
 8005416:	2302      	movs	r3, #2
 8005418:	e10c      	b.n	8005634 <HAL_RTC_SetAlarm+0x234>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2228      	movs	r2, #40	; 0x28
 800541e:	2101      	movs	r1, #1
 8005420:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2229      	movs	r2, #41	; 0x29
 8005426:	2102      	movs	r1, #2
 8005428:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d136      	bne.n	800549e <HAL_RTC_SetAlarm+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	2240      	movs	r2, #64	; 0x40
 8005438:	4013      	ands	r3, r2
 800543a:	d102      	bne.n	8005442 <HAL_RTC_SetAlarm+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	2200      	movs	r2, #0
 8005440:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	0018      	movs	r0, r3
 8005448:	f000 f9ae 	bl	80057a8 <RTC_ByteToBcd2>
 800544c:	0003      	movs	r3, r0
 800544e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	785b      	ldrb	r3, [r3, #1]
 8005454:	0018      	movs	r0, r3
 8005456:	f000 f9a7 	bl	80057a8 <RTC_ByteToBcd2>
 800545a:	0003      	movs	r3, r0
 800545c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800545e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	789b      	ldrb	r3, [r3, #2]
 8005464:	0018      	movs	r0, r3
 8005466:	f000 f99f 	bl	80057a8 <RTC_ByteToBcd2>
 800546a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800546c:	0022      	movs	r2, r4
 800546e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	78db      	ldrb	r3, [r3, #3]
 8005474:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005476:	431a      	orrs	r2, r3
 8005478:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	2220      	movs	r2, #32
 800547e:	5c9b      	ldrb	r3, [r3, r2]
 8005480:	0018      	movs	r0, r3
 8005482:	f000 f991 	bl	80057a8 <RTC_ByteToBcd2>
 8005486:	0003      	movs	r3, r0
 8005488:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800548a:	0022      	movs	r2, r4
 800548c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005492:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005498:	4313      	orrs	r3, r2
 800549a:	61fb      	str	r3, [r7, #28]
 800549c:	e022      	b.n	80054e4 <HAL_RTC_SetAlarm+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	699b      	ldr	r3, [r3, #24]
 80054a4:	2240      	movs	r2, #64	; 0x40
 80054a6:	4013      	ands	r3, r2
 80054a8:	d102      	bne.n	80054b0 <HAL_RTC_SetAlarm+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2200      	movs	r2, #0
 80054ae:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	785b      	ldrb	r3, [r3, #1]
 80054ba:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054bc:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80054c2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	78db      	ldrb	r3, [r3, #3]
 80054c8:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80054ca:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	2120      	movs	r1, #32
 80054d0:	5c5b      	ldrb	r3, [r3, r1]
 80054d2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80054d4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80054da:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80054e0:	4313      	orrs	r3, r2
 80054e2:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	22ca      	movs	r2, #202	; 0xca
 80054f6:	625a      	str	r2, [r3, #36]	; 0x24
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	2253      	movs	r2, #83	; 0x53
 80054fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005504:	2380      	movs	r3, #128	; 0x80
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	429a      	cmp	r2, r3
 800550a:	d143      	bne.n	8005594 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	699a      	ldr	r2, [r3, #24]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4949      	ldr	r1, [pc, #292]	; (800563c <HAL_RTC_SetAlarm+0x23c>)
 8005518:	400a      	ands	r2, r1
 800551a:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4946      	ldr	r1, [pc, #280]	; (8005640 <HAL_RTC_SetAlarm+0x240>)
 8005528:	400a      	ands	r2, r1
 800552a:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 800552c:	f7fe fa56 	bl	80039dc <HAL_GetTick>
 8005530:	0003      	movs	r3, r0
 8005532:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005534:	e016      	b.n	8005564 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005536:	f7fe fa51 	bl	80039dc <HAL_GetTick>
 800553a:	0002      	movs	r2, r0
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	1ad2      	subs	r2, r2, r3
 8005540:	23fa      	movs	r3, #250	; 0xfa
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	429a      	cmp	r2, r3
 8005546:	d90d      	bls.n	8005564 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	22ff      	movs	r2, #255	; 0xff
 800554e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2229      	movs	r2, #41	; 0x29
 8005554:	2103      	movs	r1, #3
 8005556:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2228      	movs	r2, #40	; 0x28
 800555c:	2100      	movs	r1, #0
 800555e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e067      	b.n	8005634 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
 800556a:	2201      	movs	r2, #1
 800556c:	4013      	ands	r3, r2
 800556e:	d0e2      	beq.n	8005536 <HAL_RTC_SetAlarm+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	69fa      	ldr	r2, [r7, #28]
 8005576:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	69ba      	ldr	r2, [r7, #24]
 800557e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	699a      	ldr	r2, [r3, #24]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2180      	movs	r1, #128	; 0x80
 800558c:	0049      	lsls	r1, r1, #1
 800558e:	430a      	orrs	r2, r1
 8005590:	619a      	str	r2, [r3, #24]
 8005592:	e042      	b.n	800561a <HAL_RTC_SetAlarm+0x21a>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4929      	ldr	r1, [pc, #164]	; (8005644 <HAL_RTC_SetAlarm+0x244>)
 80055a0:	400a      	ands	r2, r1
 80055a2:	619a      	str	r2, [r3, #24]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699a      	ldr	r2, [r3, #24]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4926      	ldr	r1, [pc, #152]	; (8005648 <HAL_RTC_SetAlarm+0x248>)
 80055b0:	400a      	ands	r2, r1
 80055b2:	619a      	str	r2, [r3, #24]

    tickstart = HAL_GetTick();
 80055b4:	f7fe fa12 	bl	80039dc <HAL_GetTick>
 80055b8:	0003      	movs	r3, r0
 80055ba:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80055bc:	e016      	b.n	80055ec <HAL_RTC_SetAlarm+0x1ec>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80055be:	f7fe fa0d 	bl	80039dc <HAL_GetTick>
 80055c2:	0002      	movs	r2, r0
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	1ad2      	subs	r2, r2, r3
 80055c8:	23fa      	movs	r3, #250	; 0xfa
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	429a      	cmp	r2, r3
 80055ce:	d90d      	bls.n	80055ec <HAL_RTC_SetAlarm+0x1ec>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	22ff      	movs	r2, #255	; 0xff
 80055d6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2229      	movs	r2, #41	; 0x29
 80055dc:	2103      	movs	r1, #3
 80055de:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2228      	movs	r2, #40	; 0x28
 80055e4:	2100      	movs	r1, #0
 80055e6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e023      	b.n	8005634 <HAL_RTC_SetAlarm+0x234>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	68db      	ldr	r3, [r3, #12]
 80055f2:	2202      	movs	r2, #2
 80055f4:	4013      	ands	r3, r2
 80055f6:	d0e2      	beq.n	80055be <HAL_RTC_SetAlarm+0x1be>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	69ba      	ldr	r2, [r7, #24]
 8005606:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699a      	ldr	r2, [r3, #24]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2180      	movs	r1, #128	; 0x80
 8005614:	0089      	lsls	r1, r1, #2
 8005616:	430a      	orrs	r2, r1
 8005618:	619a      	str	r2, [r3, #24]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	22ff      	movs	r2, #255	; 0xff
 8005620:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2229      	movs	r2, #41	; 0x29
 8005626:	2101      	movs	r1, #1
 8005628:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2228      	movs	r2, #40	; 0x28
 800562e:	2100      	movs	r1, #0
 8005630:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	0018      	movs	r0, r3
 8005636:	46bd      	mov	sp, r7
 8005638:	b009      	add	sp, #36	; 0x24
 800563a:	bd90      	pop	{r4, r7, pc}
 800563c:	fffffeff 	.word	0xfffffeff
 8005640:	ffffefff 	.word	0xffffefff
 8005644:	fffffdff 	.word	0xfffffdff
 8005648:	ffffdfff 	.word	0xffffdfff

0800564c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	21a0      	movs	r1, #160	; 0xa0
 8005660:	438a      	bics	r2, r1
 8005662:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005664:	f7fe f9ba 	bl	80039dc <HAL_GetTick>
 8005668:	0003      	movs	r3, r0
 800566a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800566c:	e00a      	b.n	8005684 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800566e:	f7fe f9b5 	bl	80039dc <HAL_GetTick>
 8005672:	0002      	movs	r2, r0
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	1ad2      	subs	r2, r2, r3
 8005678:	23fa      	movs	r3, #250	; 0xfa
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	429a      	cmp	r2, r3
 800567e:	d901      	bls.n	8005684 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e006      	b.n	8005692 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	2220      	movs	r2, #32
 800568c:	4013      	ands	r3, r2
 800568e:	d0ee      	beq.n	800566e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	0018      	movs	r0, r3
 8005694:	46bd      	mov	sp, r7
 8005696:	b004      	add	sp, #16
 8005698:	bd80      	pop	{r7, pc}

0800569a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800569a:	b580      	push	{r7, lr}
 800569c:	b084      	sub	sp, #16
 800569e:	af00      	add	r7, sp, #0
 80056a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80056a2:	230f      	movs	r3, #15
 80056a4:	18fb      	adds	r3, r7, r3
 80056a6:	2200      	movs	r2, #0
 80056a8:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	2240      	movs	r2, #64	; 0x40
 80056b2:	4013      	ands	r3, r2
 80056b4:	d12c      	bne.n	8005710 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2180      	movs	r1, #128	; 0x80
 80056c2:	430a      	orrs	r2, r1
 80056c4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80056c6:	f7fe f989 	bl	80039dc <HAL_GetTick>
 80056ca:	0003      	movs	r3, r0
 80056cc:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80056ce:	e014      	b.n	80056fa <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80056d0:	f7fe f984 	bl	80039dc <HAL_GetTick>
 80056d4:	0002      	movs	r2, r0
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	1ad2      	subs	r2, r2, r3
 80056da:	200f      	movs	r0, #15
 80056dc:	183b      	adds	r3, r7, r0
 80056de:	1839      	adds	r1, r7, r0
 80056e0:	7809      	ldrb	r1, [r1, #0]
 80056e2:	7019      	strb	r1, [r3, #0]
 80056e4:	23fa      	movs	r3, #250	; 0xfa
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d906      	bls.n	80056fa <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80056ec:	183b      	adds	r3, r7, r0
 80056ee:	2203      	movs	r2, #3
 80056f0:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2229      	movs	r2, #41	; 0x29
 80056f6:	2103      	movs	r1, #3
 80056f8:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	68db      	ldr	r3, [r3, #12]
 8005700:	2240      	movs	r2, #64	; 0x40
 8005702:	4013      	ands	r3, r2
 8005704:	d104      	bne.n	8005710 <RTC_EnterInitMode+0x76>
 8005706:	230f      	movs	r3, #15
 8005708:	18fb      	adds	r3, r7, r3
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	2b03      	cmp	r3, #3
 800570e:	d1df      	bne.n	80056d0 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005710:	230f      	movs	r3, #15
 8005712:	18fb      	adds	r3, r7, r3
 8005714:	781b      	ldrb	r3, [r3, #0]
}
 8005716:	0018      	movs	r0, r3
 8005718:	46bd      	mov	sp, r7
 800571a:	b004      	add	sp, #16
 800571c:	bd80      	pop	{r7, pc}
	...

08005720 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005720:	b590      	push	{r4, r7, lr}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005728:	240f      	movs	r4, #15
 800572a:	193b      	adds	r3, r7, r4
 800572c:	2200      	movs	r2, #0
 800572e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005730:	4b1c      	ldr	r3, [pc, #112]	; (80057a4 <RTC_ExitInitMode+0x84>)
 8005732:	68da      	ldr	r2, [r3, #12]
 8005734:	4b1b      	ldr	r3, [pc, #108]	; (80057a4 <RTC_ExitInitMode+0x84>)
 8005736:	2180      	movs	r1, #128	; 0x80
 8005738:	438a      	bics	r2, r1
 800573a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800573c:	4b19      	ldr	r3, [pc, #100]	; (80057a4 <RTC_ExitInitMode+0x84>)
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	2220      	movs	r2, #32
 8005742:	4013      	ands	r3, r2
 8005744:	d10d      	bne.n	8005762 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	0018      	movs	r0, r3
 800574a:	f7ff ff7f 	bl	800564c <HAL_RTC_WaitForSynchro>
 800574e:	1e03      	subs	r3, r0, #0
 8005750:	d021      	beq.n	8005796 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2229      	movs	r2, #41	; 0x29
 8005756:	2103      	movs	r1, #3
 8005758:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800575a:	193b      	adds	r3, r7, r4
 800575c:	2203      	movs	r2, #3
 800575e:	701a      	strb	r2, [r3, #0]
 8005760:	e019      	b.n	8005796 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005762:	4b10      	ldr	r3, [pc, #64]	; (80057a4 <RTC_ExitInitMode+0x84>)
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	4b0f      	ldr	r3, [pc, #60]	; (80057a4 <RTC_ExitInitMode+0x84>)
 8005768:	2120      	movs	r1, #32
 800576a:	438a      	bics	r2, r1
 800576c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	0018      	movs	r0, r3
 8005772:	f7ff ff6b 	bl	800564c <HAL_RTC_WaitForSynchro>
 8005776:	1e03      	subs	r3, r0, #0
 8005778:	d007      	beq.n	800578a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2229      	movs	r2, #41	; 0x29
 800577e:	2103      	movs	r1, #3
 8005780:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005782:	230f      	movs	r3, #15
 8005784:	18fb      	adds	r3, r7, r3
 8005786:	2203      	movs	r2, #3
 8005788:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800578a:	4b06      	ldr	r3, [pc, #24]	; (80057a4 <RTC_ExitInitMode+0x84>)
 800578c:	699a      	ldr	r2, [r3, #24]
 800578e:	4b05      	ldr	r3, [pc, #20]	; (80057a4 <RTC_ExitInitMode+0x84>)
 8005790:	2120      	movs	r1, #32
 8005792:	430a      	orrs	r2, r1
 8005794:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005796:	230f      	movs	r3, #15
 8005798:	18fb      	adds	r3, r7, r3
 800579a:	781b      	ldrb	r3, [r3, #0]
}
 800579c:	0018      	movs	r0, r3
 800579e:	46bd      	mov	sp, r7
 80057a0:	b005      	add	sp, #20
 80057a2:	bd90      	pop	{r4, r7, pc}
 80057a4:	40002800 	.word	0x40002800

080057a8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	0002      	movs	r2, r0
 80057b0:	1dfb      	adds	r3, r7, #7
 80057b2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80057b8:	230b      	movs	r3, #11
 80057ba:	18fb      	adds	r3, r7, r3
 80057bc:	1dfa      	adds	r2, r7, #7
 80057be:	7812      	ldrb	r2, [r2, #0]
 80057c0:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80057c2:	e008      	b.n	80057d6 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	3301      	adds	r3, #1
 80057c8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80057ca:	220b      	movs	r2, #11
 80057cc:	18bb      	adds	r3, r7, r2
 80057ce:	18ba      	adds	r2, r7, r2
 80057d0:	7812      	ldrb	r2, [r2, #0]
 80057d2:	3a0a      	subs	r2, #10
 80057d4:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80057d6:	210b      	movs	r1, #11
 80057d8:	187b      	adds	r3, r7, r1
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	2b09      	cmp	r3, #9
 80057de:	d8f1      	bhi.n	80057c4 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	011b      	lsls	r3, r3, #4
 80057e6:	b2da      	uxtb	r2, r3
 80057e8:	187b      	adds	r3, r7, r1
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	b2db      	uxtb	r3, r3
}
 80057f0:	0018      	movs	r0, r3
 80057f2:	46bd      	mov	sp, r7
 80057f4:	b004      	add	sp, #16
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	0002      	movs	r2, r0
 8005800:	1dfb      	adds	r3, r7, #7
 8005802:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8005804:	1dfb      	adds	r3, r7, #7
 8005806:	781b      	ldrb	r3, [r3, #0]
 8005808:	091b      	lsrs	r3, r3, #4
 800580a:	b2db      	uxtb	r3, r3
 800580c:	001a      	movs	r2, r3
 800580e:	0013      	movs	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	189b      	adds	r3, r3, r2
 8005814:	005b      	lsls	r3, r3, #1
 8005816:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	b2da      	uxtb	r2, r3
 800581c:	1dfb      	adds	r3, r7, #7
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	210f      	movs	r1, #15
 8005822:	400b      	ands	r3, r1
 8005824:	b2db      	uxtb	r3, r3
 8005826:	18d3      	adds	r3, r2, r3
 8005828:	b2db      	uxtb	r3, r3
}
 800582a:	0018      	movs	r0, r3
 800582c:	46bd      	mov	sp, r7
 800582e:	b004      	add	sp, #16
 8005830:	bd80      	pop	{r7, pc}

08005832 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b082      	sub	sp, #8
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2228      	movs	r2, #40	; 0x28
 800583e:	5c9b      	ldrb	r3, [r3, r2]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d101      	bne.n	8005848 <HAL_RTCEx_EnableBypassShadow+0x16>
 8005844:	2302      	movs	r3, #2
 8005846:	e024      	b.n	8005892 <HAL_RTCEx_EnableBypassShadow+0x60>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2228      	movs	r2, #40	; 0x28
 800584c:	2101      	movs	r1, #1
 800584e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2229      	movs	r2, #41	; 0x29
 8005854:	2102      	movs	r1, #2
 8005856:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	22ca      	movs	r2, #202	; 0xca
 800585e:	625a      	str	r2, [r3, #36]	; 0x24
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2253      	movs	r2, #83	; 0x53
 8005866:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699a      	ldr	r2, [r3, #24]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2120      	movs	r1, #32
 8005874:	430a      	orrs	r2, r1
 8005876:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	22ff      	movs	r2, #255	; 0xff
 800587e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2229      	movs	r2, #41	; 0x29
 8005884:	2101      	movs	r1, #1
 8005886:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2228      	movs	r2, #40	; 0x28
 800588c:	2100      	movs	r1, #0
 800588e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	0018      	movs	r0, r3
 8005894:	46bd      	mov	sp, r7
 8005896:	b002      	add	sp, #8
 8005898:	bd80      	pop	{r7, pc}

0800589a <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800589a:	b580      	push	{r7, lr}
 800589c:	b082      	sub	sp, #8
 800589e:	af00      	add	r7, sp, #0
 80058a0:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2228      	movs	r2, #40	; 0x28
 80058a6:	5c9b      	ldrb	r3, [r3, r2]
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d101      	bne.n	80058b0 <HAL_RTCEx_DisableBypassShadow+0x16>
 80058ac:	2302      	movs	r3, #2
 80058ae:	e024      	b.n	80058fa <HAL_RTCEx_DisableBypassShadow+0x60>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2228      	movs	r2, #40	; 0x28
 80058b4:	2101      	movs	r1, #1
 80058b6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2229      	movs	r2, #41	; 0x29
 80058bc:	2102      	movs	r1, #2
 80058be:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	22ca      	movs	r2, #202	; 0xca
 80058c6:	625a      	str	r2, [r3, #36]	; 0x24
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2253      	movs	r2, #83	; 0x53
 80058ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699a      	ldr	r2, [r3, #24]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	21df      	movs	r1, #223	; 0xdf
 80058dc:	400a      	ands	r2, r1
 80058de:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	22ff      	movs	r2, #255	; 0xff
 80058e6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2229      	movs	r2, #41	; 0x29
 80058ec:	2101      	movs	r1, #1
 80058ee:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2228      	movs	r2, #40	; 0x28
 80058f4:	2100      	movs	r1, #0
 80058f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	0018      	movs	r0, r3
 80058fc:	46bd      	mov	sp, r7
 80058fe:	b002      	add	sp, #8
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b084      	sub	sp, #16
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e0a8      	b.n	8005a68 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	2b00      	cmp	r3, #0
 800591c:	d109      	bne.n	8005932 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685a      	ldr	r2, [r3, #4]
 8005922:	2382      	movs	r3, #130	; 0x82
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	429a      	cmp	r2, r3
 8005928:	d009      	beq.n	800593e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	61da      	str	r2, [r3, #28]
 8005930:	e005      	b.n	800593e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	225d      	movs	r2, #93	; 0x5d
 8005948:	5c9b      	ldrb	r3, [r3, r2]
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	d107      	bne.n	8005960 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	225c      	movs	r2, #92	; 0x5c
 8005954:	2100      	movs	r1, #0
 8005956:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	0018      	movs	r0, r3
 800595c:	f7fd fcfc 	bl	8003358 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	225d      	movs	r2, #93	; 0x5d
 8005964:	2102      	movs	r1, #2
 8005966:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2140      	movs	r1, #64	; 0x40
 8005974:	438a      	bics	r2, r1
 8005976:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68da      	ldr	r2, [r3, #12]
 800597c:	23e0      	movs	r3, #224	; 0xe0
 800597e:	00db      	lsls	r3, r3, #3
 8005980:	429a      	cmp	r2, r3
 8005982:	d902      	bls.n	800598a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005984:	2300      	movs	r3, #0
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	e002      	b.n	8005990 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800598a:	2380      	movs	r3, #128	; 0x80
 800598c:	015b      	lsls	r3, r3, #5
 800598e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	68da      	ldr	r2, [r3, #12]
 8005994:	23f0      	movs	r3, #240	; 0xf0
 8005996:	011b      	lsls	r3, r3, #4
 8005998:	429a      	cmp	r2, r3
 800599a:	d008      	beq.n	80059ae <HAL_SPI_Init+0xaa>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68da      	ldr	r2, [r3, #12]
 80059a0:	23e0      	movs	r3, #224	; 0xe0
 80059a2:	00db      	lsls	r3, r3, #3
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d002      	beq.n	80059ae <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685a      	ldr	r2, [r3, #4]
 80059b2:	2382      	movs	r3, #130	; 0x82
 80059b4:	005b      	lsls	r3, r3, #1
 80059b6:	401a      	ands	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6899      	ldr	r1, [r3, #8]
 80059bc:	2384      	movs	r3, #132	; 0x84
 80059be:	021b      	lsls	r3, r3, #8
 80059c0:	400b      	ands	r3, r1
 80059c2:	431a      	orrs	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	691b      	ldr	r3, [r3, #16]
 80059c8:	2102      	movs	r1, #2
 80059ca:	400b      	ands	r3, r1
 80059cc:	431a      	orrs	r2, r3
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	2101      	movs	r1, #1
 80059d4:	400b      	ands	r3, r1
 80059d6:	431a      	orrs	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6999      	ldr	r1, [r3, #24]
 80059dc:	2380      	movs	r3, #128	; 0x80
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	400b      	ands	r3, r1
 80059e2:	431a      	orrs	r2, r3
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	69db      	ldr	r3, [r3, #28]
 80059e8:	2138      	movs	r1, #56	; 0x38
 80059ea:	400b      	ands	r3, r1
 80059ec:	431a      	orrs	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	2180      	movs	r1, #128	; 0x80
 80059f4:	400b      	ands	r3, r1
 80059f6:	431a      	orrs	r2, r3
 80059f8:	0011      	movs	r1, r2
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059fe:	2380      	movs	r3, #128	; 0x80
 8005a00:	019b      	lsls	r3, r3, #6
 8005a02:	401a      	ands	r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	430a      	orrs	r2, r1
 8005a0a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	0c1b      	lsrs	r3, r3, #16
 8005a12:	2204      	movs	r2, #4
 8005a14:	401a      	ands	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1a:	2110      	movs	r1, #16
 8005a1c:	400b      	ands	r3, r1
 8005a1e:	431a      	orrs	r2, r3
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a24:	2108      	movs	r1, #8
 8005a26:	400b      	ands	r3, r1
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68d9      	ldr	r1, [r3, #12]
 8005a2e:	23f0      	movs	r3, #240	; 0xf0
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	400b      	ands	r3, r1
 8005a34:	431a      	orrs	r2, r3
 8005a36:	0011      	movs	r1, r2
 8005a38:	68fa      	ldr	r2, [r7, #12]
 8005a3a:	2380      	movs	r3, #128	; 0x80
 8005a3c:	015b      	lsls	r3, r3, #5
 8005a3e:	401a      	ands	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	430a      	orrs	r2, r1
 8005a46:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	69da      	ldr	r2, [r3, #28]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4907      	ldr	r1, [pc, #28]	; (8005a70 <HAL_SPI_Init+0x16c>)
 8005a54:	400a      	ands	r2, r1
 8005a56:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	225d      	movs	r2, #93	; 0x5d
 8005a62:	2101      	movs	r1, #1
 8005a64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	0018      	movs	r0, r3
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	b004      	add	sp, #16
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	fffff7ff 	.word	0xfffff7ff

08005a74 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b088      	sub	sp, #32
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	603b      	str	r3, [r7, #0]
 8005a80:	1dbb      	adds	r3, r7, #6
 8005a82:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a84:	231f      	movs	r3, #31
 8005a86:	18fb      	adds	r3, r7, r3
 8005a88:	2200      	movs	r2, #0
 8005a8a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	225c      	movs	r2, #92	; 0x5c
 8005a90:	5c9b      	ldrb	r3, [r3, r2]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d101      	bne.n	8005a9a <HAL_SPI_Transmit+0x26>
 8005a96:	2302      	movs	r3, #2
 8005a98:	e140      	b.n	8005d1c <HAL_SPI_Transmit+0x2a8>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	225c      	movs	r2, #92	; 0x5c
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aa2:	f7fd ff9b 	bl	80039dc <HAL_GetTick>
 8005aa6:	0003      	movs	r3, r0
 8005aa8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005aaa:	2316      	movs	r3, #22
 8005aac:	18fb      	adds	r3, r7, r3
 8005aae:	1dba      	adds	r2, r7, #6
 8005ab0:	8812      	ldrh	r2, [r2, #0]
 8005ab2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	225d      	movs	r2, #93	; 0x5d
 8005ab8:	5c9b      	ldrb	r3, [r3, r2]
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d004      	beq.n	8005aca <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005ac0:	231f      	movs	r3, #31
 8005ac2:	18fb      	adds	r3, r7, r3
 8005ac4:	2202      	movs	r2, #2
 8005ac6:	701a      	strb	r2, [r3, #0]
    goto error;
 8005ac8:	e11d      	b.n	8005d06 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d003      	beq.n	8005ad8 <HAL_SPI_Transmit+0x64>
 8005ad0:	1dbb      	adds	r3, r7, #6
 8005ad2:	881b      	ldrh	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d104      	bne.n	8005ae2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8005ad8:	231f      	movs	r3, #31
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	2201      	movs	r2, #1
 8005ade:	701a      	strb	r2, [r3, #0]
    goto error;
 8005ae0:	e111      	b.n	8005d06 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	225d      	movs	r2, #93	; 0x5d
 8005ae6:	2103      	movs	r1, #3
 8005ae8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	68ba      	ldr	r2, [r7, #8]
 8005af4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	1dba      	adds	r2, r7, #6
 8005afa:	8812      	ldrh	r2, [r2, #0]
 8005afc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	1dba      	adds	r2, r7, #6
 8005b02:	8812      	ldrh	r2, [r2, #0]
 8005b04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2244      	movs	r2, #68	; 0x44
 8005b10:	2100      	movs	r1, #0
 8005b12:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2246      	movs	r2, #70	; 0x46
 8005b18:	2100      	movs	r1, #0
 8005b1a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	689a      	ldr	r2, [r3, #8]
 8005b2c:	2380      	movs	r3, #128	; 0x80
 8005b2e:	021b      	lsls	r3, r3, #8
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d110      	bne.n	8005b56 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2140      	movs	r1, #64	; 0x40
 8005b40:	438a      	bics	r2, r1
 8005b42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2180      	movs	r1, #128	; 0x80
 8005b50:	01c9      	lsls	r1, r1, #7
 8005b52:	430a      	orrs	r2, r1
 8005b54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2240      	movs	r2, #64	; 0x40
 8005b5e:	4013      	ands	r3, r2
 8005b60:	2b40      	cmp	r3, #64	; 0x40
 8005b62:	d007      	beq.n	8005b74 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2140      	movs	r1, #64	; 0x40
 8005b70:	430a      	orrs	r2, r1
 8005b72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	68da      	ldr	r2, [r3, #12]
 8005b78:	23e0      	movs	r3, #224	; 0xe0
 8005b7a:	00db      	lsls	r3, r3, #3
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d94e      	bls.n	8005c1e <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d004      	beq.n	8005b92 <HAL_SPI_Transmit+0x11e>
 8005b88:	2316      	movs	r3, #22
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d13f      	bne.n	8005c12 <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b96:	881a      	ldrh	r2, [r3, #0]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba2:	1c9a      	adds	r2, r3, #2
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	b29a      	uxth	r2, r3
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bb6:	e02c      	b.n	8005c12 <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	4013      	ands	r3, r2
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d112      	bne.n	8005bec <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bca:	881a      	ldrh	r2, [r3, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bd6:	1c9a      	adds	r2, r3, #2
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	3b01      	subs	r3, #1
 8005be4:	b29a      	uxth	r2, r3
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005bea:	e012      	b.n	8005c12 <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005bec:	f7fd fef6 	bl	80039dc <HAL_GetTick>
 8005bf0:	0002      	movs	r2, r0
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	683a      	ldr	r2, [r7, #0]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d802      	bhi.n	8005c02 <HAL_SPI_Transmit+0x18e>
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	d102      	bne.n	8005c08 <HAL_SPI_Transmit+0x194>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d104      	bne.n	8005c12 <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8005c08:	231f      	movs	r3, #31
 8005c0a:	18fb      	adds	r3, r7, r3
 8005c0c:	2203      	movs	r2, #3
 8005c0e:	701a      	strb	r2, [r3, #0]
          goto error;
 8005c10:	e079      	b.n	8005d06 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1cd      	bne.n	8005bb8 <HAL_SPI_Transmit+0x144>
 8005c1c:	e04f      	b.n	8005cbe <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d004      	beq.n	8005c30 <HAL_SPI_Transmit+0x1bc>
 8005c26:	2316      	movs	r3, #22
 8005c28:	18fb      	adds	r3, r7, r3
 8005c2a:	881b      	ldrh	r3, [r3, #0]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d141      	bne.n	8005cb4 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	330c      	adds	r3, #12
 8005c3a:	7812      	ldrb	r2, [r2, #0]
 8005c3c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c42:	1c5a      	adds	r2, r3, #1
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8005c56:	e02d      	b.n	8005cb4 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d113      	bne.n	8005c8e <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	330c      	adds	r3, #12
 8005c70:	7812      	ldrb	r2, [r2, #0]
 8005c72:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c78:	1c5a      	adds	r2, r3, #1
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005c8c:	e012      	b.n	8005cb4 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c8e:	f7fd fea5 	bl	80039dc <HAL_GetTick>
 8005c92:	0002      	movs	r2, r0
 8005c94:	69bb      	ldr	r3, [r7, #24]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	683a      	ldr	r2, [r7, #0]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d802      	bhi.n	8005ca4 <HAL_SPI_Transmit+0x230>
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	d102      	bne.n	8005caa <HAL_SPI_Transmit+0x236>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d104      	bne.n	8005cb4 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8005caa:	231f      	movs	r3, #31
 8005cac:	18fb      	adds	r3, r7, r3
 8005cae:	2203      	movs	r2, #3
 8005cb0:	701a      	strb	r2, [r3, #0]
          goto error;
 8005cb2:	e028      	b.n	8005d06 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1cc      	bne.n	8005c58 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cbe:	69ba      	ldr	r2, [r7, #24]
 8005cc0:	6839      	ldr	r1, [r7, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	0018      	movs	r0, r3
 8005cc6:	f000 fcd9 	bl	800667c <SPI_EndRxTxTransaction>
 8005cca:	1e03      	subs	r3, r0, #0
 8005ccc:	d002      	beq.n	8005cd4 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10a      	bne.n	8005cf2 <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005cdc:	2300      	movs	r3, #0
 8005cde:	613b      	str	r3, [r7, #16]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	613b      	str	r3, [r7, #16]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	613b      	str	r3, [r7, #16]
 8005cf0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d004      	beq.n	8005d04 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8005cfa:	231f      	movs	r3, #31
 8005cfc:	18fb      	adds	r3, r7, r3
 8005cfe:	2201      	movs	r2, #1
 8005d00:	701a      	strb	r2, [r3, #0]
 8005d02:	e000      	b.n	8005d06 <HAL_SPI_Transmit+0x292>
  }

error:
 8005d04:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	225d      	movs	r2, #93	; 0x5d
 8005d0a:	2101      	movs	r1, #1
 8005d0c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	225c      	movs	r2, #92	; 0x5c
 8005d12:	2100      	movs	r1, #0
 8005d14:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005d16:	231f      	movs	r3, #31
 8005d18:	18fb      	adds	r3, r7, r3
 8005d1a:	781b      	ldrb	r3, [r3, #0]
}
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	b008      	add	sp, #32
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d24:	b590      	push	{r4, r7, lr}
 8005d26:	b089      	sub	sp, #36	; 0x24
 8005d28:	af02      	add	r7, sp, #8
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	603b      	str	r3, [r7, #0]
 8005d30:	1dbb      	adds	r3, r7, #6
 8005d32:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d34:	2317      	movs	r3, #23
 8005d36:	18fb      	adds	r3, r7, r3
 8005d38:	2200      	movs	r2, #0
 8005d3a:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	685a      	ldr	r2, [r3, #4]
 8005d40:	2382      	movs	r3, #130	; 0x82
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d113      	bne.n	8005d70 <HAL_SPI_Receive+0x4c>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10f      	bne.n	8005d70 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	225d      	movs	r2, #93	; 0x5d
 8005d54:	2104      	movs	r1, #4
 8005d56:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005d58:	1dbb      	adds	r3, r7, #6
 8005d5a:	881c      	ldrh	r4, [r3, #0]
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	68b9      	ldr	r1, [r7, #8]
 8005d60:	68f8      	ldr	r0, [r7, #12]
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	9300      	str	r3, [sp, #0]
 8005d66:	0023      	movs	r3, r4
 8005d68:	f000 f928 	bl	8005fbc <HAL_SPI_TransmitReceive>
 8005d6c:	0003      	movs	r3, r0
 8005d6e:	e11c      	b.n	8005faa <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	225c      	movs	r2, #92	; 0x5c
 8005d74:	5c9b      	ldrb	r3, [r3, r2]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_SPI_Receive+0x5a>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e115      	b.n	8005faa <HAL_SPI_Receive+0x286>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	225c      	movs	r2, #92	; 0x5c
 8005d82:	2101      	movs	r1, #1
 8005d84:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d86:	f7fd fe29 	bl	80039dc <HAL_GetTick>
 8005d8a:	0003      	movs	r3, r0
 8005d8c:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	225d      	movs	r2, #93	; 0x5d
 8005d92:	5c9b      	ldrb	r3, [r3, r2]
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d004      	beq.n	8005da4 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8005d9a:	2317      	movs	r3, #23
 8005d9c:	18fb      	adds	r3, r7, r3
 8005d9e:	2202      	movs	r2, #2
 8005da0:	701a      	strb	r2, [r3, #0]
    goto error;
 8005da2:	e0f7      	b.n	8005f94 <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_SPI_Receive+0x8e>
 8005daa:	1dbb      	adds	r3, r7, #6
 8005dac:	881b      	ldrh	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d104      	bne.n	8005dbc <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 8005db2:	2317      	movs	r3, #23
 8005db4:	18fb      	adds	r3, r7, r3
 8005db6:	2201      	movs	r2, #1
 8005db8:	701a      	strb	r2, [r3, #0]
    goto error;
 8005dba:	e0eb      	b.n	8005f94 <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	225d      	movs	r2, #93	; 0x5d
 8005dc0:	2104      	movs	r1, #4
 8005dc2:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	1dba      	adds	r2, r7, #6
 8005dd4:	2144      	movs	r1, #68	; 0x44
 8005dd6:	8812      	ldrh	r2, [r2, #0]
 8005dd8:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	1dba      	adds	r2, r7, #6
 8005dde:	2146      	movs	r1, #70	; 0x46
 8005de0:	8812      	ldrh	r2, [r2, #0]
 8005de2:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	68da      	ldr	r2, [r3, #12]
 8005e06:	23e0      	movs	r3, #224	; 0xe0
 8005e08:	00db      	lsls	r3, r3, #3
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d908      	bls.n	8005e20 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685a      	ldr	r2, [r3, #4]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4966      	ldr	r1, [pc, #408]	; (8005fb4 <HAL_SPI_Receive+0x290>)
 8005e1a:	400a      	ands	r2, r1
 8005e1c:	605a      	str	r2, [r3, #4]
 8005e1e:	e008      	b.n	8005e32 <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	685a      	ldr	r2, [r3, #4]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2180      	movs	r1, #128	; 0x80
 8005e2c:	0149      	lsls	r1, r1, #5
 8005e2e:	430a      	orrs	r2, r1
 8005e30:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	689a      	ldr	r2, [r3, #8]
 8005e36:	2380      	movs	r3, #128	; 0x80
 8005e38:	021b      	lsls	r3, r3, #8
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d10f      	bne.n	8005e5e <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2140      	movs	r1, #64	; 0x40
 8005e4a:	438a      	bics	r2, r1
 8005e4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4957      	ldr	r1, [pc, #348]	; (8005fb8 <HAL_SPI_Receive+0x294>)
 8005e5a:	400a      	ands	r2, r1
 8005e5c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2240      	movs	r2, #64	; 0x40
 8005e66:	4013      	ands	r3, r2
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d007      	beq.n	8005e7c <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2140      	movs	r1, #64	; 0x40
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	23e0      	movs	r3, #224	; 0xe0
 8005e82:	00db      	lsls	r3, r3, #3
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d900      	bls.n	8005e8a <HAL_SPI_Receive+0x166>
 8005e88:	e069      	b.n	8005f5e <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005e8a:	e031      	b.n	8005ef0 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	2201      	movs	r2, #1
 8005e94:	4013      	ands	r3, r2
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d117      	bne.n	8005eca <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	330c      	adds	r3, #12
 8005ea0:	001a      	movs	r2, r3
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea6:	7812      	ldrb	r2, [r2, #0]
 8005ea8:	b2d2      	uxtb	r2, r2
 8005eaa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb0:	1c5a      	adds	r2, r3, #1
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	2246      	movs	r2, #70	; 0x46
 8005eba:	5a9b      	ldrh	r3, [r3, r2]
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	b299      	uxth	r1, r3
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2246      	movs	r2, #70	; 0x46
 8005ec6:	5299      	strh	r1, [r3, r2]
 8005ec8:	e012      	b.n	8005ef0 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eca:	f7fd fd87 	bl	80039dc <HAL_GetTick>
 8005ece:	0002      	movs	r2, r0
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d802      	bhi.n	8005ee0 <HAL_SPI_Receive+0x1bc>
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	3301      	adds	r3, #1
 8005ede:	d102      	bne.n	8005ee6 <HAL_SPI_Receive+0x1c2>
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d104      	bne.n	8005ef0 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 8005ee6:	2317      	movs	r3, #23
 8005ee8:	18fb      	adds	r3, r7, r3
 8005eea:	2203      	movs	r2, #3
 8005eec:	701a      	strb	r2, [r3, #0]
          goto error;
 8005eee:	e051      	b.n	8005f94 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2246      	movs	r2, #70	; 0x46
 8005ef4:	5a9b      	ldrh	r3, [r3, r2]
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1c7      	bne.n	8005e8c <HAL_SPI_Receive+0x168>
 8005efc:	e035      	b.n	8005f6a <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2201      	movs	r2, #1
 8005f06:	4013      	ands	r3, r2
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d115      	bne.n	8005f38 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68da      	ldr	r2, [r3, #12]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f16:	b292      	uxth	r2, r2
 8005f18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f1e:	1c9a      	adds	r2, r3, #2
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2246      	movs	r2, #70	; 0x46
 8005f28:	5a9b      	ldrh	r3, [r3, r2]
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	b299      	uxth	r1, r3
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2246      	movs	r2, #70	; 0x46
 8005f34:	5299      	strh	r1, [r3, r2]
 8005f36:	e012      	b.n	8005f5e <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f38:	f7fd fd50 	bl	80039dc <HAL_GetTick>
 8005f3c:	0002      	movs	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d802      	bhi.n	8005f4e <HAL_SPI_Receive+0x22a>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	d102      	bne.n	8005f54 <HAL_SPI_Receive+0x230>
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d104      	bne.n	8005f5e <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 8005f54:	2317      	movs	r3, #23
 8005f56:	18fb      	adds	r3, r7, r3
 8005f58:	2203      	movs	r2, #3
 8005f5a:	701a      	strb	r2, [r3, #0]
          goto error;
 8005f5c:	e01a      	b.n	8005f94 <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2246      	movs	r2, #70	; 0x46
 8005f62:	5a9b      	ldrh	r3, [r3, r2]
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1c9      	bne.n	8005efe <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	6839      	ldr	r1, [r7, #0]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	0018      	movs	r0, r3
 8005f72:	f000 fb25 	bl	80065c0 <SPI_EndRxTransaction>
 8005f76:	1e03      	subs	r3, r0, #0
 8005f78:	d002      	beq.n	8005f80 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d004      	beq.n	8005f92 <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 8005f88:	2317      	movs	r3, #23
 8005f8a:	18fb      	adds	r3, r7, r3
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	701a      	strb	r2, [r3, #0]
 8005f90:	e000      	b.n	8005f94 <HAL_SPI_Receive+0x270>
  }

error :
 8005f92:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	225d      	movs	r2, #93	; 0x5d
 8005f98:	2101      	movs	r1, #1
 8005f9a:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	225c      	movs	r2, #92	; 0x5c
 8005fa0:	2100      	movs	r1, #0
 8005fa2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005fa4:	2317      	movs	r3, #23
 8005fa6:	18fb      	adds	r3, r7, r3
 8005fa8:	781b      	ldrb	r3, [r3, #0]
}
 8005faa:	0018      	movs	r0, r3
 8005fac:	46bd      	mov	sp, r7
 8005fae:	b007      	add	sp, #28
 8005fb0:	bd90      	pop	{r4, r7, pc}
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	ffffefff 	.word	0xffffefff
 8005fb8:	ffffbfff 	.word	0xffffbfff

08005fbc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b08a      	sub	sp, #40	; 0x28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
 8005fc8:	001a      	movs	r2, r3
 8005fca:	1cbb      	adds	r3, r7, #2
 8005fcc:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005fd2:	2323      	movs	r3, #35	; 0x23
 8005fd4:	18fb      	adds	r3, r7, r3
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	225c      	movs	r2, #92	; 0x5c
 8005fde:	5c9b      	ldrb	r3, [r3, r2]
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <HAL_SPI_TransmitReceive+0x2c>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	e1b5      	b.n	8006354 <HAL_SPI_TransmitReceive+0x398>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	225c      	movs	r2, #92	; 0x5c
 8005fec:	2101      	movs	r1, #1
 8005fee:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ff0:	f7fd fcf4 	bl	80039dc <HAL_GetTick>
 8005ff4:	0003      	movs	r3, r0
 8005ff6:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005ff8:	201b      	movs	r0, #27
 8005ffa:	183b      	adds	r3, r7, r0
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	215d      	movs	r1, #93	; 0x5d
 8006000:	5c52      	ldrb	r2, [r2, r1]
 8006002:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800600a:	2312      	movs	r3, #18
 800600c:	18fb      	adds	r3, r7, r3
 800600e:	1cba      	adds	r2, r7, #2
 8006010:	8812      	ldrh	r2, [r2, #0]
 8006012:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006014:	183b      	adds	r3, r7, r0
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d011      	beq.n	8006040 <HAL_SPI_TransmitReceive+0x84>
 800601c:	697a      	ldr	r2, [r7, #20]
 800601e:	2382      	movs	r3, #130	; 0x82
 8006020:	005b      	lsls	r3, r3, #1
 8006022:	429a      	cmp	r2, r3
 8006024:	d107      	bne.n	8006036 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d103      	bne.n	8006036 <HAL_SPI_TransmitReceive+0x7a>
 800602e:	183b      	adds	r3, r7, r0
 8006030:	781b      	ldrb	r3, [r3, #0]
 8006032:	2b04      	cmp	r3, #4
 8006034:	d004      	beq.n	8006040 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006036:	2323      	movs	r3, #35	; 0x23
 8006038:	18fb      	adds	r3, r7, r3
 800603a:	2202      	movs	r2, #2
 800603c:	701a      	strb	r2, [r3, #0]
    goto error;
 800603e:	e17e      	b.n	800633e <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d006      	beq.n	8006054 <HAL_SPI_TransmitReceive+0x98>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d003      	beq.n	8006054 <HAL_SPI_TransmitReceive+0x98>
 800604c:	1cbb      	adds	r3, r7, #2
 800604e:	881b      	ldrh	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d104      	bne.n	800605e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006054:	2323      	movs	r3, #35	; 0x23
 8006056:	18fb      	adds	r3, r7, r3
 8006058:	2201      	movs	r2, #1
 800605a:	701a      	strb	r2, [r3, #0]
    goto error;
 800605c:	e16f      	b.n	800633e <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	225d      	movs	r2, #93	; 0x5d
 8006062:	5c9b      	ldrb	r3, [r3, r2]
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b04      	cmp	r3, #4
 8006068:	d003      	beq.n	8006072 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	225d      	movs	r2, #93	; 0x5d
 800606e:	2105      	movs	r1, #5
 8006070:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2200      	movs	r2, #0
 8006076:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	1cba      	adds	r2, r7, #2
 8006082:	2146      	movs	r1, #70	; 0x46
 8006084:	8812      	ldrh	r2, [r2, #0]
 8006086:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	1cba      	adds	r2, r7, #2
 800608c:	2144      	movs	r1, #68	; 0x44
 800608e:	8812      	ldrh	r2, [r2, #0]
 8006090:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	1cba      	adds	r2, r7, #2
 800609c:	8812      	ldrh	r2, [r2, #0]
 800609e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	1cba      	adds	r2, r7, #2
 80060a4:	8812      	ldrh	r2, [r2, #0]
 80060a6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	68da      	ldr	r2, [r3, #12]
 80060b8:	23e0      	movs	r3, #224	; 0xe0
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	429a      	cmp	r2, r3
 80060be:	d908      	bls.n	80060d2 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	685a      	ldr	r2, [r3, #4]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	49a4      	ldr	r1, [pc, #656]	; (800635c <HAL_SPI_TransmitReceive+0x3a0>)
 80060cc:	400a      	ands	r2, r1
 80060ce:	605a      	str	r2, [r3, #4]
 80060d0:	e008      	b.n	80060e4 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2180      	movs	r1, #128	; 0x80
 80060de:	0149      	lsls	r1, r1, #5
 80060e0:	430a      	orrs	r2, r1
 80060e2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2240      	movs	r2, #64	; 0x40
 80060ec:	4013      	ands	r3, r2
 80060ee:	2b40      	cmp	r3, #64	; 0x40
 80060f0:	d007      	beq.n	8006102 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2140      	movs	r1, #64	; 0x40
 80060fe:	430a      	orrs	r2, r1
 8006100:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	68da      	ldr	r2, [r3, #12]
 8006106:	23e0      	movs	r3, #224	; 0xe0
 8006108:	00db      	lsls	r3, r3, #3
 800610a:	429a      	cmp	r2, r3
 800610c:	d800      	bhi.n	8006110 <HAL_SPI_TransmitReceive+0x154>
 800610e:	e07f      	b.n	8006210 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d005      	beq.n	8006124 <HAL_SPI_TransmitReceive+0x168>
 8006118:	2312      	movs	r3, #18
 800611a:	18fb      	adds	r3, r7, r3
 800611c:	881b      	ldrh	r3, [r3, #0]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d000      	beq.n	8006124 <HAL_SPI_TransmitReceive+0x168>
 8006122:	e069      	b.n	80061f8 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006128:	881a      	ldrh	r2, [r3, #0]
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006134:	1c9a      	adds	r2, r3, #2
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800613e:	b29b      	uxth	r3, r3
 8006140:	3b01      	subs	r3, #1
 8006142:	b29a      	uxth	r2, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006148:	e056      	b.n	80061f8 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	2202      	movs	r2, #2
 8006152:	4013      	ands	r3, r2
 8006154:	2b02      	cmp	r3, #2
 8006156:	d11b      	bne.n	8006190 <HAL_SPI_TransmitReceive+0x1d4>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800615c:	b29b      	uxth	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d016      	beq.n	8006190 <HAL_SPI_TransmitReceive+0x1d4>
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	2b01      	cmp	r3, #1
 8006166:	d113      	bne.n	8006190 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616c:	881a      	ldrh	r2, [r3, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006178:	1c9a      	adds	r2, r3, #2
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006182:	b29b      	uxth	r3, r3
 8006184:	3b01      	subs	r3, #1
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800618c:	2300      	movs	r3, #0
 800618e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	2201      	movs	r2, #1
 8006198:	4013      	ands	r3, r2
 800619a:	2b01      	cmp	r3, #1
 800619c:	d11c      	bne.n	80061d8 <HAL_SPI_TransmitReceive+0x21c>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2246      	movs	r2, #70	; 0x46
 80061a2:	5a9b      	ldrh	r3, [r3, r2]
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d016      	beq.n	80061d8 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68da      	ldr	r2, [r3, #12]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b4:	b292      	uxth	r2, r2
 80061b6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061bc:	1c9a      	adds	r2, r3, #2
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2246      	movs	r2, #70	; 0x46
 80061c6:	5a9b      	ldrh	r3, [r3, r2]
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	3b01      	subs	r3, #1
 80061cc:	b299      	uxth	r1, r3
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2246      	movs	r2, #70	; 0x46
 80061d2:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061d4:	2301      	movs	r3, #1
 80061d6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80061d8:	f7fd fc00 	bl	80039dc <HAL_GetTick>
 80061dc:	0002      	movs	r2, r0
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	1ad3      	subs	r3, r2, r3
 80061e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d807      	bhi.n	80061f8 <HAL_SPI_TransmitReceive+0x23c>
 80061e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ea:	3301      	adds	r3, #1
 80061ec:	d004      	beq.n	80061f8 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 80061ee:	2323      	movs	r3, #35	; 0x23
 80061f0:	18fb      	adds	r3, r7, r3
 80061f2:	2203      	movs	r2, #3
 80061f4:	701a      	strb	r2, [r3, #0]
        goto error;
 80061f6:	e0a2      	b.n	800633e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1a3      	bne.n	800614a <HAL_SPI_TransmitReceive+0x18e>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2246      	movs	r2, #70	; 0x46
 8006206:	5a9b      	ldrh	r3, [r3, r2]
 8006208:	b29b      	uxth	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d19d      	bne.n	800614a <HAL_SPI_TransmitReceive+0x18e>
 800620e:	e085      	b.n	800631c <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d005      	beq.n	8006224 <HAL_SPI_TransmitReceive+0x268>
 8006218:	2312      	movs	r3, #18
 800621a:	18fb      	adds	r3, r7, r3
 800621c:	881b      	ldrh	r3, [r3, #0]
 800621e:	2b01      	cmp	r3, #1
 8006220:	d000      	beq.n	8006224 <HAL_SPI_TransmitReceive+0x268>
 8006222:	e070      	b.n	8006306 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	330c      	adds	r3, #12
 800622e:	7812      	ldrb	r2, [r2, #0]
 8006230:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006236:	1c5a      	adds	r2, r3, #1
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006240:	b29b      	uxth	r3, r3
 8006242:	3b01      	subs	r3, #1
 8006244:	b29a      	uxth	r2, r3
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800624a:	e05c      	b.n	8006306 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	689b      	ldr	r3, [r3, #8]
 8006252:	2202      	movs	r2, #2
 8006254:	4013      	ands	r3, r2
 8006256:	2b02      	cmp	r3, #2
 8006258:	d11c      	bne.n	8006294 <HAL_SPI_TransmitReceive+0x2d8>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800625e:	b29b      	uxth	r3, r3
 8006260:	2b00      	cmp	r3, #0
 8006262:	d017      	beq.n	8006294 <HAL_SPI_TransmitReceive+0x2d8>
 8006264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006266:	2b01      	cmp	r3, #1
 8006268:	d114      	bne.n	8006294 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	330c      	adds	r3, #12
 8006274:	7812      	ldrb	r2, [r2, #0]
 8006276:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627c:	1c5a      	adds	r2, r3, #1
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006286:	b29b      	uxth	r3, r3
 8006288:	3b01      	subs	r3, #1
 800628a:	b29a      	uxth	r2, r3
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006290:	2300      	movs	r3, #0
 8006292:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	2201      	movs	r2, #1
 800629c:	4013      	ands	r3, r2
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d11e      	bne.n	80062e0 <HAL_SPI_TransmitReceive+0x324>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2246      	movs	r2, #70	; 0x46
 80062a6:	5a9b      	ldrh	r3, [r3, r2]
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d018      	beq.n	80062e0 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	330c      	adds	r3, #12
 80062b4:	001a      	movs	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ba:	7812      	ldrb	r2, [r2, #0]
 80062bc:	b2d2      	uxtb	r2, r2
 80062be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c4:	1c5a      	adds	r2, r3, #1
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2246      	movs	r2, #70	; 0x46
 80062ce:	5a9b      	ldrh	r3, [r3, r2]
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	3b01      	subs	r3, #1
 80062d4:	b299      	uxth	r1, r3
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2246      	movs	r2, #70	; 0x46
 80062da:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062dc:	2301      	movs	r3, #1
 80062de:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80062e0:	f7fd fb7c 	bl	80039dc <HAL_GetTick>
 80062e4:	0002      	movs	r2, r0
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d802      	bhi.n	80062f6 <HAL_SPI_TransmitReceive+0x33a>
 80062f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f2:	3301      	adds	r3, #1
 80062f4:	d102      	bne.n	80062fc <HAL_SPI_TransmitReceive+0x340>
 80062f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d104      	bne.n	8006306 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 80062fc:	2323      	movs	r3, #35	; 0x23
 80062fe:	18fb      	adds	r3, r7, r3
 8006300:	2203      	movs	r2, #3
 8006302:	701a      	strb	r2, [r3, #0]
        goto error;
 8006304:	e01b      	b.n	800633e <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800630a:	b29b      	uxth	r3, r3
 800630c:	2b00      	cmp	r3, #0
 800630e:	d19d      	bne.n	800624c <HAL_SPI_TransmitReceive+0x290>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2246      	movs	r2, #70	; 0x46
 8006314:	5a9b      	ldrh	r3, [r3, r2]
 8006316:	b29b      	uxth	r3, r3
 8006318:	2b00      	cmp	r3, #0
 800631a:	d197      	bne.n	800624c <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800631c:	69fa      	ldr	r2, [r7, #28]
 800631e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	0018      	movs	r0, r3
 8006324:	f000 f9aa 	bl	800667c <SPI_EndRxTxTransaction>
 8006328:	1e03      	subs	r3, r0, #0
 800632a:	d007      	beq.n	800633c <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 800632c:	2323      	movs	r3, #35	; 0x23
 800632e:	18fb      	adds	r3, r7, r3
 8006330:	2201      	movs	r2, #1
 8006332:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2220      	movs	r2, #32
 8006338:	661a      	str	r2, [r3, #96]	; 0x60
 800633a:	e000      	b.n	800633e <HAL_SPI_TransmitReceive+0x382>
  }

error :
 800633c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	225d      	movs	r2, #93	; 0x5d
 8006342:	2101      	movs	r1, #1
 8006344:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	225c      	movs	r2, #92	; 0x5c
 800634a:	2100      	movs	r1, #0
 800634c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800634e:	2323      	movs	r3, #35	; 0x23
 8006350:	18fb      	adds	r3, r7, r3
 8006352:	781b      	ldrb	r3, [r3, #0]
}
 8006354:	0018      	movs	r0, r3
 8006356:	46bd      	mov	sp, r7
 8006358:	b00a      	add	sp, #40	; 0x28
 800635a:	bd80      	pop	{r7, pc}
 800635c:	ffffefff 	.word	0xffffefff

08006360 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b088      	sub	sp, #32
 8006364:	af00      	add	r7, sp, #0
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	603b      	str	r3, [r7, #0]
 800636c:	1dfb      	adds	r3, r7, #7
 800636e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006370:	f7fd fb34 	bl	80039dc <HAL_GetTick>
 8006374:	0002      	movs	r2, r0
 8006376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006378:	1a9b      	subs	r3, r3, r2
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	18d3      	adds	r3, r2, r3
 800637e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006380:	f7fd fb2c 	bl	80039dc <HAL_GetTick>
 8006384:	0003      	movs	r3, r0
 8006386:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006388:	4b3a      	ldr	r3, [pc, #232]	; (8006474 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	015b      	lsls	r3, r3, #5
 800638e:	0d1b      	lsrs	r3, r3, #20
 8006390:	69fa      	ldr	r2, [r7, #28]
 8006392:	4353      	muls	r3, r2
 8006394:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006396:	e058      	b.n	800644a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	3301      	adds	r3, #1
 800639c:	d055      	beq.n	800644a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800639e:	f7fd fb1d 	bl	80039dc <HAL_GetTick>
 80063a2:	0002      	movs	r2, r0
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	69fa      	ldr	r2, [r7, #28]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d902      	bls.n	80063b4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d142      	bne.n	800643a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	685a      	ldr	r2, [r3, #4]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	21e0      	movs	r1, #224	; 0xe0
 80063c0:	438a      	bics	r2, r1
 80063c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	2382      	movs	r3, #130	; 0x82
 80063ca:	005b      	lsls	r3, r3, #1
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d113      	bne.n	80063f8 <SPI_WaitFlagStateUntilTimeout+0x98>
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	689a      	ldr	r2, [r3, #8]
 80063d4:	2380      	movs	r3, #128	; 0x80
 80063d6:	021b      	lsls	r3, r3, #8
 80063d8:	429a      	cmp	r2, r3
 80063da:	d005      	beq.n	80063e8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	689a      	ldr	r2, [r3, #8]
 80063e0:	2380      	movs	r3, #128	; 0x80
 80063e2:	00db      	lsls	r3, r3, #3
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d107      	bne.n	80063f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2140      	movs	r1, #64	; 0x40
 80063f4:	438a      	bics	r2, r1
 80063f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063fc:	2380      	movs	r3, #128	; 0x80
 80063fe:	019b      	lsls	r3, r3, #6
 8006400:	429a      	cmp	r2, r3
 8006402:	d110      	bne.n	8006426 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	491a      	ldr	r1, [pc, #104]	; (8006478 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006410:	400a      	ands	r2, r1
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	2180      	movs	r1, #128	; 0x80
 8006420:	0189      	lsls	r1, r1, #6
 8006422:	430a      	orrs	r2, r1
 8006424:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	225d      	movs	r2, #93	; 0x5d
 800642a:	2101      	movs	r1, #1
 800642c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	225c      	movs	r2, #92	; 0x5c
 8006432:	2100      	movs	r1, #0
 8006434:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e017      	b.n	800646a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d101      	bne.n	8006444 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006440:	2300      	movs	r3, #0
 8006442:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	3b01      	subs	r3, #1
 8006448:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	68ba      	ldr	r2, [r7, #8]
 8006452:	4013      	ands	r3, r2
 8006454:	68ba      	ldr	r2, [r7, #8]
 8006456:	1ad3      	subs	r3, r2, r3
 8006458:	425a      	negs	r2, r3
 800645a:	4153      	adcs	r3, r2
 800645c:	b2db      	uxtb	r3, r3
 800645e:	001a      	movs	r2, r3
 8006460:	1dfb      	adds	r3, r7, #7
 8006462:	781b      	ldrb	r3, [r3, #0]
 8006464:	429a      	cmp	r2, r3
 8006466:	d197      	bne.n	8006398 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	0018      	movs	r0, r3
 800646c:	46bd      	mov	sp, r7
 800646e:	b008      	add	sp, #32
 8006470:	bd80      	pop	{r7, pc}
 8006472:	46c0      	nop			; (mov r8, r8)
 8006474:	20000020 	.word	0x20000020
 8006478:	ffffdfff 	.word	0xffffdfff

0800647c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b08a      	sub	sp, #40	; 0x28
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
 8006488:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800648a:	2317      	movs	r3, #23
 800648c:	18fb      	adds	r3, r7, r3
 800648e:	2200      	movs	r2, #0
 8006490:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006492:	f7fd faa3 	bl	80039dc <HAL_GetTick>
 8006496:	0002      	movs	r2, r0
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	1a9b      	subs	r3, r3, r2
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	18d3      	adds	r3, r2, r3
 80064a0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80064a2:	f7fd fa9b 	bl	80039dc <HAL_GetTick>
 80064a6:	0003      	movs	r3, r0
 80064a8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	330c      	adds	r3, #12
 80064b0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80064b2:	4b41      	ldr	r3, [pc, #260]	; (80065b8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	0013      	movs	r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	189b      	adds	r3, r3, r2
 80064bc:	00da      	lsls	r2, r3, #3
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	0d1b      	lsrs	r3, r3, #20
 80064c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064c4:	4353      	muls	r3, r2
 80064c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80064c8:	e068      	b.n	800659c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80064ca:	68ba      	ldr	r2, [r7, #8]
 80064cc:	23c0      	movs	r3, #192	; 0xc0
 80064ce:	00db      	lsls	r3, r3, #3
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d10a      	bne.n	80064ea <SPI_WaitFifoStateUntilTimeout+0x6e>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d107      	bne.n	80064ea <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	2117      	movs	r1, #23
 80064e2:	187b      	adds	r3, r7, r1
 80064e4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80064e6:	187b      	adds	r3, r7, r1
 80064e8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	3301      	adds	r3, #1
 80064ee:	d055      	beq.n	800659c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064f0:	f7fd fa74 	bl	80039dc <HAL_GetTick>
 80064f4:	0002      	movs	r2, r0
 80064f6:	6a3b      	ldr	r3, [r7, #32]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d902      	bls.n	8006506 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	2b00      	cmp	r3, #0
 8006504:	d142      	bne.n	800658c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	685a      	ldr	r2, [r3, #4]
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	21e0      	movs	r1, #224	; 0xe0
 8006512:	438a      	bics	r2, r1
 8006514:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	2382      	movs	r3, #130	; 0x82
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	429a      	cmp	r2, r3
 8006520:	d113      	bne.n	800654a <SPI_WaitFifoStateUntilTimeout+0xce>
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	689a      	ldr	r2, [r3, #8]
 8006526:	2380      	movs	r3, #128	; 0x80
 8006528:	021b      	lsls	r3, r3, #8
 800652a:	429a      	cmp	r2, r3
 800652c:	d005      	beq.n	800653a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	689a      	ldr	r2, [r3, #8]
 8006532:	2380      	movs	r3, #128	; 0x80
 8006534:	00db      	lsls	r3, r3, #3
 8006536:	429a      	cmp	r2, r3
 8006538:	d107      	bne.n	800654a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2140      	movs	r1, #64	; 0x40
 8006546:	438a      	bics	r2, r1
 8006548:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800654e:	2380      	movs	r3, #128	; 0x80
 8006550:	019b      	lsls	r3, r3, #6
 8006552:	429a      	cmp	r2, r3
 8006554:	d110      	bne.n	8006578 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4916      	ldr	r1, [pc, #88]	; (80065bc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8006562:	400a      	ands	r2, r1
 8006564:	601a      	str	r2, [r3, #0]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2180      	movs	r1, #128	; 0x80
 8006572:	0189      	lsls	r1, r1, #6
 8006574:	430a      	orrs	r2, r1
 8006576:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	225d      	movs	r2, #93	; 0x5d
 800657c:	2101      	movs	r1, #1
 800657e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	225c      	movs	r2, #92	; 0x5c
 8006584:	2100      	movs	r1, #0
 8006586:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006588:	2303      	movs	r3, #3
 800658a:	e010      	b.n	80065ae <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006592:	2300      	movs	r3, #0
 8006594:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	3b01      	subs	r3, #1
 800659a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	4013      	ands	r3, r2
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d18e      	bne.n	80064ca <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	0018      	movs	r0, r3
 80065b0:	46bd      	mov	sp, r7
 80065b2:	b00a      	add	sp, #40	; 0x28
 80065b4:	bd80      	pop	{r7, pc}
 80065b6:	46c0      	nop			; (mov r8, r8)
 80065b8:	20000020 	.word	0x20000020
 80065bc:	ffffdfff 	.word	0xffffdfff

080065c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b086      	sub	sp, #24
 80065c4:	af02      	add	r7, sp, #8
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	685a      	ldr	r2, [r3, #4]
 80065d0:	2382      	movs	r3, #130	; 0x82
 80065d2:	005b      	lsls	r3, r3, #1
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d113      	bne.n	8006600 <SPI_EndRxTransaction+0x40>
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	2380      	movs	r3, #128	; 0x80
 80065de:	021b      	lsls	r3, r3, #8
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d005      	beq.n	80065f0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	689a      	ldr	r2, [r3, #8]
 80065e8:	2380      	movs	r3, #128	; 0x80
 80065ea:	00db      	lsls	r3, r3, #3
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d107      	bne.n	8006600 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	2140      	movs	r1, #64	; 0x40
 80065fc:	438a      	bics	r2, r1
 80065fe:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006600:	68ba      	ldr	r2, [r7, #8]
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	0013      	movs	r3, r2
 800660a:	2200      	movs	r2, #0
 800660c:	2180      	movs	r1, #128	; 0x80
 800660e:	f7ff fea7 	bl	8006360 <SPI_WaitFlagStateUntilTimeout>
 8006612:	1e03      	subs	r3, r0, #0
 8006614:	d007      	beq.n	8006626 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800661a:	2220      	movs	r2, #32
 800661c:	431a      	orrs	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e026      	b.n	8006674 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	2382      	movs	r3, #130	; 0x82
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	429a      	cmp	r2, r3
 8006630:	d11f      	bne.n	8006672 <SPI_EndRxTransaction+0xb2>
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	689a      	ldr	r2, [r3, #8]
 8006636:	2380      	movs	r3, #128	; 0x80
 8006638:	021b      	lsls	r3, r3, #8
 800663a:	429a      	cmp	r2, r3
 800663c:	d005      	beq.n	800664a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	689a      	ldr	r2, [r3, #8]
 8006642:	2380      	movs	r3, #128	; 0x80
 8006644:	00db      	lsls	r3, r3, #3
 8006646:	429a      	cmp	r2, r3
 8006648:	d113      	bne.n	8006672 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800664a:	68ba      	ldr	r2, [r7, #8]
 800664c:	23c0      	movs	r3, #192	; 0xc0
 800664e:	00d9      	lsls	r1, r3, #3
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	9300      	str	r3, [sp, #0]
 8006656:	0013      	movs	r3, r2
 8006658:	2200      	movs	r2, #0
 800665a:	f7ff ff0f 	bl	800647c <SPI_WaitFifoStateUntilTimeout>
 800665e:	1e03      	subs	r3, r0, #0
 8006660:	d007      	beq.n	8006672 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006666:	2220      	movs	r2, #32
 8006668:	431a      	orrs	r2, r3
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e000      	b.n	8006674 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8006672:	2300      	movs	r3, #0
}
 8006674:	0018      	movs	r0, r3
 8006676:	46bd      	mov	sp, r7
 8006678:	b004      	add	sp, #16
 800667a:	bd80      	pop	{r7, pc}

0800667c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b086      	sub	sp, #24
 8006680:	af02      	add	r7, sp, #8
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	23c0      	movs	r3, #192	; 0xc0
 800668c:	0159      	lsls	r1, r3, #5
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	0013      	movs	r3, r2
 8006696:	2200      	movs	r2, #0
 8006698:	f7ff fef0 	bl	800647c <SPI_WaitFifoStateUntilTimeout>
 800669c:	1e03      	subs	r3, r0, #0
 800669e:	d007      	beq.n	80066b0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066a4:	2220      	movs	r2, #32
 80066a6:	431a      	orrs	r2, r3
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066ac:	2303      	movs	r3, #3
 80066ae:	e027      	b.n	8006700 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	0013      	movs	r3, r2
 80066ba:	2200      	movs	r2, #0
 80066bc:	2180      	movs	r1, #128	; 0x80
 80066be:	f7ff fe4f 	bl	8006360 <SPI_WaitFlagStateUntilTimeout>
 80066c2:	1e03      	subs	r3, r0, #0
 80066c4:	d007      	beq.n	80066d6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066ca:	2220      	movs	r2, #32
 80066cc:	431a      	orrs	r2, r3
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e014      	b.n	8006700 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	23c0      	movs	r3, #192	; 0xc0
 80066da:	00d9      	lsls	r1, r3, #3
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	0013      	movs	r3, r2
 80066e4:	2200      	movs	r2, #0
 80066e6:	f7ff fec9 	bl	800647c <SPI_WaitFifoStateUntilTimeout>
 80066ea:	1e03      	subs	r3, r0, #0
 80066ec:	d007      	beq.n	80066fe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80066f2:	2220      	movs	r2, #32
 80066f4:	431a      	orrs	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e000      	b.n	8006700 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	0018      	movs	r0, r3
 8006702:	46bd      	mov	sp, r7
 8006704:	b004      	add	sp, #16
 8006706:	bd80      	pop	{r7, pc}

08006708 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d101      	bne.n	800671a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e04a      	b.n	80067b0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	223d      	movs	r2, #61	; 0x3d
 800671e:	5c9b      	ldrb	r3, [r3, r2]
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b00      	cmp	r3, #0
 8006724:	d107      	bne.n	8006736 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	223c      	movs	r2, #60	; 0x3c
 800672a:	2100      	movs	r1, #0
 800672c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	0018      	movs	r0, r3
 8006732:	f7fc fe5d 	bl	80033f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	223d      	movs	r2, #61	; 0x3d
 800673a:	2102      	movs	r1, #2
 800673c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	3304      	adds	r3, #4
 8006746:	0019      	movs	r1, r3
 8006748:	0010      	movs	r0, r2
 800674a:	f000 fa11 	bl	8006b70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2248      	movs	r2, #72	; 0x48
 8006752:	2101      	movs	r1, #1
 8006754:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	223e      	movs	r2, #62	; 0x3e
 800675a:	2101      	movs	r1, #1
 800675c:	5499      	strb	r1, [r3, r2]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	223f      	movs	r2, #63	; 0x3f
 8006762:	2101      	movs	r1, #1
 8006764:	5499      	strb	r1, [r3, r2]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2240      	movs	r2, #64	; 0x40
 800676a:	2101      	movs	r1, #1
 800676c:	5499      	strb	r1, [r3, r2]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2241      	movs	r2, #65	; 0x41
 8006772:	2101      	movs	r1, #1
 8006774:	5499      	strb	r1, [r3, r2]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2242      	movs	r2, #66	; 0x42
 800677a:	2101      	movs	r1, #1
 800677c:	5499      	strb	r1, [r3, r2]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2243      	movs	r2, #67	; 0x43
 8006782:	2101      	movs	r1, #1
 8006784:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2244      	movs	r2, #68	; 0x44
 800678a:	2101      	movs	r1, #1
 800678c:	5499      	strb	r1, [r3, r2]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2245      	movs	r2, #69	; 0x45
 8006792:	2101      	movs	r1, #1
 8006794:	5499      	strb	r1, [r3, r2]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2246      	movs	r2, #70	; 0x46
 800679a:	2101      	movs	r1, #1
 800679c:	5499      	strb	r1, [r3, r2]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2247      	movs	r2, #71	; 0x47
 80067a2:	2101      	movs	r1, #1
 80067a4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	223d      	movs	r2, #61	; 0x3d
 80067aa:	2101      	movs	r1, #1
 80067ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	0018      	movs	r0, r3
 80067b2:	46bd      	mov	sp, r7
 80067b4:	b002      	add	sp, #8
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	223d      	movs	r2, #61	; 0x3d
 80067c4:	5c9b      	ldrb	r3, [r3, r2]
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d001      	beq.n	80067d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e042      	b.n	8006856 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	223d      	movs	r2, #61	; 0x3d
 80067d4:	2102      	movs	r1, #2
 80067d6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68da      	ldr	r2, [r3, #12]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2101      	movs	r1, #1
 80067e4:	430a      	orrs	r2, r1
 80067e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a1c      	ldr	r2, [pc, #112]	; (8006860 <HAL_TIM_Base_Start_IT+0xa8>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d00f      	beq.n	8006812 <HAL_TIM_Base_Start_IT+0x5a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	2380      	movs	r3, #128	; 0x80
 80067f8:	05db      	lsls	r3, r3, #23
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d009      	beq.n	8006812 <HAL_TIM_Base_Start_IT+0x5a>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a18      	ldr	r2, [pc, #96]	; (8006864 <HAL_TIM_Base_Start_IT+0xac>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d004      	beq.n	8006812 <HAL_TIM_Base_Start_IT+0x5a>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a16      	ldr	r2, [pc, #88]	; (8006868 <HAL_TIM_Base_Start_IT+0xb0>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d116      	bne.n	8006840 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	4a14      	ldr	r2, [pc, #80]	; (800686c <HAL_TIM_Base_Start_IT+0xb4>)
 800681a:	4013      	ands	r3, r2
 800681c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2b06      	cmp	r3, #6
 8006822:	d016      	beq.n	8006852 <HAL_TIM_Base_Start_IT+0x9a>
 8006824:	68fa      	ldr	r2, [r7, #12]
 8006826:	2380      	movs	r3, #128	; 0x80
 8006828:	025b      	lsls	r3, r3, #9
 800682a:	429a      	cmp	r2, r3
 800682c:	d011      	beq.n	8006852 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2101      	movs	r1, #1
 800683a:	430a      	orrs	r2, r1
 800683c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800683e:	e008      	b.n	8006852 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2101      	movs	r1, #1
 800684c:	430a      	orrs	r2, r1
 800684e:	601a      	str	r2, [r3, #0]
 8006850:	e000      	b.n	8006854 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006852:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	0018      	movs	r0, r3
 8006858:	46bd      	mov	sp, r7
 800685a:	b004      	add	sp, #16
 800685c:	bd80      	pop	{r7, pc}
 800685e:	46c0      	nop			; (mov r8, r8)
 8006860:	40012c00 	.word	0x40012c00
 8006864:	40000400 	.word	0x40000400
 8006868:	40014000 	.word	0x40014000
 800686c:	00010007 	.word	0x00010007

08006870 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68da      	ldr	r2, [r3, #12]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2101      	movs	r1, #1
 8006884:	438a      	bics	r2, r1
 8006886:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	4a0d      	ldr	r2, [pc, #52]	; (80068c4 <HAL_TIM_Base_Stop_IT+0x54>)
 8006890:	4013      	ands	r3, r2
 8006892:	d10d      	bne.n	80068b0 <HAL_TIM_Base_Stop_IT+0x40>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	4a0b      	ldr	r2, [pc, #44]	; (80068c8 <HAL_TIM_Base_Stop_IT+0x58>)
 800689c:	4013      	ands	r3, r2
 800689e:	d107      	bne.n	80068b0 <HAL_TIM_Base_Stop_IT+0x40>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2101      	movs	r1, #1
 80068ac:	438a      	bics	r2, r1
 80068ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	223d      	movs	r2, #61	; 0x3d
 80068b4:	2101      	movs	r1, #1
 80068b6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	0018      	movs	r0, r3
 80068bc:	46bd      	mov	sp, r7
 80068be:	b002      	add	sp, #8
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	46c0      	nop			; (mov r8, r8)
 80068c4:	00001111 	.word	0x00001111
 80068c8:	00000444 	.word	0x00000444

080068cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	691b      	ldr	r3, [r3, #16]
 80068da:	2202      	movs	r2, #2
 80068dc:	4013      	ands	r3, r2
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d124      	bne.n	800692c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	2202      	movs	r2, #2
 80068ea:	4013      	ands	r3, r2
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d11d      	bne.n	800692c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2203      	movs	r2, #3
 80068f6:	4252      	negs	r2, r2
 80068f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2201      	movs	r2, #1
 80068fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	699b      	ldr	r3, [r3, #24]
 8006906:	2203      	movs	r2, #3
 8006908:	4013      	ands	r3, r2
 800690a:	d004      	beq.n	8006916 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	0018      	movs	r0, r3
 8006910:	f000 f916 	bl	8006b40 <HAL_TIM_IC_CaptureCallback>
 8006914:	e007      	b.n	8006926 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	0018      	movs	r0, r3
 800691a:	f000 f909 	bl	8006b30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	0018      	movs	r0, r3
 8006922:	f000 f915 	bl	8006b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	2204      	movs	r2, #4
 8006934:	4013      	ands	r3, r2
 8006936:	2b04      	cmp	r3, #4
 8006938:	d125      	bne.n	8006986 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	2204      	movs	r2, #4
 8006942:	4013      	ands	r3, r2
 8006944:	2b04      	cmp	r3, #4
 8006946:	d11e      	bne.n	8006986 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2205      	movs	r2, #5
 800694e:	4252      	negs	r2, r2
 8006950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2202      	movs	r2, #2
 8006956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699a      	ldr	r2, [r3, #24]
 800695e:	23c0      	movs	r3, #192	; 0xc0
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	4013      	ands	r3, r2
 8006964:	d004      	beq.n	8006970 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	0018      	movs	r0, r3
 800696a:	f000 f8e9 	bl	8006b40 <HAL_TIM_IC_CaptureCallback>
 800696e:	e007      	b.n	8006980 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	0018      	movs	r0, r3
 8006974:	f000 f8dc 	bl	8006b30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	0018      	movs	r0, r3
 800697c:	f000 f8e8 	bl	8006b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	2208      	movs	r2, #8
 800698e:	4013      	ands	r3, r2
 8006990:	2b08      	cmp	r3, #8
 8006992:	d124      	bne.n	80069de <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	2208      	movs	r2, #8
 800699c:	4013      	ands	r3, r2
 800699e:	2b08      	cmp	r3, #8
 80069a0:	d11d      	bne.n	80069de <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2209      	movs	r2, #9
 80069a8:	4252      	negs	r2, r2
 80069aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2204      	movs	r2, #4
 80069b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	69db      	ldr	r3, [r3, #28]
 80069b8:	2203      	movs	r2, #3
 80069ba:	4013      	ands	r3, r2
 80069bc:	d004      	beq.n	80069c8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	0018      	movs	r0, r3
 80069c2:	f000 f8bd 	bl	8006b40 <HAL_TIM_IC_CaptureCallback>
 80069c6:	e007      	b.n	80069d8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	0018      	movs	r0, r3
 80069cc:	f000 f8b0 	bl	8006b30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	0018      	movs	r0, r3
 80069d4:	f000 f8bc 	bl	8006b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	2210      	movs	r2, #16
 80069e6:	4013      	ands	r3, r2
 80069e8:	2b10      	cmp	r3, #16
 80069ea:	d125      	bne.n	8006a38 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	2210      	movs	r2, #16
 80069f4:	4013      	ands	r3, r2
 80069f6:	2b10      	cmp	r3, #16
 80069f8:	d11e      	bne.n	8006a38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2211      	movs	r2, #17
 8006a00:	4252      	negs	r2, r2
 8006a02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2208      	movs	r2, #8
 8006a08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69da      	ldr	r2, [r3, #28]
 8006a10:	23c0      	movs	r3, #192	; 0xc0
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	4013      	ands	r3, r2
 8006a16:	d004      	beq.n	8006a22 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	f000 f890 	bl	8006b40 <HAL_TIM_IC_CaptureCallback>
 8006a20:	e007      	b.n	8006a32 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	0018      	movs	r0, r3
 8006a26:	f000 f883 	bl	8006b30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	0018      	movs	r0, r3
 8006a2e:	f000 f88f 	bl	8006b50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	2201      	movs	r2, #1
 8006a40:	4013      	ands	r3, r2
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d10f      	bne.n	8006a66 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68db      	ldr	r3, [r3, #12]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	4013      	ands	r3, r2
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d108      	bne.n	8006a66 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2202      	movs	r2, #2
 8006a5a:	4252      	negs	r2, r2
 8006a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	0018      	movs	r0, r3
 8006a62:	f7fc fbc9 	bl	80031f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	691b      	ldr	r3, [r3, #16]
 8006a6c:	2280      	movs	r2, #128	; 0x80
 8006a6e:	4013      	ands	r3, r2
 8006a70:	2b80      	cmp	r3, #128	; 0x80
 8006a72:	d10f      	bne.n	8006a94 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	2280      	movs	r2, #128	; 0x80
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	2b80      	cmp	r3, #128	; 0x80
 8006a80:	d108      	bne.n	8006a94 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2281      	movs	r2, #129	; 0x81
 8006a88:	4252      	negs	r2, r2
 8006a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	0018      	movs	r0, r3
 8006a90:	f000 f964 	bl	8006d5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	691a      	ldr	r2, [r3, #16]
 8006a9a:	2380      	movs	r3, #128	; 0x80
 8006a9c:	005b      	lsls	r3, r3, #1
 8006a9e:	401a      	ands	r2, r3
 8006aa0:	2380      	movs	r3, #128	; 0x80
 8006aa2:	005b      	lsls	r3, r3, #1
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d10e      	bne.n	8006ac6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	2280      	movs	r2, #128	; 0x80
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	2b80      	cmp	r3, #128	; 0x80
 8006ab4:	d107      	bne.n	8006ac6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a1c      	ldr	r2, [pc, #112]	; (8006b2c <HAL_TIM_IRQHandler+0x260>)
 8006abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	f000 f953 	bl	8006d6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	2240      	movs	r2, #64	; 0x40
 8006ace:	4013      	ands	r3, r2
 8006ad0:	2b40      	cmp	r3, #64	; 0x40
 8006ad2:	d10f      	bne.n	8006af4 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	2240      	movs	r2, #64	; 0x40
 8006adc:	4013      	ands	r3, r2
 8006ade:	2b40      	cmp	r3, #64	; 0x40
 8006ae0:	d108      	bne.n	8006af4 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	2241      	movs	r2, #65	; 0x41
 8006ae8:	4252      	negs	r2, r2
 8006aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	0018      	movs	r0, r3
 8006af0:	f000 f836 	bl	8006b60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	2220      	movs	r2, #32
 8006afc:	4013      	ands	r3, r2
 8006afe:	2b20      	cmp	r3, #32
 8006b00:	d10f      	bne.n	8006b22 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	2220      	movs	r2, #32
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	2b20      	cmp	r3, #32
 8006b0e:	d108      	bne.n	8006b22 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2221      	movs	r2, #33	; 0x21
 8006b16:	4252      	negs	r2, r2
 8006b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	f000 f915 	bl	8006d4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b22:	46c0      	nop			; (mov r8, r8)
 8006b24:	46bd      	mov	sp, r7
 8006b26:	b002      	add	sp, #8
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	46c0      	nop			; (mov r8, r8)
 8006b2c:	fffffeff 	.word	0xfffffeff

08006b30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b082      	sub	sp, #8
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b38:	46c0      	nop			; (mov r8, r8)
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	b002      	add	sp, #8
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b082      	sub	sp, #8
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b48:	46c0      	nop			; (mov r8, r8)
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	b002      	add	sp, #8
 8006b4e:	bd80      	pop	{r7, pc}

08006b50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b58:	46c0      	nop			; (mov r8, r8)
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	b002      	add	sp, #8
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b68:	46c0      	nop			; (mov r8, r8)
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	b002      	add	sp, #8
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b084      	sub	sp, #16
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	4a34      	ldr	r2, [pc, #208]	; (8006c54 <TIM_Base_SetConfig+0xe4>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d008      	beq.n	8006b9a <TIM_Base_SetConfig+0x2a>
 8006b88:	687a      	ldr	r2, [r7, #4]
 8006b8a:	2380      	movs	r3, #128	; 0x80
 8006b8c:	05db      	lsls	r3, r3, #23
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d003      	beq.n	8006b9a <TIM_Base_SetConfig+0x2a>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a30      	ldr	r2, [pc, #192]	; (8006c58 <TIM_Base_SetConfig+0xe8>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d108      	bne.n	8006bac <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2270      	movs	r2, #112	; 0x70
 8006b9e:	4393      	bics	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	68fa      	ldr	r2, [r7, #12]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a29      	ldr	r2, [pc, #164]	; (8006c54 <TIM_Base_SetConfig+0xe4>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d018      	beq.n	8006be6 <TIM_Base_SetConfig+0x76>
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	2380      	movs	r3, #128	; 0x80
 8006bb8:	05db      	lsls	r3, r3, #23
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d013      	beq.n	8006be6 <TIM_Base_SetConfig+0x76>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a25      	ldr	r2, [pc, #148]	; (8006c58 <TIM_Base_SetConfig+0xe8>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d00f      	beq.n	8006be6 <TIM_Base_SetConfig+0x76>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a24      	ldr	r2, [pc, #144]	; (8006c5c <TIM_Base_SetConfig+0xec>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d00b      	beq.n	8006be6 <TIM_Base_SetConfig+0x76>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a23      	ldr	r2, [pc, #140]	; (8006c60 <TIM_Base_SetConfig+0xf0>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d007      	beq.n	8006be6 <TIM_Base_SetConfig+0x76>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a22      	ldr	r2, [pc, #136]	; (8006c64 <TIM_Base_SetConfig+0xf4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d003      	beq.n	8006be6 <TIM_Base_SetConfig+0x76>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a21      	ldr	r2, [pc, #132]	; (8006c68 <TIM_Base_SetConfig+0xf8>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d108      	bne.n	8006bf8 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	4a20      	ldr	r2, [pc, #128]	; (8006c6c <TIM_Base_SetConfig+0xfc>)
 8006bea:	4013      	ands	r3, r2
 8006bec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2280      	movs	r2, #128	; 0x80
 8006bfc:	4393      	bics	r3, r2
 8006bfe:	001a      	movs	r2, r3
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	695b      	ldr	r3, [r3, #20]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	689a      	ldr	r2, [r3, #8]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a0c      	ldr	r2, [pc, #48]	; (8006c54 <TIM_Base_SetConfig+0xe4>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d00b      	beq.n	8006c3e <TIM_Base_SetConfig+0xce>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a0d      	ldr	r2, [pc, #52]	; (8006c60 <TIM_Base_SetConfig+0xf0>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d007      	beq.n	8006c3e <TIM_Base_SetConfig+0xce>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	4a0c      	ldr	r2, [pc, #48]	; (8006c64 <TIM_Base_SetConfig+0xf4>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d003      	beq.n	8006c3e <TIM_Base_SetConfig+0xce>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	4a0b      	ldr	r2, [pc, #44]	; (8006c68 <TIM_Base_SetConfig+0xf8>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d103      	bne.n	8006c46 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	691a      	ldr	r2, [r3, #16]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2201      	movs	r2, #1
 8006c4a:	615a      	str	r2, [r3, #20]
}
 8006c4c:	46c0      	nop			; (mov r8, r8)
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	b004      	add	sp, #16
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	40012c00 	.word	0x40012c00
 8006c58:	40000400 	.word	0x40000400
 8006c5c:	40002000 	.word	0x40002000
 8006c60:	40014000 	.word	0x40014000
 8006c64:	40014400 	.word	0x40014400
 8006c68:	40014800 	.word	0x40014800
 8006c6c:	fffffcff 	.word	0xfffffcff

08006c70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	223c      	movs	r2, #60	; 0x3c
 8006c7e:	5c9b      	ldrb	r3, [r3, r2]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d101      	bne.n	8006c88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c84:	2302      	movs	r3, #2
 8006c86:	e055      	b.n	8006d34 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	223c      	movs	r2, #60	; 0x3c
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	223d      	movs	r2, #61	; 0x3d
 8006c94:	2102      	movs	r1, #2
 8006c96:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a23      	ldr	r2, [pc, #140]	; (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d108      	bne.n	8006cc4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	4a22      	ldr	r2, [pc, #136]	; (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2270      	movs	r2, #112	; 0x70
 8006cc8:	4393      	bics	r3, r2
 8006cca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68fa      	ldr	r2, [r7, #12]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a16      	ldr	r2, [pc, #88]	; (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d00f      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	2380      	movs	r3, #128	; 0x80
 8006cee:	05db      	lsls	r3, r3, #23
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d009      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a12      	ldr	r2, [pc, #72]	; (8006d44 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d004      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a11      	ldr	r2, [pc, #68]	; (8006d48 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d10c      	bne.n	8006d22 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	2280      	movs	r2, #128	; 0x80
 8006d0c:	4393      	bics	r3, r2
 8006d0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	223d      	movs	r2, #61	; 0x3d
 8006d26:	2101      	movs	r1, #1
 8006d28:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	223c      	movs	r2, #60	; 0x3c
 8006d2e:	2100      	movs	r1, #0
 8006d30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	0018      	movs	r0, r3
 8006d36:	46bd      	mov	sp, r7
 8006d38:	b004      	add	sp, #16
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	40012c00 	.word	0x40012c00
 8006d40:	ff0fffff 	.word	0xff0fffff
 8006d44:	40000400 	.word	0x40000400
 8006d48:	40014000 	.word	0x40014000

08006d4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d54:	46c0      	nop			; (mov r8, r8)
 8006d56:	46bd      	mov	sp, r7
 8006d58:	b002      	add	sp, #8
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d64:	46c0      	nop			; (mov r8, r8)
 8006d66:	46bd      	mov	sp, r7
 8006d68:	b002      	add	sp, #8
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b082      	sub	sp, #8
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d74:	46c0      	nop			; (mov r8, r8)
 8006d76:	46bd      	mov	sp, r7
 8006d78:	b002      	add	sp, #8
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e046      	b.n	8006e1c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2288      	movs	r2, #136	; 0x88
 8006d92:	589b      	ldr	r3, [r3, r2]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d107      	bne.n	8006da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2284      	movs	r2, #132	; 0x84
 8006d9c:	2100      	movs	r1, #0
 8006d9e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	0018      	movs	r0, r3
 8006da4:	f7fc fb4a 	bl	800343c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2288      	movs	r2, #136	; 0x88
 8006dac:	2124      	movs	r1, #36	; 0x24
 8006dae:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2101      	movs	r1, #1
 8006dbc:	438a      	bics	r2, r1
 8006dbe:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	0018      	movs	r0, r3
 8006dc4:	f000 f9ee 	bl	80071a4 <UART_SetConfig>
 8006dc8:	0003      	movs	r3, r0
 8006dca:	2b01      	cmp	r3, #1
 8006dcc:	d101      	bne.n	8006dd2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e024      	b.n	8006e1c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d003      	beq.n	8006de2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	0018      	movs	r0, r3
 8006dde:	f000 fc9f 	bl	8007720 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	685a      	ldr	r2, [r3, #4]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	490d      	ldr	r1, [pc, #52]	; (8006e24 <HAL_UART_Init+0xa8>)
 8006dee:	400a      	ands	r2, r1
 8006df0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	689a      	ldr	r2, [r3, #8]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	212a      	movs	r1, #42	; 0x2a
 8006dfe:	438a      	bics	r2, r1
 8006e00:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	2101      	movs	r1, #1
 8006e0e:	430a      	orrs	r2, r1
 8006e10:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	0018      	movs	r0, r3
 8006e16:	f000 fd37 	bl	8007888 <UART_CheckIdleState>
 8006e1a:	0003      	movs	r3, r0
}
 8006e1c:	0018      	movs	r0, r3
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	b002      	add	sp, #8
 8006e22:	bd80      	pop	{r7, pc}
 8006e24:	ffffb7ff 	.word	0xffffb7ff

08006e28 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d101      	bne.n	8006e3a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e032      	b.n	8006ea0 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2288      	movs	r2, #136	; 0x88
 8006e3e:	2124      	movs	r1, #36	; 0x24
 8006e40:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681a      	ldr	r2, [r3, #0]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2101      	movs	r1, #1
 8006e4e:	438a      	bics	r2, r1
 8006e50:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2200      	movs	r2, #0
 8006e58:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2200      	movs	r2, #0
 8006e68:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	0018      	movs	r0, r3
 8006e6e:	f7fc fbc9 	bl	8003604 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2290      	movs	r2, #144	; 0x90
 8006e76:	2100      	movs	r1, #0
 8006e78:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2288      	movs	r2, #136	; 0x88
 8006e7e:	2100      	movs	r1, #0
 8006e80:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	228c      	movs	r2, #140	; 0x8c
 8006e86:	2100      	movs	r1, #0
 8006e88:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2284      	movs	r2, #132	; 0x84
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	0018      	movs	r0, r3
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b002      	add	sp, #8
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b08a      	sub	sp, #40	; 0x28
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	603b      	str	r3, [r7, #0]
 8006eb4:	1dbb      	adds	r3, r7, #6
 8006eb6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2288      	movs	r2, #136	; 0x88
 8006ebc:	589b      	ldr	r3, [r3, r2]
 8006ebe:	2b20      	cmp	r3, #32
 8006ec0:	d000      	beq.n	8006ec4 <HAL_UART_Transmit+0x1c>
 8006ec2:	e088      	b.n	8006fd6 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d003      	beq.n	8006ed2 <HAL_UART_Transmit+0x2a>
 8006eca:	1dbb      	adds	r3, r7, #6
 8006ecc:	881b      	ldrh	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	e080      	b.n	8006fd8 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	689a      	ldr	r2, [r3, #8]
 8006eda:	2380      	movs	r3, #128	; 0x80
 8006edc:	015b      	lsls	r3, r3, #5
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d109      	bne.n	8006ef6 <HAL_UART_Transmit+0x4e>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	691b      	ldr	r3, [r3, #16]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d105      	bne.n	8006ef6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	2201      	movs	r2, #1
 8006eee:	4013      	ands	r3, r2
 8006ef0:	d001      	beq.n	8006ef6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e070      	b.n	8006fd8 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2290      	movs	r2, #144	; 0x90
 8006efa:	2100      	movs	r1, #0
 8006efc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2288      	movs	r2, #136	; 0x88
 8006f02:	2121      	movs	r1, #33	; 0x21
 8006f04:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f06:	f7fc fd69 	bl	80039dc <HAL_GetTick>
 8006f0a:	0003      	movs	r3, r0
 8006f0c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	1dba      	adds	r2, r7, #6
 8006f12:	2154      	movs	r1, #84	; 0x54
 8006f14:	8812      	ldrh	r2, [r2, #0]
 8006f16:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	1dba      	adds	r2, r7, #6
 8006f1c:	2156      	movs	r1, #86	; 0x56
 8006f1e:	8812      	ldrh	r2, [r2, #0]
 8006f20:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	689a      	ldr	r2, [r3, #8]
 8006f26:	2380      	movs	r3, #128	; 0x80
 8006f28:	015b      	lsls	r3, r3, #5
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d108      	bne.n	8006f40 <HAL_UART_Transmit+0x98>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d104      	bne.n	8006f40 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	61bb      	str	r3, [r7, #24]
 8006f3e:	e003      	b.n	8006f48 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f44:	2300      	movs	r3, #0
 8006f46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f48:	e02c      	b.n	8006fa4 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	9300      	str	r3, [sp, #0]
 8006f52:	0013      	movs	r3, r2
 8006f54:	2200      	movs	r2, #0
 8006f56:	2180      	movs	r1, #128	; 0x80
 8006f58:	f000 fce4 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 8006f5c:	1e03      	subs	r3, r0, #0
 8006f5e:	d001      	beq.n	8006f64 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e039      	b.n	8006fd8 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10b      	bne.n	8006f82 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	001a      	movs	r2, r3
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	05d2      	lsls	r2, r2, #23
 8006f76:	0dd2      	lsrs	r2, r2, #23
 8006f78:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	3302      	adds	r3, #2
 8006f7e:	61bb      	str	r3, [r7, #24]
 8006f80:	e007      	b.n	8006f92 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f82:	69fb      	ldr	r3, [r7, #28]
 8006f84:	781a      	ldrb	r2, [r3, #0]
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	3301      	adds	r3, #1
 8006f90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2256      	movs	r2, #86	; 0x56
 8006f96:	5a9b      	ldrh	r3, [r3, r2]
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	b299      	uxth	r1, r3
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2256      	movs	r2, #86	; 0x56
 8006fa2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2256      	movs	r2, #86	; 0x56
 8006fa8:	5a9b      	ldrh	r3, [r3, r2]
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1cc      	bne.n	8006f4a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fb0:	697a      	ldr	r2, [r7, #20]
 8006fb2:	68f8      	ldr	r0, [r7, #12]
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	9300      	str	r3, [sp, #0]
 8006fb8:	0013      	movs	r3, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	2140      	movs	r1, #64	; 0x40
 8006fbe:	f000 fcb1 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 8006fc2:	1e03      	subs	r3, r0, #0
 8006fc4:	d001      	beq.n	8006fca <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e006      	b.n	8006fd8 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2288      	movs	r2, #136	; 0x88
 8006fce:	2120      	movs	r1, #32
 8006fd0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	e000      	b.n	8006fd8 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8006fd6:	2302      	movs	r3, #2
  }
}
 8006fd8:	0018      	movs	r0, r3
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	b008      	add	sp, #32
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b08a      	sub	sp, #40	; 0x28
 8006fe4:	af02      	add	r7, sp, #8
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	603b      	str	r3, [r7, #0]
 8006fec:	1dbb      	adds	r3, r7, #6
 8006fee:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	228c      	movs	r2, #140	; 0x8c
 8006ff4:	589b      	ldr	r3, [r3, r2]
 8006ff6:	2b20      	cmp	r3, #32
 8006ff8:	d000      	beq.n	8006ffc <HAL_UART_Receive+0x1c>
 8006ffa:	e0cc      	b.n	8007196 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d003      	beq.n	800700a <HAL_UART_Receive+0x2a>
 8007002:	1dbb      	adds	r3, r7, #6
 8007004:	881b      	ldrh	r3, [r3, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e0c4      	b.n	8007198 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	689a      	ldr	r2, [r3, #8]
 8007012:	2380      	movs	r3, #128	; 0x80
 8007014:	015b      	lsls	r3, r3, #5
 8007016:	429a      	cmp	r2, r3
 8007018:	d109      	bne.n	800702e <HAL_UART_Receive+0x4e>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d105      	bne.n	800702e <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	2201      	movs	r2, #1
 8007026:	4013      	ands	r3, r2
 8007028:	d001      	beq.n	800702e <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800702a:	2301      	movs	r3, #1
 800702c:	e0b4      	b.n	8007198 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2290      	movs	r2, #144	; 0x90
 8007032:	2100      	movs	r1, #0
 8007034:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	228c      	movs	r2, #140	; 0x8c
 800703a:	2122      	movs	r1, #34	; 0x22
 800703c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2200      	movs	r2, #0
 8007042:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007044:	f7fc fcca 	bl	80039dc <HAL_GetTick>
 8007048:	0003      	movs	r3, r0
 800704a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	1dba      	adds	r2, r7, #6
 8007050:	215c      	movs	r1, #92	; 0x5c
 8007052:	8812      	ldrh	r2, [r2, #0]
 8007054:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	1dba      	adds	r2, r7, #6
 800705a:	215e      	movs	r1, #94	; 0x5e
 800705c:	8812      	ldrh	r2, [r2, #0]
 800705e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	689a      	ldr	r2, [r3, #8]
 8007064:	2380      	movs	r3, #128	; 0x80
 8007066:	015b      	lsls	r3, r3, #5
 8007068:	429a      	cmp	r2, r3
 800706a:	d10d      	bne.n	8007088 <HAL_UART_Receive+0xa8>
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d104      	bne.n	800707e <HAL_UART_Receive+0x9e>
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2260      	movs	r2, #96	; 0x60
 8007078:	4949      	ldr	r1, [pc, #292]	; (80071a0 <HAL_UART_Receive+0x1c0>)
 800707a:	5299      	strh	r1, [r3, r2]
 800707c:	e02e      	b.n	80070dc <HAL_UART_Receive+0xfc>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2260      	movs	r2, #96	; 0x60
 8007082:	21ff      	movs	r1, #255	; 0xff
 8007084:	5299      	strh	r1, [r3, r2]
 8007086:	e029      	b.n	80070dc <HAL_UART_Receive+0xfc>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d10d      	bne.n	80070ac <HAL_UART_Receive+0xcc>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	691b      	ldr	r3, [r3, #16]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d104      	bne.n	80070a2 <HAL_UART_Receive+0xc2>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2260      	movs	r2, #96	; 0x60
 800709c:	21ff      	movs	r1, #255	; 0xff
 800709e:	5299      	strh	r1, [r3, r2]
 80070a0:	e01c      	b.n	80070dc <HAL_UART_Receive+0xfc>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2260      	movs	r2, #96	; 0x60
 80070a6:	217f      	movs	r1, #127	; 0x7f
 80070a8:	5299      	strh	r1, [r3, r2]
 80070aa:	e017      	b.n	80070dc <HAL_UART_Receive+0xfc>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	689a      	ldr	r2, [r3, #8]
 80070b0:	2380      	movs	r3, #128	; 0x80
 80070b2:	055b      	lsls	r3, r3, #21
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d10d      	bne.n	80070d4 <HAL_UART_Receive+0xf4>
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d104      	bne.n	80070ca <HAL_UART_Receive+0xea>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2260      	movs	r2, #96	; 0x60
 80070c4:	217f      	movs	r1, #127	; 0x7f
 80070c6:	5299      	strh	r1, [r3, r2]
 80070c8:	e008      	b.n	80070dc <HAL_UART_Receive+0xfc>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	2260      	movs	r2, #96	; 0x60
 80070ce:	213f      	movs	r1, #63	; 0x3f
 80070d0:	5299      	strh	r1, [r3, r2]
 80070d2:	e003      	b.n	80070dc <HAL_UART_Receive+0xfc>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2260      	movs	r2, #96	; 0x60
 80070d8:	2100      	movs	r1, #0
 80070da:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80070dc:	2312      	movs	r3, #18
 80070de:	18fb      	adds	r3, r7, r3
 80070e0:	68fa      	ldr	r2, [r7, #12]
 80070e2:	2160      	movs	r1, #96	; 0x60
 80070e4:	5a52      	ldrh	r2, [r2, r1]
 80070e6:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	689a      	ldr	r2, [r3, #8]
 80070ec:	2380      	movs	r3, #128	; 0x80
 80070ee:	015b      	lsls	r3, r3, #5
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d108      	bne.n	8007106 <HAL_UART_Receive+0x126>
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	691b      	ldr	r3, [r3, #16]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d104      	bne.n	8007106 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80070fc:	2300      	movs	r3, #0
 80070fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	61bb      	str	r3, [r7, #24]
 8007104:	e003      	b.n	800710e <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800710a:	2300      	movs	r3, #0
 800710c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800710e:	e036      	b.n	800717e <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007110:	697a      	ldr	r2, [r7, #20]
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	9300      	str	r3, [sp, #0]
 8007118:	0013      	movs	r3, r2
 800711a:	2200      	movs	r2, #0
 800711c:	2120      	movs	r1, #32
 800711e:	f000 fc01 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 8007122:	1e03      	subs	r3, r0, #0
 8007124:	d001      	beq.n	800712a <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 8007126:	2303      	movs	r3, #3
 8007128:	e036      	b.n	8007198 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d10e      	bne.n	800714e <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007136:	b29b      	uxth	r3, r3
 8007138:	2212      	movs	r2, #18
 800713a:	18ba      	adds	r2, r7, r2
 800713c:	8812      	ldrh	r2, [r2, #0]
 800713e:	4013      	ands	r3, r2
 8007140:	b29a      	uxth	r2, r3
 8007142:	69bb      	ldr	r3, [r7, #24]
 8007144:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	3302      	adds	r3, #2
 800714a:	61bb      	str	r3, [r7, #24]
 800714c:	e00e      	b.n	800716c <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007154:	b2db      	uxtb	r3, r3
 8007156:	2212      	movs	r2, #18
 8007158:	18ba      	adds	r2, r7, r2
 800715a:	8812      	ldrh	r2, [r2, #0]
 800715c:	b2d2      	uxtb	r2, r2
 800715e:	4013      	ands	r3, r2
 8007160:	b2da      	uxtb	r2, r3
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007166:	69fb      	ldr	r3, [r7, #28]
 8007168:	3301      	adds	r3, #1
 800716a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	225e      	movs	r2, #94	; 0x5e
 8007170:	5a9b      	ldrh	r3, [r3, r2]
 8007172:	b29b      	uxth	r3, r3
 8007174:	3b01      	subs	r3, #1
 8007176:	b299      	uxth	r1, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	225e      	movs	r2, #94	; 0x5e
 800717c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	225e      	movs	r2, #94	; 0x5e
 8007182:	5a9b      	ldrh	r3, [r3, r2]
 8007184:	b29b      	uxth	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1c2      	bne.n	8007110 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	228c      	movs	r2, #140	; 0x8c
 800718e:	2120      	movs	r1, #32
 8007190:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8007192:	2300      	movs	r3, #0
 8007194:	e000      	b.n	8007198 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8007196:	2302      	movs	r3, #2
  }
}
 8007198:	0018      	movs	r0, r3
 800719a:	46bd      	mov	sp, r7
 800719c:	b008      	add	sp, #32
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	000001ff 	.word	0x000001ff

080071a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071a4:	b5b0      	push	{r4, r5, r7, lr}
 80071a6:	b090      	sub	sp, #64	; 0x40
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071ac:	231a      	movs	r3, #26
 80071ae:	2220      	movs	r2, #32
 80071b0:	189b      	adds	r3, r3, r2
 80071b2:	19db      	adds	r3, r3, r7
 80071b4:	2200      	movs	r2, #0
 80071b6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ba:	689a      	ldr	r2, [r3, #8]
 80071bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	431a      	orrs	r2, r3
 80071c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c4:	695b      	ldr	r3, [r3, #20]
 80071c6:	431a      	orrs	r2, r3
 80071c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ca:	69db      	ldr	r3, [r3, #28]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4aaf      	ldr	r2, [pc, #700]	; (8007494 <UART_SetConfig+0x2f0>)
 80071d8:	4013      	ands	r3, r2
 80071da:	0019      	movs	r1, r3
 80071dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071de:	681a      	ldr	r2, [r3, #0]
 80071e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071e2:	430b      	orrs	r3, r1
 80071e4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	4aaa      	ldr	r2, [pc, #680]	; (8007498 <UART_SetConfig+0x2f4>)
 80071ee:	4013      	ands	r3, r2
 80071f0:	0018      	movs	r0, r3
 80071f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f4:	68d9      	ldr	r1, [r3, #12]
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	0003      	movs	r3, r0
 80071fc:	430b      	orrs	r3, r1
 80071fe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007202:	699b      	ldr	r3, [r3, #24]
 8007204:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4aa4      	ldr	r2, [pc, #656]	; (800749c <UART_SetConfig+0x2f8>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d004      	beq.n	800721a <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	6a1b      	ldr	r3, [r3, #32]
 8007214:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007216:	4313      	orrs	r3, r2
 8007218:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800721a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	4a9f      	ldr	r2, [pc, #636]	; (80074a0 <UART_SetConfig+0x2fc>)
 8007222:	4013      	ands	r3, r2
 8007224:	0019      	movs	r1, r3
 8007226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800722c:	430b      	orrs	r3, r1
 800722e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007236:	220f      	movs	r2, #15
 8007238:	4393      	bics	r3, r2
 800723a:	0018      	movs	r0, r3
 800723c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800723e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	0003      	movs	r3, r0
 8007246:	430b      	orrs	r3, r1
 8007248:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800724a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a95      	ldr	r2, [pc, #596]	; (80074a4 <UART_SetConfig+0x300>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d131      	bne.n	80072b8 <UART_SetConfig+0x114>
 8007254:	4b94      	ldr	r3, [pc, #592]	; (80074a8 <UART_SetConfig+0x304>)
 8007256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007258:	2203      	movs	r2, #3
 800725a:	4013      	ands	r3, r2
 800725c:	2b03      	cmp	r3, #3
 800725e:	d01d      	beq.n	800729c <UART_SetConfig+0xf8>
 8007260:	d823      	bhi.n	80072aa <UART_SetConfig+0x106>
 8007262:	2b02      	cmp	r3, #2
 8007264:	d00c      	beq.n	8007280 <UART_SetConfig+0xdc>
 8007266:	d820      	bhi.n	80072aa <UART_SetConfig+0x106>
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <UART_SetConfig+0xce>
 800726c:	2b01      	cmp	r3, #1
 800726e:	d00e      	beq.n	800728e <UART_SetConfig+0xea>
 8007270:	e01b      	b.n	80072aa <UART_SetConfig+0x106>
 8007272:	231b      	movs	r3, #27
 8007274:	2220      	movs	r2, #32
 8007276:	189b      	adds	r3, r3, r2
 8007278:	19db      	adds	r3, r3, r7
 800727a:	2200      	movs	r2, #0
 800727c:	701a      	strb	r2, [r3, #0]
 800727e:	e0b4      	b.n	80073ea <UART_SetConfig+0x246>
 8007280:	231b      	movs	r3, #27
 8007282:	2220      	movs	r2, #32
 8007284:	189b      	adds	r3, r3, r2
 8007286:	19db      	adds	r3, r3, r7
 8007288:	2202      	movs	r2, #2
 800728a:	701a      	strb	r2, [r3, #0]
 800728c:	e0ad      	b.n	80073ea <UART_SetConfig+0x246>
 800728e:	231b      	movs	r3, #27
 8007290:	2220      	movs	r2, #32
 8007292:	189b      	adds	r3, r3, r2
 8007294:	19db      	adds	r3, r3, r7
 8007296:	2204      	movs	r2, #4
 8007298:	701a      	strb	r2, [r3, #0]
 800729a:	e0a6      	b.n	80073ea <UART_SetConfig+0x246>
 800729c:	231b      	movs	r3, #27
 800729e:	2220      	movs	r2, #32
 80072a0:	189b      	adds	r3, r3, r2
 80072a2:	19db      	adds	r3, r3, r7
 80072a4:	2208      	movs	r2, #8
 80072a6:	701a      	strb	r2, [r3, #0]
 80072a8:	e09f      	b.n	80073ea <UART_SetConfig+0x246>
 80072aa:	231b      	movs	r3, #27
 80072ac:	2220      	movs	r2, #32
 80072ae:	189b      	adds	r3, r3, r2
 80072b0:	19db      	adds	r3, r3, r7
 80072b2:	2210      	movs	r2, #16
 80072b4:	701a      	strb	r2, [r3, #0]
 80072b6:	e098      	b.n	80073ea <UART_SetConfig+0x246>
 80072b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a7b      	ldr	r2, [pc, #492]	; (80074ac <UART_SetConfig+0x308>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d131      	bne.n	8007326 <UART_SetConfig+0x182>
 80072c2:	4b79      	ldr	r3, [pc, #484]	; (80074a8 <UART_SetConfig+0x304>)
 80072c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c6:	220c      	movs	r2, #12
 80072c8:	4013      	ands	r3, r2
 80072ca:	2b0c      	cmp	r3, #12
 80072cc:	d01d      	beq.n	800730a <UART_SetConfig+0x166>
 80072ce:	d823      	bhi.n	8007318 <UART_SetConfig+0x174>
 80072d0:	2b08      	cmp	r3, #8
 80072d2:	d00c      	beq.n	80072ee <UART_SetConfig+0x14a>
 80072d4:	d820      	bhi.n	8007318 <UART_SetConfig+0x174>
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d002      	beq.n	80072e0 <UART_SetConfig+0x13c>
 80072da:	2b04      	cmp	r3, #4
 80072dc:	d00e      	beq.n	80072fc <UART_SetConfig+0x158>
 80072de:	e01b      	b.n	8007318 <UART_SetConfig+0x174>
 80072e0:	231b      	movs	r3, #27
 80072e2:	2220      	movs	r2, #32
 80072e4:	189b      	adds	r3, r3, r2
 80072e6:	19db      	adds	r3, r3, r7
 80072e8:	2200      	movs	r2, #0
 80072ea:	701a      	strb	r2, [r3, #0]
 80072ec:	e07d      	b.n	80073ea <UART_SetConfig+0x246>
 80072ee:	231b      	movs	r3, #27
 80072f0:	2220      	movs	r2, #32
 80072f2:	189b      	adds	r3, r3, r2
 80072f4:	19db      	adds	r3, r3, r7
 80072f6:	2202      	movs	r2, #2
 80072f8:	701a      	strb	r2, [r3, #0]
 80072fa:	e076      	b.n	80073ea <UART_SetConfig+0x246>
 80072fc:	231b      	movs	r3, #27
 80072fe:	2220      	movs	r2, #32
 8007300:	189b      	adds	r3, r3, r2
 8007302:	19db      	adds	r3, r3, r7
 8007304:	2204      	movs	r2, #4
 8007306:	701a      	strb	r2, [r3, #0]
 8007308:	e06f      	b.n	80073ea <UART_SetConfig+0x246>
 800730a:	231b      	movs	r3, #27
 800730c:	2220      	movs	r2, #32
 800730e:	189b      	adds	r3, r3, r2
 8007310:	19db      	adds	r3, r3, r7
 8007312:	2208      	movs	r2, #8
 8007314:	701a      	strb	r2, [r3, #0]
 8007316:	e068      	b.n	80073ea <UART_SetConfig+0x246>
 8007318:	231b      	movs	r3, #27
 800731a:	2220      	movs	r2, #32
 800731c:	189b      	adds	r3, r3, r2
 800731e:	19db      	adds	r3, r3, r7
 8007320:	2210      	movs	r2, #16
 8007322:	701a      	strb	r2, [r3, #0]
 8007324:	e061      	b.n	80073ea <UART_SetConfig+0x246>
 8007326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a61      	ldr	r2, [pc, #388]	; (80074b0 <UART_SetConfig+0x30c>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d106      	bne.n	800733e <UART_SetConfig+0x19a>
 8007330:	231b      	movs	r3, #27
 8007332:	2220      	movs	r2, #32
 8007334:	189b      	adds	r3, r3, r2
 8007336:	19db      	adds	r3, r3, r7
 8007338:	2200      	movs	r2, #0
 800733a:	701a      	strb	r2, [r3, #0]
 800733c:	e055      	b.n	80073ea <UART_SetConfig+0x246>
 800733e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a5c      	ldr	r2, [pc, #368]	; (80074b4 <UART_SetConfig+0x310>)
 8007344:	4293      	cmp	r3, r2
 8007346:	d106      	bne.n	8007356 <UART_SetConfig+0x1b2>
 8007348:	231b      	movs	r3, #27
 800734a:	2220      	movs	r2, #32
 800734c:	189b      	adds	r3, r3, r2
 800734e:	19db      	adds	r3, r3, r7
 8007350:	2200      	movs	r2, #0
 8007352:	701a      	strb	r2, [r3, #0]
 8007354:	e049      	b.n	80073ea <UART_SetConfig+0x246>
 8007356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a50      	ldr	r2, [pc, #320]	; (800749c <UART_SetConfig+0x2f8>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d13e      	bne.n	80073de <UART_SetConfig+0x23a>
 8007360:	4b51      	ldr	r3, [pc, #324]	; (80074a8 <UART_SetConfig+0x304>)
 8007362:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007364:	23c0      	movs	r3, #192	; 0xc0
 8007366:	011b      	lsls	r3, r3, #4
 8007368:	4013      	ands	r3, r2
 800736a:	22c0      	movs	r2, #192	; 0xc0
 800736c:	0112      	lsls	r2, r2, #4
 800736e:	4293      	cmp	r3, r2
 8007370:	d027      	beq.n	80073c2 <UART_SetConfig+0x21e>
 8007372:	22c0      	movs	r2, #192	; 0xc0
 8007374:	0112      	lsls	r2, r2, #4
 8007376:	4293      	cmp	r3, r2
 8007378:	d82a      	bhi.n	80073d0 <UART_SetConfig+0x22c>
 800737a:	2280      	movs	r2, #128	; 0x80
 800737c:	0112      	lsls	r2, r2, #4
 800737e:	4293      	cmp	r3, r2
 8007380:	d011      	beq.n	80073a6 <UART_SetConfig+0x202>
 8007382:	2280      	movs	r2, #128	; 0x80
 8007384:	0112      	lsls	r2, r2, #4
 8007386:	4293      	cmp	r3, r2
 8007388:	d822      	bhi.n	80073d0 <UART_SetConfig+0x22c>
 800738a:	2b00      	cmp	r3, #0
 800738c:	d004      	beq.n	8007398 <UART_SetConfig+0x1f4>
 800738e:	2280      	movs	r2, #128	; 0x80
 8007390:	00d2      	lsls	r2, r2, #3
 8007392:	4293      	cmp	r3, r2
 8007394:	d00e      	beq.n	80073b4 <UART_SetConfig+0x210>
 8007396:	e01b      	b.n	80073d0 <UART_SetConfig+0x22c>
 8007398:	231b      	movs	r3, #27
 800739a:	2220      	movs	r2, #32
 800739c:	189b      	adds	r3, r3, r2
 800739e:	19db      	adds	r3, r3, r7
 80073a0:	2200      	movs	r2, #0
 80073a2:	701a      	strb	r2, [r3, #0]
 80073a4:	e021      	b.n	80073ea <UART_SetConfig+0x246>
 80073a6:	231b      	movs	r3, #27
 80073a8:	2220      	movs	r2, #32
 80073aa:	189b      	adds	r3, r3, r2
 80073ac:	19db      	adds	r3, r3, r7
 80073ae:	2202      	movs	r2, #2
 80073b0:	701a      	strb	r2, [r3, #0]
 80073b2:	e01a      	b.n	80073ea <UART_SetConfig+0x246>
 80073b4:	231b      	movs	r3, #27
 80073b6:	2220      	movs	r2, #32
 80073b8:	189b      	adds	r3, r3, r2
 80073ba:	19db      	adds	r3, r3, r7
 80073bc:	2204      	movs	r2, #4
 80073be:	701a      	strb	r2, [r3, #0]
 80073c0:	e013      	b.n	80073ea <UART_SetConfig+0x246>
 80073c2:	231b      	movs	r3, #27
 80073c4:	2220      	movs	r2, #32
 80073c6:	189b      	adds	r3, r3, r2
 80073c8:	19db      	adds	r3, r3, r7
 80073ca:	2208      	movs	r2, #8
 80073cc:	701a      	strb	r2, [r3, #0]
 80073ce:	e00c      	b.n	80073ea <UART_SetConfig+0x246>
 80073d0:	231b      	movs	r3, #27
 80073d2:	2220      	movs	r2, #32
 80073d4:	189b      	adds	r3, r3, r2
 80073d6:	19db      	adds	r3, r3, r7
 80073d8:	2210      	movs	r2, #16
 80073da:	701a      	strb	r2, [r3, #0]
 80073dc:	e005      	b.n	80073ea <UART_SetConfig+0x246>
 80073de:	231b      	movs	r3, #27
 80073e0:	2220      	movs	r2, #32
 80073e2:	189b      	adds	r3, r3, r2
 80073e4:	19db      	adds	r3, r3, r7
 80073e6:	2210      	movs	r2, #16
 80073e8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a2b      	ldr	r2, [pc, #172]	; (800749c <UART_SetConfig+0x2f8>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d000      	beq.n	80073f6 <UART_SetConfig+0x252>
 80073f4:	e0a9      	b.n	800754a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073f6:	231b      	movs	r3, #27
 80073f8:	2220      	movs	r2, #32
 80073fa:	189b      	adds	r3, r3, r2
 80073fc:	19db      	adds	r3, r3, r7
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	2b08      	cmp	r3, #8
 8007402:	d015      	beq.n	8007430 <UART_SetConfig+0x28c>
 8007404:	dc18      	bgt.n	8007438 <UART_SetConfig+0x294>
 8007406:	2b04      	cmp	r3, #4
 8007408:	d00d      	beq.n	8007426 <UART_SetConfig+0x282>
 800740a:	dc15      	bgt.n	8007438 <UART_SetConfig+0x294>
 800740c:	2b00      	cmp	r3, #0
 800740e:	d002      	beq.n	8007416 <UART_SetConfig+0x272>
 8007410:	2b02      	cmp	r3, #2
 8007412:	d005      	beq.n	8007420 <UART_SetConfig+0x27c>
 8007414:	e010      	b.n	8007438 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007416:	f7fd fb9f 	bl	8004b58 <HAL_RCC_GetPCLK1Freq>
 800741a:	0003      	movs	r3, r0
 800741c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800741e:	e014      	b.n	800744a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007420:	4b25      	ldr	r3, [pc, #148]	; (80074b8 <UART_SetConfig+0x314>)
 8007422:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007424:	e011      	b.n	800744a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007426:	f7fd fb0b 	bl	8004a40 <HAL_RCC_GetSysClockFreq>
 800742a:	0003      	movs	r3, r0
 800742c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800742e:	e00c      	b.n	800744a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007430:	2380      	movs	r3, #128	; 0x80
 8007432:	021b      	lsls	r3, r3, #8
 8007434:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007436:	e008      	b.n	800744a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8007438:	2300      	movs	r3, #0
 800743a:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800743c:	231a      	movs	r3, #26
 800743e:	2220      	movs	r2, #32
 8007440:	189b      	adds	r3, r3, r2
 8007442:	19db      	adds	r3, r3, r7
 8007444:	2201      	movs	r2, #1
 8007446:	701a      	strb	r2, [r3, #0]
        break;
 8007448:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800744a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800744c:	2b00      	cmp	r3, #0
 800744e:	d100      	bne.n	8007452 <UART_SetConfig+0x2ae>
 8007450:	e14b      	b.n	80076ea <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007454:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007456:	4b19      	ldr	r3, [pc, #100]	; (80074bc <UART_SetConfig+0x318>)
 8007458:	0052      	lsls	r2, r2, #1
 800745a:	5ad3      	ldrh	r3, [r2, r3]
 800745c:	0019      	movs	r1, r3
 800745e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007460:	f7f8 fe6c 	bl	800013c <__udivsi3>
 8007464:	0003      	movs	r3, r0
 8007466:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	0013      	movs	r3, r2
 800746e:	005b      	lsls	r3, r3, #1
 8007470:	189b      	adds	r3, r3, r2
 8007472:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007474:	429a      	cmp	r2, r3
 8007476:	d305      	bcc.n	8007484 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800747e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007480:	429a      	cmp	r2, r3
 8007482:	d91d      	bls.n	80074c0 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8007484:	231a      	movs	r3, #26
 8007486:	2220      	movs	r2, #32
 8007488:	189b      	adds	r3, r3, r2
 800748a:	19db      	adds	r3, r3, r7
 800748c:	2201      	movs	r2, #1
 800748e:	701a      	strb	r2, [r3, #0]
 8007490:	e12b      	b.n	80076ea <UART_SetConfig+0x546>
 8007492:	46c0      	nop			; (mov r8, r8)
 8007494:	cfff69f3 	.word	0xcfff69f3
 8007498:	ffffcfff 	.word	0xffffcfff
 800749c:	40008000 	.word	0x40008000
 80074a0:	11fff4ff 	.word	0x11fff4ff
 80074a4:	40013800 	.word	0x40013800
 80074a8:	40021000 	.word	0x40021000
 80074ac:	40004400 	.word	0x40004400
 80074b0:	40004800 	.word	0x40004800
 80074b4:	40004c00 	.word	0x40004c00
 80074b8:	00f42400 	.word	0x00f42400
 80074bc:	080148a8 	.word	0x080148a8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80074c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074c2:	61bb      	str	r3, [r7, #24]
 80074c4:	2300      	movs	r3, #0
 80074c6:	61fb      	str	r3, [r7, #28]
 80074c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074cc:	4b92      	ldr	r3, [pc, #584]	; (8007718 <UART_SetConfig+0x574>)
 80074ce:	0052      	lsls	r2, r2, #1
 80074d0:	5ad3      	ldrh	r3, [r2, r3]
 80074d2:	613b      	str	r3, [r7, #16]
 80074d4:	2300      	movs	r3, #0
 80074d6:	617b      	str	r3, [r7, #20]
 80074d8:	693a      	ldr	r2, [r7, #16]
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	69b8      	ldr	r0, [r7, #24]
 80074de:	69f9      	ldr	r1, [r7, #28]
 80074e0:	f7f8 ffe0 	bl	80004a4 <__aeabi_uldivmod>
 80074e4:	0002      	movs	r2, r0
 80074e6:	000b      	movs	r3, r1
 80074e8:	0e11      	lsrs	r1, r2, #24
 80074ea:	021d      	lsls	r5, r3, #8
 80074ec:	430d      	orrs	r5, r1
 80074ee:	0214      	lsls	r4, r2, #8
 80074f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	085b      	lsrs	r3, r3, #1
 80074f6:	60bb      	str	r3, [r7, #8]
 80074f8:	2300      	movs	r3, #0
 80074fa:	60fb      	str	r3, [r7, #12]
 80074fc:	68b8      	ldr	r0, [r7, #8]
 80074fe:	68f9      	ldr	r1, [r7, #12]
 8007500:	1900      	adds	r0, r0, r4
 8007502:	4169      	adcs	r1, r5
 8007504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	603b      	str	r3, [r7, #0]
 800750a:	2300      	movs	r3, #0
 800750c:	607b      	str	r3, [r7, #4]
 800750e:	683a      	ldr	r2, [r7, #0]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f7f8 ffc7 	bl	80004a4 <__aeabi_uldivmod>
 8007516:	0002      	movs	r2, r0
 8007518:	000b      	movs	r3, r1
 800751a:	0013      	movs	r3, r2
 800751c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800751e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007520:	23c0      	movs	r3, #192	; 0xc0
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	429a      	cmp	r2, r3
 8007526:	d309      	bcc.n	800753c <UART_SetConfig+0x398>
 8007528:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800752a:	2380      	movs	r3, #128	; 0x80
 800752c:	035b      	lsls	r3, r3, #13
 800752e:	429a      	cmp	r2, r3
 8007530:	d204      	bcs.n	800753c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8007532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007538:	60da      	str	r2, [r3, #12]
 800753a:	e0d6      	b.n	80076ea <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 800753c:	231a      	movs	r3, #26
 800753e:	2220      	movs	r2, #32
 8007540:	189b      	adds	r3, r3, r2
 8007542:	19db      	adds	r3, r3, r7
 8007544:	2201      	movs	r2, #1
 8007546:	701a      	strb	r2, [r3, #0]
 8007548:	e0cf      	b.n	80076ea <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800754a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754c:	69da      	ldr	r2, [r3, #28]
 800754e:	2380      	movs	r3, #128	; 0x80
 8007550:	021b      	lsls	r3, r3, #8
 8007552:	429a      	cmp	r2, r3
 8007554:	d000      	beq.n	8007558 <UART_SetConfig+0x3b4>
 8007556:	e070      	b.n	800763a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8007558:	231b      	movs	r3, #27
 800755a:	2220      	movs	r2, #32
 800755c:	189b      	adds	r3, r3, r2
 800755e:	19db      	adds	r3, r3, r7
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	2b08      	cmp	r3, #8
 8007564:	d015      	beq.n	8007592 <UART_SetConfig+0x3ee>
 8007566:	dc18      	bgt.n	800759a <UART_SetConfig+0x3f6>
 8007568:	2b04      	cmp	r3, #4
 800756a:	d00d      	beq.n	8007588 <UART_SetConfig+0x3e4>
 800756c:	dc15      	bgt.n	800759a <UART_SetConfig+0x3f6>
 800756e:	2b00      	cmp	r3, #0
 8007570:	d002      	beq.n	8007578 <UART_SetConfig+0x3d4>
 8007572:	2b02      	cmp	r3, #2
 8007574:	d005      	beq.n	8007582 <UART_SetConfig+0x3de>
 8007576:	e010      	b.n	800759a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007578:	f7fd faee 	bl	8004b58 <HAL_RCC_GetPCLK1Freq>
 800757c:	0003      	movs	r3, r0
 800757e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007580:	e014      	b.n	80075ac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007582:	4b66      	ldr	r3, [pc, #408]	; (800771c <UART_SetConfig+0x578>)
 8007584:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007586:	e011      	b.n	80075ac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007588:	f7fd fa5a 	bl	8004a40 <HAL_RCC_GetSysClockFreq>
 800758c:	0003      	movs	r3, r0
 800758e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007590:	e00c      	b.n	80075ac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007592:	2380      	movs	r3, #128	; 0x80
 8007594:	021b      	lsls	r3, r3, #8
 8007596:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007598:	e008      	b.n	80075ac <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800759a:	2300      	movs	r3, #0
 800759c:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800759e:	231a      	movs	r3, #26
 80075a0:	2220      	movs	r2, #32
 80075a2:	189b      	adds	r3, r3, r2
 80075a4:	19db      	adds	r3, r3, r7
 80075a6:	2201      	movs	r2, #1
 80075a8:	701a      	strb	r2, [r3, #0]
        break;
 80075aa:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80075ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d100      	bne.n	80075b4 <UART_SetConfig+0x410>
 80075b2:	e09a      	b.n	80076ea <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075b8:	4b57      	ldr	r3, [pc, #348]	; (8007718 <UART_SetConfig+0x574>)
 80075ba:	0052      	lsls	r2, r2, #1
 80075bc:	5ad3      	ldrh	r3, [r2, r3]
 80075be:	0019      	movs	r1, r3
 80075c0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80075c2:	f7f8 fdbb 	bl	800013c <__udivsi3>
 80075c6:	0003      	movs	r3, r0
 80075c8:	005a      	lsls	r2, r3, #1
 80075ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	085b      	lsrs	r3, r3, #1
 80075d0:	18d2      	adds	r2, r2, r3
 80075d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	0019      	movs	r1, r3
 80075d8:	0010      	movs	r0, r2
 80075da:	f7f8 fdaf 	bl	800013c <__udivsi3>
 80075de:	0003      	movs	r3, r0
 80075e0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e4:	2b0f      	cmp	r3, #15
 80075e6:	d921      	bls.n	800762c <UART_SetConfig+0x488>
 80075e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075ea:	2380      	movs	r3, #128	; 0x80
 80075ec:	025b      	lsls	r3, r3, #9
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d21c      	bcs.n	800762c <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80075f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f4:	b29a      	uxth	r2, r3
 80075f6:	200e      	movs	r0, #14
 80075f8:	2420      	movs	r4, #32
 80075fa:	1903      	adds	r3, r0, r4
 80075fc:	19db      	adds	r3, r3, r7
 80075fe:	210f      	movs	r1, #15
 8007600:	438a      	bics	r2, r1
 8007602:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007606:	085b      	lsrs	r3, r3, #1
 8007608:	b29b      	uxth	r3, r3
 800760a:	2207      	movs	r2, #7
 800760c:	4013      	ands	r3, r2
 800760e:	b299      	uxth	r1, r3
 8007610:	1903      	adds	r3, r0, r4
 8007612:	19db      	adds	r3, r3, r7
 8007614:	1902      	adds	r2, r0, r4
 8007616:	19d2      	adds	r2, r2, r7
 8007618:	8812      	ldrh	r2, [r2, #0]
 800761a:	430a      	orrs	r2, r1
 800761c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800761e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	1902      	adds	r2, r0, r4
 8007624:	19d2      	adds	r2, r2, r7
 8007626:	8812      	ldrh	r2, [r2, #0]
 8007628:	60da      	str	r2, [r3, #12]
 800762a:	e05e      	b.n	80076ea <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800762c:	231a      	movs	r3, #26
 800762e:	2220      	movs	r2, #32
 8007630:	189b      	adds	r3, r3, r2
 8007632:	19db      	adds	r3, r3, r7
 8007634:	2201      	movs	r2, #1
 8007636:	701a      	strb	r2, [r3, #0]
 8007638:	e057      	b.n	80076ea <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800763a:	231b      	movs	r3, #27
 800763c:	2220      	movs	r2, #32
 800763e:	189b      	adds	r3, r3, r2
 8007640:	19db      	adds	r3, r3, r7
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	2b08      	cmp	r3, #8
 8007646:	d015      	beq.n	8007674 <UART_SetConfig+0x4d0>
 8007648:	dc18      	bgt.n	800767c <UART_SetConfig+0x4d8>
 800764a:	2b04      	cmp	r3, #4
 800764c:	d00d      	beq.n	800766a <UART_SetConfig+0x4c6>
 800764e:	dc15      	bgt.n	800767c <UART_SetConfig+0x4d8>
 8007650:	2b00      	cmp	r3, #0
 8007652:	d002      	beq.n	800765a <UART_SetConfig+0x4b6>
 8007654:	2b02      	cmp	r3, #2
 8007656:	d005      	beq.n	8007664 <UART_SetConfig+0x4c0>
 8007658:	e010      	b.n	800767c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800765a:	f7fd fa7d 	bl	8004b58 <HAL_RCC_GetPCLK1Freq>
 800765e:	0003      	movs	r3, r0
 8007660:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007662:	e014      	b.n	800768e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007664:	4b2d      	ldr	r3, [pc, #180]	; (800771c <UART_SetConfig+0x578>)
 8007666:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007668:	e011      	b.n	800768e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800766a:	f7fd f9e9 	bl	8004a40 <HAL_RCC_GetSysClockFreq>
 800766e:	0003      	movs	r3, r0
 8007670:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007672:	e00c      	b.n	800768e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007674:	2380      	movs	r3, #128	; 0x80
 8007676:	021b      	lsls	r3, r3, #8
 8007678:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800767a:	e008      	b.n	800768e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 800767c:	2300      	movs	r3, #0
 800767e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007680:	231a      	movs	r3, #26
 8007682:	2220      	movs	r2, #32
 8007684:	189b      	adds	r3, r3, r2
 8007686:	19db      	adds	r3, r3, r7
 8007688:	2201      	movs	r2, #1
 800768a:	701a      	strb	r2, [r3, #0]
        break;
 800768c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800768e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007690:	2b00      	cmp	r3, #0
 8007692:	d02a      	beq.n	80076ea <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007696:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007698:	4b1f      	ldr	r3, [pc, #124]	; (8007718 <UART_SetConfig+0x574>)
 800769a:	0052      	lsls	r2, r2, #1
 800769c:	5ad3      	ldrh	r3, [r2, r3]
 800769e:	0019      	movs	r1, r3
 80076a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80076a2:	f7f8 fd4b 	bl	800013c <__udivsi3>
 80076a6:	0003      	movs	r3, r0
 80076a8:	001a      	movs	r2, r3
 80076aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	085b      	lsrs	r3, r3, #1
 80076b0:	18d2      	adds	r2, r2, r3
 80076b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	0019      	movs	r1, r3
 80076b8:	0010      	movs	r0, r2
 80076ba:	f7f8 fd3f 	bl	800013c <__udivsi3>
 80076be:	0003      	movs	r3, r0
 80076c0:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c4:	2b0f      	cmp	r3, #15
 80076c6:	d90a      	bls.n	80076de <UART_SetConfig+0x53a>
 80076c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076ca:	2380      	movs	r3, #128	; 0x80
 80076cc:	025b      	lsls	r3, r3, #9
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d205      	bcs.n	80076de <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80076d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076d4:	b29a      	uxth	r2, r3
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	60da      	str	r2, [r3, #12]
 80076dc:	e005      	b.n	80076ea <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80076de:	231a      	movs	r3, #26
 80076e0:	2220      	movs	r2, #32
 80076e2:	189b      	adds	r3, r3, r2
 80076e4:	19db      	adds	r3, r3, r7
 80076e6:	2201      	movs	r2, #1
 80076e8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80076ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ec:	226a      	movs	r2, #106	; 0x6a
 80076ee:	2101      	movs	r1, #1
 80076f0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80076f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f4:	2268      	movs	r2, #104	; 0x68
 80076f6:	2101      	movs	r1, #1
 80076f8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80076fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fc:	2200      	movs	r2, #0
 80076fe:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007702:	2200      	movs	r2, #0
 8007704:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007706:	231a      	movs	r3, #26
 8007708:	2220      	movs	r2, #32
 800770a:	189b      	adds	r3, r3, r2
 800770c:	19db      	adds	r3, r3, r7
 800770e:	781b      	ldrb	r3, [r3, #0]
}
 8007710:	0018      	movs	r0, r3
 8007712:	46bd      	mov	sp, r7
 8007714:	b010      	add	sp, #64	; 0x40
 8007716:	bdb0      	pop	{r4, r5, r7, pc}
 8007718:	080148a8 	.word	0x080148a8
 800771c:	00f42400 	.word	0x00f42400

08007720 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800772c:	2201      	movs	r2, #1
 800772e:	4013      	ands	r3, r2
 8007730:	d00b      	beq.n	800774a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	4a4a      	ldr	r2, [pc, #296]	; (8007864 <UART_AdvFeatureConfig+0x144>)
 800773a:	4013      	ands	r3, r2
 800773c:	0019      	movs	r1, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774e:	2202      	movs	r2, #2
 8007750:	4013      	ands	r3, r2
 8007752:	d00b      	beq.n	800776c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	4a43      	ldr	r2, [pc, #268]	; (8007868 <UART_AdvFeatureConfig+0x148>)
 800775c:	4013      	ands	r3, r2
 800775e:	0019      	movs	r1, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	430a      	orrs	r2, r1
 800776a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007770:	2204      	movs	r2, #4
 8007772:	4013      	ands	r3, r2
 8007774:	d00b      	beq.n	800778e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	4a3b      	ldr	r2, [pc, #236]	; (800786c <UART_AdvFeatureConfig+0x14c>)
 800777e:	4013      	ands	r3, r2
 8007780:	0019      	movs	r1, r3
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	430a      	orrs	r2, r1
 800778c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007792:	2208      	movs	r2, #8
 8007794:	4013      	ands	r3, r2
 8007796:	d00b      	beq.n	80077b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	4a34      	ldr	r2, [pc, #208]	; (8007870 <UART_AdvFeatureConfig+0x150>)
 80077a0:	4013      	ands	r3, r2
 80077a2:	0019      	movs	r1, r3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	430a      	orrs	r2, r1
 80077ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077b4:	2210      	movs	r2, #16
 80077b6:	4013      	ands	r3, r2
 80077b8:	d00b      	beq.n	80077d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	4a2c      	ldr	r2, [pc, #176]	; (8007874 <UART_AdvFeatureConfig+0x154>)
 80077c2:	4013      	ands	r3, r2
 80077c4:	0019      	movs	r1, r3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077d6:	2220      	movs	r2, #32
 80077d8:	4013      	ands	r3, r2
 80077da:	d00b      	beq.n	80077f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	4a25      	ldr	r2, [pc, #148]	; (8007878 <UART_AdvFeatureConfig+0x158>)
 80077e4:	4013      	ands	r3, r2
 80077e6:	0019      	movs	r1, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	430a      	orrs	r2, r1
 80077f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077f8:	2240      	movs	r2, #64	; 0x40
 80077fa:	4013      	ands	r3, r2
 80077fc:	d01d      	beq.n	800783a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	4a1d      	ldr	r2, [pc, #116]	; (800787c <UART_AdvFeatureConfig+0x15c>)
 8007806:	4013      	ands	r3, r2
 8007808:	0019      	movs	r1, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	430a      	orrs	r2, r1
 8007814:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800781a:	2380      	movs	r3, #128	; 0x80
 800781c:	035b      	lsls	r3, r3, #13
 800781e:	429a      	cmp	r2, r3
 8007820:	d10b      	bne.n	800783a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	4a15      	ldr	r2, [pc, #84]	; (8007880 <UART_AdvFeatureConfig+0x160>)
 800782a:	4013      	ands	r3, r2
 800782c:	0019      	movs	r1, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	430a      	orrs	r2, r1
 8007838:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800783e:	2280      	movs	r2, #128	; 0x80
 8007840:	4013      	ands	r3, r2
 8007842:	d00b      	beq.n	800785c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	4a0e      	ldr	r2, [pc, #56]	; (8007884 <UART_AdvFeatureConfig+0x164>)
 800784c:	4013      	ands	r3, r2
 800784e:	0019      	movs	r1, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	430a      	orrs	r2, r1
 800785a:	605a      	str	r2, [r3, #4]
  }
}
 800785c:	46c0      	nop			; (mov r8, r8)
 800785e:	46bd      	mov	sp, r7
 8007860:	b002      	add	sp, #8
 8007862:	bd80      	pop	{r7, pc}
 8007864:	fffdffff 	.word	0xfffdffff
 8007868:	fffeffff 	.word	0xfffeffff
 800786c:	fffbffff 	.word	0xfffbffff
 8007870:	ffff7fff 	.word	0xffff7fff
 8007874:	ffffefff 	.word	0xffffefff
 8007878:	ffffdfff 	.word	0xffffdfff
 800787c:	ffefffff 	.word	0xffefffff
 8007880:	ff9fffff 	.word	0xff9fffff
 8007884:	fff7ffff 	.word	0xfff7ffff

08007888 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b086      	sub	sp, #24
 800788c:	af02      	add	r7, sp, #8
 800788e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2290      	movs	r2, #144	; 0x90
 8007894:	2100      	movs	r1, #0
 8007896:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007898:	f7fc f8a0 	bl	80039dc <HAL_GetTick>
 800789c:	0003      	movs	r3, r0
 800789e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2208      	movs	r2, #8
 80078a8:	4013      	ands	r3, r2
 80078aa:	2b08      	cmp	r3, #8
 80078ac:	d10c      	bne.n	80078c8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	2280      	movs	r2, #128	; 0x80
 80078b2:	0391      	lsls	r1, r2, #14
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	4a1a      	ldr	r2, [pc, #104]	; (8007920 <UART_CheckIdleState+0x98>)
 80078b8:	9200      	str	r2, [sp, #0]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f000 f832 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 80078c0:	1e03      	subs	r3, r0, #0
 80078c2:	d001      	beq.n	80078c8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078c4:	2303      	movs	r3, #3
 80078c6:	e026      	b.n	8007916 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2204      	movs	r2, #4
 80078d0:	4013      	ands	r3, r2
 80078d2:	2b04      	cmp	r3, #4
 80078d4:	d10c      	bne.n	80078f0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2280      	movs	r2, #128	; 0x80
 80078da:	03d1      	lsls	r1, r2, #15
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	4a10      	ldr	r2, [pc, #64]	; (8007920 <UART_CheckIdleState+0x98>)
 80078e0:	9200      	str	r2, [sp, #0]
 80078e2:	2200      	movs	r2, #0
 80078e4:	f000 f81e 	bl	8007924 <UART_WaitOnFlagUntilTimeout>
 80078e8:	1e03      	subs	r3, r0, #0
 80078ea:	d001      	beq.n	80078f0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80078ec:	2303      	movs	r3, #3
 80078ee:	e012      	b.n	8007916 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2288      	movs	r2, #136	; 0x88
 80078f4:	2120      	movs	r1, #32
 80078f6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	228c      	movs	r2, #140	; 0x8c
 80078fc:	2120      	movs	r1, #32
 80078fe:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2284      	movs	r2, #132	; 0x84
 8007910:	2100      	movs	r1, #0
 8007912:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	0018      	movs	r0, r3
 8007918:	46bd      	mov	sp, r7
 800791a:	b004      	add	sp, #16
 800791c:	bd80      	pop	{r7, pc}
 800791e:	46c0      	nop			; (mov r8, r8)
 8007920:	01ffffff 	.word	0x01ffffff

08007924 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b094      	sub	sp, #80	; 0x50
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	603b      	str	r3, [r7, #0]
 8007930:	1dfb      	adds	r3, r7, #7
 8007932:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007934:	e0a7      	b.n	8007a86 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007936:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007938:	3301      	adds	r3, #1
 800793a:	d100      	bne.n	800793e <UART_WaitOnFlagUntilTimeout+0x1a>
 800793c:	e0a3      	b.n	8007a86 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800793e:	f7fc f84d 	bl	80039dc <HAL_GetTick>
 8007942:	0002      	movs	r2, r0
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	1ad3      	subs	r3, r2, r3
 8007948:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800794a:	429a      	cmp	r2, r3
 800794c:	d302      	bcc.n	8007954 <UART_WaitOnFlagUntilTimeout+0x30>
 800794e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007950:	2b00      	cmp	r3, #0
 8007952:	d13f      	bne.n	80079d4 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007954:	f3ef 8310 	mrs	r3, PRIMASK
 8007958:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800795a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800795c:	647b      	str	r3, [r7, #68]	; 0x44
 800795e:	2301      	movs	r3, #1
 8007960:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007964:	f383 8810 	msr	PRIMASK, r3
}
 8007968:	46c0      	nop			; (mov r8, r8)
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	494e      	ldr	r1, [pc, #312]	; (8007ab0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8007976:	400a      	ands	r2, r1
 8007978:	601a      	str	r2, [r3, #0]
 800797a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800797c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800797e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007980:	f383 8810 	msr	PRIMASK, r3
}
 8007984:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007986:	f3ef 8310 	mrs	r3, PRIMASK
 800798a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800798c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800798e:	643b      	str	r3, [r7, #64]	; 0x40
 8007990:	2301      	movs	r3, #1
 8007992:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007996:	f383 8810 	msr	PRIMASK, r3
}
 800799a:	46c0      	nop			; (mov r8, r8)
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689a      	ldr	r2, [r3, #8]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2101      	movs	r1, #1
 80079a8:	438a      	bics	r2, r1
 80079aa:	609a      	str	r2, [r3, #8]
 80079ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80079ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079b2:	f383 8810 	msr	PRIMASK, r3
}
 80079b6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2288      	movs	r2, #136	; 0x88
 80079bc:	2120      	movs	r1, #32
 80079be:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	228c      	movs	r2, #140	; 0x8c
 80079c4:	2120      	movs	r1, #32
 80079c6:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2284      	movs	r2, #132	; 0x84
 80079cc:	2100      	movs	r1, #0
 80079ce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80079d0:	2303      	movs	r3, #3
 80079d2:	e069      	b.n	8007aa8 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2204      	movs	r2, #4
 80079dc:	4013      	ands	r3, r2
 80079de:	d052      	beq.n	8007a86 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	69da      	ldr	r2, [r3, #28]
 80079e6:	2380      	movs	r3, #128	; 0x80
 80079e8:	011b      	lsls	r3, r3, #4
 80079ea:	401a      	ands	r2, r3
 80079ec:	2380      	movs	r3, #128	; 0x80
 80079ee:	011b      	lsls	r3, r3, #4
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d148      	bne.n	8007a86 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	2280      	movs	r2, #128	; 0x80
 80079fa:	0112      	lsls	r2, r2, #4
 80079fc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079fe:	f3ef 8310 	mrs	r3, PRIMASK
 8007a02:	613b      	str	r3, [r7, #16]
  return(result);
 8007a04:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a08:	2301      	movs	r3, #1
 8007a0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	f383 8810 	msr	PRIMASK, r3
}
 8007a12:	46c0      	nop			; (mov r8, r8)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4924      	ldr	r1, [pc, #144]	; (8007ab0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8007a20:	400a      	ands	r2, r1
 8007a22:	601a      	str	r2, [r3, #0]
 8007a24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a26:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	f383 8810 	msr	PRIMASK, r3
}
 8007a2e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a30:	f3ef 8310 	mrs	r3, PRIMASK
 8007a34:	61fb      	str	r3, [r7, #28]
  return(result);
 8007a36:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a38:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	f383 8810 	msr	PRIMASK, r3
}
 8007a44:	46c0      	nop			; (mov r8, r8)
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	689a      	ldr	r2, [r3, #8]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2101      	movs	r1, #1
 8007a52:	438a      	bics	r2, r1
 8007a54:	609a      	str	r2, [r3, #8]
 8007a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a58:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5c:	f383 8810 	msr	PRIMASK, r3
}
 8007a60:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2288      	movs	r2, #136	; 0x88
 8007a66:	2120      	movs	r1, #32
 8007a68:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	228c      	movs	r2, #140	; 0x8c
 8007a6e:	2120      	movs	r1, #32
 8007a70:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2290      	movs	r2, #144	; 0x90
 8007a76:	2120      	movs	r1, #32
 8007a78:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2284      	movs	r2, #132	; 0x84
 8007a7e:	2100      	movs	r1, #0
 8007a80:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007a82:	2303      	movs	r3, #3
 8007a84:	e010      	b.n	8007aa8 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	69db      	ldr	r3, [r3, #28]
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	68ba      	ldr	r2, [r7, #8]
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	425a      	negs	r2, r3
 8007a96:	4153      	adcs	r3, r2
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	001a      	movs	r2, r3
 8007a9c:	1dfb      	adds	r3, r7, #7
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d100      	bne.n	8007aa6 <UART_WaitOnFlagUntilTimeout+0x182>
 8007aa4:	e747      	b.n	8007936 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007aa6:	2300      	movs	r3, #0
}
 8007aa8:	0018      	movs	r0, r3
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	b014      	add	sp, #80	; 0x50
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	fffffe5f 	.word	0xfffffe5f

08007ab4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2284      	movs	r2, #132	; 0x84
 8007ac0:	5c9b      	ldrb	r3, [r3, r2]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d101      	bne.n	8007aca <HAL_UARTEx_DisableFifoMode+0x16>
 8007ac6:	2302      	movs	r3, #2
 8007ac8:	e027      	b.n	8007b1a <HAL_UARTEx_DisableFifoMode+0x66>
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2284      	movs	r2, #132	; 0x84
 8007ace:	2101      	movs	r1, #1
 8007ad0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2288      	movs	r2, #136	; 0x88
 8007ad6:	2124      	movs	r1, #36	; 0x24
 8007ad8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2101      	movs	r1, #1
 8007aee:	438a      	bics	r2, r1
 8007af0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4a0b      	ldr	r2, [pc, #44]	; (8007b24 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007af6:	4013      	ands	r3, r2
 8007af8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2200      	movs	r2, #0
 8007afe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2288      	movs	r2, #136	; 0x88
 8007b0c:	2120      	movs	r1, #32
 8007b0e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2284      	movs	r2, #132	; 0x84
 8007b14:	2100      	movs	r1, #0
 8007b16:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b18:	2300      	movs	r3, #0
}
 8007b1a:	0018      	movs	r0, r3
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	b004      	add	sp, #16
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	46c0      	nop			; (mov r8, r8)
 8007b24:	dfffffff 	.word	0xdfffffff

08007b28 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b084      	sub	sp, #16
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2284      	movs	r2, #132	; 0x84
 8007b36:	5c9b      	ldrb	r3, [r3, r2]
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d101      	bne.n	8007b40 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007b3c:	2302      	movs	r3, #2
 8007b3e:	e02e      	b.n	8007b9e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2284      	movs	r2, #132	; 0x84
 8007b44:	2101      	movs	r1, #1
 8007b46:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2288      	movs	r2, #136	; 0x88
 8007b4c:	2124      	movs	r1, #36	; 0x24
 8007b4e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2101      	movs	r1, #1
 8007b64:	438a      	bics	r2, r1
 8007b66:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	00db      	lsls	r3, r3, #3
 8007b70:	08d9      	lsrs	r1, r3, #3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	430a      	orrs	r2, r1
 8007b7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	0018      	movs	r0, r3
 8007b80:	f000 f854 	bl	8007c2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2288      	movs	r2, #136	; 0x88
 8007b90:	2120      	movs	r1, #32
 8007b92:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2284      	movs	r2, #132	; 0x84
 8007b98:	2100      	movs	r1, #0
 8007b9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007b9c:	2300      	movs	r3, #0
}
 8007b9e:	0018      	movs	r0, r3
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	b004      	add	sp, #16
 8007ba4:	bd80      	pop	{r7, pc}
	...

08007ba8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2284      	movs	r2, #132	; 0x84
 8007bb6:	5c9b      	ldrb	r3, [r3, r2]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	e02f      	b.n	8007c20 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2284      	movs	r2, #132	; 0x84
 8007bc4:	2101      	movs	r1, #1
 8007bc6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2288      	movs	r2, #136	; 0x88
 8007bcc:	2124      	movs	r1, #36	; 0x24
 8007bce:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681a      	ldr	r2, [r3, #0]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	2101      	movs	r1, #1
 8007be4:	438a      	bics	r2, r1
 8007be6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	4a0e      	ldr	r2, [pc, #56]	; (8007c28 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	0019      	movs	r1, r3
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	430a      	orrs	r2, r1
 8007bfc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	0018      	movs	r0, r3
 8007c02:	f000 f813 	bl	8007c2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2288      	movs	r2, #136	; 0x88
 8007c12:	2120      	movs	r1, #32
 8007c14:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2284      	movs	r2, #132	; 0x84
 8007c1a:	2100      	movs	r1, #0
 8007c1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
}
 8007c20:	0018      	movs	r0, r3
 8007c22:	46bd      	mov	sp, r7
 8007c24:	b004      	add	sp, #16
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	f1ffffff 	.word	0xf1ffffff

08007c2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d108      	bne.n	8007c4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	226a      	movs	r2, #106	; 0x6a
 8007c40:	2101      	movs	r1, #1
 8007c42:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2268      	movs	r2, #104	; 0x68
 8007c48:	2101      	movs	r1, #1
 8007c4a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c4c:	e043      	b.n	8007cd6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c4e:	260f      	movs	r6, #15
 8007c50:	19bb      	adds	r3, r7, r6
 8007c52:	2208      	movs	r2, #8
 8007c54:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007c56:	200e      	movs	r0, #14
 8007c58:	183b      	adds	r3, r7, r0
 8007c5a:	2208      	movs	r2, #8
 8007c5c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	0e5b      	lsrs	r3, r3, #25
 8007c66:	b2da      	uxtb	r2, r3
 8007c68:	240d      	movs	r4, #13
 8007c6a:	193b      	adds	r3, r7, r4
 8007c6c:	2107      	movs	r1, #7
 8007c6e:	400a      	ands	r2, r1
 8007c70:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	0f5b      	lsrs	r3, r3, #29
 8007c7a:	b2da      	uxtb	r2, r3
 8007c7c:	250c      	movs	r5, #12
 8007c7e:	197b      	adds	r3, r7, r5
 8007c80:	2107      	movs	r1, #7
 8007c82:	400a      	ands	r2, r1
 8007c84:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c86:	183b      	adds	r3, r7, r0
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	197a      	adds	r2, r7, r5
 8007c8c:	7812      	ldrb	r2, [r2, #0]
 8007c8e:	4914      	ldr	r1, [pc, #80]	; (8007ce0 <UARTEx_SetNbDataToProcess+0xb4>)
 8007c90:	5c8a      	ldrb	r2, [r1, r2]
 8007c92:	435a      	muls	r2, r3
 8007c94:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c96:	197b      	adds	r3, r7, r5
 8007c98:	781b      	ldrb	r3, [r3, #0]
 8007c9a:	4a12      	ldr	r2, [pc, #72]	; (8007ce4 <UARTEx_SetNbDataToProcess+0xb8>)
 8007c9c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c9e:	0019      	movs	r1, r3
 8007ca0:	f7f8 fad6 	bl	8000250 <__divsi3>
 8007ca4:	0003      	movs	r3, r0
 8007ca6:	b299      	uxth	r1, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	226a      	movs	r2, #106	; 0x6a
 8007cac:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cae:	19bb      	adds	r3, r7, r6
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	193a      	adds	r2, r7, r4
 8007cb4:	7812      	ldrb	r2, [r2, #0]
 8007cb6:	490a      	ldr	r1, [pc, #40]	; (8007ce0 <UARTEx_SetNbDataToProcess+0xb4>)
 8007cb8:	5c8a      	ldrb	r2, [r1, r2]
 8007cba:	435a      	muls	r2, r3
 8007cbc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007cbe:	193b      	adds	r3, r7, r4
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	4a08      	ldr	r2, [pc, #32]	; (8007ce4 <UARTEx_SetNbDataToProcess+0xb8>)
 8007cc4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cc6:	0019      	movs	r1, r3
 8007cc8:	f7f8 fac2 	bl	8000250 <__divsi3>
 8007ccc:	0003      	movs	r3, r0
 8007cce:	b299      	uxth	r1, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2268      	movs	r2, #104	; 0x68
 8007cd4:	5299      	strh	r1, [r3, r2]
}
 8007cd6:	46c0      	nop			; (mov r8, r8)
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	b005      	add	sp, #20
 8007cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cde:	46c0      	nop			; (mov r8, r8)
 8007ce0:	080148c0 	.word	0x080148c0
 8007ce4:	080148c8 	.word	0x080148c8

08007ce8 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8007ce8:	b5b0      	push	{r4, r5, r7, lr}
 8007cea:	b0e4      	sub	sp, #400	; 0x190
 8007cec:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007cee:	24c8      	movs	r4, #200	; 0xc8
 8007cf0:	193b      	adds	r3, r7, r4
 8007cf2:	0018      	movs	r0, r3
 8007cf4:	23c6      	movs	r3, #198	; 0xc6
 8007cf6:	001a      	movs	r2, r3
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	f004 fb63 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8007cfe:	4b13      	ldr	r3, [pc, #76]	; (8007d4c <astronode_send_cfg_sr+0x64>)
 8007d00:	25c8      	movs	r5, #200	; 0xc8
 8007d02:	006d      	lsls	r5, r5, #1
 8007d04:	195b      	adds	r3, r3, r5
 8007d06:	19db      	adds	r3, r3, r7
 8007d08:	0018      	movs	r0, r3
 8007d0a:	23c6      	movs	r3, #198	; 0xc6
 8007d0c:	001a      	movs	r2, r3
 8007d0e:	2100      	movs	r1, #0
 8007d10:	f004 fb58 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8007d14:	193b      	adds	r3, r7, r4
 8007d16:	2210      	movs	r2, #16
 8007d18:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8007d1a:	003a      	movs	r2, r7
 8007d1c:	193b      	adds	r3, r7, r4
 8007d1e:	0011      	movs	r1, r2
 8007d20:	0018      	movs	r0, r3
 8007d22:	f001 faad 	bl	8009280 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8007d26:	4b09      	ldr	r3, [pc, #36]	; (8007d4c <astronode_send_cfg_sr+0x64>)
 8007d28:	195b      	adds	r3, r3, r5
 8007d2a:	19db      	adds	r3, r3, r7
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	2b90      	cmp	r3, #144	; 0x90
 8007d30:	d104      	bne.n	8007d3c <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8007d32:	4b07      	ldr	r3, [pc, #28]	; (8007d50 <astronode_send_cfg_sr+0x68>)
 8007d34:	0018      	movs	r0, r3
 8007d36:	f7fb f891 	bl	8002e5c <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8007d3a:	e003      	b.n	8007d44 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8007d3c:	4b05      	ldr	r3, [pc, #20]	; (8007d54 <astronode_send_cfg_sr+0x6c>)
 8007d3e:	0018      	movs	r0, r3
 8007d40:	f7fb f88c 	bl	8002e5c <send_debug_logs>
}
 8007d44:	46c0      	nop			; (mov r8, r8)
 8007d46:	46bd      	mov	sp, r7
 8007d48:	b064      	add	sp, #400	; 0x190
 8007d4a:	bdb0      	pop	{r4, r5, r7, pc}
 8007d4c:	fffffe70 	.word	0xfffffe70
 8007d50:	08013430 	.word	0x08013430
 8007d54:	08013464 	.word	0x08013464

08007d58 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d5a:	b0e7      	sub	sp, #412	; 0x19c
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	0005      	movs	r5, r0
 8007d60:	000c      	movs	r4, r1
 8007d62:	0010      	movs	r0, r2
 8007d64:	0019      	movs	r1, r3
 8007d66:	4b4b      	ldr	r3, [pc, #300]	; (8007e94 <astronode_send_cfg_wr+0x13c>)
 8007d68:	26cc      	movs	r6, #204	; 0xcc
 8007d6a:	0076      	lsls	r6, r6, #1
 8007d6c:	199b      	adds	r3, r3, r6
 8007d6e:	19db      	adds	r3, r3, r7
 8007d70:	1c2a      	adds	r2, r5, #0
 8007d72:	701a      	strb	r2, [r3, #0]
 8007d74:	4b48      	ldr	r3, [pc, #288]	; (8007e98 <astronode_send_cfg_wr+0x140>)
 8007d76:	0035      	movs	r5, r6
 8007d78:	195b      	adds	r3, r3, r5
 8007d7a:	19db      	adds	r3, r3, r7
 8007d7c:	1c22      	adds	r2, r4, #0
 8007d7e:	701a      	strb	r2, [r3, #0]
 8007d80:	4b46      	ldr	r3, [pc, #280]	; (8007e9c <astronode_send_cfg_wr+0x144>)
 8007d82:	002c      	movs	r4, r5
 8007d84:	191b      	adds	r3, r3, r4
 8007d86:	19db      	adds	r3, r3, r7
 8007d88:	1c02      	adds	r2, r0, #0
 8007d8a:	701a      	strb	r2, [r3, #0]
 8007d8c:	4b44      	ldr	r3, [pc, #272]	; (8007ea0 <astronode_send_cfg_wr+0x148>)
 8007d8e:	191b      	adds	r3, r3, r4
 8007d90:	19db      	adds	r3, r3, r7
 8007d92:	1c0a      	adds	r2, r1, #0
 8007d94:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007d96:	25d0      	movs	r5, #208	; 0xd0
 8007d98:	197b      	adds	r3, r7, r5
 8007d9a:	0018      	movs	r0, r3
 8007d9c:	23c6      	movs	r3, #198	; 0xc6
 8007d9e:	001a      	movs	r2, r3
 8007da0:	2100      	movs	r1, #0
 8007da2:	f004 fb0f 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8007da6:	4b3f      	ldr	r3, [pc, #252]	; (8007ea4 <astronode_send_cfg_wr+0x14c>)
 8007da8:	191b      	adds	r3, r3, r4
 8007daa:	19db      	adds	r3, r3, r7
 8007dac:	0018      	movs	r0, r3
 8007dae:	23c6      	movs	r3, #198	; 0xc6
 8007db0:	001a      	movs	r2, r3
 8007db2:	2100      	movs	r1, #0
 8007db4:	f004 fb06 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007db8:	0029      	movs	r1, r5
 8007dba:	187b      	adds	r3, r7, r1
 8007dbc:	2205      	movs	r2, #5
 8007dbe:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007dc0:	4b34      	ldr	r3, [pc, #208]	; (8007e94 <astronode_send_cfg_wr+0x13c>)
 8007dc2:	191b      	adds	r3, r3, r4
 8007dc4:	19db      	adds	r3, r3, r7
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	569a      	ldrsb	r2, [r3, r2]
 8007dca:	4b33      	ldr	r3, [pc, #204]	; (8007e98 <astronode_send_cfg_wr+0x140>)
 8007dcc:	191b      	adds	r3, r3, r4
 8007dce:	19db      	adds	r3, r3, r7
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	005b      	lsls	r3, r3, #1
 8007dd4:	b25b      	sxtb	r3, r3
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007dda:	4b30      	ldr	r3, [pc, #192]	; (8007e9c <astronode_send_cfg_wr+0x144>)
 8007ddc:	191b      	adds	r3, r3, r4
 8007dde:	19db      	adds	r3, r3, r7
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	b25b      	sxtb	r3, r3
 8007de6:	4313      	orrs	r3, r2
 8007de8:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007dea:	4b2d      	ldr	r3, [pc, #180]	; (8007ea0 <astronode_send_cfg_wr+0x148>)
 8007dec:	191b      	adds	r3, r3, r4
 8007dee:	19db      	adds	r3, r3, r7
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	b25b      	sxtb	r3, r3
 8007df6:	4313      	orrs	r3, r2
 8007df8:	b25b      	sxtb	r3, r3
 8007dfa:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007dfc:	187b      	adds	r3, r7, r1
 8007dfe:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007e00:	23d4      	movs	r3, #212	; 0xd4
 8007e02:	005b      	lsls	r3, r3, #1
 8007e04:	2508      	movs	r5, #8
 8007e06:	195b      	adds	r3, r3, r5
 8007e08:	19db      	adds	r3, r3, r7
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	569a      	ldrsb	r2, [r3, r2]
 8007e0e:	23d6      	movs	r3, #214	; 0xd6
 8007e10:	005b      	lsls	r3, r3, #1
 8007e12:	195b      	adds	r3, r3, r5
 8007e14:	19db      	adds	r3, r3, r7
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	005b      	lsls	r3, r3, #1
 8007e1a:	b25b      	sxtb	r3, r3
 8007e1c:	4313      	orrs	r3, r2
 8007e1e:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007e20:	23d8      	movs	r3, #216	; 0xd8
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	195b      	adds	r3, r3, r5
 8007e26:	19db      	adds	r3, r3, r7
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	b25b      	sxtb	r3, r3
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007e32:	23da      	movs	r3, #218	; 0xda
 8007e34:	005b      	lsls	r3, r3, #1
 8007e36:	195b      	adds	r3, r3, r5
 8007e38:	19db      	adds	r3, r3, r7
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	00db      	lsls	r3, r3, #3
 8007e3e:	b25b      	sxtb	r3, r3
 8007e40:	4313      	orrs	r3, r2
 8007e42:	b25b      	sxtb	r3, r3
 8007e44:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007e46:	187b      	adds	r3, r7, r1
 8007e48:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007e4a:	0008      	movs	r0, r1
 8007e4c:	187b      	adds	r3, r7, r1
 8007e4e:	22c4      	movs	r2, #196	; 0xc4
 8007e50:	2103      	movs	r1, #3
 8007e52:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007e54:	002b      	movs	r3, r5
 8007e56:	18fa      	adds	r2, r7, r3
 8007e58:	183b      	adds	r3, r7, r0
 8007e5a:	0011      	movs	r1, r2
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	f001 fa0f 	bl	8009280 <astronode_transport_send_receive>
 8007e62:	0003      	movs	r3, r0
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d10f      	bne.n	8007e88 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007e68:	4b0e      	ldr	r3, [pc, #56]	; (8007ea4 <astronode_send_cfg_wr+0x14c>)
 8007e6a:	191b      	adds	r3, r3, r4
 8007e6c:	19db      	adds	r3, r3, r7
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	2b85      	cmp	r3, #133	; 0x85
 8007e72:	d105      	bne.n	8007e80 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007e74:	4b0c      	ldr	r3, [pc, #48]	; (8007ea8 <astronode_send_cfg_wr+0x150>)
 8007e76:	0018      	movs	r0, r3
 8007e78:	f7fa fff0 	bl	8002e5c <send_debug_logs>
            return true ;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e004      	b.n	8007e8a <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007e80:	4b0a      	ldr	r3, [pc, #40]	; (8007eac <astronode_send_cfg_wr+0x154>)
 8007e82:	0018      	movs	r0, r3
 8007e84:	f7fa ffea 	bl	8002e5c <send_debug_logs>
        }
    }
    return false ;
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	0018      	movs	r0, r3
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	b067      	add	sp, #412	; 0x19c
 8007e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e92:	46c0      	nop			; (mov r8, r8)
 8007e94:	fffffe6f 	.word	0xfffffe6f
 8007e98:	fffffe6e 	.word	0xfffffe6e
 8007e9c:	fffffe6d 	.word	0xfffffe6d
 8007ea0:	fffffe6c 	.word	0xfffffe6c
 8007ea4:	fffffe70 	.word	0xfffffe70
 8007ea8:	08013498 	.word	0x08013498
 8007eac:	080134c4 	.word	0x080134c4

08007eb0 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007eb2:	b0ed      	sub	sp, #436	; 0x1b4
 8007eb4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007eb6:	21c8      	movs	r1, #200	; 0xc8
 8007eb8:	2318      	movs	r3, #24
 8007eba:	18cb      	adds	r3, r1, r3
 8007ebc:	19db      	adds	r3, r3, r7
 8007ebe:	0018      	movs	r0, r3
 8007ec0:	23c6      	movs	r3, #198	; 0xc6
 8007ec2:	001a      	movs	r2, r3
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	f004 fa7d 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8007eca:	4b4a      	ldr	r3, [pc, #296]	; (8007ff4 <astronode_send_mgi_rr+0x144>)
 8007ecc:	26cc      	movs	r6, #204	; 0xcc
 8007ece:	0076      	lsls	r6, r6, #1
 8007ed0:	199b      	adds	r3, r3, r6
 8007ed2:	2218      	movs	r2, #24
 8007ed4:	4694      	mov	ip, r2
 8007ed6:	44bc      	add	ip, r7
 8007ed8:	4463      	add	r3, ip
 8007eda:	0018      	movs	r0, r3
 8007edc:	23c6      	movs	r3, #198	; 0xc6
 8007ede:	001a      	movs	r2, r3
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	f004 fa6f 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8007ee6:	21c8      	movs	r1, #200	; 0xc8
 8007ee8:	2318      	movs	r3, #24
 8007eea:	18cb      	adds	r3, r1, r3
 8007eec:	19db      	adds	r3, r3, r7
 8007eee:	2219      	movs	r2, #25
 8007ef0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007ef2:	2318      	movs	r3, #24
 8007ef4:	18fa      	adds	r2, r7, r3
 8007ef6:	2318      	movs	r3, #24
 8007ef8:	18cb      	adds	r3, r1, r3
 8007efa:	19db      	adds	r3, r3, r7
 8007efc:	0011      	movs	r1, r2
 8007efe:	0018      	movs	r0, r3
 8007f00:	f001 f9be 	bl	8009280 <astronode_transport_send_receive>
 8007f04:	0003      	movs	r3, r0
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d16f      	bne.n	8007fea <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 8007f0a:	4b3a      	ldr	r3, [pc, #232]	; (8007ff4 <astronode_send_mgi_rr+0x144>)
 8007f0c:	0032      	movs	r2, r6
 8007f0e:	189b      	adds	r3, r3, r2
 8007f10:	2118      	movs	r1, #24
 8007f12:	468c      	mov	ip, r1
 8007f14:	44bc      	add	ip, r7
 8007f16:	4463      	add	r3, ip
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	2b99      	cmp	r3, #153	; 0x99
 8007f1c:	d161      	bne.n	8007fe2 <astronode_send_mgi_rr+0x132>
        {
 8007f1e:	466b      	mov	r3, sp
 8007f20:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007f22:	4b34      	ldr	r3, [pc, #208]	; (8007ff4 <astronode_send_mgi_rr+0x144>)
 8007f24:	189b      	adds	r3, r3, r2
 8007f26:	2218      	movs	r2, #24
 8007f28:	4694      	mov	ip, r2
 8007f2a:	44bc      	add	ip, r7
 8007f2c:	4463      	add	r3, ip
 8007f2e:	22c4      	movs	r2, #196	; 0xc4
 8007f30:	5a9b      	ldrh	r3, [r3, r2]
 8007f32:	001a      	movs	r2, r3
 8007f34:	3a01      	subs	r2, #1
 8007f36:	21ca      	movs	r1, #202	; 0xca
 8007f38:	0049      	lsls	r1, r1, #1
 8007f3a:	2018      	movs	r0, #24
 8007f3c:	1809      	adds	r1, r1, r0
 8007f3e:	19c9      	adds	r1, r1, r7
 8007f40:	600a      	str	r2, [r1, #0]
 8007f42:	001c      	movs	r4, r3
 8007f44:	2200      	movs	r2, #0
 8007f46:	0015      	movs	r5, r2
 8007f48:	0020      	movs	r0, r4
 8007f4a:	0029      	movs	r1, r5
 8007f4c:	0004      	movs	r4, r0
 8007f4e:	0f62      	lsrs	r2, r4, #29
 8007f50:	000c      	movs	r4, r1
 8007f52:	00e4      	lsls	r4, r4, #3
 8007f54:	617c      	str	r4, [r7, #20]
 8007f56:	697c      	ldr	r4, [r7, #20]
 8007f58:	4314      	orrs	r4, r2
 8007f5a:	617c      	str	r4, [r7, #20]
 8007f5c:	0001      	movs	r1, r0
 8007f5e:	00c9      	lsls	r1, r1, #3
 8007f60:	6139      	str	r1, [r7, #16]
 8007f62:	603b      	str	r3, [r7, #0]
 8007f64:	2200      	movs	r2, #0
 8007f66:	607a      	str	r2, [r7, #4]
 8007f68:	6838      	ldr	r0, [r7, #0]
 8007f6a:	6879      	ldr	r1, [r7, #4]
 8007f6c:	0004      	movs	r4, r0
 8007f6e:	0f62      	lsrs	r2, r4, #29
 8007f70:	000c      	movs	r4, r1
 8007f72:	00e4      	lsls	r4, r4, #3
 8007f74:	60fc      	str	r4, [r7, #12]
 8007f76:	68fc      	ldr	r4, [r7, #12]
 8007f78:	4314      	orrs	r4, r2
 8007f7a:	60fc      	str	r4, [r7, #12]
 8007f7c:	0001      	movs	r1, r0
 8007f7e:	00ca      	lsls	r2, r1, #3
 8007f80:	60ba      	str	r2, [r7, #8]
 8007f82:	3307      	adds	r3, #7
 8007f84:	08db      	lsrs	r3, r3, #3
 8007f86:	00db      	lsls	r3, r3, #3
 8007f88:	4669      	mov	r1, sp
 8007f8a:	1acb      	subs	r3, r1, r3
 8007f8c:	469d      	mov	sp, r3
 8007f8e:	466b      	mov	r3, sp
 8007f90:	3300      	adds	r3, #0
 8007f92:	24c8      	movs	r4, #200	; 0xc8
 8007f94:	0064      	lsls	r4, r4, #1
 8007f96:	2218      	movs	r2, #24
 8007f98:	18a2      	adds	r2, r4, r2
 8007f9a:	19d1      	adds	r1, r2, r7
 8007f9c:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 8007f9e:	4b16      	ldr	r3, [pc, #88]	; (8007ff8 <astronode_send_mgi_rr+0x148>)
 8007fa0:	0018      	movs	r0, r3
 8007fa2:	f7fa ff5b 	bl	8002e5c <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 8007fa6:	4b13      	ldr	r3, [pc, #76]	; (8007ff4 <astronode_send_mgi_rr+0x144>)
 8007fa8:	22cc      	movs	r2, #204	; 0xcc
 8007faa:	0052      	lsls	r2, r2, #1
 8007fac:	189b      	adds	r3, r3, r2
 8007fae:	2218      	movs	r2, #24
 8007fb0:	4694      	mov	ip, r2
 8007fb2:	44bc      	add	ip, r7
 8007fb4:	4463      	add	r3, ip
 8007fb6:	22c4      	movs	r2, #196	; 0xc4
 8007fb8:	5a9b      	ldrh	r3, [r3, r2]
 8007fba:	0019      	movs	r1, r3
 8007fbc:	2318      	movs	r3, #24
 8007fbe:	18fb      	adds	r3, r7, r3
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	4a0e      	ldr	r2, [pc, #56]	; (8007ffc <astronode_send_mgi_rr+0x14c>)
 8007fc4:	2018      	movs	r0, #24
 8007fc6:	1820      	adds	r0, r4, r0
 8007fc8:	19c0      	adds	r0, r0, r7
 8007fca:	6800      	ldr	r0, [r0, #0]
 8007fcc:	f004 f930 	bl	800c230 <snprintf>
            send_debug_logs(guid);
 8007fd0:	2318      	movs	r3, #24
 8007fd2:	18e3      	adds	r3, r4, r3
 8007fd4:	19db      	adds	r3, r3, r7
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	0018      	movs	r0, r3
 8007fda:	f7fa ff3f 	bl	8002e5c <send_debug_logs>
 8007fde:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8007fe0:	e003      	b.n	8007fea <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8007fe2:	4b07      	ldr	r3, [pc, #28]	; (8008000 <astronode_send_mgi_rr+0x150>)
 8007fe4:	0018      	movs	r0, r3
 8007fe6:	f7fa ff39 	bl	8002e5c <send_debug_logs>
}
 8007fea:	46c0      	nop			; (mov r8, r8)
 8007fec:	46bd      	mov	sp, r7
 8007fee:	b06d      	add	sp, #436	; 0x1b4
 8007ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ff2:	46c0      	nop			; (mov r8, r8)
 8007ff4:	fffffe68 	.word	0xfffffe68
 8007ff8:	08013550 	.word	0x08013550
 8007ffc:	08013560 	.word	0x08013560
 8008000:	08013564 	.word	0x08013564

08008004 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8008004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008006:	b0ed      	sub	sp, #436	; 0x1b4
 8008008:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800800a:	21c8      	movs	r1, #200	; 0xc8
 800800c:	2318      	movs	r3, #24
 800800e:	18cb      	adds	r3, r1, r3
 8008010:	19db      	adds	r3, r3, r7
 8008012:	0018      	movs	r0, r3
 8008014:	23c6      	movs	r3, #198	; 0xc6
 8008016:	001a      	movs	r2, r3
 8008018:	2100      	movs	r1, #0
 800801a:	f004 f9d3 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 800801e:	4b4a      	ldr	r3, [pc, #296]	; (8008148 <astronode_send_msn_rr+0x144>)
 8008020:	26cc      	movs	r6, #204	; 0xcc
 8008022:	0076      	lsls	r6, r6, #1
 8008024:	199b      	adds	r3, r3, r6
 8008026:	2218      	movs	r2, #24
 8008028:	4694      	mov	ip, r2
 800802a:	44bc      	add	ip, r7
 800802c:	4463      	add	r3, ip
 800802e:	0018      	movs	r0, r3
 8008030:	23c6      	movs	r3, #198	; 0xc6
 8008032:	001a      	movs	r2, r3
 8008034:	2100      	movs	r1, #0
 8008036:	f004 f9c5 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 800803a:	21c8      	movs	r1, #200	; 0xc8
 800803c:	2318      	movs	r3, #24
 800803e:	18cb      	adds	r3, r1, r3
 8008040:	19db      	adds	r3, r3, r7
 8008042:	221a      	movs	r2, #26
 8008044:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008046:	2318      	movs	r3, #24
 8008048:	18fa      	adds	r2, r7, r3
 800804a:	2318      	movs	r3, #24
 800804c:	18cb      	adds	r3, r1, r3
 800804e:	19db      	adds	r3, r3, r7
 8008050:	0011      	movs	r1, r2
 8008052:	0018      	movs	r0, r3
 8008054:	f001 f914 	bl	8009280 <astronode_transport_send_receive>
 8008058:	0003      	movs	r3, r0
 800805a:	2b01      	cmp	r3, #1
 800805c:	d16f      	bne.n	800813e <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 800805e:	4b3a      	ldr	r3, [pc, #232]	; (8008148 <astronode_send_msn_rr+0x144>)
 8008060:	0032      	movs	r2, r6
 8008062:	189b      	adds	r3, r3, r2
 8008064:	2118      	movs	r1, #24
 8008066:	468c      	mov	ip, r1
 8008068:	44bc      	add	ip, r7
 800806a:	4463      	add	r3, ip
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	2b9a      	cmp	r3, #154	; 0x9a
 8008070:	d161      	bne.n	8008136 <astronode_send_msn_rr+0x132>
        {
 8008072:	466b      	mov	r3, sp
 8008074:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8008076:	4b34      	ldr	r3, [pc, #208]	; (8008148 <astronode_send_msn_rr+0x144>)
 8008078:	189b      	adds	r3, r3, r2
 800807a:	2218      	movs	r2, #24
 800807c:	4694      	mov	ip, r2
 800807e:	44bc      	add	ip, r7
 8008080:	4463      	add	r3, ip
 8008082:	22c4      	movs	r2, #196	; 0xc4
 8008084:	5a9b      	ldrh	r3, [r3, r2]
 8008086:	001a      	movs	r2, r3
 8008088:	3a01      	subs	r2, #1
 800808a:	21ca      	movs	r1, #202	; 0xca
 800808c:	0049      	lsls	r1, r1, #1
 800808e:	2018      	movs	r0, #24
 8008090:	1809      	adds	r1, r1, r0
 8008092:	19c9      	adds	r1, r1, r7
 8008094:	600a      	str	r2, [r1, #0]
 8008096:	001c      	movs	r4, r3
 8008098:	2200      	movs	r2, #0
 800809a:	0015      	movs	r5, r2
 800809c:	0020      	movs	r0, r4
 800809e:	0029      	movs	r1, r5
 80080a0:	0004      	movs	r4, r0
 80080a2:	0f62      	lsrs	r2, r4, #29
 80080a4:	000c      	movs	r4, r1
 80080a6:	00e4      	lsls	r4, r4, #3
 80080a8:	617c      	str	r4, [r7, #20]
 80080aa:	697c      	ldr	r4, [r7, #20]
 80080ac:	4314      	orrs	r4, r2
 80080ae:	617c      	str	r4, [r7, #20]
 80080b0:	0001      	movs	r1, r0
 80080b2:	00c9      	lsls	r1, r1, #3
 80080b4:	6139      	str	r1, [r7, #16]
 80080b6:	603b      	str	r3, [r7, #0]
 80080b8:	2200      	movs	r2, #0
 80080ba:	607a      	str	r2, [r7, #4]
 80080bc:	6838      	ldr	r0, [r7, #0]
 80080be:	6879      	ldr	r1, [r7, #4]
 80080c0:	0004      	movs	r4, r0
 80080c2:	0f62      	lsrs	r2, r4, #29
 80080c4:	000c      	movs	r4, r1
 80080c6:	00e4      	lsls	r4, r4, #3
 80080c8:	60fc      	str	r4, [r7, #12]
 80080ca:	68fc      	ldr	r4, [r7, #12]
 80080cc:	4314      	orrs	r4, r2
 80080ce:	60fc      	str	r4, [r7, #12]
 80080d0:	0001      	movs	r1, r0
 80080d2:	00ca      	lsls	r2, r1, #3
 80080d4:	60ba      	str	r2, [r7, #8]
 80080d6:	3307      	adds	r3, #7
 80080d8:	08db      	lsrs	r3, r3, #3
 80080da:	00db      	lsls	r3, r3, #3
 80080dc:	4669      	mov	r1, sp
 80080de:	1acb      	subs	r3, r1, r3
 80080e0:	469d      	mov	sp, r3
 80080e2:	466b      	mov	r3, sp
 80080e4:	3300      	adds	r3, #0
 80080e6:	24c8      	movs	r4, #200	; 0xc8
 80080e8:	0064      	lsls	r4, r4, #1
 80080ea:	2218      	movs	r2, #24
 80080ec:	18a2      	adds	r2, r4, r2
 80080ee:	19d1      	adds	r1, r2, r7
 80080f0:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 80080f2:	4b16      	ldr	r3, [pc, #88]	; (800814c <astronode_send_msn_rr+0x148>)
 80080f4:	0018      	movs	r0, r3
 80080f6:	f7fa feb1 	bl	8002e5c <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 80080fa:	4b13      	ldr	r3, [pc, #76]	; (8008148 <astronode_send_msn_rr+0x144>)
 80080fc:	22cc      	movs	r2, #204	; 0xcc
 80080fe:	0052      	lsls	r2, r2, #1
 8008100:	189b      	adds	r3, r3, r2
 8008102:	2218      	movs	r2, #24
 8008104:	4694      	mov	ip, r2
 8008106:	44bc      	add	ip, r7
 8008108:	4463      	add	r3, ip
 800810a:	22c4      	movs	r2, #196	; 0xc4
 800810c:	5a9b      	ldrh	r3, [r3, r2]
 800810e:	0019      	movs	r1, r3
 8008110:	2318      	movs	r3, #24
 8008112:	18fb      	adds	r3, r7, r3
 8008114:	3301      	adds	r3, #1
 8008116:	4a0e      	ldr	r2, [pc, #56]	; (8008150 <astronode_send_msn_rr+0x14c>)
 8008118:	2018      	movs	r0, #24
 800811a:	1820      	adds	r0, r4, r0
 800811c:	19c0      	adds	r0, r0, r7
 800811e:	6800      	ldr	r0, [r0, #0]
 8008120:	f004 f886 	bl	800c230 <snprintf>
            send_debug_logs(serial_number);
 8008124:	2318      	movs	r3, #24
 8008126:	18e3      	adds	r3, r4, r3
 8008128:	19db      	adds	r3, r3, r7
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	0018      	movs	r0, r3
 800812e:	f7fa fe95 	bl	8002e5c <send_debug_logs>
 8008132:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008134:	e003      	b.n	800813e <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8008136:	4b07      	ldr	r3, [pc, #28]	; (8008154 <astronode_send_msn_rr+0x150>)
 8008138:	0018      	movs	r0, r3
 800813a:	f7fa fe8f 	bl	8002e5c <send_debug_logs>
}
 800813e:	46c0      	nop			; (mov r8, r8)
 8008140:	46bd      	mov	sp, r7
 8008142:	b06d      	add	sp, #436	; 0x1b4
 8008144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008146:	46c0      	nop			; (mov r8, r8)
 8008148:	fffffe68 	.word	0xfffffe68
 800814c:	08013580 	.word	0x08013580
 8008150:	08013560 	.word	0x08013560
 8008154:	0801359c 	.word	0x0801359c

08008158 <astronode_send_nco_rr>:

void astronode_send_nco_rr(void)
{
 8008158:	b5b0      	push	{r4, r5, r7, lr}
 800815a:	b0fa      	sub	sp, #488	; 0x1e8
 800815c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800815e:	258e      	movs	r5, #142	; 0x8e
 8008160:	006d      	lsls	r5, r5, #1
 8008162:	197b      	adds	r3, r7, r5
 8008164:	0018      	movs	r0, r3
 8008166:	23c6      	movs	r3, #198	; 0xc6
 8008168:	001a      	movs	r2, r3
 800816a:	2100      	movs	r1, #0
 800816c:	f004 f92a 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8008170:	4b26      	ldr	r3, [pc, #152]	; (800820c <astronode_send_nco_rr+0xb4>)
 8008172:	24f4      	movs	r4, #244	; 0xf4
 8008174:	0064      	lsls	r4, r4, #1
 8008176:	191b      	adds	r3, r3, r4
 8008178:	19db      	adds	r3, r3, r7
 800817a:	0018      	movs	r0, r3
 800817c:	23c6      	movs	r3, #198	; 0xc6
 800817e:	001a      	movs	r2, r3
 8008180:	2100      	movs	r1, #0
 8008182:	f004 f91f 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_NCO_RR;
 8008186:	197b      	adds	r3, r7, r5
 8008188:	2218      	movs	r2, #24
 800818a:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800818c:	2354      	movs	r3, #84	; 0x54
 800818e:	18fa      	adds	r2, r7, r3
 8008190:	197b      	adds	r3, r7, r5
 8008192:	0011      	movs	r1, r2
 8008194:	0018      	movs	r0, r3
 8008196:	f001 f873 	bl	8009280 <astronode_transport_send_receive>
 800819a:	0003      	movs	r3, r0
 800819c:	2b01      	cmp	r3, #1
 800819e:	d131      	bne.n	8008204 <astronode_send_nco_rr+0xac>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_NCO_RA)
 80081a0:	4b1a      	ldr	r3, [pc, #104]	; (800820c <astronode_send_nco_rr+0xb4>)
 80081a2:	0021      	movs	r1, r4
 80081a4:	185b      	adds	r3, r3, r1
 80081a6:	19db      	adds	r3, r3, r7
 80081a8:	781b      	ldrb	r3, [r3, #0]
 80081aa:	2b98      	cmp	r3, #152	; 0x98
 80081ac:	d126      	bne.n	80081fc <astronode_send_nco_rr+0xa4>
        {
            uint32_t time_to_next_pass = answer.p_payload[0]
 80081ae:	4b17      	ldr	r3, [pc, #92]	; (800820c <astronode_send_nco_rr+0xb4>)
 80081b0:	185b      	adds	r3, r3, r1
 80081b2:	19db      	adds	r3, r3, r7
 80081b4:	785b      	ldrb	r3, [r3, #1]
 80081b6:	001a      	movs	r2, r3
                                        + (answer.p_payload[1] << 8)
 80081b8:	4b14      	ldr	r3, [pc, #80]	; (800820c <astronode_send_nco_rr+0xb4>)
 80081ba:	185b      	adds	r3, r3, r1
 80081bc:	19db      	adds	r3, r3, r7
 80081be:	789b      	ldrb	r3, [r3, #2]
 80081c0:	021b      	lsls	r3, r3, #8
 80081c2:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[2] << 16)
 80081c4:	4b11      	ldr	r3, [pc, #68]	; (800820c <astronode_send_nco_rr+0xb4>)
 80081c6:	185b      	adds	r3, r3, r1
 80081c8:	19db      	adds	r3, r3, r7
 80081ca:	78db      	ldrb	r3, [r3, #3]
 80081cc:	041b      	lsls	r3, r3, #16
 80081ce:	18d2      	adds	r2, r2, r3
                                        + (answer.p_payload[3] << 24);
 80081d0:	4b0e      	ldr	r3, [pc, #56]	; (800820c <astronode_send_nco_rr+0xb4>)
 80081d2:	185b      	adds	r3, r3, r1
 80081d4:	19db      	adds	r3, r3, r7
 80081d6:	791b      	ldrb	r3, [r3, #4]
 80081d8:	061b      	lsls	r3, r3, #24
 80081da:	18d3      	adds	r3, r2, r3
            uint32_t time_to_next_pass = answer.p_payload[0]
 80081dc:	22f2      	movs	r2, #242	; 0xf2
 80081de:	0052      	lsls	r2, r2, #1
 80081e0:	18b9      	adds	r1, r7, r2
 80081e2:	600b      	str	r3, [r1, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Next opportunity for communication with the Astrocast Network: %lds.", time_to_next_pass);
 80081e4:	18bb      	adds	r3, r7, r2
 80081e6:	681a      	ldr	r2, [r3, #0]
 80081e8:	4909      	ldr	r1, [pc, #36]	; (8008210 <astronode_send_nco_rr+0xb8>)
 80081ea:	1d3b      	adds	r3, r7, #4
 80081ec:	0018      	movs	r0, r3
 80081ee:	f004 f853 	bl	800c298 <sprintf>
            send_debug_logs(str);
 80081f2:	1d3b      	adds	r3, r7, #4
 80081f4:	0018      	movs	r0, r3
 80081f6:	f7fa fe31 	bl	8002e5c <send_debug_logs>
        else
        {
            send_debug_logs("Failed to read satellite constellation ephemeris data.");
        }
    }
}
 80081fa:	e003      	b.n	8008204 <astronode_send_nco_rr+0xac>
            send_debug_logs("Failed to read satellite constellation ephemeris data.");
 80081fc:	4b05      	ldr	r3, [pc, #20]	; (8008214 <astronode_send_nco_rr+0xbc>)
 80081fe:	0018      	movs	r0, r3
 8008200:	f7fa fe2c 	bl	8002e5c <send_debug_logs>
}
 8008204:	46c0      	nop			; (mov r8, r8)
 8008206:	46bd      	mov	sp, r7
 8008208:	b07a      	add	sp, #488	; 0x1e8
 800820a:	bdb0      	pop	{r4, r5, r7, pc}
 800820c:	fffffe6c 	.word	0xfffffe6c
 8008210:	080135c4 	.word	0x080135c4
 8008214:	0801360c 	.word	0x0801360c

08008218 <astronode_send_evt_rr>:

void astronode_send_evt_rr(void)
{
 8008218:	b5b0      	push	{r4, r5, r7, lr}
 800821a:	b0e4      	sub	sp, #400	; 0x190
 800821c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800821e:	24c8      	movs	r4, #200	; 0xc8
 8008220:	193b      	adds	r3, r7, r4
 8008222:	0018      	movs	r0, r3
 8008224:	23c6      	movs	r3, #198	; 0xc6
 8008226:	001a      	movs	r2, r3
 8008228:	2100      	movs	r1, #0
 800822a:	f004 f8cb 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 800822e:	4b31      	ldr	r3, [pc, #196]	; (80082f4 <astronode_send_evt_rr+0xdc>)
 8008230:	25c8      	movs	r5, #200	; 0xc8
 8008232:	006d      	lsls	r5, r5, #1
 8008234:	195b      	adds	r3, r3, r5
 8008236:	19db      	adds	r3, r3, r7
 8008238:	0018      	movs	r0, r3
 800823a:	23c6      	movs	r3, #198	; 0xc6
 800823c:	001a      	movs	r2, r3
 800823e:	2100      	movs	r1, #0
 8008240:	f004 f8c0 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8008244:	193b      	adds	r3, r7, r4
 8008246:	2265      	movs	r2, #101	; 0x65
 8008248:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800824a:	003a      	movs	r2, r7
 800824c:	193b      	adds	r3, r7, r4
 800824e:	0011      	movs	r1, r2
 8008250:	0018      	movs	r0, r3
 8008252:	f001 f815 	bl	8009280 <astronode_transport_send_receive>
 8008256:	0003      	movs	r3, r0
 8008258:	2b01      	cmp	r3, #1
 800825a:	d147      	bne.n	80082ec <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 800825c:	4b25      	ldr	r3, [pc, #148]	; (80082f4 <astronode_send_evt_rr+0xdc>)
 800825e:	195b      	adds	r3, r3, r5
 8008260:	19db      	adds	r3, r3, r7
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	2be5      	cmp	r3, #229	; 0xe5
 8008266:	d141      	bne.n	80082ec <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 8008268:	4b22      	ldr	r3, [pc, #136]	; (80082f4 <astronode_send_evt_rr+0xdc>)
 800826a:	195b      	adds	r3, r3, r5
 800826c:	19db      	adds	r3, r3, r7
 800826e:	785b      	ldrb	r3, [r3, #1]
 8008270:	001a      	movs	r2, r3
 8008272:	2301      	movs	r3, #1
 8008274:	4013      	ands	r3, r2
 8008276:	d006      	beq.n	8008286 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 8008278:	4b1f      	ldr	r3, [pc, #124]	; (80082f8 <astronode_send_evt_rr+0xe0>)
 800827a:	2201      	movs	r2, #1
 800827c:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 800827e:	4b1f      	ldr	r3, [pc, #124]	; (80082fc <astronode_send_evt_rr+0xe4>)
 8008280:	0018      	movs	r0, r3
 8008282:	f7fa fdeb 	bl	8002e5c <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 8008286:	4b1b      	ldr	r3, [pc, #108]	; (80082f4 <astronode_send_evt_rr+0xdc>)
 8008288:	22c8      	movs	r2, #200	; 0xc8
 800828a:	0052      	lsls	r2, r2, #1
 800828c:	189b      	adds	r3, r3, r2
 800828e:	19db      	adds	r3, r3, r7
 8008290:	785b      	ldrb	r3, [r3, #1]
 8008292:	001a      	movs	r2, r3
 8008294:	2302      	movs	r3, #2
 8008296:	4013      	ands	r3, r2
 8008298:	d006      	beq.n	80082a8 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 800829a:	4b19      	ldr	r3, [pc, #100]	; (8008300 <astronode_send_evt_rr+0xe8>)
 800829c:	2201      	movs	r2, #1
 800829e:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 80082a0:	4b18      	ldr	r3, [pc, #96]	; (8008304 <astronode_send_evt_rr+0xec>)
 80082a2:	0018      	movs	r0, r3
 80082a4:	f7fa fdda 	bl	8002e5c <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 80082a8:	4b12      	ldr	r3, [pc, #72]	; (80082f4 <astronode_send_evt_rr+0xdc>)
 80082aa:	22c8      	movs	r2, #200	; 0xc8
 80082ac:	0052      	lsls	r2, r2, #1
 80082ae:	189b      	adds	r3, r3, r2
 80082b0:	19db      	adds	r3, r3, r7
 80082b2:	785b      	ldrb	r3, [r3, #1]
 80082b4:	001a      	movs	r2, r3
 80082b6:	2304      	movs	r3, #4
 80082b8:	4013      	ands	r3, r2
 80082ba:	d006      	beq.n	80082ca <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 80082bc:	4b12      	ldr	r3, [pc, #72]	; (8008308 <astronode_send_evt_rr+0xf0>)
 80082be:	2201      	movs	r2, #1
 80082c0:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 80082c2:	4b12      	ldr	r3, [pc, #72]	; (800830c <astronode_send_evt_rr+0xf4>)
 80082c4:	0018      	movs	r0, r3
 80082c6:	f7fa fdc9 	bl	8002e5c <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 80082ca:	4b0a      	ldr	r3, [pc, #40]	; (80082f4 <astronode_send_evt_rr+0xdc>)
 80082cc:	22c8      	movs	r2, #200	; 0xc8
 80082ce:	0052      	lsls	r2, r2, #1
 80082d0:	189b      	adds	r3, r3, r2
 80082d2:	19db      	adds	r3, r3, r7
 80082d4:	785b      	ldrb	r3, [r3, #1]
 80082d6:	001a      	movs	r2, r3
 80082d8:	2308      	movs	r3, #8
 80082da:	4013      	ands	r3, r2
 80082dc:	d006      	beq.n	80082ec <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 80082de:	4b0c      	ldr	r3, [pc, #48]	; (8008310 <astronode_send_evt_rr+0xf8>)
 80082e0:	2201      	movs	r2, #1
 80082e2:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 80082e4:	4b0b      	ldr	r3, [pc, #44]	; (8008314 <astronode_send_evt_rr+0xfc>)
 80082e6:	0018      	movs	r0, r3
 80082e8:	f7fa fdb8 	bl	8002e5c <send_debug_logs>
            }

        }
    }
}
 80082ec:	46c0      	nop			; (mov r8, r8)
 80082ee:	46bd      	mov	sp, r7
 80082f0:	b064      	add	sp, #400	; 0x190
 80082f2:	bdb0      	pop	{r4, r5, r7, pc}
 80082f4:	fffffe70 	.word	0xfffffe70
 80082f8:	20000bb0 	.word	0x20000bb0
 80082fc:	08013644 	.word	0x08013644
 8008300:	20000bb1 	.word	0x20000bb1
 8008304:	08013668 	.word	0x08013668
 8008308:	20000bb2 	.word	0x20000bb2
 800830c:	08013680 	.word	0x08013680
 8008310:	20000bb3 	.word	0x20000bb3
 8008314:	08013694 	.word	0x08013694

08008318 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8008318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800831a:	b0e7      	sub	sp, #412	; 0x19c
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8008322:	24d0      	movs	r4, #208	; 0xd0
 8008324:	193b      	adds	r3, r7, r4
 8008326:	0018      	movs	r0, r3
 8008328:	23c6      	movs	r3, #198	; 0xc6
 800832a:	001a      	movs	r2, r3
 800832c:	2100      	movs	r1, #0
 800832e:	f004 f849 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8008332:	4b56      	ldr	r3, [pc, #344]	; (800848c <astronode_send_geo_wr+0x174>)
 8008334:	26cc      	movs	r6, #204	; 0xcc
 8008336:	0076      	lsls	r6, r6, #1
 8008338:	199b      	adds	r3, r3, r6
 800833a:	19db      	adds	r3, r3, r7
 800833c:	0018      	movs	r0, r3
 800833e:	23c6      	movs	r3, #198	; 0xc6
 8008340:	001a      	movs	r2, r3
 8008342:	2100      	movs	r1, #0
 8008344:	f004 f83e 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8008348:	193b      	adds	r3, r7, r4
 800834a:	2235      	movs	r2, #53	; 0x35
 800834c:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 800834e:	193b      	adds	r3, r7, r4
 8008350:	22c4      	movs	r2, #196	; 0xc4
 8008352:	5a9b      	ldrh	r3, [r3, r2]
 8008354:	1c5a      	adds	r2, r3, #1
 8008356:	b290      	uxth	r0, r2
 8008358:	193a      	adds	r2, r7, r4
 800835a:	21c4      	movs	r1, #196	; 0xc4
 800835c:	5250      	strh	r0, [r2, r1]
 800835e:	0019      	movs	r1, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	b2da      	uxtb	r2, r3
 8008364:	193b      	adds	r3, r7, r4
 8008366:	185b      	adds	r3, r3, r1
 8008368:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	1218      	asrs	r0, r3, #8
 800836e:	0025      	movs	r5, r4
 8008370:	197b      	adds	r3, r7, r5
 8008372:	22c4      	movs	r2, #196	; 0xc4
 8008374:	5a9b      	ldrh	r3, [r3, r2]
 8008376:	1c5a      	adds	r2, r3, #1
 8008378:	b294      	uxth	r4, r2
 800837a:	197a      	adds	r2, r7, r5
 800837c:	21c4      	movs	r1, #196	; 0xc4
 800837e:	5254      	strh	r4, [r2, r1]
 8008380:	0019      	movs	r1, r3
 8008382:	b2c2      	uxtb	r2, r0
 8008384:	002c      	movs	r4, r5
 8008386:	193b      	adds	r3, r7, r4
 8008388:	185b      	adds	r3, r3, r1
 800838a:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	1418      	asrs	r0, r3, #16
 8008390:	0025      	movs	r5, r4
 8008392:	197b      	adds	r3, r7, r5
 8008394:	22c4      	movs	r2, #196	; 0xc4
 8008396:	5a9b      	ldrh	r3, [r3, r2]
 8008398:	1c5a      	adds	r2, r3, #1
 800839a:	b294      	uxth	r4, r2
 800839c:	197a      	adds	r2, r7, r5
 800839e:	21c4      	movs	r1, #196	; 0xc4
 80083a0:	5254      	strh	r4, [r2, r1]
 80083a2:	0019      	movs	r1, r3
 80083a4:	b2c2      	uxtb	r2, r0
 80083a6:	002c      	movs	r4, r5
 80083a8:	193b      	adds	r3, r7, r4
 80083aa:	185b      	adds	r3, r3, r1
 80083ac:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	1618      	asrs	r0, r3, #24
 80083b2:	0025      	movs	r5, r4
 80083b4:	197b      	adds	r3, r7, r5
 80083b6:	22c4      	movs	r2, #196	; 0xc4
 80083b8:	5a9b      	ldrh	r3, [r3, r2]
 80083ba:	1c5a      	adds	r2, r3, #1
 80083bc:	b294      	uxth	r4, r2
 80083be:	197a      	adds	r2, r7, r5
 80083c0:	21c4      	movs	r1, #196	; 0xc4
 80083c2:	5254      	strh	r4, [r2, r1]
 80083c4:	0019      	movs	r1, r3
 80083c6:	b2c2      	uxtb	r2, r0
 80083c8:	002c      	movs	r4, r5
 80083ca:	193b      	adds	r3, r7, r4
 80083cc:	185b      	adds	r3, r3, r1
 80083ce:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 80083d0:	193b      	adds	r3, r7, r4
 80083d2:	22c4      	movs	r2, #196	; 0xc4
 80083d4:	5a9b      	ldrh	r3, [r3, r2]
 80083d6:	1c5a      	adds	r2, r3, #1
 80083d8:	b290      	uxth	r0, r2
 80083da:	193a      	adds	r2, r7, r4
 80083dc:	21c4      	movs	r1, #196	; 0xc4
 80083de:	5250      	strh	r0, [r2, r1]
 80083e0:	0019      	movs	r1, r3
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	b2da      	uxtb	r2, r3
 80083e6:	193b      	adds	r3, r7, r4
 80083e8:	185b      	adds	r3, r3, r1
 80083ea:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	1218      	asrs	r0, r3, #8
 80083f0:	0025      	movs	r5, r4
 80083f2:	197b      	adds	r3, r7, r5
 80083f4:	22c4      	movs	r2, #196	; 0xc4
 80083f6:	5a9b      	ldrh	r3, [r3, r2]
 80083f8:	1c5a      	adds	r2, r3, #1
 80083fa:	b294      	uxth	r4, r2
 80083fc:	197a      	adds	r2, r7, r5
 80083fe:	21c4      	movs	r1, #196	; 0xc4
 8008400:	5254      	strh	r4, [r2, r1]
 8008402:	0019      	movs	r1, r3
 8008404:	b2c2      	uxtb	r2, r0
 8008406:	002c      	movs	r4, r5
 8008408:	193b      	adds	r3, r7, r4
 800840a:	185b      	adds	r3, r3, r1
 800840c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 800840e:	683b      	ldr	r3, [r7, #0]
 8008410:	1418      	asrs	r0, r3, #16
 8008412:	0025      	movs	r5, r4
 8008414:	197b      	adds	r3, r7, r5
 8008416:	22c4      	movs	r2, #196	; 0xc4
 8008418:	5a9b      	ldrh	r3, [r3, r2]
 800841a:	1c5a      	adds	r2, r3, #1
 800841c:	b294      	uxth	r4, r2
 800841e:	197a      	adds	r2, r7, r5
 8008420:	21c4      	movs	r1, #196	; 0xc4
 8008422:	5254      	strh	r4, [r2, r1]
 8008424:	0019      	movs	r1, r3
 8008426:	b2c2      	uxtb	r2, r0
 8008428:	002c      	movs	r4, r5
 800842a:	193b      	adds	r3, r7, r4
 800842c:	185b      	adds	r3, r3, r1
 800842e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	1618      	asrs	r0, r3, #24
 8008434:	0025      	movs	r5, r4
 8008436:	197b      	adds	r3, r7, r5
 8008438:	22c4      	movs	r2, #196	; 0xc4
 800843a:	5a9b      	ldrh	r3, [r3, r2]
 800843c:	1c5a      	adds	r2, r3, #1
 800843e:	b294      	uxth	r4, r2
 8008440:	197a      	adds	r2, r7, r5
 8008442:	21c4      	movs	r1, #196	; 0xc4
 8008444:	5254      	strh	r4, [r2, r1]
 8008446:	0019      	movs	r1, r3
 8008448:	b2c2      	uxtb	r2, r0
 800844a:	0028      	movs	r0, r5
 800844c:	183b      	adds	r3, r7, r0
 800844e:	185b      	adds	r3, r3, r1
 8008450:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008452:	2308      	movs	r3, #8
 8008454:	18fa      	adds	r2, r7, r3
 8008456:	183b      	adds	r3, r7, r0
 8008458:	0011      	movs	r1, r2
 800845a:	0018      	movs	r0, r3
 800845c:	f000 ff10 	bl	8009280 <astronode_transport_send_receive>
 8008460:	0003      	movs	r3, r0
 8008462:	2b01      	cmp	r3, #1
 8008464:	d10e      	bne.n	8008484 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 8008466:	4b09      	ldr	r3, [pc, #36]	; (800848c <astronode_send_geo_wr+0x174>)
 8008468:	199b      	adds	r3, r3, r6
 800846a:	19db      	adds	r3, r3, r7
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	2bb5      	cmp	r3, #181	; 0xb5
 8008470:	d104      	bne.n	800847c <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 8008472:	4b07      	ldr	r3, [pc, #28]	; (8008490 <astronode_send_geo_wr+0x178>)
 8008474:	0018      	movs	r0, r3
 8008476:	f7fa fcf1 	bl	8002e5c <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 800847a:	e003      	b.n	8008484 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 800847c:	4b05      	ldr	r3, [pc, #20]	; (8008494 <astronode_send_geo_wr+0x17c>)
 800847e:	0018      	movs	r0, r3
 8008480:	f7fa fcec 	bl	8002e5c <send_debug_logs>
}
 8008484:	46c0      	nop			; (mov r8, r8)
 8008486:	46bd      	mov	sp, r7
 8008488:	b067      	add	sp, #412	; 0x19c
 800848a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800848c:	fffffe70 	.word	0xfffffe70
 8008490:	080136a8 	.word	0x080136a8
 8008494:	080136d4 	.word	0x080136d4

08008498 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 8008498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800849a:	b0fb      	sub	sp, #492	; 0x1ec
 800849c:	af00      	add	r7, sp, #0
 800849e:	6039      	str	r1, [r7, #0]
 80084a0:	0011      	movs	r1, r2
 80084a2:	4b4a      	ldr	r3, [pc, #296]	; (80085cc <astronode_send_pld_er+0x134>)
 80084a4:	26f4      	movs	r6, #244	; 0xf4
 80084a6:	0076      	lsls	r6, r6, #1
 80084a8:	199b      	adds	r3, r3, r6
 80084aa:	19db      	adds	r3, r3, r7
 80084ac:	1c02      	adds	r2, r0, #0
 80084ae:	801a      	strh	r2, [r3, #0]
 80084b0:	4b47      	ldr	r3, [pc, #284]	; (80085d0 <astronode_send_pld_er+0x138>)
 80084b2:	199b      	adds	r3, r3, r6
 80084b4:	19db      	adds	r3, r3, r7
 80084b6:	1c0a      	adds	r2, r1, #0
 80084b8:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80084ba:	2490      	movs	r4, #144	; 0x90
 80084bc:	0064      	lsls	r4, r4, #1
 80084be:	193b      	adds	r3, r7, r4
 80084c0:	0018      	movs	r0, r3
 80084c2:	23c6      	movs	r3, #198	; 0xc6
 80084c4:	001a      	movs	r2, r3
 80084c6:	2100      	movs	r1, #0
 80084c8:	f003 ff7c 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 80084cc:	4b41      	ldr	r3, [pc, #260]	; (80085d4 <astronode_send_pld_er+0x13c>)
 80084ce:	199b      	adds	r3, r3, r6
 80084d0:	19db      	adds	r3, r3, r7
 80084d2:	0018      	movs	r0, r3
 80084d4:	23c6      	movs	r3, #198	; 0xc6
 80084d6:	001a      	movs	r2, r3
 80084d8:	2100      	movs	r1, #0
 80084da:	f003 ff73 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 80084de:	193b      	adds	r3, r7, r4
 80084e0:	2225      	movs	r2, #37	; 0x25
 80084e2:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 80084e4:	193b      	adds	r3, r7, r4
 80084e6:	22c4      	movs	r2, #196	; 0xc4
 80084e8:	5a9b      	ldrh	r3, [r3, r2]
 80084ea:	1c5a      	adds	r2, r3, #1
 80084ec:	b290      	uxth	r0, r2
 80084ee:	193a      	adds	r2, r7, r4
 80084f0:	21c4      	movs	r1, #196	; 0xc4
 80084f2:	5250      	strh	r0, [r2, r1]
 80084f4:	0019      	movs	r1, r3
 80084f6:	4b35      	ldr	r3, [pc, #212]	; (80085cc <astronode_send_pld_er+0x134>)
 80084f8:	199b      	adds	r3, r3, r6
 80084fa:	19db      	adds	r3, r3, r7
 80084fc:	881b      	ldrh	r3, [r3, #0]
 80084fe:	b2da      	uxtb	r2, r3
 8008500:	193b      	adds	r3, r7, r4
 8008502:	185b      	adds	r3, r3, r1
 8008504:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 8008506:	4b31      	ldr	r3, [pc, #196]	; (80085cc <astronode_send_pld_er+0x134>)
 8008508:	199b      	adds	r3, r3, r6
 800850a:	19db      	adds	r3, r3, r7
 800850c:	881b      	ldrh	r3, [r3, #0]
 800850e:	0a1b      	lsrs	r3, r3, #8
 8008510:	b298      	uxth	r0, r3
 8008512:	0025      	movs	r5, r4
 8008514:	197b      	adds	r3, r7, r5
 8008516:	22c4      	movs	r2, #196	; 0xc4
 8008518:	5a9b      	ldrh	r3, [r3, r2]
 800851a:	1c5a      	adds	r2, r3, #1
 800851c:	b294      	uxth	r4, r2
 800851e:	197a      	adds	r2, r7, r5
 8008520:	21c4      	movs	r1, #196	; 0xc4
 8008522:	5254      	strh	r4, [r2, r1]
 8008524:	0019      	movs	r1, r3
 8008526:	b2c2      	uxtb	r2, r0
 8008528:	002c      	movs	r4, r5
 800852a:	193b      	adds	r3, r7, r4
 800852c:	185b      	adds	r3, r3, r1
 800852e:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8008530:	193b      	adds	r3, r7, r4
 8008532:	22c4      	movs	r2, #196	; 0xc4
 8008534:	5a9b      	ldrh	r3, [r3, r2]
 8008536:	001a      	movs	r2, r3
 8008538:	193b      	adds	r3, r7, r4
 800853a:	189b      	adds	r3, r3, r2
 800853c:	1c58      	adds	r0, r3, #1
 800853e:	4b24      	ldr	r3, [pc, #144]	; (80085d0 <astronode_send_pld_er+0x138>)
 8008540:	199b      	adds	r3, r3, r6
 8008542:	19db      	adds	r3, r3, r7
 8008544:	881a      	ldrh	r2, [r3, #0]
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	0019      	movs	r1, r3
 800854a:	f004 f820 	bl	800c58e <memcpy>
    request.payload_len = 2 + payload_length;
 800854e:	4b20      	ldr	r3, [pc, #128]	; (80085d0 <astronode_send_pld_er+0x138>)
 8008550:	199b      	adds	r3, r3, r6
 8008552:	19db      	adds	r3, r3, r7
 8008554:	881b      	ldrh	r3, [r3, #0]
 8008556:	3302      	adds	r3, #2
 8008558:	b299      	uxth	r1, r3
 800855a:	193b      	adds	r3, r7, r4
 800855c:	22c4      	movs	r2, #196	; 0xc4
 800855e:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008560:	2358      	movs	r3, #88	; 0x58
 8008562:	18fa      	adds	r2, r7, r3
 8008564:	193b      	adds	r3, r7, r4
 8008566:	0011      	movs	r1, r2
 8008568:	0018      	movs	r0, r3
 800856a:	f000 fe89 	bl	8009280 <astronode_transport_send_receive>
 800856e:	0003      	movs	r3, r0
 8008570:	2b01      	cmp	r3, #1
 8008572:	d125      	bne.n	80085c0 <astronode_send_pld_er+0x128>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 8008574:	4b17      	ldr	r3, [pc, #92]	; (80085d4 <astronode_send_pld_er+0x13c>)
 8008576:	199b      	adds	r3, r3, r6
 8008578:	19db      	adds	r3, r3, r7
 800857a:	781b      	ldrb	r3, [r3, #0]
 800857c:	2ba5      	cmp	r3, #165	; 0xa5
 800857e:	d10f      	bne.n	80085a0 <astronode_send_pld_er+0x108>
        {
        	sprintf ( s , "astronode_application: payload %d queued." , payload_id ) ;
 8008580:	4b12      	ldr	r3, [pc, #72]	; (80085cc <astronode_send_pld_er+0x134>)
 8008582:	199b      	adds	r3, r3, r6
 8008584:	19db      	adds	r3, r3, r7
 8008586:	881a      	ldrh	r2, [r3, #0]
 8008588:	4913      	ldr	r1, [pc, #76]	; (80085d8 <astronode_send_pld_er+0x140>)
 800858a:	2408      	movs	r4, #8
 800858c:	193b      	adds	r3, r7, r4
 800858e:	0018      	movs	r0, r3
 8008590:	f003 fe82 	bl	800c298 <sprintf>
            send_debug_logs ( s ) ;
 8008594:	193b      	adds	r3, r7, r4
 8008596:	0018      	movs	r0, r3
 8008598:	f7fa fc60 	bl	8002e5c <send_debug_logs>
            return true ;
 800859c:	2301      	movs	r3, #1
 800859e:	e010      	b.n	80085c2 <astronode_send_pld_er+0x12a>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 80085a0:	4b0a      	ldr	r3, [pc, #40]	; (80085cc <astronode_send_pld_er+0x134>)
 80085a2:	22f4      	movs	r2, #244	; 0xf4
 80085a4:	0052      	lsls	r2, r2, #1
 80085a6:	189b      	adds	r3, r3, r2
 80085a8:	19db      	adds	r3, r3, r7
 80085aa:	881a      	ldrh	r2, [r3, #0]
 80085ac:	490b      	ldr	r1, [pc, #44]	; (80085dc <astronode_send_pld_er+0x144>)
 80085ae:	2408      	movs	r4, #8
 80085b0:	193b      	adds	r3, r7, r4
 80085b2:	0018      	movs	r0, r3
 80085b4:	f003 fe70 	bl	800c298 <sprintf>
            send_debug_logs ( s ) ;
 80085b8:	193b      	adds	r3, r7, r4
 80085ba:	0018      	movs	r0, r3
 80085bc:	f7fa fc4e 	bl	8002e5c <send_debug_logs>
        }
    }
    return false ;
 80085c0:	2300      	movs	r3, #0
}
 80085c2:	0018      	movs	r0, r3
 80085c4:	46bd      	mov	sp, r7
 80085c6:	b07b      	add	sp, #492	; 0x1ec
 80085c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085ca:	46c0      	nop			; (mov r8, r8)
 80085cc:	fffffe1e 	.word	0xfffffe1e
 80085d0:	fffffe1c 	.word	0xfffffe1c
 80085d4:	fffffe70 	.word	0xfffffe70
 80085d8:	0801374c 	.word	0x0801374c
 80085dc:	08013778 	.word	0x08013778

080085e0 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 80085e0:	b5b0      	push	{r4, r5, r7, lr}
 80085e2:	b0e4      	sub	sp, #400	; 0x190
 80085e4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80085e6:	24c8      	movs	r4, #200	; 0xc8
 80085e8:	193b      	adds	r3, r7, r4
 80085ea:	0018      	movs	r0, r3
 80085ec:	23c6      	movs	r3, #198	; 0xc6
 80085ee:	001a      	movs	r2, r3
 80085f0:	2100      	movs	r1, #0
 80085f2:	f003 fee7 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 80085f6:	4b15      	ldr	r3, [pc, #84]	; (800864c <astronode_send_pld_fr+0x6c>)
 80085f8:	25c8      	movs	r5, #200	; 0xc8
 80085fa:	006d      	lsls	r5, r5, #1
 80085fc:	195b      	adds	r3, r3, r5
 80085fe:	19db      	adds	r3, r3, r7
 8008600:	0018      	movs	r0, r3
 8008602:	23c6      	movs	r3, #198	; 0xc6
 8008604:	001a      	movs	r2, r3
 8008606:	2100      	movs	r1, #0
 8008608:	f003 fedc 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 800860c:	193b      	adds	r3, r7, r4
 800860e:	2227      	movs	r2, #39	; 0x27
 8008610:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008612:	003a      	movs	r2, r7
 8008614:	193b      	adds	r3, r7, r4
 8008616:	0011      	movs	r1, r2
 8008618:	0018      	movs	r0, r3
 800861a:	f000 fe31 	bl	8009280 <astronode_transport_send_receive>
 800861e:	0003      	movs	r3, r0
 8008620:	2b01      	cmp	r3, #1
 8008622:	d10e      	bne.n	8008642 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8008624:	4b09      	ldr	r3, [pc, #36]	; (800864c <astronode_send_pld_fr+0x6c>)
 8008626:	195b      	adds	r3, r3, r5
 8008628:	19db      	adds	r3, r3, r7
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	2ba7      	cmp	r3, #167	; 0xa7
 800862e:	d104      	bne.n	800863a <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8008630:	4b07      	ldr	r3, [pc, #28]	; (8008650 <astronode_send_pld_fr+0x70>)
 8008632:	0018      	movs	r0, r3
 8008634:	f7fa fc12 	bl	8002e5c <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8008638:	e003      	b.n	8008642 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 800863a:	4b06      	ldr	r3, [pc, #24]	; (8008654 <astronode_send_pld_fr+0x74>)
 800863c:	0018      	movs	r0, r3
 800863e:	f7fa fc0d 	bl	8002e5c <send_debug_logs>
}
 8008642:	46c0      	nop			; (mov r8, r8)
 8008644:	46bd      	mov	sp, r7
 8008646:	b064      	add	sp, #400	; 0x190
 8008648:	bdb0      	pop	{r4, r5, r7, pc}
 800864a:	46c0      	nop			; (mov r8, r8)
 800864c:	fffffe70 	.word	0xfffffe70
 8008650:	080137a8 	.word	0x080137a8
 8008654:	080137e0 	.word	0x080137e0

08008658 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8008658:	b5b0      	push	{r4, r5, r7, lr}
 800865a:	b0e4      	sub	sp, #400	; 0x190
 800865c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800865e:	24c8      	movs	r4, #200	; 0xc8
 8008660:	193b      	adds	r3, r7, r4
 8008662:	0018      	movs	r0, r3
 8008664:	23c6      	movs	r3, #198	; 0xc6
 8008666:	001a      	movs	r2, r3
 8008668:	2100      	movs	r1, #0
 800866a:	f003 feab 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 800866e:	4b16      	ldr	r3, [pc, #88]	; (80086c8 <astronode_send_res_cr+0x70>)
 8008670:	25c8      	movs	r5, #200	; 0xc8
 8008672:	006d      	lsls	r5, r5, #1
 8008674:	195b      	adds	r3, r3, r5
 8008676:	19db      	adds	r3, r3, r7
 8008678:	0018      	movs	r0, r3
 800867a:	23c6      	movs	r3, #198	; 0xc6
 800867c:	001a      	movs	r2, r3
 800867e:	2100      	movs	r1, #0
 8008680:	f003 fea0 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 8008684:	193b      	adds	r3, r7, r4
 8008686:	2255      	movs	r2, #85	; 0x55
 8008688:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800868a:	003a      	movs	r2, r7
 800868c:	193b      	adds	r3, r7, r4
 800868e:	0011      	movs	r1, r2
 8008690:	0018      	movs	r0, r3
 8008692:	f000 fdf5 	bl	8009280 <astronode_transport_send_receive>
 8008696:	0003      	movs	r3, r0
 8008698:	2b01      	cmp	r3, #1
 800869a:	d111      	bne.n	80086c0 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 800869c:	4b0a      	ldr	r3, [pc, #40]	; (80086c8 <astronode_send_res_cr+0x70>)
 800869e:	195b      	adds	r3, r3, r5
 80086a0:	19db      	adds	r3, r3, r7
 80086a2:	781b      	ldrb	r3, [r3, #0]
 80086a4:	2bd5      	cmp	r3, #213	; 0xd5
 80086a6:	d107      	bne.n	80086b8 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 80086a8:	4b08      	ldr	r3, [pc, #32]	; (80086cc <astronode_send_res_cr+0x74>)
 80086aa:	2200      	movs	r2, #0
 80086ac:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 80086ae:	4b08      	ldr	r3, [pc, #32]	; (80086d0 <astronode_send_res_cr+0x78>)
 80086b0:	0018      	movs	r0, r3
 80086b2:	f7fa fbd3 	bl	8002e5c <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80086b6:	e003      	b.n	80086c0 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80086b8:	4b06      	ldr	r3, [pc, #24]	; (80086d4 <astronode_send_res_cr+0x7c>)
 80086ba:	0018      	movs	r0, r3
 80086bc:	f7fa fbce 	bl	8002e5c <send_debug_logs>
}
 80086c0:	46c0      	nop			; (mov r8, r8)
 80086c2:	46bd      	mov	sp, r7
 80086c4:	b064      	add	sp, #400	; 0x190
 80086c6:	bdb0      	pop	{r4, r5, r7, pc}
 80086c8:	fffffe70 	.word	0xfffffe70
 80086cc:	20000bb1 	.word	0x20000bb1
 80086d0:	0801381c 	.word	0x0801381c
 80086d4:	08013850 	.word	0x08013850

080086d8 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 80086d8:	b5b0      	push	{r4, r5, r7, lr}
 80086da:	b0fa      	sub	sp, #488	; 0x1e8
 80086dc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 80086de:	258e      	movs	r5, #142	; 0x8e
 80086e0:	006d      	lsls	r5, r5, #1
 80086e2:	197b      	adds	r3, r7, r5
 80086e4:	0018      	movs	r0, r3
 80086e6:	23c6      	movs	r3, #198	; 0xc6
 80086e8:	001a      	movs	r2, r3
 80086ea:	2100      	movs	r1, #0
 80086ec:	f003 fe6a 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0} ;
 80086f0:	4b28      	ldr	r3, [pc, #160]	; (8008794 <astronode_send_rtc_rr+0xbc>)
 80086f2:	24f4      	movs	r4, #244	; 0xf4
 80086f4:	0064      	lsls	r4, r4, #1
 80086f6:	191b      	adds	r3, r3, r4
 80086f8:	19db      	adds	r3, r3, r7
 80086fa:	0018      	movs	r0, r3
 80086fc:	23c6      	movs	r3, #198	; 0xc6
 80086fe:	001a      	movs	r2, r3
 8008700:	2100      	movs	r1, #0
 8008702:	f003 fe5f 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8008706:	197b      	adds	r3, r7, r5
 8008708:	2217      	movs	r2, #23
 800870a:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 800870c:	2354      	movs	r3, #84	; 0x54
 800870e:	18fa      	adds	r2, r7, r3
 8008710:	197b      	adds	r3, r7, r5
 8008712:	0011      	movs	r1, r2
 8008714:	0018      	movs	r0, r3
 8008716:	f000 fdb3 	bl	8009280 <astronode_transport_send_receive>
 800871a:	0003      	movs	r3, r0
 800871c:	2b01      	cmp	r3, #1
 800871e:	d133      	bne.n	8008788 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8008720:	4b1c      	ldr	r3, [pc, #112]	; (8008794 <astronode_send_rtc_rr+0xbc>)
 8008722:	0021      	movs	r1, r4
 8008724:	185b      	adds	r3, r3, r1
 8008726:	19db      	adds	r3, r3, r7
 8008728:	781b      	ldrb	r3, [r3, #0]
 800872a:	2b97      	cmp	r3, #151	; 0x97
 800872c:	d128      	bne.n	8008780 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 800872e:	4b19      	ldr	r3, [pc, #100]	; (8008794 <astronode_send_rtc_rr+0xbc>)
 8008730:	185b      	adds	r3, r3, r1
 8008732:	19db      	adds	r3, r3, r7
 8008734:	785b      	ldrb	r3, [r3, #1]
 8008736:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8008738:	4b16      	ldr	r3, [pc, #88]	; (8008794 <astronode_send_rtc_rr+0xbc>)
 800873a:	185b      	adds	r3, r3, r1
 800873c:	19db      	adds	r3, r3, r7
 800873e:	789b      	ldrb	r3, [r3, #2]
 8008740:	021b      	lsls	r3, r3, #8
 8008742:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8008744:	4b13      	ldr	r3, [pc, #76]	; (8008794 <astronode_send_rtc_rr+0xbc>)
 8008746:	185b      	adds	r3, r3, r1
 8008748:	19db      	adds	r3, r3, r7
 800874a:	78db      	ldrb	r3, [r3, #3]
 800874c:	041b      	lsls	r3, r3, #16
 800874e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8008750:	4b10      	ldr	r3, [pc, #64]	; (8008794 <astronode_send_rtc_rr+0xbc>)
 8008752:	185b      	adds	r3, r3, r1
 8008754:	19db      	adds	r3, r3, r7
 8008756:	791b      	ldrb	r3, [r3, #4]
 8008758:	061b      	lsls	r3, r3, #24
 800875a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 800875c:	24f2      	movs	r4, #242	; 0xf2
 800875e:	0064      	lsls	r4, r4, #1
 8008760:	193a      	adds	r2, r7, r4
 8008762:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8008764:	193b      	adds	r3, r7, r4
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	490b      	ldr	r1, [pc, #44]	; (8008798 <astronode_send_rtc_rr+0xc0>)
 800876a:	1d3b      	adds	r3, r7, #4
 800876c:	0018      	movs	r0, r3
 800876e:	f003 fd93 	bl	800c298 <sprintf>
            send_debug_logs ( str ) ;
 8008772:	1d3b      	adds	r3, r7, #4
 8008774:	0018      	movs	r0, r3
 8008776:	f7fa fb71 	bl	8002e5c <send_debug_logs>
            return rtc_time ;
 800877a:	193b      	adds	r3, r7, r4
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	e004      	b.n	800878a <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8008780:	4b06      	ldr	r3, [pc, #24]	; (800879c <astronode_send_rtc_rr+0xc4>)
 8008782:	0018      	movs	r0, r3
 8008784:	f7fa fb6a 	bl	8002e5c <send_debug_logs>
        }
    }
    return 0 ;
 8008788:	2300      	movs	r3, #0
}
 800878a:	0018      	movs	r0, r3
 800878c:	46bd      	mov	sp, r7
 800878e:	b07a      	add	sp, #488	; 0x1e8
 8008790:	bdb0      	pop	{r4, r5, r7, pc}
 8008792:	46c0      	nop			; (mov r8, r8)
 8008794:	fffffe6c 	.word	0xfffffe6c
 8008798:	0801387c 	.word	0x0801387c
 800879c:	080138bc 	.word	0x080138bc

080087a0 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 80087a0:	b5b0      	push	{r4, r5, r7, lr}
 80087a2:	b0f8      	sub	sp, #480	; 0x1e0
 80087a4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80087a6:	258c      	movs	r5, #140	; 0x8c
 80087a8:	006d      	lsls	r5, r5, #1
 80087aa:	197b      	adds	r3, r7, r5
 80087ac:	0018      	movs	r0, r3
 80087ae:	23c6      	movs	r3, #198	; 0xc6
 80087b0:	001a      	movs	r2, r3
 80087b2:	2100      	movs	r1, #0
 80087b4:	f003 fe06 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 80087b8:	4b21      	ldr	r3, [pc, #132]	; (8008840 <astronode_send_sak_rr+0xa0>)
 80087ba:	24f0      	movs	r4, #240	; 0xf0
 80087bc:	0064      	lsls	r4, r4, #1
 80087be:	191b      	adds	r3, r3, r4
 80087c0:	19db      	adds	r3, r3, r7
 80087c2:	0018      	movs	r0, r3
 80087c4:	23c6      	movs	r3, #198	; 0xc6
 80087c6:	001a      	movs	r2, r3
 80087c8:	2100      	movs	r1, #0
 80087ca:	f003 fdfb 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 80087ce:	197b      	adds	r3, r7, r5
 80087d0:	2245      	movs	r2, #69	; 0x45
 80087d2:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80087d4:	2350      	movs	r3, #80	; 0x50
 80087d6:	18fa      	adds	r2, r7, r3
 80087d8:	197b      	adds	r3, r7, r5
 80087da:	0011      	movs	r1, r2
 80087dc:	0018      	movs	r0, r3
 80087de:	f000 fd4f 	bl	8009280 <astronode_transport_send_receive>
 80087e2:	0003      	movs	r3, r0
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d126      	bne.n	8008836 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 80087e8:	4b15      	ldr	r3, [pc, #84]	; (8008840 <astronode_send_sak_rr+0xa0>)
 80087ea:	191b      	adds	r3, r3, r4
 80087ec:	19db      	adds	r3, r3, r7
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	2bc5      	cmp	r3, #197	; 0xc5
 80087f2:	d11c      	bne.n	800882e <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 80087f4:	4b12      	ldr	r3, [pc, #72]	; (8008840 <astronode_send_sak_rr+0xa0>)
 80087f6:	191b      	adds	r3, r3, r4
 80087f8:	19db      	adds	r3, r3, r7
 80087fa:	785b      	ldrb	r3, [r3, #1]
 80087fc:	b299      	uxth	r1, r3
 80087fe:	4b10      	ldr	r3, [pc, #64]	; (8008840 <astronode_send_sak_rr+0xa0>)
 8008800:	191b      	adds	r3, r3, r4
 8008802:	19db      	adds	r3, r3, r7
 8008804:	789b      	ldrb	r3, [r3, #2]
 8008806:	b29b      	uxth	r3, r3
 8008808:	021b      	lsls	r3, r3, #8
 800880a:	b29a      	uxth	r2, r3
 800880c:	20ef      	movs	r0, #239	; 0xef
 800880e:	0040      	lsls	r0, r0, #1
 8008810:	183b      	adds	r3, r7, r0
 8008812:	188a      	adds	r2, r1, r2
 8008814:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8008816:	183b      	adds	r3, r7, r0
 8008818:	881a      	ldrh	r2, [r3, #0]
 800881a:	490a      	ldr	r1, [pc, #40]	; (8008844 <astronode_send_sak_rr+0xa4>)
 800881c:	003b      	movs	r3, r7
 800881e:	0018      	movs	r0, r3
 8008820:	f003 fd3a 	bl	800c298 <sprintf>
            send_debug_logs(str);
 8008824:	003b      	movs	r3, r7
 8008826:	0018      	movs	r0, r3
 8008828:	f7fa fb18 	bl	8002e5c <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 800882c:	e003      	b.n	8008836 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 800882e:	4b06      	ldr	r3, [pc, #24]	; (8008848 <astronode_send_sak_rr+0xa8>)
 8008830:	0018      	movs	r0, r3
 8008832:	f7fa fb13 	bl	8002e5c <send_debug_logs>
}
 8008836:	46c0      	nop			; (mov r8, r8)
 8008838:	46bd      	mov	sp, r7
 800883a:	b078      	add	sp, #480	; 0x1e0
 800883c:	bdb0      	pop	{r4, r5, r7, pc}
 800883e:	46c0      	nop			; (mov r8, r8)
 8008840:	fffffe70 	.word	0xfffffe70
 8008844:	080138d8 	.word	0x080138d8
 8008848:	08013904 	.word	0x08013904

0800884c <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 800884c:	b5b0      	push	{r4, r5, r7, lr}
 800884e:	b0e4      	sub	sp, #400	; 0x190
 8008850:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008852:	24c8      	movs	r4, #200	; 0xc8
 8008854:	193b      	adds	r3, r7, r4
 8008856:	0018      	movs	r0, r3
 8008858:	23c6      	movs	r3, #198	; 0xc6
 800885a:	001a      	movs	r2, r3
 800885c:	2100      	movs	r1, #0
 800885e:	f003 fdb1 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8008862:	4b16      	ldr	r3, [pc, #88]	; (80088bc <astronode_send_sak_cr+0x70>)
 8008864:	25c8      	movs	r5, #200	; 0xc8
 8008866:	006d      	lsls	r5, r5, #1
 8008868:	195b      	adds	r3, r3, r5
 800886a:	19db      	adds	r3, r3, r7
 800886c:	0018      	movs	r0, r3
 800886e:	23c6      	movs	r3, #198	; 0xc6
 8008870:	001a      	movs	r2, r3
 8008872:	2100      	movs	r1, #0
 8008874:	f003 fda6 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8008878:	193b      	adds	r3, r7, r4
 800887a:	2246      	movs	r2, #70	; 0x46
 800887c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800887e:	003a      	movs	r2, r7
 8008880:	193b      	adds	r3, r7, r4
 8008882:	0011      	movs	r1, r2
 8008884:	0018      	movs	r0, r3
 8008886:	f000 fcfb 	bl	8009280 <astronode_transport_send_receive>
 800888a:	0003      	movs	r3, r0
 800888c:	2b01      	cmp	r3, #1
 800888e:	d111      	bne.n	80088b4 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8008890:	4b0a      	ldr	r3, [pc, #40]	; (80088bc <astronode_send_sak_cr+0x70>)
 8008892:	195b      	adds	r3, r3, r5
 8008894:	19db      	adds	r3, r3, r7
 8008896:	781b      	ldrb	r3, [r3, #0]
 8008898:	2bc6      	cmp	r3, #198	; 0xc6
 800889a:	d107      	bne.n	80088ac <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 800889c:	4b08      	ldr	r3, [pc, #32]	; (80088c0 <astronode_send_sak_cr+0x74>)
 800889e:	2200      	movs	r2, #0
 80088a0:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 80088a2:	4b08      	ldr	r3, [pc, #32]	; (80088c4 <astronode_send_sak_cr+0x78>)
 80088a4:	0018      	movs	r0, r3
 80088a6:	f7fa fad9 	bl	8002e5c <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 80088aa:	e003      	b.n	80088b4 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 80088ac:	4b06      	ldr	r3, [pc, #24]	; (80088c8 <astronode_send_sak_cr+0x7c>)
 80088ae:	0018      	movs	r0, r3
 80088b0:	f7fa fad4 	bl	8002e5c <send_debug_logs>
}
 80088b4:	46c0      	nop			; (mov r8, r8)
 80088b6:	46bd      	mov	sp, r7
 80088b8:	b064      	add	sp, #400	; 0x190
 80088ba:	bdb0      	pop	{r4, r5, r7, pc}
 80088bc:	fffffe70 	.word	0xfffffe70
 80088c0:	20000bb0 	.word	0x20000bb0
 80088c4:	08013938 	.word	0x08013938
 80088c8:	08013960 	.word	0x08013960

080088cc <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 80088cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088ce:	b0ed      	sub	sp, #436	; 0x1b4
 80088d0:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80088d2:	21c8      	movs	r1, #200	; 0xc8
 80088d4:	2318      	movs	r3, #24
 80088d6:	18cb      	adds	r3, r1, r3
 80088d8:	19db      	adds	r3, r3, r7
 80088da:	0018      	movs	r0, r3
 80088dc:	23c6      	movs	r3, #198	; 0xc6
 80088de:	001a      	movs	r2, r3
 80088e0:	2100      	movs	r1, #0
 80088e2:	f003 fd6f 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 80088e6:	4b4a      	ldr	r3, [pc, #296]	; (8008a10 <astronode_send_mpn_rr+0x144>)
 80088e8:	26cc      	movs	r6, #204	; 0xcc
 80088ea:	0076      	lsls	r6, r6, #1
 80088ec:	199b      	adds	r3, r3, r6
 80088ee:	2218      	movs	r2, #24
 80088f0:	4694      	mov	ip, r2
 80088f2:	44bc      	add	ip, r7
 80088f4:	4463      	add	r3, ip
 80088f6:	0018      	movs	r0, r3
 80088f8:	23c6      	movs	r3, #198	; 0xc6
 80088fa:	001a      	movs	r2, r3
 80088fc:	2100      	movs	r1, #0
 80088fe:	f003 fd61 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8008902:	21c8      	movs	r1, #200	; 0xc8
 8008904:	2318      	movs	r3, #24
 8008906:	18cb      	adds	r3, r1, r3
 8008908:	19db      	adds	r3, r3, r7
 800890a:	221b      	movs	r2, #27
 800890c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800890e:	2318      	movs	r3, #24
 8008910:	18fa      	adds	r2, r7, r3
 8008912:	2318      	movs	r3, #24
 8008914:	18cb      	adds	r3, r1, r3
 8008916:	19db      	adds	r3, r3, r7
 8008918:	0011      	movs	r1, r2
 800891a:	0018      	movs	r0, r3
 800891c:	f000 fcb0 	bl	8009280 <astronode_transport_send_receive>
 8008920:	0003      	movs	r3, r0
 8008922:	2b01      	cmp	r3, #1
 8008924:	d16f      	bne.n	8008a06 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8008926:	4b3a      	ldr	r3, [pc, #232]	; (8008a10 <astronode_send_mpn_rr+0x144>)
 8008928:	0032      	movs	r2, r6
 800892a:	189b      	adds	r3, r3, r2
 800892c:	2118      	movs	r1, #24
 800892e:	468c      	mov	ip, r1
 8008930:	44bc      	add	ip, r7
 8008932:	4463      	add	r3, ip
 8008934:	781b      	ldrb	r3, [r3, #0]
 8008936:	2b9b      	cmp	r3, #155	; 0x9b
 8008938:	d161      	bne.n	80089fe <astronode_send_mpn_rr+0x132>
        {
 800893a:	466b      	mov	r3, sp
 800893c:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 800893e:	4b34      	ldr	r3, [pc, #208]	; (8008a10 <astronode_send_mpn_rr+0x144>)
 8008940:	189b      	adds	r3, r3, r2
 8008942:	2218      	movs	r2, #24
 8008944:	4694      	mov	ip, r2
 8008946:	44bc      	add	ip, r7
 8008948:	4463      	add	r3, ip
 800894a:	22c4      	movs	r2, #196	; 0xc4
 800894c:	5a9b      	ldrh	r3, [r3, r2]
 800894e:	001a      	movs	r2, r3
 8008950:	3a01      	subs	r2, #1
 8008952:	21ca      	movs	r1, #202	; 0xca
 8008954:	0049      	lsls	r1, r1, #1
 8008956:	2018      	movs	r0, #24
 8008958:	1809      	adds	r1, r1, r0
 800895a:	19c9      	adds	r1, r1, r7
 800895c:	600a      	str	r2, [r1, #0]
 800895e:	001c      	movs	r4, r3
 8008960:	2200      	movs	r2, #0
 8008962:	0015      	movs	r5, r2
 8008964:	0020      	movs	r0, r4
 8008966:	0029      	movs	r1, r5
 8008968:	0004      	movs	r4, r0
 800896a:	0f62      	lsrs	r2, r4, #29
 800896c:	000c      	movs	r4, r1
 800896e:	00e4      	lsls	r4, r4, #3
 8008970:	617c      	str	r4, [r7, #20]
 8008972:	697c      	ldr	r4, [r7, #20]
 8008974:	4314      	orrs	r4, r2
 8008976:	617c      	str	r4, [r7, #20]
 8008978:	0001      	movs	r1, r0
 800897a:	00c9      	lsls	r1, r1, #3
 800897c:	6139      	str	r1, [r7, #16]
 800897e:	603b      	str	r3, [r7, #0]
 8008980:	2200      	movs	r2, #0
 8008982:	607a      	str	r2, [r7, #4]
 8008984:	6838      	ldr	r0, [r7, #0]
 8008986:	6879      	ldr	r1, [r7, #4]
 8008988:	0004      	movs	r4, r0
 800898a:	0f62      	lsrs	r2, r4, #29
 800898c:	000c      	movs	r4, r1
 800898e:	00e4      	lsls	r4, r4, #3
 8008990:	60fc      	str	r4, [r7, #12]
 8008992:	68fc      	ldr	r4, [r7, #12]
 8008994:	4314      	orrs	r4, r2
 8008996:	60fc      	str	r4, [r7, #12]
 8008998:	0001      	movs	r1, r0
 800899a:	00ca      	lsls	r2, r1, #3
 800899c:	60ba      	str	r2, [r7, #8]
 800899e:	3307      	adds	r3, #7
 80089a0:	08db      	lsrs	r3, r3, #3
 80089a2:	00db      	lsls	r3, r3, #3
 80089a4:	4669      	mov	r1, sp
 80089a6:	1acb      	subs	r3, r1, r3
 80089a8:	469d      	mov	sp, r3
 80089aa:	466b      	mov	r3, sp
 80089ac:	3300      	adds	r3, #0
 80089ae:	24c8      	movs	r4, #200	; 0xc8
 80089b0:	0064      	lsls	r4, r4, #1
 80089b2:	2218      	movs	r2, #24
 80089b4:	18a2      	adds	r2, r4, r2
 80089b6:	19d1      	adds	r1, r2, r7
 80089b8:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 80089ba:	4b16      	ldr	r3, [pc, #88]	; (8008a14 <astronode_send_mpn_rr+0x148>)
 80089bc:	0018      	movs	r0, r3
 80089be:	f7fa fa4d 	bl	8002e5c <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 80089c2:	4b13      	ldr	r3, [pc, #76]	; (8008a10 <astronode_send_mpn_rr+0x144>)
 80089c4:	22cc      	movs	r2, #204	; 0xcc
 80089c6:	0052      	lsls	r2, r2, #1
 80089c8:	189b      	adds	r3, r3, r2
 80089ca:	2218      	movs	r2, #24
 80089cc:	4694      	mov	ip, r2
 80089ce:	44bc      	add	ip, r7
 80089d0:	4463      	add	r3, ip
 80089d2:	22c4      	movs	r2, #196	; 0xc4
 80089d4:	5a9b      	ldrh	r3, [r3, r2]
 80089d6:	0019      	movs	r1, r3
 80089d8:	2318      	movs	r3, #24
 80089da:	18fb      	adds	r3, r7, r3
 80089dc:	3301      	adds	r3, #1
 80089de:	4a0e      	ldr	r2, [pc, #56]	; (8008a18 <astronode_send_mpn_rr+0x14c>)
 80089e0:	2018      	movs	r0, #24
 80089e2:	1820      	adds	r0, r4, r0
 80089e4:	19c0      	adds	r0, r0, r7
 80089e6:	6800      	ldr	r0, [r0, #0]
 80089e8:	f003 fc22 	bl	800c230 <snprintf>
            send_debug_logs(product_number);
 80089ec:	2318      	movs	r3, #24
 80089ee:	18e3      	adds	r3, r4, r3
 80089f0:	19db      	adds	r3, r3, r7
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	0018      	movs	r0, r3
 80089f6:	f7fa fa31 	bl	8002e5c <send_debug_logs>
 80089fa:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 80089fc:	e003      	b.n	8008a06 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 80089fe:	4b07      	ldr	r3, [pc, #28]	; (8008a1c <astronode_send_mpn_rr+0x150>)
 8008a00:	0018      	movs	r0, r3
 8008a02:	f7fa fa2b 	bl	8002e5c <send_debug_logs>
}
 8008a06:	46c0      	nop			; (mov r8, r8)
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	b06d      	add	sp, #436	; 0x1b4
 8008a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a0e:	46c0      	nop			; (mov r8, r8)
 8008a10:	fffffe68 	.word	0xfffffe68
 8008a14:	08013a28 	.word	0x08013a28
 8008a18:	08013560 	.word	0x08013560
 8008a1c:	0801359c 	.word	0x0801359c

08008a20 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8008a20:	b5b0      	push	{r4, r5, r7, lr}
 8008a22:	b0e4      	sub	sp, #400	; 0x190
 8008a24:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008a26:	24c8      	movs	r4, #200	; 0xc8
 8008a28:	193b      	adds	r3, r7, r4
 8008a2a:	0018      	movs	r0, r3
 8008a2c:	23c6      	movs	r3, #198	; 0xc6
 8008a2e:	001a      	movs	r2, r3
 8008a30:	2100      	movs	r1, #0
 8008a32:	f003 fcc7 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8008a36:	4b16      	ldr	r3, [pc, #88]	; (8008a90 <astronode_send_cmd_cr+0x70>)
 8008a38:	25c8      	movs	r5, #200	; 0xc8
 8008a3a:	006d      	lsls	r5, r5, #1
 8008a3c:	195b      	adds	r3, r3, r5
 8008a3e:	19db      	adds	r3, r3, r7
 8008a40:	0018      	movs	r0, r3
 8008a42:	23c6      	movs	r3, #198	; 0xc6
 8008a44:	001a      	movs	r2, r3
 8008a46:	2100      	movs	r1, #0
 8008a48:	f003 fcbc 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8008a4c:	193b      	adds	r3, r7, r4
 8008a4e:	2248      	movs	r2, #72	; 0x48
 8008a50:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008a52:	003a      	movs	r2, r7
 8008a54:	193b      	adds	r3, r7, r4
 8008a56:	0011      	movs	r1, r2
 8008a58:	0018      	movs	r0, r3
 8008a5a:	f000 fc11 	bl	8009280 <astronode_transport_send_receive>
 8008a5e:	0003      	movs	r3, r0
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d111      	bne.n	8008a88 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8008a64:	4b0a      	ldr	r3, [pc, #40]	; (8008a90 <astronode_send_cmd_cr+0x70>)
 8008a66:	195b      	adds	r3, r3, r5
 8008a68:	19db      	adds	r3, r3, r7
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	2bc8      	cmp	r3, #200	; 0xc8
 8008a6e:	d107      	bne.n	8008a80 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8008a70:	4b08      	ldr	r3, [pc, #32]	; (8008a94 <astronode_send_cmd_cr+0x74>)
 8008a72:	2200      	movs	r2, #0
 8008a74:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8008a76:	4b08      	ldr	r3, [pc, #32]	; (8008a98 <astronode_send_cmd_cr+0x78>)
 8008a78:	0018      	movs	r0, r3
 8008a7a:	f7fa f9ef 	bl	8002e5c <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8008a7e:	e003      	b.n	8008a88 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8008a80:	4b06      	ldr	r3, [pc, #24]	; (8008a9c <astronode_send_cmd_cr+0x7c>)
 8008a82:	0018      	movs	r0, r3
 8008a84:	f7fa f9ea 	bl	8002e5c <send_debug_logs>
}
 8008a88:	46c0      	nop			; (mov r8, r8)
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	b064      	add	sp, #400	; 0x190
 8008a8e:	bdb0      	pop	{r4, r5, r7, pc}
 8008a90:	fffffe70 	.word	0xfffffe70
 8008a94:	20000bb2 	.word	0x20000bb2
 8008a98:	08013e78 	.word	0x08013e78
 8008a9c:	08013e9c 	.word	0x08013e9c

08008aa0 <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8008aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008aa2:	4cac      	ldr	r4, [pc, #688]	; (8008d54 <astronode_send_cmd_rr+0x2b4>)
 8008aa4:	44a5      	add	sp, r4
 8008aa6:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008aa8:	218c      	movs	r1, #140	; 0x8c
 8008aaa:	0049      	lsls	r1, r1, #1
 8008aac:	2318      	movs	r3, #24
 8008aae:	18cb      	adds	r3, r1, r3
 8008ab0:	19db      	adds	r3, r3, r7
 8008ab2:	0018      	movs	r0, r3
 8008ab4:	23c6      	movs	r3, #198	; 0xc6
 8008ab6:	001a      	movs	r2, r3
 8008ab8:	2100      	movs	r1, #0
 8008aba:	f003 fc83 	bl	800c3c4 <memset>
    astronode_app_msg_t answer = {0};
 8008abe:	4ba6      	ldr	r3, [pc, #664]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008ac0:	26f8      	movs	r6, #248	; 0xf8
 8008ac2:	0076      	lsls	r6, r6, #1
 8008ac4:	199b      	adds	r3, r3, r6
 8008ac6:	2218      	movs	r2, #24
 8008ac8:	4694      	mov	ip, r2
 8008aca:	44bc      	add	ip, r7
 8008acc:	4463      	add	r3, ip
 8008ace:	0018      	movs	r0, r3
 8008ad0:	23c6      	movs	r3, #198	; 0xc6
 8008ad2:	001a      	movs	r2, r3
 8008ad4:	2100      	movs	r1, #0
 8008ad6:	f003 fc75 	bl	800c3c4 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8008ada:	218c      	movs	r1, #140	; 0x8c
 8008adc:	0049      	lsls	r1, r1, #1
 8008ade:	2318      	movs	r3, #24
 8008ae0:	18cb      	adds	r3, r1, r3
 8008ae2:	19db      	adds	r3, r3, r7
 8008ae4:	2247      	movs	r2, #71	; 0x47
 8008ae6:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008ae8:	2350      	movs	r3, #80	; 0x50
 8008aea:	2218      	movs	r2, #24
 8008aec:	189b      	adds	r3, r3, r2
 8008aee:	19da      	adds	r2, r3, r7
 8008af0:	2318      	movs	r3, #24
 8008af2:	18cb      	adds	r3, r1, r3
 8008af4:	19db      	adds	r3, r3, r7
 8008af6:	0011      	movs	r1, r2
 8008af8:	0018      	movs	r0, r3
 8008afa:	f000 fbc1 	bl	8009280 <astronode_transport_send_receive>
 8008afe:	0003      	movs	r3, r0
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d000      	beq.n	8008b06 <astronode_send_cmd_rr+0x66>
 8008b04:	e121      	b.n	8008d4a <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8008b06:	4b94      	ldr	r3, [pc, #592]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008b08:	199b      	adds	r3, r3, r6
 8008b0a:	2218      	movs	r2, #24
 8008b0c:	4694      	mov	ip, r2
 8008b0e:	44bc      	add	ip, r7
 8008b10:	4463      	add	r3, ip
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	2bc7      	cmp	r3, #199	; 0xc7
 8008b16:	d000      	beq.n	8008b1a <astronode_send_cmd_rr+0x7a>
 8008b18:	e113      	b.n	8008d42 <astronode_send_cmd_rr+0x2a2>
        {
 8008b1a:	466b      	mov	r3, sp
 8008b1c:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8008b1e:	4b8f      	ldr	r3, [pc, #572]	; (8008d5c <astronode_send_cmd_rr+0x2bc>)
 8008b20:	0018      	movs	r0, r3
 8008b22:	f7fa f99b 	bl	8002e5c <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8008b26:	4b8c      	ldr	r3, [pc, #560]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008b28:	21f8      	movs	r1, #248	; 0xf8
 8008b2a:	0049      	lsls	r1, r1, #1
 8008b2c:	185b      	adds	r3, r3, r1
 8008b2e:	2218      	movs	r2, #24
 8008b30:	4694      	mov	ip, r2
 8008b32:	44bc      	add	ip, r7
 8008b34:	4463      	add	r3, ip
 8008b36:	785b      	ldrb	r3, [r3, #1]
 8008b38:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8008b3a:	4b87      	ldr	r3, [pc, #540]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008b3c:	185b      	adds	r3, r3, r1
 8008b3e:	2018      	movs	r0, #24
 8008b40:	4684      	mov	ip, r0
 8008b42:	44bc      	add	ip, r7
 8008b44:	4463      	add	r3, ip
 8008b46:	789b      	ldrb	r3, [r3, #2]
 8008b48:	021b      	lsls	r3, r3, #8
 8008b4a:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8008b4c:	4b82      	ldr	r3, [pc, #520]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008b4e:	185b      	adds	r3, r3, r1
 8008b50:	2018      	movs	r0, #24
 8008b52:	4684      	mov	ip, r0
 8008b54:	44bc      	add	ip, r7
 8008b56:	4463      	add	r3, ip
 8008b58:	78db      	ldrb	r3, [r3, #3]
 8008b5a:	041b      	lsls	r3, r3, #16
 8008b5c:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8008b5e:	4b7e      	ldr	r3, [pc, #504]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008b60:	185b      	adds	r3, r3, r1
 8008b62:	2118      	movs	r1, #24
 8008b64:	468c      	mov	ip, r1
 8008b66:	44bc      	add	ip, r7
 8008b68:	4463      	add	r3, ip
 8008b6a:	791b      	ldrb	r3, [r3, #4]
 8008b6c:	061b      	lsls	r3, r3, #24
 8008b6e:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008b70:	22f4      	movs	r2, #244	; 0xf4
 8008b72:	0052      	lsls	r2, r2, #1
 8008b74:	2118      	movs	r1, #24
 8008b76:	1851      	adds	r1, r2, r1
 8008b78:	19c8      	adds	r0, r1, r7
 8008b7a:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8008b7c:	2318      	movs	r3, #24
 8008b7e:	18d3      	adds	r3, r2, r3
 8008b80:	19db      	adds	r3, r3, r7
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	4976      	ldr	r1, [pc, #472]	; (8008d60 <astronode_send_cmd_rr+0x2c0>)
 8008b86:	2318      	movs	r3, #24
 8008b88:	18fb      	adds	r3, r7, r3
 8008b8a:	0018      	movs	r0, r3
 8008b8c:	f003 fb84 	bl	800c298 <sprintf>
            send_debug_logs(str);
 8008b90:	2318      	movs	r3, #24
 8008b92:	18fb      	adds	r3, r7, r3
 8008b94:	0018      	movs	r0, r3
 8008b96:	f7fa f961 	bl	8002e5c <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8008b9a:	4b6f      	ldr	r3, [pc, #444]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008b9c:	21f8      	movs	r1, #248	; 0xf8
 8008b9e:	0049      	lsls	r1, r1, #1
 8008ba0:	185b      	adds	r3, r3, r1
 8008ba2:	2218      	movs	r2, #24
 8008ba4:	4694      	mov	ip, r2
 8008ba6:	44bc      	add	ip, r7
 8008ba8:	4463      	add	r3, ip
 8008baa:	22c4      	movs	r2, #196	; 0xc4
 8008bac:	5a9b      	ldrh	r3, [r3, r2]
 8008bae:	2b2c      	cmp	r3, #44	; 0x2c
 8008bb0:	d00e      	beq.n	8008bd0 <astronode_send_cmd_rr+0x130>
 8008bb2:	4b69      	ldr	r3, [pc, #420]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008bb4:	185b      	adds	r3, r3, r1
 8008bb6:	2218      	movs	r2, #24
 8008bb8:	4694      	mov	ip, r2
 8008bba:	44bc      	add	ip, r7
 8008bbc:	4463      	add	r3, ip
 8008bbe:	22c4      	movs	r2, #196	; 0xc4
 8008bc0:	5a9b      	ldrh	r3, [r3, r2]
 8008bc2:	2b0c      	cmp	r3, #12
 8008bc4:	d004      	beq.n	8008bd0 <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 8008bc6:	4b67      	ldr	r3, [pc, #412]	; (8008d64 <astronode_send_cmd_rr+0x2c4>)
 8008bc8:	0018      	movs	r0, r3
 8008bca:	f7fa f947 	bl	8002e5c <send_debug_logs>
                return;
 8008bce:	e0b6      	b.n	8008d3e <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 8008bd0:	4b61      	ldr	r3, [pc, #388]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008bd2:	22f8      	movs	r2, #248	; 0xf8
 8008bd4:	0052      	lsls	r2, r2, #1
 8008bd6:	189b      	adds	r3, r3, r2
 8008bd8:	2218      	movs	r2, #24
 8008bda:	4694      	mov	ip, r2
 8008bdc:	44bc      	add	ip, r7
 8008bde:	4463      	add	r3, ip
 8008be0:	22c4      	movs	r2, #196	; 0xc4
 8008be2:	5a9b      	ldrh	r3, [r3, r2]
 8008be4:	001a      	movs	r2, r3
 8008be6:	3a01      	subs	r2, #1
 8008be8:	21f2      	movs	r1, #242	; 0xf2
 8008bea:	0049      	lsls	r1, r1, #1
 8008bec:	2018      	movs	r0, #24
 8008bee:	1809      	adds	r1, r1, r0
 8008bf0:	19c9      	adds	r1, r1, r7
 8008bf2:	600a      	str	r2, [r1, #0]
 8008bf4:	001c      	movs	r4, r3
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	0015      	movs	r5, r2
 8008bfa:	0020      	movs	r0, r4
 8008bfc:	0029      	movs	r1, r5
 8008bfe:	0004      	movs	r4, r0
 8008c00:	0f62      	lsrs	r2, r4, #29
 8008c02:	000c      	movs	r4, r1
 8008c04:	00e4      	lsls	r4, r4, #3
 8008c06:	617c      	str	r4, [r7, #20]
 8008c08:	697c      	ldr	r4, [r7, #20]
 8008c0a:	4314      	orrs	r4, r2
 8008c0c:	617c      	str	r4, [r7, #20]
 8008c0e:	0001      	movs	r1, r0
 8008c10:	00c9      	lsls	r1, r1, #3
 8008c12:	6139      	str	r1, [r7, #16]
 8008c14:	603b      	str	r3, [r7, #0]
 8008c16:	2200      	movs	r2, #0
 8008c18:	607a      	str	r2, [r7, #4]
 8008c1a:	6838      	ldr	r0, [r7, #0]
 8008c1c:	6879      	ldr	r1, [r7, #4]
 8008c1e:	0004      	movs	r4, r0
 8008c20:	0f62      	lsrs	r2, r4, #29
 8008c22:	000c      	movs	r4, r1
 8008c24:	00e4      	lsls	r4, r4, #3
 8008c26:	60fc      	str	r4, [r7, #12]
 8008c28:	68fc      	ldr	r4, [r7, #12]
 8008c2a:	4314      	orrs	r4, r2
 8008c2c:	60fc      	str	r4, [r7, #12]
 8008c2e:	0001      	movs	r1, r0
 8008c30:	00ca      	lsls	r2, r1, #3
 8008c32:	60ba      	str	r2, [r7, #8]
 8008c34:	3307      	adds	r3, #7
 8008c36:	08db      	lsrs	r3, r3, #3
 8008c38:	00db      	lsls	r3, r3, #3
 8008c3a:	4669      	mov	r1, sp
 8008c3c:	1acb      	subs	r3, r1, r3
 8008c3e:	469d      	mov	sp, r3
 8008c40:	466b      	mov	r3, sp
 8008c42:	3300      	adds	r3, #0
 8008c44:	20f0      	movs	r0, #240	; 0xf0
 8008c46:	0040      	lsls	r0, r0, #1
 8008c48:	2218      	movs	r2, #24
 8008c4a:	1882      	adds	r2, r0, r2
 8008c4c:	19d1      	adds	r1, r2, r7
 8008c4e:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008c50:	4b41      	ldr	r3, [pc, #260]	; (8008d58 <astronode_send_cmd_rr+0x2b8>)
 8008c52:	22f8      	movs	r2, #248	; 0xf8
 8008c54:	0052      	lsls	r2, r2, #1
 8008c56:	189b      	adds	r3, r3, r2
 8008c58:	2218      	movs	r2, #24
 8008c5a:	4694      	mov	ip, r2
 8008c5c:	44bc      	add	ip, r7
 8008c5e:	4463      	add	r3, ip
 8008c60:	22c4      	movs	r2, #196	; 0xc4
 8008c62:	5a9b      	ldrh	r3, [r3, r2]
 8008c64:	3b03      	subs	r3, #3
 8008c66:	0019      	movs	r1, r3
 8008c68:	2350      	movs	r3, #80	; 0x50
 8008c6a:	2218      	movs	r2, #24
 8008c6c:	189b      	adds	r3, r3, r2
 8008c6e:	19db      	adds	r3, r3, r7
 8008c70:	3305      	adds	r3, #5
 8008c72:	4a3d      	ldr	r2, [pc, #244]	; (8008d68 <astronode_send_cmd_rr+0x2c8>)
 8008c74:	2418      	movs	r4, #24
 8008c76:	1900      	adds	r0, r0, r4
 8008c78:	19c0      	adds	r0, r0, r7
 8008c7a:	6800      	ldr	r0, [r0, #0]
 8008c7c:	f003 fad8 	bl	800c230 <snprintf>
 8008c80:	0002      	movs	r2, r0
 8008c82:	23ef      	movs	r3, #239	; 0xef
 8008c84:	005b      	lsls	r3, r3, #1
 8008c86:	2118      	movs	r1, #24
 8008c88:	185b      	adds	r3, r3, r1
 8008c8a:	19db      	adds	r3, r3, r7
 8008c8c:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008c8e:	23f0      	movs	r3, #240	; 0xf0
 8008c90:	33ff      	adds	r3, #255	; 0xff
 8008c92:	2218      	movs	r2, #24
 8008c94:	189b      	adds	r3, r3, r2
 8008c96:	19db      	adds	r3, r3, r7
 8008c98:	2200      	movs	r2, #0
 8008c9a:	701a      	strb	r2, [r3, #0]
 8008c9c:	e024      	b.n	8008ce8 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8008c9e:	23f0      	movs	r3, #240	; 0xf0
 8008ca0:	33ff      	adds	r3, #255	; 0xff
 8008ca2:	2218      	movs	r2, #24
 8008ca4:	189b      	adds	r3, r3, r2
 8008ca6:	19db      	adds	r3, r3, r7
 8008ca8:	781b      	ldrb	r3, [r3, #0]
 8008caa:	22f0      	movs	r2, #240	; 0xf0
 8008cac:	0052      	lsls	r2, r2, #1
 8008cae:	2118      	movs	r1, #24
 8008cb0:	1852      	adds	r2, r2, r1
 8008cb2:	19d2      	adds	r2, r2, r7
 8008cb4:	6812      	ldr	r2, [r2, #0]
 8008cb6:	5cd3      	ldrb	r3, [r2, r3]
 8008cb8:	1c5a      	adds	r2, r3, #1
 8008cba:	4b2c      	ldr	r3, [pc, #176]	; (8008d6c <astronode_send_cmd_rr+0x2cc>)
 8008cbc:	18d3      	adds	r3, r2, r3
 8008cbe:	781b      	ldrb	r3, [r3, #0]
 8008cc0:	001a      	movs	r2, r3
 8008cc2:	2397      	movs	r3, #151	; 0x97
 8008cc4:	4013      	ands	r3, r2
 8008cc6:	d104      	bne.n	8008cd2 <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 8008cc8:	4b29      	ldr	r3, [pc, #164]	; (8008d70 <astronode_send_cmd_rr+0x2d0>)
 8008cca:	0018      	movs	r0, r3
 8008ccc:	f7fa f8c6 	bl	8002e5c <send_debug_logs>
                    return;
 8008cd0:	e035      	b.n	8008d3e <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 8008cd2:	21f0      	movs	r1, #240	; 0xf0
 8008cd4:	31ff      	adds	r1, #255	; 0xff
 8008cd6:	2318      	movs	r3, #24
 8008cd8:	18cb      	adds	r3, r1, r3
 8008cda:	19db      	adds	r3, r3, r7
 8008cdc:	781a      	ldrb	r2, [r3, #0]
 8008cde:	2318      	movs	r3, #24
 8008ce0:	18cb      	adds	r3, r1, r3
 8008ce2:	19db      	adds	r3, r3, r7
 8008ce4:	3201      	adds	r2, #1
 8008ce6:	701a      	strb	r2, [r3, #0]
 8008ce8:	23f0      	movs	r3, #240	; 0xf0
 8008cea:	33ff      	adds	r3, #255	; 0xff
 8008cec:	2218      	movs	r2, #24
 8008cee:	189b      	adds	r3, r3, r2
 8008cf0:	19db      	adds	r3, r3, r7
 8008cf2:	781b      	ldrb	r3, [r3, #0]
 8008cf4:	b29b      	uxth	r3, r3
 8008cf6:	22ef      	movs	r2, #239	; 0xef
 8008cf8:	0052      	lsls	r2, r2, #1
 8008cfa:	2118      	movs	r1, #24
 8008cfc:	1852      	adds	r2, r2, r1
 8008cfe:	19d2      	adds	r2, r2, r7
 8008d00:	8812      	ldrh	r2, [r2, #0]
 8008d02:	429a      	cmp	r2, r3
 8008d04:	d8cb      	bhi.n	8008c9e <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 8008d06:	4b1b      	ldr	r3, [pc, #108]	; (8008d74 <astronode_send_cmd_rr+0x2d4>)
 8008d08:	0018      	movs	r0, r3
 8008d0a:	f7fa f8a7 	bl	8002e5c <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8008d0e:	2350      	movs	r3, #80	; 0x50
 8008d10:	2218      	movs	r2, #24
 8008d12:	189b      	adds	r3, r3, r2
 8008d14:	19db      	adds	r3, r3, r7
 8008d16:	1d5a      	adds	r2, r3, #5
 8008d18:	4917      	ldr	r1, [pc, #92]	; (8008d78 <astronode_send_cmd_rr+0x2d8>)
 8008d1a:	24f0      	movs	r4, #240	; 0xf0
 8008d1c:	0064      	lsls	r4, r4, #1
 8008d1e:	2318      	movs	r3, #24
 8008d20:	18e3      	adds	r3, r4, r3
 8008d22:	19db      	adds	r3, r3, r7
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	0018      	movs	r0, r3
 8008d28:	f003 fab6 	bl	800c298 <sprintf>
            send_debug_logs(command_content);
 8008d2c:	2318      	movs	r3, #24
 8008d2e:	18e3      	adds	r3, r4, r3
 8008d30:	19db      	adds	r3, r3, r7
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	0018      	movs	r0, r3
 8008d36:	f7fa f891 	bl	8002e5c <send_debug_logs>
 8008d3a:	46b5      	mov	sp, r6
 8008d3c:	e005      	b.n	8008d4a <astronode_send_cmd_rr+0x2aa>
                return;
 8008d3e:	46b5      	mov	sp, r6
 8008d40:	e003      	b.n	8008d4a <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 8008d42:	4b0e      	ldr	r3, [pc, #56]	; (8008d7c <astronode_send_cmd_rr+0x2dc>)
 8008d44:	0018      	movs	r0, r3
 8008d46:	f7fa f889 	bl	8002e5c <send_debug_logs>
        }
    }
}
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	2383      	movs	r3, #131	; 0x83
 8008d4e:	009b      	lsls	r3, r3, #2
 8008d50:	449d      	add	sp, r3
 8008d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d54:	fffffdf4 	.word	0xfffffdf4
 8008d58:	fffffe60 	.word	0xfffffe60
 8008d5c:	08013eb4 	.word	0x08013eb4
 8008d60:	08013ed0 	.word	0x08013ed0
 8008d64:	08013f20 	.word	0x08013f20
 8008d68:	08013560 	.word	0x08013560
 8008d6c:	08014940 	.word	0x08014940
 8008d70:	08013f34 	.word	0x08013f34
 8008d74:	08013f60 	.word	0x08013f60
 8008d78:	08013f78 	.word	0x08013f78
 8008d7c:	08013f7c 	.word	0x08013f7c

08008d80 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008d84:	4b02      	ldr	r3, [pc, #8]	; (8008d90 <is_sak_available+0x10>)
 8008d86:	781b      	ldrb	r3, [r3, #0]
}
 8008d88:	0018      	movs	r0, r3
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	46c0      	nop			; (mov r8, r8)
 8008d90:	20000bb0 	.word	0x20000bb0

08008d94 <is_astronode_reset>:

bool is_astronode_reset()
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8008d98:	4b02      	ldr	r3, [pc, #8]	; (8008da4 <is_astronode_reset+0x10>)
 8008d9a:	781b      	ldrb	r3, [r3, #0]
}
 8008d9c:	0018      	movs	r0, r3
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	46c0      	nop			; (mov r8, r8)
 8008da4:	20000bb1 	.word	0x20000bb1

08008da8 <is_command_available>:

bool is_command_available()
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8008dac:	4b02      	ldr	r3, [pc, #8]	; (8008db8 <is_command_available+0x10>)
 8008dae:	781b      	ldrb	r3, [r3, #0]
}
 8008db0:	0018      	movs	r0, r3
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	46c0      	nop			; (mov r8, r8)
 8008db8:	20000bb2 	.word	0x20000bb2

08008dbc <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b082      	sub	sp, #8
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	0002      	movs	r2, r0
 8008dc4:	6039      	str	r1, [r7, #0]
 8008dc6:	1dfb      	adds	r3, r7, #7
 8008dc8:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8008dca:	1dfb      	adds	r3, r7, #7
 8008dcc:	781b      	ldrb	r3, [r3, #0]
 8008dce:	2b2f      	cmp	r3, #47	; 0x2f
 8008dd0:	d90b      	bls.n	8008dea <ascii_to_value+0x2e>
 8008dd2:	1dfb      	adds	r3, r7, #7
 8008dd4:	781b      	ldrb	r3, [r3, #0]
 8008dd6:	2b39      	cmp	r3, #57	; 0x39
 8008dd8:	d807      	bhi.n	8008dea <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8008dda:	1dfb      	adds	r3, r7, #7
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	3b30      	subs	r3, #48	; 0x30
 8008de0:	b2da      	uxtb	r2, r3
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	701a      	strb	r2, [r3, #0]
        return true;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e010      	b.n	8008e0c <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008dea:	1dfb      	adds	r3, r7, #7
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	2b40      	cmp	r3, #64	; 0x40
 8008df0:	d90b      	bls.n	8008e0a <ascii_to_value+0x4e>
 8008df2:	1dfb      	adds	r3, r7, #7
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	2b46      	cmp	r3, #70	; 0x46
 8008df8:	d807      	bhi.n	8008e0a <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008dfa:	1dfb      	adds	r3, r7, #7
 8008dfc:	781b      	ldrb	r3, [r3, #0]
 8008dfe:	3b37      	subs	r3, #55	; 0x37
 8008e00:	b2da      	uxtb	r2, r3
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	701a      	strb	r2, [r3, #0]
        return true;
 8008e06:	2301      	movs	r3, #1
 8008e08:	e000      	b.n	8008e0c <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008e0a:	2300      	movs	r3, #0
    }
}
 8008e0c:	0018      	movs	r0, r3
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	b002      	add	sp, #8
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008e1e:	250e      	movs	r5, #14
 8008e20:	197b      	adds	r3, r7, r5
 8008e22:	2200      	movs	r2, #0
 8008e24:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008e26:	197b      	adds	r3, r7, r5
 8008e28:	881b      	ldrh	r3, [r3, #0]
 8008e2a:	197a      	adds	r2, r7, r5
 8008e2c:	1c59      	adds	r1, r3, #1
 8008e2e:	8011      	strh	r1, [r2, #0]
 8008e30:	001a      	movs	r2, r3
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	189b      	adds	r3, r3, r2
 8008e36:	2202      	movs	r2, #2
 8008e38:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	260a      	movs	r6, #10
 8008e3e:	19bc      	adds	r4, r7, r6
 8008e40:	4a44      	ldr	r2, [pc, #272]	; (8008f54 <astronode_create_request_transport+0x140>)
 8008e42:	2101      	movs	r1, #1
 8008e44:	0018      	movs	r0, r3
 8008e46:	f000 fa7d 	bl	8009344 <calculate_crc>
 8008e4a:	0003      	movs	r3, r0
 8008e4c:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	1c58      	adds	r0, r3, #1
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	22c4      	movs	r2, #196	; 0xc4
 8008e56:	5a99      	ldrh	r1, [r3, r2]
 8008e58:	19bc      	adds	r4, r7, r6
 8008e5a:	19bb      	adds	r3, r7, r6
 8008e5c:	881b      	ldrh	r3, [r3, #0]
 8008e5e:	001a      	movs	r2, r3
 8008e60:	f000 fa70 	bl	8009344 <calculate_crc>
 8008e64:	0003      	movs	r3, r0
 8008e66:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008e68:	19bb      	adds	r3, r7, r6
 8008e6a:	881b      	ldrh	r3, [r3, #0]
 8008e6c:	021b      	lsls	r3, r3, #8
 8008e6e:	b21a      	sxth	r2, r3
 8008e70:	0031      	movs	r1, r6
 8008e72:	19bb      	adds	r3, r7, r6
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	0a1b      	lsrs	r3, r3, #8
 8008e78:	b29b      	uxth	r3, r3
 8008e7a:	b21b      	sxth	r3, r3
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	b21a      	sxth	r2, r3
 8008e80:	187b      	adds	r3, r7, r1
 8008e82:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	7818      	ldrb	r0, [r3, #0]
 8008e88:	197b      	adds	r3, r7, r5
 8008e8a:	881b      	ldrh	r3, [r3, #0]
 8008e8c:	683a      	ldr	r2, [r7, #0]
 8008e8e:	18d3      	adds	r3, r2, r3
 8008e90:	0019      	movs	r1, r3
 8008e92:	f000 fbeb 	bl	800966c <uint8_to_ascii_buffer>
    index += 2;
 8008e96:	197b      	adds	r3, r7, r5
 8008e98:	197a      	adds	r2, r7, r5
 8008e9a:	8812      	ldrh	r2, [r2, #0]
 8008e9c:	3202      	adds	r2, #2
 8008e9e:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008ea0:	230c      	movs	r3, #12
 8008ea2:	18fb      	adds	r3, r7, r3
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	801a      	strh	r2, [r3, #0]
 8008ea8:	e017      	b.n	8008eda <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008eaa:	240c      	movs	r4, #12
 8008eac:	193b      	adds	r3, r7, r4
 8008eae:	881b      	ldrh	r3, [r3, #0]
 8008eb0:	687a      	ldr	r2, [r7, #4]
 8008eb2:	18d3      	adds	r3, r2, r3
 8008eb4:	7858      	ldrb	r0, [r3, #1]
 8008eb6:	250e      	movs	r5, #14
 8008eb8:	197b      	adds	r3, r7, r5
 8008eba:	881b      	ldrh	r3, [r3, #0]
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	18d3      	adds	r3, r2, r3
 8008ec0:	0019      	movs	r1, r3
 8008ec2:	f000 fbd3 	bl	800966c <uint8_to_ascii_buffer>
        index += 2;
 8008ec6:	197b      	adds	r3, r7, r5
 8008ec8:	197a      	adds	r2, r7, r5
 8008eca:	8812      	ldrh	r2, [r2, #0]
 8008ecc:	3202      	adds	r2, #2
 8008ece:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008ed0:	193b      	adds	r3, r7, r4
 8008ed2:	881a      	ldrh	r2, [r3, #0]
 8008ed4:	193b      	adds	r3, r7, r4
 8008ed6:	3201      	adds	r2, #1
 8008ed8:	801a      	strh	r2, [r3, #0]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	22c4      	movs	r2, #196	; 0xc4
 8008ede:	5a9b      	ldrh	r3, [r3, r2]
 8008ee0:	220c      	movs	r2, #12
 8008ee2:	18ba      	adds	r2, r7, r2
 8008ee4:	8812      	ldrh	r2, [r2, #0]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d3df      	bcc.n	8008eaa <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008eea:	250a      	movs	r5, #10
 8008eec:	197b      	adds	r3, r7, r5
 8008eee:	881b      	ldrh	r3, [r3, #0]
 8008ef0:	0a1b      	lsrs	r3, r3, #8
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	b2d8      	uxtb	r0, r3
 8008ef6:	240e      	movs	r4, #14
 8008ef8:	193b      	adds	r3, r7, r4
 8008efa:	881b      	ldrh	r3, [r3, #0]
 8008efc:	683a      	ldr	r2, [r7, #0]
 8008efe:	18d3      	adds	r3, r2, r3
 8008f00:	0019      	movs	r1, r3
 8008f02:	f000 fbb3 	bl	800966c <uint8_to_ascii_buffer>
    index += 2;
 8008f06:	0021      	movs	r1, r4
 8008f08:	187b      	adds	r3, r7, r1
 8008f0a:	187a      	adds	r2, r7, r1
 8008f0c:	8812      	ldrh	r2, [r2, #0]
 8008f0e:	3202      	adds	r2, #2
 8008f10:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8008f12:	197b      	adds	r3, r7, r5
 8008f14:	881b      	ldrh	r3, [r3, #0]
 8008f16:	b2d8      	uxtb	r0, r3
 8008f18:	000c      	movs	r4, r1
 8008f1a:	187b      	adds	r3, r7, r1
 8008f1c:	881b      	ldrh	r3, [r3, #0]
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	18d3      	adds	r3, r2, r3
 8008f22:	0019      	movs	r1, r3
 8008f24:	f000 fba2 	bl	800966c <uint8_to_ascii_buffer>
    index += 2;
 8008f28:	0020      	movs	r0, r4
 8008f2a:	183b      	adds	r3, r7, r0
 8008f2c:	183a      	adds	r2, r7, r0
 8008f2e:	8812      	ldrh	r2, [r2, #0]
 8008f30:	3202      	adds	r2, #2
 8008f32:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008f34:	183b      	adds	r3, r7, r0
 8008f36:	881b      	ldrh	r3, [r3, #0]
 8008f38:	183a      	adds	r2, r7, r0
 8008f3a:	1c59      	adds	r1, r3, #1
 8008f3c:	8011      	strh	r1, [r2, #0]
 8008f3e:	001a      	movs	r2, r3
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	189b      	adds	r3, r3, r2
 8008f44:	2203      	movs	r2, #3
 8008f46:	701a      	strb	r2, [r3, #0]

    return index;
 8008f48:	183b      	adds	r3, r7, r0
 8008f4a:	881b      	ldrh	r3, [r3, #0]
}
 8008f4c:	0018      	movs	r0, r3
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	b005      	add	sp, #20
 8008f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f54:	0000ffff 	.word	0x0000ffff

08008f58 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f5a:	b089      	sub	sp, #36	; 0x24
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	607a      	str	r2, [r7, #4]
 8008f62:	230a      	movs	r3, #10
 8008f64:	18fb      	adds	r3, r7, r3
 8008f66:	1c0a      	adds	r2, r1, #0
 8008f68:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	2b02      	cmp	r3, #2
 8008f70:	d005      	beq.n	8008f7e <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8008f72:	4bbd      	ldr	r3, [pc, #756]	; (8009268 <astronode_decode_answer_transport+0x310>)
 8008f74:	0018      	movs	r0, r3
 8008f76:	f7f9 ff71 	bl	8002e5c <send_debug_logs>
        return RS_FAILURE;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	e170      	b.n	8009260 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 8008f7e:	210a      	movs	r1, #10
 8008f80:	187b      	adds	r3, r7, r1
 8008f82:	881b      	ldrh	r3, [r3, #0]
 8008f84:	2201      	movs	r2, #1
 8008f86:	4013      	ands	r3, r2
 8008f88:	b29b      	uxth	r3, r3
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d103      	bne.n	8008f96 <astronode_decode_answer_transport+0x3e>
 8008f8e:	187b      	adds	r3, r7, r1
 8008f90:	881b      	ldrh	r3, [r3, #0]
 8008f92:	2b07      	cmp	r3, #7
 8008f94:	d805      	bhi.n	8008fa2 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 8008f96:	4bb5      	ldr	r3, [pc, #724]	; (800926c <astronode_decode_answer_transport+0x314>)
 8008f98:	0018      	movs	r0, r3
 8008f9a:	f7f9 ff5f 	bl	8002e5c <send_debug_logs>
        return RS_FAILURE;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	e15e      	b.n	8009260 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8008fa2:	230a      	movs	r3, #10
 8008fa4:	18fb      	adds	r3, r7, r3
 8008fa6:	881b      	ldrh	r3, [r3, #0]
 8008fa8:	3b08      	subs	r3, #8
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	da00      	bge.n	8008fb0 <astronode_decode_answer_transport+0x58>
 8008fae:	3301      	adds	r3, #1
 8008fb0:	105b      	asrs	r3, r3, #1
 8008fb2:	b299      	uxth	r1, r3
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	22c4      	movs	r2, #196	; 0xc4
 8008fb8:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 8008fba:	230a      	movs	r3, #10
 8008fbc:	18fb      	adds	r3, r7, r3
 8008fbe:	881b      	ldrh	r3, [r3, #0]
 8008fc0:	3b01      	subs	r3, #1
 8008fc2:	68fa      	ldr	r2, [r7, #12]
 8008fc4:	18d3      	adds	r3, r2, r3
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	2b03      	cmp	r3, #3
 8008fca:	d005      	beq.n	8008fd8 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 8008fcc:	4ba8      	ldr	r3, [pc, #672]	; (8009270 <astronode_decode_answer_transport+0x318>)
 8008fce:	0018      	movs	r0, r3
 8008fd0:	f7f9 ff44 	bl	8002e5c <send_debug_logs>
        return RS_FAILURE;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	e143      	b.n	8009260 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008fd8:	2117      	movs	r1, #23
 8008fda:	187b      	adds	r3, r7, r1
 8008fdc:	2200      	movs	r2, #0
 8008fde:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 8008fe0:	2416      	movs	r4, #22
 8008fe2:	193b      	adds	r3, r7, r4
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	3301      	adds	r3, #1
 8008fec:	781b      	ldrb	r3, [r3, #0]
 8008fee:	187a      	adds	r2, r7, r1
 8008ff0:	0011      	movs	r1, r2
 8008ff2:	0018      	movs	r0, r3
 8008ff4:	f7ff fee2 	bl	8008dbc <ascii_to_value>
 8008ff8:	0003      	movs	r3, r0
 8008ffa:	001a      	movs	r2, r3
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	4053      	eors	r3, r2
 8009000:	b2db      	uxtb	r3, r3
 8009002:	2b00      	cmp	r3, #0
 8009004:	d10e      	bne.n	8009024 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	3302      	adds	r3, #2
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	193a      	adds	r2, r7, r4
 800900e:	0011      	movs	r1, r2
 8009010:	0018      	movs	r0, r3
 8009012:	f7ff fed3 	bl	8008dbc <ascii_to_value>
 8009016:	0003      	movs	r3, r0
 8009018:	001a      	movs	r2, r3
 800901a:	2301      	movs	r3, #1
 800901c:	4053      	eors	r3, r2
 800901e:	b2db      	uxtb	r3, r3
 8009020:	2b00      	cmp	r3, #0
 8009022:	d005      	beq.n	8009030 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8009024:	4b93      	ldr	r3, [pc, #588]	; (8009274 <astronode_decode_answer_transport+0x31c>)
 8009026:	0018      	movs	r0, r3
 8009028:	f7f9 ff18 	bl	8002e5c <send_debug_logs>
        return RS_FAILURE;
 800902c:	2300      	movs	r3, #0
 800902e:	e117      	b.n	8009260 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8009030:	2317      	movs	r3, #23
 8009032:	18fb      	adds	r3, r7, r3
 8009034:	781b      	ldrb	r3, [r3, #0]
 8009036:	011b      	lsls	r3, r3, #4
 8009038:	b2da      	uxtb	r2, r3
 800903a:	2316      	movs	r3, #22
 800903c:	18fb      	adds	r3, r7, r3
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	18d3      	adds	r3, r2, r3
 8009042:	b2da      	uxtb	r2, r3
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8009048:	231e      	movs	r3, #30
 800904a:	18fb      	adds	r3, r7, r3
 800904c:	2203      	movs	r2, #3
 800904e:	801a      	strh	r2, [r3, #0]
 8009050:	231c      	movs	r3, #28
 8009052:	18fb      	adds	r3, r7, r3
 8009054:	2200      	movs	r2, #0
 8009056:	801a      	strh	r2, [r3, #0]
 8009058:	e045      	b.n	80090e6 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 800905a:	241e      	movs	r4, #30
 800905c:	193b      	adds	r3, r7, r4
 800905e:	881b      	ldrh	r3, [r3, #0]
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	18d3      	adds	r3, r2, r3
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	2217      	movs	r2, #23
 8009068:	18ba      	adds	r2, r7, r2
 800906a:	0011      	movs	r1, r2
 800906c:	0018      	movs	r0, r3
 800906e:	f7ff fea5 	bl	8008dbc <ascii_to_value>
 8009072:	0003      	movs	r3, r0
 8009074:	001a      	movs	r2, r3
 8009076:	2301      	movs	r3, #1
 8009078:	4053      	eors	r3, r2
 800907a:	b2db      	uxtb	r3, r3
 800907c:	2b00      	cmp	r3, #0
 800907e:	d112      	bne.n	80090a6 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8009080:	193b      	adds	r3, r7, r4
 8009082:	881b      	ldrh	r3, [r3, #0]
 8009084:	3301      	adds	r3, #1
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	18d3      	adds	r3, r2, r3
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	2216      	movs	r2, #22
 800908e:	18ba      	adds	r2, r7, r2
 8009090:	0011      	movs	r1, r2
 8009092:	0018      	movs	r0, r3
 8009094:	f7ff fe92 	bl	8008dbc <ascii_to_value>
 8009098:	0003      	movs	r3, r0
 800909a:	001a      	movs	r2, r3
 800909c:	2301      	movs	r3, #1
 800909e:	4053      	eors	r3, r2
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d005      	beq.n	80090b2 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80090a6:	4b73      	ldr	r3, [pc, #460]	; (8009274 <astronode_decode_answer_transport+0x31c>)
 80090a8:	0018      	movs	r0, r3
 80090aa:	f7f9 fed7 	bl	8002e5c <send_debug_logs>
            return RS_FAILURE;
 80090ae:	2300      	movs	r3, #0
 80090b0:	e0d6      	b.n	8009260 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80090b2:	2317      	movs	r3, #23
 80090b4:	18fb      	adds	r3, r7, r3
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	011b      	lsls	r3, r3, #4
 80090ba:	b2d9      	uxtb	r1, r3
 80090bc:	2316      	movs	r3, #22
 80090be:	18fb      	adds	r3, r7, r3
 80090c0:	781a      	ldrb	r2, [r3, #0]
 80090c2:	201c      	movs	r0, #28
 80090c4:	183b      	adds	r3, r7, r0
 80090c6:	881b      	ldrh	r3, [r3, #0]
 80090c8:	1838      	adds	r0, r7, r0
 80090ca:	1c5c      	adds	r4, r3, #1
 80090cc:	8004      	strh	r4, [r0, #0]
 80090ce:	0018      	movs	r0, r3
 80090d0:	188b      	adds	r3, r1, r2
 80090d2:	b2da      	uxtb	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	181b      	adds	r3, r3, r0
 80090d8:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80090da:	221e      	movs	r2, #30
 80090dc:	18bb      	adds	r3, r7, r2
 80090de:	18ba      	adds	r2, r7, r2
 80090e0:	8812      	ldrh	r2, [r2, #0]
 80090e2:	3202      	adds	r2, #2
 80090e4:	801a      	strh	r2, [r3, #0]
 80090e6:	231e      	movs	r3, #30
 80090e8:	18fb      	adds	r3, r7, r3
 80090ea:	881a      	ldrh	r2, [r3, #0]
 80090ec:	260a      	movs	r6, #10
 80090ee:	19bb      	adds	r3, r7, r6
 80090f0:	881b      	ldrh	r3, [r3, #0]
 80090f2:	3b05      	subs	r3, #5
 80090f4:	429a      	cmp	r2, r3
 80090f6:	dbb0      	blt.n	800905a <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	251a      	movs	r5, #26
 80090fc:	197c      	adds	r4, r7, r5
 80090fe:	4a5e      	ldr	r2, [pc, #376]	; (8009278 <astronode_decode_answer_transport+0x320>)
 8009100:	2101      	movs	r1, #1
 8009102:	0018      	movs	r0, r3
 8009104:	f000 f91e 	bl	8009344 <calculate_crc>
 8009108:	0003      	movs	r3, r0
 800910a:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	1c58      	adds	r0, r3, #1
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	22c4      	movs	r2, #196	; 0xc4
 8009114:	5a99      	ldrh	r1, [r3, r2]
 8009116:	197c      	adds	r4, r7, r5
 8009118:	197b      	adds	r3, r7, r5
 800911a:	881b      	ldrh	r3, [r3, #0]
 800911c:	001a      	movs	r2, r3
 800911e:	f000 f911 	bl	8009344 <calculate_crc>
 8009122:	0003      	movs	r3, r0
 8009124:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8009126:	197b      	adds	r3, r7, r5
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	021b      	lsls	r3, r3, #8
 800912c:	b21a      	sxth	r2, r3
 800912e:	0029      	movs	r1, r5
 8009130:	197b      	adds	r3, r7, r5
 8009132:	881b      	ldrh	r3, [r3, #0]
 8009134:	0a1b      	lsrs	r3, r3, #8
 8009136:	b29b      	uxth	r3, r3
 8009138:	b21b      	sxth	r3, r3
 800913a:	4313      	orrs	r3, r2
 800913c:	b21a      	sxth	r2, r3
 800913e:	187b      	adds	r3, r7, r1
 8009140:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8009142:	19bb      	adds	r3, r7, r6
 8009144:	881b      	ldrh	r3, [r3, #0]
 8009146:	3b05      	subs	r3, #5
 8009148:	68fa      	ldr	r2, [r7, #12]
 800914a:	18d3      	adds	r3, r2, r3
 800914c:	781b      	ldrb	r3, [r3, #0]
 800914e:	2217      	movs	r2, #23
 8009150:	18ba      	adds	r2, r7, r2
 8009152:	0011      	movs	r1, r2
 8009154:	0018      	movs	r0, r3
 8009156:	f7ff fe31 	bl	8008dbc <ascii_to_value>
 800915a:	0003      	movs	r3, r0
 800915c:	001a      	movs	r2, r3
 800915e:	2301      	movs	r3, #1
 8009160:	4053      	eors	r3, r2
 8009162:	b2db      	uxtb	r3, r3
 8009164:	2b00      	cmp	r3, #0
 8009166:	d112      	bne.n	800918e <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 8009168:	19bb      	adds	r3, r7, r6
 800916a:	881b      	ldrh	r3, [r3, #0]
 800916c:	3b04      	subs	r3, #4
 800916e:	68fa      	ldr	r2, [r7, #12]
 8009170:	18d3      	adds	r3, r2, r3
 8009172:	781b      	ldrb	r3, [r3, #0]
 8009174:	2216      	movs	r2, #22
 8009176:	18ba      	adds	r2, r7, r2
 8009178:	0011      	movs	r1, r2
 800917a:	0018      	movs	r0, r3
 800917c:	f7ff fe1e 	bl	8008dbc <ascii_to_value>
 8009180:	0003      	movs	r3, r0
 8009182:	001a      	movs	r2, r3
 8009184:	2301      	movs	r3, #1
 8009186:	4053      	eors	r3, r2
 8009188:	b2db      	uxtb	r3, r3
 800918a:	2b00      	cmp	r3, #0
 800918c:	d005      	beq.n	800919a <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800918e:	4b39      	ldr	r3, [pc, #228]	; (8009274 <astronode_decode_answer_transport+0x31c>)
 8009190:	0018      	movs	r0, r3
 8009192:	f7f9 fe63 	bl	8002e5c <send_debug_logs>
        return RS_FAILURE;
 8009196:	2300      	movs	r3, #0
 8009198:	e062      	b.n	8009260 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 800919a:	2017      	movs	r0, #23
 800919c:	183b      	adds	r3, r7, r0
 800919e:	781b      	ldrb	r3, [r3, #0]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	031b      	lsls	r3, r3, #12
 80091a4:	b299      	uxth	r1, r3
 80091a6:	2416      	movs	r4, #22
 80091a8:	193b      	adds	r3, r7, r4
 80091aa:	781b      	ldrb	r3, [r3, #0]
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	021b      	lsls	r3, r3, #8
 80091b0:	b29a      	uxth	r2, r3
 80091b2:	2318      	movs	r3, #24
 80091b4:	18fb      	adds	r3, r7, r3
 80091b6:	188a      	adds	r2, r1, r2
 80091b8:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 80091ba:	250a      	movs	r5, #10
 80091bc:	197b      	adds	r3, r7, r5
 80091be:	881b      	ldrh	r3, [r3, #0]
 80091c0:	3b03      	subs	r3, #3
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	18d3      	adds	r3, r2, r3
 80091c6:	781b      	ldrb	r3, [r3, #0]
 80091c8:	183a      	adds	r2, r7, r0
 80091ca:	0011      	movs	r1, r2
 80091cc:	0018      	movs	r0, r3
 80091ce:	f7ff fdf5 	bl	8008dbc <ascii_to_value>
 80091d2:	0003      	movs	r3, r0
 80091d4:	001a      	movs	r2, r3
 80091d6:	2301      	movs	r3, #1
 80091d8:	4053      	eors	r3, r2
 80091da:	b2db      	uxtb	r3, r3
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d111      	bne.n	8009204 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80091e0:	197b      	adds	r3, r7, r5
 80091e2:	881b      	ldrh	r3, [r3, #0]
 80091e4:	3b02      	subs	r3, #2
 80091e6:	68fa      	ldr	r2, [r7, #12]
 80091e8:	18d3      	adds	r3, r2, r3
 80091ea:	781b      	ldrb	r3, [r3, #0]
 80091ec:	193a      	adds	r2, r7, r4
 80091ee:	0011      	movs	r1, r2
 80091f0:	0018      	movs	r0, r3
 80091f2:	f7ff fde3 	bl	8008dbc <ascii_to_value>
 80091f6:	0003      	movs	r3, r0
 80091f8:	001a      	movs	r2, r3
 80091fa:	2301      	movs	r3, #1
 80091fc:	4053      	eors	r3, r2
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	2b00      	cmp	r3, #0
 8009202:	d005      	beq.n	8009210 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8009204:	4b1b      	ldr	r3, [pc, #108]	; (8009274 <astronode_decode_answer_transport+0x31c>)
 8009206:	0018      	movs	r0, r3
 8009208:	f7f9 fe28 	bl	8002e5c <send_debug_logs>
        return RS_FAILURE;
 800920c:	2300      	movs	r3, #0
 800920e:	e027      	b.n	8009260 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8009210:	2317      	movs	r3, #23
 8009212:	18fb      	adds	r3, r7, r3
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	b29b      	uxth	r3, r3
 8009218:	011b      	lsls	r3, r3, #4
 800921a:	b29a      	uxth	r2, r3
 800921c:	2316      	movs	r3, #22
 800921e:	18fb      	adds	r3, r7, r3
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	b29b      	uxth	r3, r3
 8009224:	18d3      	adds	r3, r2, r3
 8009226:	b299      	uxth	r1, r3
 8009228:	2018      	movs	r0, #24
 800922a:	183b      	adds	r3, r7, r0
 800922c:	183a      	adds	r2, r7, r0
 800922e:	8812      	ldrh	r2, [r2, #0]
 8009230:	188a      	adds	r2, r1, r2
 8009232:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8009234:	183a      	adds	r2, r7, r0
 8009236:	231a      	movs	r3, #26
 8009238:	18fb      	adds	r3, r7, r3
 800923a:	8812      	ldrh	r2, [r2, #0]
 800923c:	881b      	ldrh	r3, [r3, #0]
 800923e:	429a      	cmp	r2, r3
 8009240:	d005      	beq.n	800924e <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8009242:	4b0e      	ldr	r3, [pc, #56]	; (800927c <astronode_decode_answer_transport+0x324>)
 8009244:	0018      	movs	r0, r3
 8009246:	f7f9 fe09 	bl	8002e5c <send_debug_logs>
        return RS_FAILURE;
 800924a:	2300      	movs	r3, #0
 800924c:	e008      	b.n	8009260 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	781b      	ldrb	r3, [r3, #0]
 8009252:	2bff      	cmp	r3, #255	; 0xff
 8009254:	d103      	bne.n	800925e <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	0018      	movs	r0, r3
 800925a:	f000 f8c3 	bl	80093e4 <check_for_error>
    }

    return RS_SUCCESS;
 800925e:	2301      	movs	r3, #1
}
 8009260:	0018      	movs	r0, r3
 8009262:	46bd      	mov	sp, r7
 8009264:	b009      	add	sp, #36	; 0x24
 8009266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009268:	0801400c 	.word	0x0801400c
 800926c:	0801405c 	.word	0x0801405c
 8009270:	080140ac 	.word	0x080140ac
 8009274:	080140fc 	.word	0x080140fc
 8009278:	0000ffff 	.word	0x0000ffff
 800927c:	08014148 	.word	0x08014148

08009280 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8009280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009282:	4c2b      	ldr	r4, [pc, #172]	; (8009330 <astronode_transport_send_receive+0xb0>)
 8009284:	44a5      	add	sp, r4
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
 800928a:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 800928c:	4b29      	ldr	r3, [pc, #164]	; (8009334 <astronode_transport_send_receive+0xb4>)
 800928e:	25ca      	movs	r5, #202	; 0xca
 8009290:	00ad      	lsls	r5, r5, #2
 8009292:	195b      	adds	r3, r3, r5
 8009294:	19db      	adds	r3, r3, r7
 8009296:	2200      	movs	r2, #0
 8009298:	601a      	str	r2, [r3, #0]
 800929a:	3304      	adds	r3, #4
 800929c:	22c4      	movs	r2, #196	; 0xc4
 800929e:	0052      	lsls	r2, r2, #1
 80092a0:	2100      	movs	r1, #0
 80092a2:	0018      	movs	r0, r3
 80092a4:	f003 f88e 	bl	800c3c4 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80092a8:	4b23      	ldr	r3, [pc, #140]	; (8009338 <astronode_transport_send_receive+0xb8>)
 80092aa:	195b      	adds	r3, r3, r5
 80092ac:	19db      	adds	r3, r3, r7
 80092ae:	2200      	movs	r2, #0
 80092b0:	601a      	str	r2, [r3, #0]
 80092b2:	3304      	adds	r3, #4
 80092b4:	22c4      	movs	r2, #196	; 0xc4
 80092b6:	0052      	lsls	r2, r2, #1
 80092b8:	2100      	movs	r1, #0
 80092ba:	0018      	movs	r0, r3
 80092bc:	f003 f882 	bl	800c3c4 <memset>
    uint16_t answer_length =  0;
 80092c0:	4b1e      	ldr	r3, [pc, #120]	; (800933c <astronode_transport_send_receive+0xbc>)
 80092c2:	195b      	adds	r3, r3, r5
 80092c4:	19db      	adds	r3, r3, r7
 80092c6:	2200      	movs	r2, #0
 80092c8:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 80092ca:	4e1d      	ldr	r6, [pc, #116]	; (8009340 <astronode_transport_send_receive+0xc0>)
 80092cc:	19bc      	adds	r4, r7, r6
 80092ce:	23cc      	movs	r3, #204	; 0xcc
 80092d0:	005b      	lsls	r3, r3, #1
 80092d2:	18fa      	adds	r2, r7, r3
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	0011      	movs	r1, r2
 80092d8:	0018      	movs	r0, r3
 80092da:	f7ff fd9b 	bl	8008e14 <astronode_create_request_transport>
 80092de:	0003      	movs	r3, r0
 80092e0:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 80092e2:	19bb      	adds	r3, r7, r6
 80092e4:	881a      	ldrh	r2, [r3, #0]
 80092e6:	23cc      	movs	r3, #204	; 0xcc
 80092e8:	005b      	lsls	r3, r3, #1
 80092ea:	18fb      	adds	r3, r7, r3
 80092ec:	0011      	movs	r1, r2
 80092ee:	0018      	movs	r0, r3
 80092f0:	f7f9 fe00 	bl	8002ef4 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80092f4:	230a      	movs	r3, #10
 80092f6:	18fa      	adds	r2, r7, r3
 80092f8:	240c      	movs	r4, #12
 80092fa:	193b      	adds	r3, r7, r4
 80092fc:	0011      	movs	r1, r2
 80092fe:	0018      	movs	r0, r3
 8009300:	f000 f92c 	bl	800955c <receive_astronode_answer>
 8009304:	0003      	movs	r3, r0
 8009306:	2b01      	cmp	r3, #1
 8009308:	d10a      	bne.n	8009320 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 800930a:	4b0c      	ldr	r3, [pc, #48]	; (800933c <astronode_transport_send_receive+0xbc>)
 800930c:	195b      	adds	r3, r3, r5
 800930e:	19db      	adds	r3, r3, r7
 8009310:	8819      	ldrh	r1, [r3, #0]
 8009312:	683a      	ldr	r2, [r7, #0]
 8009314:	193b      	adds	r3, r7, r4
 8009316:	0018      	movs	r0, r3
 8009318:	f7ff fe1e 	bl	8008f58 <astronode_decode_answer_transport>
 800931c:	0003      	movs	r3, r0
 800931e:	e000      	b.n	8009322 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8009320:	2300      	movs	r3, #0
    }
}
 8009322:	0018      	movs	r0, r3
 8009324:	46bd      	mov	sp, r7
 8009326:	23cb      	movs	r3, #203	; 0xcb
 8009328:	009b      	lsls	r3, r3, #2
 800932a:	449d      	add	sp, r3
 800932c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800932e:	46c0      	nop			; (mov r8, r8)
 8009330:	fffffcd4 	.word	0xfffffcd4
 8009334:	fffffe70 	.word	0xfffffe70
 8009338:	fffffce4 	.word	0xfffffce4
 800933c:	fffffce2 	.word	0xfffffce2
 8009340:	00000326 	.word	0x00000326

08009344 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8009344:	b590      	push	{r4, r7, lr}
 8009346:	b085      	sub	sp, #20
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
 800934c:	0008      	movs	r0, r1
 800934e:	0011      	movs	r1, r2
 8009350:	1cbb      	adds	r3, r7, #2
 8009352:	1c02      	adds	r2, r0, #0
 8009354:	801a      	strh	r2, [r3, #0]
 8009356:	003b      	movs	r3, r7
 8009358:	1c0a      	adds	r2, r1, #0
 800935a:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 800935c:	230e      	movs	r3, #14
 800935e:	18fb      	adds	r3, r7, r3
 8009360:	003a      	movs	r2, r7
 8009362:	8812      	ldrh	r2, [r2, #0]
 8009364:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 8009366:	e02e      	b.n	80093c6 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 8009368:	240e      	movs	r4, #14
 800936a:	193b      	adds	r3, r7, r4
 800936c:	881b      	ldrh	r3, [r3, #0]
 800936e:	0a1b      	lsrs	r3, r3, #8
 8009370:	b299      	uxth	r1, r3
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	1c5a      	adds	r2, r3, #1
 8009376:	607a      	str	r2, [r7, #4]
 8009378:	781b      	ldrb	r3, [r3, #0]
 800937a:	b29a      	uxth	r2, r3
 800937c:	200c      	movs	r0, #12
 800937e:	183b      	adds	r3, r7, r0
 8009380:	404a      	eors	r2, r1
 8009382:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8009384:	183b      	adds	r3, r7, r0
 8009386:	881b      	ldrh	r3, [r3, #0]
 8009388:	091b      	lsrs	r3, r3, #4
 800938a:	b299      	uxth	r1, r3
 800938c:	183b      	adds	r3, r7, r0
 800938e:	183a      	adds	r2, r7, r0
 8009390:	8812      	ldrh	r2, [r2, #0]
 8009392:	404a      	eors	r2, r1
 8009394:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 8009396:	0021      	movs	r1, r4
 8009398:	187b      	adds	r3, r7, r1
 800939a:	881b      	ldrh	r3, [r3, #0]
 800939c:	021b      	lsls	r3, r3, #8
 800939e:	b21a      	sxth	r2, r3
 80093a0:	183b      	adds	r3, r7, r0
 80093a2:	881b      	ldrh	r3, [r3, #0]
 80093a4:	031b      	lsls	r3, r3, #12
 80093a6:	b21b      	sxth	r3, r3
 80093a8:	4053      	eors	r3, r2
 80093aa:	b21a      	sxth	r2, r3
 80093ac:	183b      	adds	r3, r7, r0
 80093ae:	881b      	ldrh	r3, [r3, #0]
 80093b0:	015b      	lsls	r3, r3, #5
 80093b2:	b21b      	sxth	r3, r3
 80093b4:	4053      	eors	r3, r2
 80093b6:	b21a      	sxth	r2, r3
 80093b8:	183b      	adds	r3, r7, r0
 80093ba:	2000      	movs	r0, #0
 80093bc:	5e1b      	ldrsh	r3, [r3, r0]
 80093be:	4053      	eors	r3, r2
 80093c0:	b21a      	sxth	r2, r3
 80093c2:	187b      	adds	r3, r7, r1
 80093c4:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 80093c6:	1cbb      	adds	r3, r7, #2
 80093c8:	881b      	ldrh	r3, [r3, #0]
 80093ca:	1cba      	adds	r2, r7, #2
 80093cc:	1e59      	subs	r1, r3, #1
 80093ce:	8011      	strh	r1, [r2, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1c9      	bne.n	8009368 <calculate_crc+0x24>
    }
    return crc;
 80093d4:	230e      	movs	r3, #14
 80093d6:	18fb      	adds	r3, r7, r3
 80093d8:	881b      	ldrh	r3, [r3, #0]
}
 80093da:	0018      	movs	r0, r3
 80093dc:	46bd      	mov	sp, r7
 80093de:	b005      	add	sp, #20
 80093e0:	bd90      	pop	{r4, r7, pc}
	...

080093e4 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b084      	sub	sp, #16
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	785b      	ldrb	r3, [r3, #1]
 80093f0:	b299      	uxth	r1, r3
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	789b      	ldrb	r3, [r3, #2]
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	021b      	lsls	r3, r3, #8
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	200e      	movs	r0, #14
 80093fe:	183b      	adds	r3, r7, r0
 8009400:	188a      	adds	r2, r1, r2
 8009402:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8009404:	183b      	adds	r3, r7, r0
 8009406:	881b      	ldrh	r3, [r3, #0]
 8009408:	4a40      	ldr	r2, [pc, #256]	; (800950c <check_for_error+0x128>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d100      	bne.n	8009410 <check_for_error+0x2c>
 800940e:	e06f      	b.n	80094f0 <check_for_error+0x10c>
 8009410:	4a3e      	ldr	r2, [pc, #248]	; (800950c <check_for_error+0x128>)
 8009412:	4293      	cmp	r3, r2
 8009414:	dd00      	ble.n	8009418 <check_for_error+0x34>
 8009416:	e070      	b.n	80094fa <check_for_error+0x116>
 8009418:	4a3d      	ldr	r2, [pc, #244]	; (8009510 <check_for_error+0x12c>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d100      	bne.n	8009420 <check_for_error+0x3c>
 800941e:	e062      	b.n	80094e6 <check_for_error+0x102>
 8009420:	4a3b      	ldr	r2, [pc, #236]	; (8009510 <check_for_error+0x12c>)
 8009422:	4293      	cmp	r3, r2
 8009424:	dd00      	ble.n	8009428 <check_for_error+0x44>
 8009426:	e068      	b.n	80094fa <check_for_error+0x116>
 8009428:	4a3a      	ldr	r2, [pc, #232]	; (8009514 <check_for_error+0x130>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d056      	beq.n	80094dc <check_for_error+0xf8>
 800942e:	4a39      	ldr	r2, [pc, #228]	; (8009514 <check_for_error+0x130>)
 8009430:	4293      	cmp	r3, r2
 8009432:	dd00      	ble.n	8009436 <check_for_error+0x52>
 8009434:	e061      	b.n	80094fa <check_for_error+0x116>
 8009436:	4a38      	ldr	r2, [pc, #224]	; (8009518 <check_for_error+0x134>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d04a      	beq.n	80094d2 <check_for_error+0xee>
 800943c:	4a36      	ldr	r2, [pc, #216]	; (8009518 <check_for_error+0x134>)
 800943e:	4293      	cmp	r3, r2
 8009440:	dc5b      	bgt.n	80094fa <check_for_error+0x116>
 8009442:	4a36      	ldr	r2, [pc, #216]	; (800951c <check_for_error+0x138>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d03f      	beq.n	80094c8 <check_for_error+0xe4>
 8009448:	4a34      	ldr	r2, [pc, #208]	; (800951c <check_for_error+0x138>)
 800944a:	4293      	cmp	r3, r2
 800944c:	dc55      	bgt.n	80094fa <check_for_error+0x116>
 800944e:	4a34      	ldr	r2, [pc, #208]	; (8009520 <check_for_error+0x13c>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d034      	beq.n	80094be <check_for_error+0xda>
 8009454:	4a32      	ldr	r2, [pc, #200]	; (8009520 <check_for_error+0x13c>)
 8009456:	4293      	cmp	r3, r2
 8009458:	dc4f      	bgt.n	80094fa <check_for_error+0x116>
 800945a:	4a32      	ldr	r2, [pc, #200]	; (8009524 <check_for_error+0x140>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d029      	beq.n	80094b4 <check_for_error+0xd0>
 8009460:	4a30      	ldr	r2, [pc, #192]	; (8009524 <check_for_error+0x140>)
 8009462:	4293      	cmp	r3, r2
 8009464:	dc49      	bgt.n	80094fa <check_for_error+0x116>
 8009466:	4a30      	ldr	r2, [pc, #192]	; (8009528 <check_for_error+0x144>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d01e      	beq.n	80094aa <check_for_error+0xc6>
 800946c:	4a2e      	ldr	r2, [pc, #184]	; (8009528 <check_for_error+0x144>)
 800946e:	4293      	cmp	r3, r2
 8009470:	dc43      	bgt.n	80094fa <check_for_error+0x116>
 8009472:	2222      	movs	r2, #34	; 0x22
 8009474:	32ff      	adds	r2, #255	; 0xff
 8009476:	4293      	cmp	r3, r2
 8009478:	d012      	beq.n	80094a0 <check_for_error+0xbc>
 800947a:	2291      	movs	r2, #145	; 0x91
 800947c:	0052      	lsls	r2, r2, #1
 800947e:	4293      	cmp	r3, r2
 8009480:	da3b      	bge.n	80094fa <check_for_error+0x116>
 8009482:	2b01      	cmp	r3, #1
 8009484:	d002      	beq.n	800948c <check_for_error+0xa8>
 8009486:	2b11      	cmp	r3, #17
 8009488:	d005      	beq.n	8009496 <check_for_error+0xb2>
 800948a:	e036      	b.n	80094fa <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 800948c:	4b27      	ldr	r3, [pc, #156]	; (800952c <check_for_error+0x148>)
 800948e:	0018      	movs	r0, r3
 8009490:	f7f9 fce4 	bl	8002e5c <send_debug_logs>
            break;
 8009494:	e036      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 8009496:	4b26      	ldr	r3, [pc, #152]	; (8009530 <check_for_error+0x14c>)
 8009498:	0018      	movs	r0, r3
 800949a:	f7f9 fcdf 	bl	8002e5c <send_debug_logs>
            break;
 800949e:	e031      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 80094a0:	4b24      	ldr	r3, [pc, #144]	; (8009534 <check_for_error+0x150>)
 80094a2:	0018      	movs	r0, r3
 80094a4:	f7f9 fcda 	bl	8002e5c <send_debug_logs>
            break;
 80094a8:	e02c      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 80094aa:	4b23      	ldr	r3, [pc, #140]	; (8009538 <check_for_error+0x154>)
 80094ac:	0018      	movs	r0, r3
 80094ae:	f7f9 fcd5 	bl	8002e5c <send_debug_logs>
            break;
 80094b2:	e027      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80094b4:	4b21      	ldr	r3, [pc, #132]	; (800953c <check_for_error+0x158>)
 80094b6:	0018      	movs	r0, r3
 80094b8:	f7f9 fcd0 	bl	8002e5c <send_debug_logs>
            break;
 80094bc:	e022      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80094be:	4b20      	ldr	r3, [pc, #128]	; (8009540 <check_for_error+0x15c>)
 80094c0:	0018      	movs	r0, r3
 80094c2:	f7f9 fccb 	bl	8002e5c <send_debug_logs>
            break;
 80094c6:	e01d      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 80094c8:	4b1e      	ldr	r3, [pc, #120]	; (8009544 <check_for_error+0x160>)
 80094ca:	0018      	movs	r0, r3
 80094cc:	f7f9 fcc6 	bl	8002e5c <send_debug_logs>
            break;
 80094d0:	e018      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80094d2:	4b1d      	ldr	r3, [pc, #116]	; (8009548 <check_for_error+0x164>)
 80094d4:	0018      	movs	r0, r3
 80094d6:	f7f9 fcc1 	bl	8002e5c <send_debug_logs>
            break;
 80094da:	e013      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80094dc:	4b1b      	ldr	r3, [pc, #108]	; (800954c <check_for_error+0x168>)
 80094de:	0018      	movs	r0, r3
 80094e0:	f7f9 fcbc 	bl	8002e5c <send_debug_logs>
            break;
 80094e4:	e00e      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80094e6:	4b1a      	ldr	r3, [pc, #104]	; (8009550 <check_for_error+0x16c>)
 80094e8:	0018      	movs	r0, r3
 80094ea:	f7f9 fcb7 	bl	8002e5c <send_debug_logs>
            break;
 80094ee:	e009      	b.n	8009504 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80094f0:	4b18      	ldr	r3, [pc, #96]	; (8009554 <check_for_error+0x170>)
 80094f2:	0018      	movs	r0, r3
 80094f4:	f7f9 fcb2 	bl	8002e5c <send_debug_logs>
            break;
 80094f8:	e004      	b.n	8009504 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80094fa:	4b17      	ldr	r3, [pc, #92]	; (8009558 <check_for_error+0x174>)
 80094fc:	0018      	movs	r0, r3
 80094fe:	f7f9 fcad 	bl	8002e5c <send_debug_logs>
            break;
 8009502:	46c0      	nop			; (mov r8, r8)
    }
}
 8009504:	46c0      	nop			; (mov r8, r8)
 8009506:	46bd      	mov	sp, r7
 8009508:	b004      	add	sp, #16
 800950a:	bd80      	pop	{r7, pc}
 800950c:	00004601 	.word	0x00004601
 8009510:	00004501 	.word	0x00004501
 8009514:	00003501 	.word	0x00003501
 8009518:	00002601 	.word	0x00002601
 800951c:	00002511 	.word	0x00002511
 8009520:	00002501 	.word	0x00002501
 8009524:	00000611 	.word	0x00000611
 8009528:	00000601 	.word	0x00000601
 800952c:	0801418c 	.word	0x0801418c
 8009530:	080141d8 	.word	0x080141d8
 8009534:	0801423c 	.word	0x0801423c
 8009538:	08014274 	.word	0x08014274
 800953c:	08014318 	.word	0x08014318
 8009540:	08014380 	.word	0x08014380
 8009544:	080143e0 	.word	0x080143e0
 8009548:	0801446c 	.word	0x0801446c
 800954c:	080144cc 	.word	0x080144cc
 8009550:	08014578 	.word	0x08014578
 8009554:	080145c4 	.word	0x080145c4
 8009558:	0801460c 	.word	0x0801460c

0800955c <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 800955c:	b5b0      	push	{r4, r5, r7, lr}
 800955e:	b086      	sub	sp, #24
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 8009566:	230f      	movs	r3, #15
 8009568:	18fb      	adds	r3, r7, r3
 800956a:	2200      	movs	r2, #0
 800956c:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 800956e:	2316      	movs	r3, #22
 8009570:	18fb      	adds	r3, r7, r3
 8009572:	2200      	movs	r2, #0
 8009574:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 8009576:	f7f9 fd01 	bl	8002f7c <get_systick>
 800957a:	0003      	movs	r3, r0
 800957c:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 800957e:	2315      	movs	r3, #21
 8009580:	18fb      	adds	r3, r7, r3
 8009582:	2200      	movs	r2, #0
 8009584:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 8009586:	e054      	b.n	8009632 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 8009588:	4a34      	ldr	r2, [pc, #208]	; (800965c <receive_astronode_answer+0x100>)
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	0011      	movs	r1, r2
 800958e:	0018      	movs	r0, r3
 8009590:	f7f9 fcfc 	bl	8002f8c <is_systick_timeout_over>
 8009594:	1e03      	subs	r3, r0, #0
 8009596:	d005      	beq.n	80095a4 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 8009598:	4b31      	ldr	r3, [pc, #196]	; (8009660 <receive_astronode_answer+0x104>)
 800959a:	0018      	movs	r0, r3
 800959c:	f7f9 fc5e 	bl	8002e5c <send_debug_logs>
            return RS_FAILURE;
 80095a0:	2300      	movs	r3, #0
 80095a2:	e057      	b.n	8009654 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 80095a4:	250f      	movs	r5, #15
 80095a6:	197b      	adds	r3, r7, r5
 80095a8:	0018      	movs	r0, r3
 80095aa:	f7f9 fcc1 	bl	8002f30 <is_astronode_character_received>
 80095ae:	0003      	movs	r3, r0
 80095b0:	0019      	movs	r1, r3
 80095b2:	2016      	movs	r0, #22
 80095b4:	183b      	adds	r3, r7, r0
 80095b6:	183a      	adds	r2, r7, r0
 80095b8:	8812      	ldrh	r2, [r2, #0]
 80095ba:	801a      	strh	r2, [r3, #0]
 80095bc:	2415      	movs	r4, #21
 80095be:	193b      	adds	r3, r7, r4
 80095c0:	193a      	adds	r2, r7, r4
 80095c2:	7812      	ldrb	r2, [r2, #0]
 80095c4:	701a      	strb	r2, [r3, #0]
 80095c6:	2900      	cmp	r1, #0
 80095c8:	d033      	beq.n	8009632 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 80095ca:	197b      	adds	r3, r7, r5
 80095cc:	781b      	ldrb	r3, [r3, #0]
 80095ce:	2b02      	cmp	r3, #2
 80095d0:	d105      	bne.n	80095de <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80095d2:	193b      	adds	r3, r7, r4
 80095d4:	2200      	movs	r2, #0
 80095d6:	701a      	strb	r2, [r3, #0]
                length = 0;
 80095d8:	183b      	adds	r3, r7, r0
 80095da:	2200      	movs	r2, #0
 80095dc:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80095de:	2116      	movs	r1, #22
 80095e0:	187b      	adds	r3, r7, r1
 80095e2:	881b      	ldrh	r3, [r3, #0]
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	18d3      	adds	r3, r2, r3
 80095e8:	220f      	movs	r2, #15
 80095ea:	18ba      	adds	r2, r7, r2
 80095ec:	7812      	ldrb	r2, [r2, #0]
 80095ee:	701a      	strb	r2, [r3, #0]
            length++;
 80095f0:	187b      	adds	r3, r7, r1
 80095f2:	881a      	ldrh	r2, [r3, #0]
 80095f4:	187b      	adds	r3, r7, r1
 80095f6:	3201      	adds	r2, #1
 80095f8:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80095fa:	187b      	adds	r3, r7, r1
 80095fc:	881b      	ldrh	r3, [r3, #0]
 80095fe:	2bb2      	cmp	r3, #178	; 0xb2
 8009600:	d905      	bls.n	800960e <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 8009602:	4b18      	ldr	r3, [pc, #96]	; (8009664 <receive_astronode_answer+0x108>)
 8009604:	0018      	movs	r0, r3
 8009606:	f7f9 fc29 	bl	8002e5c <send_debug_logs>
                return RS_FAILURE;
 800960a:	2300      	movs	r3, #0
 800960c:	e022      	b.n	8009654 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 800960e:	230f      	movs	r3, #15
 8009610:	18fb      	adds	r3, r7, r3
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	2b03      	cmp	r3, #3
 8009616:	d10c      	bne.n	8009632 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8009618:	2216      	movs	r2, #22
 800961a:	18bb      	adds	r3, r7, r2
 800961c:	881b      	ldrh	r3, [r3, #0]
 800961e:	2b01      	cmp	r3, #1
 8009620:	d907      	bls.n	8009632 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	18ba      	adds	r2, r7, r2
 8009626:	8812      	ldrh	r2, [r2, #0]
 8009628:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800962a:	2315      	movs	r3, #21
 800962c:	18fb      	adds	r3, r7, r3
 800962e:	2201      	movs	r2, #1
 8009630:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8009632:	2315      	movs	r3, #21
 8009634:	18fb      	adds	r3, r7, r3
 8009636:	781b      	ldrb	r3, [r3, #0]
 8009638:	2201      	movs	r2, #1
 800963a:	4053      	eors	r3, r2
 800963c:	b2db      	uxtb	r3, r3
 800963e:	2b00      	cmp	r3, #0
 8009640:	d1a2      	bne.n	8009588 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8009642:	4b09      	ldr	r3, [pc, #36]	; (8009668 <receive_astronode_answer+0x10c>)
 8009644:	0018      	movs	r0, r3
 8009646:	f7f9 fc09 	bl	8002e5c <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	0018      	movs	r0, r3
 800964e:	f7f9 fc05 	bl	8002e5c <send_debug_logs>

    return RS_SUCCESS;
 8009652:	2301      	movs	r3, #1
}
 8009654:	0018      	movs	r0, r3
 8009656:	46bd      	mov	sp, r7
 8009658:	b006      	add	sp, #24
 800965a:	bdb0      	pop	{r4, r5, r7, pc}
 800965c:	000005dc 	.word	0x000005dc
 8009660:	08014630 	.word	0x08014630
 8009664:	08014654 	.word	0x08014654
 8009668:	080146a0 	.word	0x080146a0

0800966c <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	0002      	movs	r2, r0
 8009674:	6039      	str	r1, [r7, #0]
 8009676:	1dfb      	adds	r3, r7, #7
 8009678:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 800967a:	1dfb      	adds	r3, r7, #7
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	091b      	lsrs	r3, r3, #4
 8009680:	b2db      	uxtb	r3, r3
 8009682:	001a      	movs	r2, r3
 8009684:	4b08      	ldr	r3, [pc, #32]	; (80096a8 <uint8_to_ascii_buffer+0x3c>)
 8009686:	5c9a      	ldrb	r2, [r3, r2]
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 800968c:	1dfb      	adds	r3, r7, #7
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	220f      	movs	r2, #15
 8009692:	401a      	ands	r2, r3
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	3301      	adds	r3, #1
 8009698:	4903      	ldr	r1, [pc, #12]	; (80096a8 <uint8_to_ascii_buffer+0x3c>)
 800969a:	5c8a      	ldrb	r2, [r1, r2]
 800969c:	701a      	strb	r2, [r3, #0]
}
 800969e:	46c0      	nop			; (mov r8, r8)
 80096a0:	46bd      	mov	sp, r7
 80096a2:	b002      	add	sp, #8
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	46c0      	nop			; (mov r8, r8)
 80096a8:	080148d0 	.word	0x080148d0

080096ac <lis2dw12_read_reg>:
  *
  */
int32_t __weak lis2dw12_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80096ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096ae:	b087      	sub	sp, #28
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	60f8      	str	r0, [r7, #12]
 80096b4:	0008      	movs	r0, r1
 80096b6:	607a      	str	r2, [r7, #4]
 80096b8:	0019      	movs	r1, r3
 80096ba:	260b      	movs	r6, #11
 80096bc:	19bb      	adds	r3, r7, r6
 80096be:	1c02      	adds	r2, r0, #0
 80096c0:	701a      	strb	r2, [r3, #0]
 80096c2:	2508      	movs	r5, #8
 80096c4:	197b      	adds	r3, r7, r5
 80096c6:	1c0a      	adds	r2, r1, #0
 80096c8:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	685c      	ldr	r4, [r3, #4]
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	68d8      	ldr	r0, [r3, #12]
 80096d2:	197b      	adds	r3, r7, r5
 80096d4:	881d      	ldrh	r5, [r3, #0]
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	19bb      	adds	r3, r7, r6
 80096da:	7819      	ldrb	r1, [r3, #0]
 80096dc:	002b      	movs	r3, r5
 80096de:	47a0      	blx	r4
 80096e0:	0003      	movs	r3, r0
 80096e2:	617b      	str	r3, [r7, #20]

  return ret;
 80096e4:	697b      	ldr	r3, [r7, #20]
}
 80096e6:	0018      	movs	r0, r3
 80096e8:	46bd      	mov	sp, r7
 80096ea:	b007      	add	sp, #28
 80096ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080096ee <lis2dw12_write_reg>:
  *
  */
int32_t __weak lis2dw12_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                  uint8_t *data,
                                  uint16_t len)
{
 80096ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096f0:	b087      	sub	sp, #28
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	60f8      	str	r0, [r7, #12]
 80096f6:	0008      	movs	r0, r1
 80096f8:	607a      	str	r2, [r7, #4]
 80096fa:	0019      	movs	r1, r3
 80096fc:	260b      	movs	r6, #11
 80096fe:	19bb      	adds	r3, r7, r6
 8009700:	1c02      	adds	r2, r0, #0
 8009702:	701a      	strb	r2, [r3, #0]
 8009704:	2508      	movs	r5, #8
 8009706:	197b      	adds	r3, r7, r5
 8009708:	1c0a      	adds	r2, r1, #0
 800970a:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681c      	ldr	r4, [r3, #0]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	68d8      	ldr	r0, [r3, #12]
 8009714:	197b      	adds	r3, r7, r5
 8009716:	881d      	ldrh	r5, [r3, #0]
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	19bb      	adds	r3, r7, r6
 800971c:	7819      	ldrb	r1, [r3, #0]
 800971e:	002b      	movs	r3, r5
 8009720:	47a0      	blx	r4
 8009722:	0003      	movs	r3, r0
 8009724:	617b      	str	r3, [r7, #20]

  return ret;
 8009726:	697b      	ldr	r3, [r7, #20]
}
 8009728:	0018      	movs	r0, r3
 800972a:	46bd      	mov	sp, r7
 800972c:	b007      	add	sp, #28
 800972e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009730 <lis2dw12_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_power_mode_set(stmdev_ctx_t *ctx,
                                lis2dw12_mode_t val)
{
 8009730:	b590      	push	{r4, r7, lr}
 8009732:	b087      	sub	sp, #28
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	000a      	movs	r2, r1
 800973a:	1cfb      	adds	r3, r7, #3
 800973c:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl6_t ctrl6;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800973e:	2410      	movs	r4, #16
 8009740:	193a      	adds	r2, r7, r4
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	2301      	movs	r3, #1
 8009746:	2120      	movs	r1, #32
 8009748:	f7ff ffb0 	bl	80096ac <lis2dw12_read_reg>
 800974c:	0003      	movs	r3, r0
 800974e:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d129      	bne.n	80097aa <lis2dw12_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 8009756:	1cfb      	adds	r3, r7, #3
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	089b      	lsrs	r3, r3, #2
 800975c:	1c1a      	adds	r2, r3, #0
 800975e:	2303      	movs	r3, #3
 8009760:	4013      	ands	r3, r2
 8009762:	b2da      	uxtb	r2, r3
 8009764:	193b      	adds	r3, r7, r4
 8009766:	2103      	movs	r1, #3
 8009768:	400a      	ands	r2, r1
 800976a:	0090      	lsls	r0, r2, #2
 800976c:	781a      	ldrb	r2, [r3, #0]
 800976e:	210c      	movs	r1, #12
 8009770:	438a      	bics	r2, r1
 8009772:	1c11      	adds	r1, r2, #0
 8009774:	1c02      	adds	r2, r0, #0
 8009776:	430a      	orrs	r2, r1
 8009778:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 800977a:	1cfb      	adds	r3, r7, #3
 800977c:	781b      	ldrb	r3, [r3, #0]
 800977e:	2203      	movs	r2, #3
 8009780:	4013      	ands	r3, r2
 8009782:	b2da      	uxtb	r2, r3
 8009784:	193b      	adds	r3, r7, r4
 8009786:	2103      	movs	r1, #3
 8009788:	400a      	ands	r2, r1
 800978a:	0010      	movs	r0, r2
 800978c:	781a      	ldrb	r2, [r3, #0]
 800978e:	2103      	movs	r1, #3
 8009790:	438a      	bics	r2, r1
 8009792:	1c11      	adds	r1, r2, #0
 8009794:	1c02      	adds	r2, r0, #0
 8009796:	430a      	orrs	r2, r1
 8009798:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800979a:	193a      	adds	r2, r7, r4
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	2301      	movs	r3, #1
 80097a0:	2120      	movs	r1, #32
 80097a2:	f7ff ffa4 	bl	80096ee <lis2dw12_write_reg>
 80097a6:	0003      	movs	r3, r0
 80097a8:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d108      	bne.n	80097c2 <lis2dw12_power_mode_set+0x92>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80097b0:	230c      	movs	r3, #12
 80097b2:	18fa      	adds	r2, r7, r3
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	2301      	movs	r3, #1
 80097b8:	2125      	movs	r1, #37	; 0x25
 80097ba:	f7ff ff77 	bl	80096ac <lis2dw12_read_reg>
 80097be:	0003      	movs	r3, r0
 80097c0:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d11a      	bne.n	80097fe <lis2dw12_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 80097c8:	1cfb      	adds	r3, r7, #3
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	091b      	lsrs	r3, r3, #4
 80097ce:	1c1a      	adds	r2, r3, #0
 80097d0:	2301      	movs	r3, #1
 80097d2:	4013      	ands	r3, r2
 80097d4:	b2da      	uxtb	r2, r3
 80097d6:	240c      	movs	r4, #12
 80097d8:	193b      	adds	r3, r7, r4
 80097da:	2101      	movs	r1, #1
 80097dc:	400a      	ands	r2, r1
 80097de:	0090      	lsls	r0, r2, #2
 80097e0:	781a      	ldrb	r2, [r3, #0]
 80097e2:	2104      	movs	r1, #4
 80097e4:	438a      	bics	r2, r1
 80097e6:	1c11      	adds	r1, r2, #0
 80097e8:	1c02      	adds	r2, r0, #0
 80097ea:	430a      	orrs	r2, r1
 80097ec:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80097ee:	193a      	adds	r2, r7, r4
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	2301      	movs	r3, #1
 80097f4:	2125      	movs	r1, #37	; 0x25
 80097f6:	f7ff ff7a 	bl	80096ee <lis2dw12_write_reg>
 80097fa:	0003      	movs	r3, r0
 80097fc:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80097fe:	697b      	ldr	r3, [r7, #20]
}
 8009800:	0018      	movs	r0, r3
 8009802:	46bd      	mov	sp, r7
 8009804:	b007      	add	sp, #28
 8009806:	bd90      	pop	{r4, r7, pc}

08009808 <lis2dw12_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_data_rate_set(stmdev_ctx_t *ctx, lis2dw12_odr_t val)
{
 8009808:	b590      	push	{r4, r7, lr}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	000a      	movs	r2, r1
 8009812:	1cfb      	adds	r3, r7, #3
 8009814:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl1_t ctrl1;
  lis2dw12_ctrl3_t ctrl3;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 8009816:	2410      	movs	r4, #16
 8009818:	193a      	adds	r2, r7, r4
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	2301      	movs	r3, #1
 800981e:	2120      	movs	r1, #32
 8009820:	f7ff ff44 	bl	80096ac <lis2dw12_read_reg>
 8009824:	0003      	movs	r3, r0
 8009826:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d115      	bne.n	800985a <lis2dw12_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 800982e:	1cfb      	adds	r3, r7, #3
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	220f      	movs	r2, #15
 8009834:	4013      	ands	r3, r2
 8009836:	b2da      	uxtb	r2, r3
 8009838:	193b      	adds	r3, r7, r4
 800983a:	0110      	lsls	r0, r2, #4
 800983c:	781a      	ldrb	r2, [r3, #0]
 800983e:	210f      	movs	r1, #15
 8009840:	400a      	ands	r2, r1
 8009842:	1c11      	adds	r1, r2, #0
 8009844:	1c02      	adds	r2, r0, #0
 8009846:	430a      	orrs	r2, r1
 8009848:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL1, (uint8_t *) &ctrl1, 1);
 800984a:	193a      	adds	r2, r7, r4
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	2301      	movs	r3, #1
 8009850:	2120      	movs	r1, #32
 8009852:	f7ff ff4c 	bl	80096ee <lis2dw12_write_reg>
 8009856:	0003      	movs	r3, r0
 8009858:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d108      	bne.n	8009872 <lis2dw12_data_rate_set+0x6a>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 8009860:	230c      	movs	r3, #12
 8009862:	18fa      	adds	r2, r7, r3
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	2301      	movs	r3, #1
 8009868:	2122      	movs	r1, #34	; 0x22
 800986a:	f7ff ff1f 	bl	80096ac <lis2dw12_read_reg>
 800986e:	0003      	movs	r3, r0
 8009870:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d11a      	bne.n	80098ae <lis2dw12_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 8009878:	1cfb      	adds	r3, r7, #3
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	091b      	lsrs	r3, r3, #4
 800987e:	1c1a      	adds	r2, r3, #0
 8009880:	2303      	movs	r3, #3
 8009882:	4013      	ands	r3, r2
 8009884:	b2da      	uxtb	r2, r3
 8009886:	240c      	movs	r4, #12
 8009888:	193b      	adds	r3, r7, r4
 800988a:	2103      	movs	r1, #3
 800988c:	400a      	ands	r2, r1
 800988e:	0010      	movs	r0, r2
 8009890:	781a      	ldrb	r2, [r3, #0]
 8009892:	2103      	movs	r1, #3
 8009894:	438a      	bics	r2, r1
 8009896:	1c11      	adds	r1, r2, #0
 8009898:	1c02      	adds	r2, r0, #0
 800989a:	430a      	orrs	r2, r1
 800989c:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL3, (uint8_t *) &ctrl3, 1);
 800989e:	193a      	adds	r2, r7, r4
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	2301      	movs	r3, #1
 80098a4:	2122      	movs	r1, #34	; 0x22
 80098a6:	f7ff ff22 	bl	80096ee <lis2dw12_write_reg>
 80098aa:	0003      	movs	r3, r0
 80098ac:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80098ae:	697b      	ldr	r3, [r7, #20]
}
 80098b0:	0018      	movs	r0, r3
 80098b2:	46bd      	mov	sp, r7
 80098b4:	b007      	add	sp, #28
 80098b6:	bd90      	pop	{r4, r7, pc}

080098b8 <lis2dw12_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_full_scale_set(stmdev_ctx_t *ctx, lis2dw12_fs_t val)
{
 80098b8:	b590      	push	{r4, r7, lr}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	000a      	movs	r2, r1
 80098c2:	1cfb      	adds	r3, r7, #3
 80098c4:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80098c6:	2408      	movs	r4, #8
 80098c8:	193a      	adds	r2, r7, r4
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	2301      	movs	r3, #1
 80098ce:	2125      	movs	r1, #37	; 0x25
 80098d0:	f7ff feec 	bl	80096ac <lis2dw12_read_reg>
 80098d4:	0003      	movs	r3, r0
 80098d6:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d117      	bne.n	800990e <lis2dw12_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 80098de:	1cfb      	adds	r3, r7, #3
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	2203      	movs	r2, #3
 80098e4:	4013      	ands	r3, r2
 80098e6:	b2da      	uxtb	r2, r3
 80098e8:	193b      	adds	r3, r7, r4
 80098ea:	2103      	movs	r1, #3
 80098ec:	400a      	ands	r2, r1
 80098ee:	0110      	lsls	r0, r2, #4
 80098f0:	781a      	ldrb	r2, [r3, #0]
 80098f2:	2130      	movs	r1, #48	; 0x30
 80098f4:	438a      	bics	r2, r1
 80098f6:	1c11      	adds	r1, r2, #0
 80098f8:	1c02      	adds	r2, r0, #0
 80098fa:	430a      	orrs	r2, r1
 80098fc:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &reg, 1);
 80098fe:	193a      	adds	r2, r7, r4
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	2301      	movs	r3, #1
 8009904:	2125      	movs	r1, #37	; 0x25
 8009906:	f7ff fef2 	bl	80096ee <lis2dw12_write_reg>
 800990a:	0003      	movs	r3, r0
 800990c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800990e:	68fb      	ldr	r3, [r7, #12]
}
 8009910:	0018      	movs	r0, r3
 8009912:	46bd      	mov	sp, r7
 8009914:	b005      	add	sp, #20
 8009916:	bd90      	pop	{r4, r7, pc}

08009918 <lis2dw12_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b084      	sub	sp, #16
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WHO_AM_I, buff, 1);
 8009922:	683a      	ldr	r2, [r7, #0]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	2301      	movs	r3, #1
 8009928:	210f      	movs	r1, #15
 800992a:	f7ff febf 	bl	80096ac <lis2dw12_read_reg>
 800992e:	0003      	movs	r3, r0
 8009930:	60fb      	str	r3, [r7, #12]

  return ret;
 8009932:	68fb      	ldr	r3, [r7, #12]
}
 8009934:	0018      	movs	r0, r3
 8009936:	46bd      	mov	sp, r7
 8009938:	b004      	add	sp, #16
 800993a:	bd80      	pop	{r7, pc}

0800993c <lis2dw12_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800993c:	b590      	push	{r4, r7, lr}
 800993e:	b085      	sub	sp, #20
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	000a      	movs	r2, r1
 8009946:	1cfb      	adds	r3, r7, #3
 8009948:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 800994a:	2408      	movs	r4, #8
 800994c:	193a      	adds	r2, r7, r4
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	2301      	movs	r3, #1
 8009952:	2121      	movs	r1, #33	; 0x21
 8009954:	f7ff feaa 	bl	80096ac <lis2dw12_read_reg>
 8009958:	0003      	movs	r3, r0
 800995a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d117      	bne.n	8009992 <lis2dw12_reset_set+0x56>
  {
    reg.soft_reset = val;
 8009962:	1cfb      	adds	r3, r7, #3
 8009964:	781b      	ldrb	r3, [r3, #0]
 8009966:	2201      	movs	r2, #1
 8009968:	4013      	ands	r3, r2
 800996a:	b2da      	uxtb	r2, r3
 800996c:	193b      	adds	r3, r7, r4
 800996e:	2101      	movs	r1, #1
 8009970:	400a      	ands	r2, r1
 8009972:	0190      	lsls	r0, r2, #6
 8009974:	781a      	ldrb	r2, [r3, #0]
 8009976:	2140      	movs	r1, #64	; 0x40
 8009978:	438a      	bics	r2, r1
 800997a:	1c11      	adds	r1, r2, #0
 800997c:	1c02      	adds	r2, r0, #0
 800997e:	430a      	orrs	r2, r1
 8009980:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 8009982:	193a      	adds	r2, r7, r4
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	2301      	movs	r3, #1
 8009988:	2121      	movs	r1, #33	; 0x21
 800998a:	f7ff feb0 	bl	80096ee <lis2dw12_write_reg>
 800998e:	0003      	movs	r3, r0
 8009990:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009992:	68fb      	ldr	r3, [r7, #12]
}
 8009994:	0018      	movs	r0, r3
 8009996:	46bd      	mov	sp, r7
 8009998:	b005      	add	sp, #20
 800999a:	bd90      	pop	{r4, r7, pc}

0800999c <lis2dw12_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 800999c:	b590      	push	{r4, r7, lr}
 800999e:	b085      	sub	sp, #20
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl2_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL2, (uint8_t *) &reg, 1);
 80099a6:	2408      	movs	r4, #8
 80099a8:	193a      	adds	r2, r7, r4
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	2301      	movs	r3, #1
 80099ae:	2121      	movs	r1, #33	; 0x21
 80099b0:	f7ff fe7c 	bl	80096ac <lis2dw12_read_reg>
 80099b4:	0003      	movs	r3, r0
 80099b6:	60fb      	str	r3, [r7, #12]
  *val = reg.soft_reset;
 80099b8:	193b      	adds	r3, r7, r4
 80099ba:	781b      	ldrb	r3, [r3, #0]
 80099bc:	065b      	lsls	r3, r3, #25
 80099be:	0fdb      	lsrs	r3, r3, #31
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	001a      	movs	r2, r3
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	701a      	strb	r2, [r3, #0]

  return ret;
 80099c8:	68fb      	ldr	r3, [r7, #12]
}
 80099ca:	0018      	movs	r0, r3
 80099cc:	46bd      	mov	sp, r7
 80099ce:	b005      	add	sp, #20
 80099d0:	bd90      	pop	{r4, r7, pc}

080099d2 <lis2dw12_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_filter_path_set(stmdev_ctx_t *ctx,
                                 lis2dw12_fds_t val)
{
 80099d2:	b590      	push	{r4, r7, lr}
 80099d4:	b087      	sub	sp, #28
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	6078      	str	r0, [r7, #4]
 80099da:	000a      	movs	r2, r1
 80099dc:	1cfb      	adds	r3, r7, #3
 80099de:	701a      	strb	r2, [r3, #0]
  lis2dw12_ctrl6_t ctrl6;
  lis2dw12_ctrl_reg7_t ctrl_reg7;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 80099e0:	2410      	movs	r4, #16
 80099e2:	193a      	adds	r2, r7, r4
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	2301      	movs	r3, #1
 80099e8:	2125      	movs	r1, #37	; 0x25
 80099ea:	f7ff fe5f 	bl	80096ac <lis2dw12_read_reg>
 80099ee:	0003      	movs	r3, r0
 80099f0:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d119      	bne.n	8009a2c <lis2dw12_filter_path_set+0x5a>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 80099f8:	1cfb      	adds	r3, r7, #3
 80099fa:	781b      	ldrb	r3, [r3, #0]
 80099fc:	091b      	lsrs	r3, r3, #4
 80099fe:	1c1a      	adds	r2, r3, #0
 8009a00:	2301      	movs	r3, #1
 8009a02:	4013      	ands	r3, r2
 8009a04:	b2da      	uxtb	r2, r3
 8009a06:	193b      	adds	r3, r7, r4
 8009a08:	2101      	movs	r1, #1
 8009a0a:	400a      	ands	r2, r1
 8009a0c:	00d0      	lsls	r0, r2, #3
 8009a0e:	781a      	ldrb	r2, [r3, #0]
 8009a10:	2108      	movs	r1, #8
 8009a12:	438a      	bics	r2, r1
 8009a14:	1c11      	adds	r1, r2, #0
 8009a16:	1c02      	adds	r2, r0, #0
 8009a18:	430a      	orrs	r2, r1
 8009a1a:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL6, (uint8_t *) &ctrl6, 1);
 8009a1c:	193a      	adds	r2, r7, r4
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	2301      	movs	r3, #1
 8009a22:	2125      	movs	r1, #37	; 0x25
 8009a24:	f7ff fe63 	bl	80096ee <lis2dw12_write_reg>
 8009a28:	0003      	movs	r3, r0
 8009a2a:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d108      	bne.n	8009a44 <lis2dw12_filter_path_set+0x72>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7,
 8009a32:	230c      	movs	r3, #12
 8009a34:	18fa      	adds	r2, r7, r3
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	2301      	movs	r3, #1
 8009a3a:	213f      	movs	r1, #63	; 0x3f
 8009a3c:	f7ff fe36 	bl	80096ac <lis2dw12_read_reg>
 8009a40:	0003      	movs	r3, r0
 8009a42:	617b      	str	r3, [r7, #20]
                            (uint8_t *) &ctrl_reg7, 1);
  }

  if (ret == 0)
 8009a44:	697b      	ldr	r3, [r7, #20]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d118      	bne.n	8009a7c <lis2dw12_filter_path_set+0xaa>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 8009a4a:	1cfb      	adds	r3, r7, #3
 8009a4c:	781b      	ldrb	r3, [r3, #0]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	4013      	ands	r3, r2
 8009a52:	b2da      	uxtb	r2, r3
 8009a54:	240c      	movs	r4, #12
 8009a56:	193b      	adds	r3, r7, r4
 8009a58:	2101      	movs	r1, #1
 8009a5a:	400a      	ands	r2, r1
 8009a5c:	0110      	lsls	r0, r2, #4
 8009a5e:	781a      	ldrb	r2, [r3, #0]
 8009a60:	2110      	movs	r1, #16
 8009a62:	438a      	bics	r2, r1
 8009a64:	1c11      	adds	r1, r2, #0
 8009a66:	1c02      	adds	r2, r0, #0
 8009a68:	430a      	orrs	r2, r1
 8009a6a:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7,
 8009a6c:	193a      	adds	r2, r7, r4
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	2301      	movs	r3, #1
 8009a72:	213f      	movs	r1, #63	; 0x3f
 8009a74:	f7ff fe3b 	bl	80096ee <lis2dw12_write_reg>
 8009a78:	0003      	movs	r3, r0
 8009a7a:	617b      	str	r3, [r7, #20]
                             (uint8_t *) &ctrl_reg7, 1);
  }

  return ret;
 8009a7c:	697b      	ldr	r3, [r7, #20]
}
 8009a7e:	0018      	movs	r0, r3
 8009a80:	46bd      	mov	sp, r7
 8009a82:	b007      	add	sp, #28
 8009a84:	bd90      	pop	{r4, r7, pc}

08009a86 <lis2dw12_pin_int1_route_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_set(stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 8009a86:	b580      	push	{r7, lr}
 8009a88:	b086      	sub	sp, #24
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	6078      	str	r0, [r7, #4]
 8009a8e:	6039      	str	r1, [r7, #0]
  lis2dw12_ctrl5_int2_pad_ctrl_t ctrl5_int2_pad_ctrl;
  lis2dw12_ctrl_reg7_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL5_INT2_PAD_CTRL,
 8009a90:	2310      	movs	r3, #16
 8009a92:	18fa      	adds	r2, r7, r3
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	2301      	movs	r3, #1
 8009a98:	2124      	movs	r1, #36	; 0x24
 8009a9a:	f7ff fe07 	bl	80096ac <lis2dw12_read_reg>
 8009a9e:	0003      	movs	r3, r0
 8009aa0:	617b      	str	r3, [r7, #20]
                          (uint8_t *)&ctrl5_int2_pad_ctrl, 1);

  if (ret == 0)
 8009aa2:	697b      	ldr	r3, [r7, #20]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d108      	bne.n	8009aba <lis2dw12_pin_int1_route_set+0x34>
  {
    ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 8009aa8:	230c      	movs	r3, #12
 8009aaa:	18fa      	adds	r2, r7, r3
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	2301      	movs	r3, #1
 8009ab0:	213f      	movs	r1, #63	; 0x3f
 8009ab2:	f7ff fdfb 	bl	80096ac <lis2dw12_read_reg>
 8009ab6:	0003      	movs	r3, r0
 8009ab8:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d146      	bne.n	8009b4e <lis2dw12_pin_int1_route_set+0xc8>
  {
    if ((val->int1_tap |
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	781b      	ldrb	r3, [r3, #0]
 8009ac4:	071b      	lsls	r3, r3, #28
 8009ac6:	0fdb      	lsrs	r3, r3, #31
 8009ac8:	b2da      	uxtb	r2, r3
         val->int1_ff |
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	781b      	ldrb	r3, [r3, #0]
 8009ace:	06db      	lsls	r3, r3, #27
 8009ad0:	0fdb      	lsrs	r3, r3, #31
 8009ad2:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	b2da      	uxtb	r2, r3
         val->int1_wu |
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	069b      	lsls	r3, r3, #26
 8009ade:	0fdb      	lsrs	r3, r3, #31
 8009ae0:	b2db      	uxtb	r3, r3
         val->int1_ff |
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	b2da      	uxtb	r2, r3
         val->int1_single_tap |
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	065b      	lsls	r3, r3, #25
 8009aec:	0fdb      	lsrs	r3, r3, #31
 8009aee:	b2db      	uxtb	r3, r3
         val->int1_wu |
 8009af0:	4313      	orrs	r3, r2
 8009af2:	b2da      	uxtb	r2, r3
         val->int1_6d |
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	061b      	lsls	r3, r3, #24
 8009afa:	0fdb      	lsrs	r3, r3, #31
 8009afc:	b2db      	uxtb	r3, r3
         val->int1_single_tap |
 8009afe:	4313      	orrs	r3, r2
 8009b00:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 8009b02:	2110      	movs	r1, #16
 8009b04:	187b      	adds	r3, r7, r1
 8009b06:	781b      	ldrb	r3, [r3, #0]
 8009b08:	061b      	lsls	r3, r3, #24
 8009b0a:	0fdb      	lsrs	r3, r3, #31
 8009b0c:	b2db      	uxtb	r3, r3
         val->int1_6d |
 8009b0e:	4313      	orrs	r3, r2
 8009b10:	b2da      	uxtb	r2, r3
         ctrl5_int2_pad_ctrl.int2_sleep_chg) != PROPERTY_DISABLE)
 8009b12:	187b      	adds	r3, r7, r1
 8009b14:	781b      	ldrb	r3, [r3, #0]
 8009b16:	065b      	lsls	r3, r3, #25
 8009b18:	0fdb      	lsrs	r3, r3, #31
 8009b1a:	b2db      	uxtb	r3, r3
         ctrl5_int2_pad_ctrl.int2_sleep_state |
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	b2db      	uxtb	r3, r3
    if ((val->int1_tap |
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d006      	beq.n	8009b32 <lis2dw12_pin_int1_route_set+0xac>
    {
      reg.interrupts_enable = PROPERTY_ENABLE;
 8009b24:	230c      	movs	r3, #12
 8009b26:	18fb      	adds	r3, r7, r3
 8009b28:	781a      	ldrb	r2, [r3, #0]
 8009b2a:	2120      	movs	r1, #32
 8009b2c:	430a      	orrs	r2, r1
 8009b2e:	701a      	strb	r2, [r3, #0]
 8009b30:	e005      	b.n	8009b3e <lis2dw12_pin_int1_route_set+0xb8>
    }

    else
    {
      reg.interrupts_enable = PROPERTY_DISABLE;
 8009b32:	230c      	movs	r3, #12
 8009b34:	18fb      	adds	r3, r7, r3
 8009b36:	781a      	ldrb	r2, [r3, #0]
 8009b38:	2120      	movs	r1, #32
 8009b3a:	438a      	bics	r2, r1
 8009b3c:	701a      	strb	r2, [r3, #0]
    }

    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 8009b3e:	683a      	ldr	r2, [r7, #0]
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	2301      	movs	r3, #1
 8009b44:	2123      	movs	r1, #35	; 0x23
 8009b46:	f7ff fdd2 	bl	80096ee <lis2dw12_write_reg>
 8009b4a:	0003      	movs	r3, r0
 8009b4c:	617b      	str	r3, [r7, #20]
                             (uint8_t *) val, 1);
  }

  if (ret == 0)
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d108      	bne.n	8009b66 <lis2dw12_pin_int1_route_set+0xe0>
  {
    ret = lis2dw12_write_reg(ctx, LIS2DW12_CTRL_REG7, (uint8_t *) &reg, 1);
 8009b54:	230c      	movs	r3, #12
 8009b56:	18fa      	adds	r2, r7, r3
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	213f      	movs	r1, #63	; 0x3f
 8009b5e:	f7ff fdc6 	bl	80096ee <lis2dw12_write_reg>
 8009b62:	0003      	movs	r3, r0
 8009b64:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009b66:	697b      	ldr	r3, [r7, #20]
}
 8009b68:	0018      	movs	r0, r3
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	b006      	add	sp, #24
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <lis2dw12_pin_int1_route_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_pin_int1_route_get(stmdev_ctx_t *ctx,
                                    lis2dw12_ctrl4_int1_pad_ctrl_t *val)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_CTRL4_INT1_PAD_CTRL,
 8009b7a:	683a      	ldr	r2, [r7, #0]
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	2301      	movs	r3, #1
 8009b80:	2123      	movs	r1, #35	; 0x23
 8009b82:	f7ff fd93 	bl	80096ac <lis2dw12_read_reg>
 8009b86:	0003      	movs	r3, r0
 8009b88:	60fb      	str	r3, [r7, #12]
                          (uint8_t *) val, 1);

  return ret;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
}
 8009b8c:	0018      	movs	r0, r3
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	b004      	add	sp, #16
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <lis2dw12_wkup_threshold_set>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8009b94:	b590      	push	{r4, r7, lr}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
 8009b9c:	000a      	movs	r2, r1
 8009b9e:	1cfb      	adds	r3, r7, #3
 8009ba0:	701a      	strb	r2, [r3, #0]
  lis2dw12_wake_up_ths_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8009ba2:	2408      	movs	r4, #8
 8009ba4:	193a      	adds	r2, r7, r4
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	2301      	movs	r3, #1
 8009baa:	2134      	movs	r1, #52	; 0x34
 8009bac:	f7ff fd7e 	bl	80096ac <lis2dw12_read_reg>
 8009bb0:	0003      	movs	r3, r0
 8009bb2:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d117      	bne.n	8009bea <lis2dw12_wkup_threshold_set+0x56>
  {
    reg.wk_ths = val;
 8009bba:	1cfb      	adds	r3, r7, #3
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	223f      	movs	r2, #63	; 0x3f
 8009bc0:	4013      	ands	r3, r2
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	193b      	adds	r3, r7, r4
 8009bc6:	213f      	movs	r1, #63	; 0x3f
 8009bc8:	400a      	ands	r2, r1
 8009bca:	0010      	movs	r0, r2
 8009bcc:	781a      	ldrb	r2, [r3, #0]
 8009bce:	213f      	movs	r1, #63	; 0x3f
 8009bd0:	438a      	bics	r2, r1
 8009bd2:	1c11      	adds	r1, r2, #0
 8009bd4:	1c02      	adds	r2, r0, #0
 8009bd6:	430a      	orrs	r2, r1
 8009bd8:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8009bda:	193a      	adds	r2, r7, r4
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	2301      	movs	r3, #1
 8009be0:	2134      	movs	r1, #52	; 0x34
 8009be2:	f7ff fd84 	bl	80096ee <lis2dw12_write_reg>
 8009be6:	0003      	movs	r3, r0
 8009be8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009bea:	68fb      	ldr	r3, [r7, #12]
}
 8009bec:	0018      	movs	r0, r3
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	b005      	add	sp, #20
 8009bf2:	bd90      	pop	{r4, r7, pc}

08009bf4 <lis2dw12_wkup_dur_set>:
  * @param  val      change the values of wake_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis2dw12_wkup_dur_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8009bf4:	b590      	push	{r4, r7, lr}
 8009bf6:	b085      	sub	sp, #20
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
 8009bfc:	000a      	movs	r2, r1
 8009bfe:	1cfb      	adds	r3, r7, #3
 8009c00:	701a      	strb	r2, [r3, #0]
  lis2dw12_wake_up_dur_t reg;
  int32_t ret;

  ret = lis2dw12_read_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 8009c02:	2408      	movs	r4, #8
 8009c04:	193a      	adds	r2, r7, r4
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	2301      	movs	r3, #1
 8009c0a:	2135      	movs	r1, #53	; 0x35
 8009c0c:	f7ff fd4e 	bl	80096ac <lis2dw12_read_reg>
 8009c10:	0003      	movs	r3, r0
 8009c12:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d117      	bne.n	8009c4a <lis2dw12_wkup_dur_set+0x56>
  {
    reg.wake_dur = val;
 8009c1a:	1cfb      	adds	r3, r7, #3
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	2203      	movs	r2, #3
 8009c20:	4013      	ands	r3, r2
 8009c22:	b2da      	uxtb	r2, r3
 8009c24:	193b      	adds	r3, r7, r4
 8009c26:	2103      	movs	r1, #3
 8009c28:	400a      	ands	r2, r1
 8009c2a:	0150      	lsls	r0, r2, #5
 8009c2c:	781a      	ldrb	r2, [r3, #0]
 8009c2e:	2160      	movs	r1, #96	; 0x60
 8009c30:	438a      	bics	r2, r1
 8009c32:	1c11      	adds	r1, r2, #0
 8009c34:	1c02      	adds	r2, r0, #0
 8009c36:	430a      	orrs	r2, r1
 8009c38:	701a      	strb	r2, [r3, #0]
    ret = lis2dw12_write_reg(ctx, LIS2DW12_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 8009c3a:	193a      	adds	r2, r7, r4
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	2301      	movs	r3, #1
 8009c40:	2135      	movs	r1, #53	; 0x35
 8009c42:	f7ff fd54 	bl	80096ee <lis2dw12_write_reg>
 8009c46:	0003      	movs	r3, r0
 8009c48:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
}
 8009c4c:	0018      	movs	r0, r3
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	b005      	add	sp, #20
 8009c52:	bd90      	pop	{r4, r7, pc}

08009c54 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ( void )
{
 8009c54:	b590      	push	{r4, r7, lr}
 8009c56:	b087      	sub	sp, #28
 8009c58:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 8009c5a:	1dfb      	adds	r3, r7, #7
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	701a      	strb	r2, [r3, #0]
	tim_seconds = 0 ;
 8009c60:	4b25      	ldr	r3, [pc, #148]	; (8009cf8 <my_astro_init+0xa4>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	801a      	strh	r2, [r3, #0]

	HAL_TIM_Base_Start_IT ( MY_TIMER ) ;
 8009c66:	4b25      	ldr	r3, [pc, #148]	; (8009cfc <my_astro_init+0xa8>)
 8009c68:	0018      	movs	r0, r3
 8009c6a:	f7fc fda5 	bl	80067b8 <HAL_TIM_Base_Start_IT>
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 8009c6e:	e019      	b.n	8009ca4 <my_astro_init+0x50>
	{
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false ) ;
 8009c70:	1dfc      	adds	r4, r7, #7
 8009c72:	2300      	movs	r3, #0
 8009c74:	9303      	str	r3, [sp, #12]
 8009c76:	2301      	movs	r3, #1
 8009c78:	9302      	str	r3, [sp, #8]
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	9301      	str	r3, [sp, #4]
 8009c7e:	2301      	movs	r3, #1
 8009c80:	9300      	str	r3, [sp, #0]
 8009c82:	2300      	movs	r3, #0
 8009c84:	2201      	movs	r2, #1
 8009c86:	2101      	movs	r1, #1
 8009c88:	2001      	movs	r0, #1
 8009c8a:	f7fe f865 	bl	8007d58 <astronode_send_cfg_wr>
 8009c8e:	0003      	movs	r3, r0
 8009c90:	7023      	strb	r3, [r4, #0]
		my_astro_off () ;
 8009c92:	f7f9 f9b9 	bl	8003008 <my_astro_off>
		HAL_Delay ( 100 ) ;
 8009c96:	2064      	movs	r0, #100	; 0x64
 8009c98:	f7f9 feaa 	bl	80039f0 <HAL_Delay>
		my_astro_on () ;
 8009c9c:	f7f9 f98c 	bl	8002fb8 <my_astro_on>
		reset_astronode () ;
 8009ca0:	f7f9 f90c 	bl	8002ebc <reset_astronode>
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 8009ca4:	4b14      	ldr	r3, [pc, #80]	; (8009cf8 <my_astro_init+0xa4>)
 8009ca6:	881b      	ldrh	r3, [r3, #0]
 8009ca8:	2b3b      	cmp	r3, #59	; 0x3b
 8009caa:	d806      	bhi.n	8009cba <my_astro_init+0x66>
 8009cac:	1dfb      	adds	r3, r7, #7
 8009cae:	781b      	ldrb	r3, [r3, #0]
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	4053      	eors	r3, r2
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d1da      	bne.n	8009c70 <my_astro_init+0x1c>
	}
	tim_seconds = 0 ;
 8009cba:	4b0f      	ldr	r3, [pc, #60]	; (8009cf8 <my_astro_init+0xa4>)
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT ( MY_TIMER ) ;
 8009cc0:	4b0e      	ldr	r3, [pc, #56]	; (8009cfc <my_astro_init+0xa8>)
 8009cc2:	0018      	movs	r0, r3
 8009cc4:	f7fc fdd4 	bl	8006870 <HAL_TIM_Base_Stop_IT>
	if ( cfg_wr )
 8009cc8:	1dfb      	adds	r3, r7, #7
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d00d      	beq.n	8009cec <my_astro_init+0x98>
	{
		astronode_send_rtc_rr () ;
 8009cd0:	f7fe fd02 	bl	80086d8 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 8009cd4:	f7fe f808 	bl	8007ce8 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 8009cd8:	f7fe fdf8 	bl	80088cc <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 8009cdc:	f7fe f992 	bl	8008004 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 8009ce0:	f7fe f8e6 	bl	8007eb0 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8009ce4:	f7fe fc7c 	bl	80085e0 <astronode_send_pld_fr>
		return true ;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e000      	b.n	8009cee <my_astro_init+0x9a>
	}
	else
	{
		return false ;
 8009cec:	2300      	movs	r3, #0
	}
}
 8009cee:	0018      	movs	r0, r3
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	b003      	add	sp, #12
 8009cf4:	bd90      	pop	{r4, r7, pc}
 8009cf6:	46c0      	nop			; (mov r8, r8)
 8009cf8:	20000a24 	.word	0x20000a24
 8009cfc:	2000078c 	.word	0x2000078c

08009d00 <my_astro_add_payload_2_queue>:
bool my_astro_add_payload_2_queue ( char* payload )
{
 8009d00:	b590      	push	{r4, r7, lr}
 8009d02:	b085      	sub	sp, #20
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
	uint16_t id = 0 ;
 8009d08:	240e      	movs	r4, #14
 8009d0a:	193b      	adds	r3, r7, r4
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	0018      	movs	r0, r3
 8009d14:	f7f6 f9f6 	bl	8000104 <strlen>
 8009d18:	0003      	movs	r3, r0
 8009d1a:	60bb      	str	r3, [r7, #8]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	2ba0      	cmp	r3, #160	; 0xa0
 8009d20:	d80b      	bhi.n	8009d3a <my_astro_add_payload_2_queue+0x3a>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	b29a      	uxth	r2, r3
 8009d26:	6879      	ldr	r1, [r7, #4]
 8009d28:	193b      	adds	r3, r7, r4
 8009d2a:	881b      	ldrh	r3, [r3, #0]
 8009d2c:	0018      	movs	r0, r3
 8009d2e:	f7fe fbb3 	bl	8008498 <astronode_send_pld_er>
 8009d32:	1e03      	subs	r3, r0, #0
 8009d34:	d005      	beq.n	8009d42 <my_astro_add_payload_2_queue+0x42>
		{
			return true ;
 8009d36:	2301      	movs	r3, #1
 8009d38:	e004      	b.n	8009d44 <my_astro_add_payload_2_queue+0x44>
		}
	}
	else
	{
		send_debug_logs ( "ERROR: Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 8009d3a:	4b04      	ldr	r3, [pc, #16]	; (8009d4c <my_astro_add_payload_2_queue+0x4c>)
 8009d3c:	0018      	movs	r0, r3
 8009d3e:	f7f9 f88d 	bl	8002e5c <send_debug_logs>
	}
	return false ;
 8009d42:	2300      	movs	r3, #0
}
 8009d44:	0018      	movs	r0, r3
 8009d46:	46bd      	mov	sp, r7
 8009d48:	b005      	add	sp, #20
 8009d4a:	bd90      	pop	{r4, r7, pc}
 8009d4c:	080146cc 	.word	0x080146cc

08009d50 <my_astro_read_evt_reg>:
bool my_astro_read_evt_reg ( void )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astro: evt pin is high." ) ;
 8009d54:	4b15      	ldr	r3, [pc, #84]	; (8009dac <my_astro_read_evt_reg+0x5c>)
 8009d56:	0018      	movs	r0, r3
 8009d58:	f7f9 f880 	bl	8002e5c <send_debug_logs>
	astronode_send_evt_rr () ;
 8009d5c:	f7fe fa5c 	bl	8008218 <astronode_send_evt_rr>
	if (is_sak_available () )
 8009d60:	f7ff f80e 	bl	8008d80 <is_sak_available>
 8009d64:	1e03      	subs	r3, r0, #0
 8009d66:	d007      	beq.n	8009d78 <my_astro_read_evt_reg+0x28>
	{
	  astronode_send_sak_rr () ;
 8009d68:	f7fe fd1a 	bl	80087a0 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 8009d6c:	f7fe fd6e 	bl	800884c <astronode_send_sak_cr>
	  send_debug_logs ( "my_astro: message has been acknowledged." ) ;
 8009d70:	4b0f      	ldr	r3, [pc, #60]	; (8009db0 <my_astro_read_evt_reg+0x60>)
 8009d72:	0018      	movs	r0, r3
 8009d74:	f7f9 f872 	bl	8002e5c <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8009d78:	f7ff f80c 	bl	8008d94 <is_astronode_reset>
 8009d7c:	1e03      	subs	r3, r0, #0
 8009d7e:	d005      	beq.n	8009d8c <my_astro_read_evt_reg+0x3c>
	{
	  send_debug_logs ( "my_astro: terminal has been reset." ) ;
 8009d80:	4b0c      	ldr	r3, [pc, #48]	; (8009db4 <my_astro_read_evt_reg+0x64>)
 8009d82:	0018      	movs	r0, r3
 8009d84:	f7f9 f86a 	bl	8002e5c <send_debug_logs>
	  astronode_send_res_cr () ;
 8009d88:	f7fe fc66 	bl	8008658 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 8009d8c:	f7ff f80c 	bl	8008da8 <is_command_available>
 8009d90:	1e03      	subs	r3, r0, #0
 8009d92:	d007      	beq.n	8009da4 <my_astro_read_evt_reg+0x54>
	{
	  send_debug_logs ( "my_astro: unicast command is available" ) ;
 8009d94:	4b08      	ldr	r3, [pc, #32]	; (8009db8 <my_astro_read_evt_reg+0x68>)
 8009d96:	0018      	movs	r0, r3
 8009d98:	f7f9 f860 	bl	8002e5c <send_debug_logs>
	  astronode_send_cmd_rr () ;
 8009d9c:	f7fe fe80 	bl	8008aa0 <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 8009da0:	f7fe fe3e 	bl	8008a20 <astronode_send_cmd_cr>
	}
	return true ;
 8009da4:	2301      	movs	r3, #1
}
 8009da6:	0018      	movs	r0, r3
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	08014710 	.word	0x08014710
 8009db0:	0801472c 	.word	0x0801472c
 8009db4:	08014758 	.word	0x08014758
 8009db8:	0801477c 	.word	0x0801477c

08009dbc <my_astro_log>:
bool my_astro_log ( void )
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	af00      	add	r7, sp, #0
	astronode_send_rtc_rr ();
 8009dc0:	f7fe fc8a 	bl	80086d8 <astronode_send_rtc_rr>
	astronode_send_nco_rr () ;
 8009dc4:	f7fe f9c8 	bl	8008158 <astronode_send_nco_rr>
	//astronode_send_lcd_rr () ;
	//astronode_send_end_rr () ;
	//astronode_send_per_rr () ;
	return true ;
 8009dc8:	2301      	movs	r3, #1
}
 8009dca:	0018      	movs	r0, r3
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	bd80      	pop	{r7, pc}

08009dd0 <my_astro_write_coordinates>:

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
 8009dd8:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 8009dda:	683a      	ldr	r2, [r7, #0]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	0011      	movs	r1, r2
 8009de0:	0018      	movs	r0, r3
 8009de2:	f7fe fa99 	bl	8008318 <astronode_send_geo_wr>
}
 8009de6:	46c0      	nop			; (mov r8, r8)
 8009de8:	46bd      	mov	sp, r7
 8009dea:	b002      	add	sp, #8
 8009dec:	bd80      	pop	{r7, pc}

08009dee <my_lis2dw12_init>:
 */

#include "my_lis2dw12.h"

bool my_lis2dw12_init ( stmdev_ctx_t* ctx )
{
 8009dee:	b590      	push	{r4, r7, lr}
 8009df0:	b085      	sub	sp, #20
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
	uint8_t rst = 1 ;
 8009df6:	230f      	movs	r3, #15
 8009df8:	18fb      	adds	r3, r7, r3
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	701a      	strb	r2, [r3, #0]

	/*Restore default configuration */
	lis2dw12_reset_set ( ctx , PROPERTY_ENABLE ) ;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2101      	movs	r1, #1
 8009e02:	0018      	movs	r0, r3
 8009e04:	f7ff fd9a 	bl	800993c <lis2dw12_reset_set>
	do {
		lis2dw12_reset_get ( ctx, &rst ) ;
 8009e08:	240f      	movs	r4, #15
 8009e0a:	193a      	adds	r2, r7, r4
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	0011      	movs	r1, r2
 8009e10:	0018      	movs	r0, r3
 8009e12:	f7ff fdc3 	bl	800999c <lis2dw12_reset_get>
	} while ( rst ) ;
 8009e16:	193b      	adds	r3, r7, r4
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d1f4      	bne.n	8009e08 <my_lis2dw12_init+0x1a>

	if ( my_lis2dw12_get_id ( ctx ) == LIS2DW12_ID )
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	0018      	movs	r0, r3
 8009e22:	f000 f828 	bl	8009e76 <my_lis2dw12_get_id>
 8009e26:	0003      	movs	r3, r0
 8009e28:	2b44      	cmp	r3, #68	; 0x44
 8009e2a:	d11f      	bne.n	8009e6c <my_lis2dw12_init+0x7e>
	{
		lis2dw12_full_scale_set 	( ctx , LIS2DW12_2g ) ;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2100      	movs	r1, #0
 8009e30:	0018      	movs	r0, r3
 8009e32:	f7ff fd41 	bl	80098b8 <lis2dw12_full_scale_set>
		lis2dw12_power_mode_set 	( ctx , LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit ) ;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2110      	movs	r1, #16
 8009e3a:	0018      	movs	r0, r3
 8009e3c:	f7ff fc78 	bl	8009730 <lis2dw12_power_mode_set>
		lis2dw12_data_rate_set 		( ctx , LIS2DW12_XL_ODR_200Hz ) ;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2106      	movs	r1, #6
 8009e44:	0018      	movs	r0, r3
 8009e46:	f7ff fcdf 	bl	8009808 <lis2dw12_data_rate_set>
		lis2dw12_filter_path_set 	( ctx , LIS2DW12_HIGH_PASS_ON_OUT ) ;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2110      	movs	r1, #16
 8009e4e:	0018      	movs	r0, r3
 8009e50:	f7ff fdbf 	bl	80099d2 <lis2dw12_filter_path_set>
		lis2dw12_wkup_dur_set		( ctx , 0 ) ;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2100      	movs	r1, #0
 8009e58:	0018      	movs	r0, r3
 8009e5a:	f7ff fecb 	bl	8009bf4 <lis2dw12_wkup_dur_set>
		lis2dw12_wkup_threshold_set	( ctx, 2 ) ;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2102      	movs	r1, #2
 8009e62:	0018      	movs	r0, r3
 8009e64:	f7ff fe96 	bl	8009b94 <lis2dw12_wkup_threshold_set>
		return true ;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e000      	b.n	8009e6e <my_lis2dw12_init+0x80>
	}

	return false ;
 8009e6c:	2300      	movs	r3, #0

}
 8009e6e:	0018      	movs	r0, r3
 8009e70:	46bd      	mov	sp, r7
 8009e72:	b005      	add	sp, #20
 8009e74:	bd90      	pop	{r4, r7, pc}

08009e76 <my_lis2dw12_get_id>:

uint8_t my_lis2dw12_get_id ( stmdev_ctx_t* ctx )
{
 8009e76:	b590      	push	{r4, r7, lr}
 8009e78:	b085      	sub	sp, #20
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
	uint8_t id = 0 ;
 8009e7e:	210f      	movs	r1, #15
 8009e80:	187b      	adds	r3, r7, r1
 8009e82:	2200      	movs	r2, #0
 8009e84:	701a      	strb	r2, [r3, #0]
	lis2dw12_device_id_get ( ctx , &id ) ;
 8009e86:	000c      	movs	r4, r1
 8009e88:	187a      	adds	r2, r7, r1
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	0011      	movs	r1, r2
 8009e8e:	0018      	movs	r0, r3
 8009e90:	f7ff fd42 	bl	8009918 <lis2dw12_device_id_get>
	return id ;
 8009e94:	193b      	adds	r3, r7, r4
 8009e96:	781b      	ldrb	r3, [r3, #0]
}
 8009e98:	0018      	movs	r0, r3
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	b005      	add	sp, #20
 8009e9e:	bd90      	pop	{r4, r7, pc}

08009ea0 <my_lis2dw12_int1_wu_enable>:

void my_lis2dw12_int1_wu_enable ( stmdev_ctx_t* ctx )
{
 8009ea0:	b590      	push	{r4, r7, lr}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
	lis2dw12_reg_t int_route ;
	lis2dw12_pin_int1_route_get	( ctx, &int_route.ctrl4_int1_pad_ctrl ) ;
 8009ea8:	240c      	movs	r4, #12
 8009eaa:	193a      	adds	r2, r7, r4
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	0011      	movs	r1, r2
 8009eb0:	0018      	movs	r0, r3
 8009eb2:	f7ff fe5d 	bl	8009b70 <lis2dw12_pin_int1_route_get>
	int_route.ctrl4_int1_pad_ctrl.int1_wu = PROPERTY_ENABLE ;
 8009eb6:	0020      	movs	r0, r4
 8009eb8:	183b      	adds	r3, r7, r0
 8009eba:	781a      	ldrb	r2, [r3, #0]
 8009ebc:	2120      	movs	r1, #32
 8009ebe:	430a      	orrs	r2, r1
 8009ec0:	701a      	strb	r2, [r3, #0]
	lis2dw12_pin_int1_route_set	( ctx , &int_route.ctrl4_int1_pad_ctrl ) ;
 8009ec2:	183a      	adds	r2, r7, r0
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	0011      	movs	r1, r2
 8009ec8:	0018      	movs	r0, r3
 8009eca:	f7ff fddc 	bl	8009a86 <lis2dw12_pin_int1_route_set>
}
 8009ece:	46c0      	nop			; (mov r8, r8)
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	b005      	add	sp, #20
 8009ed4:	bd90      	pop	{r4, r7, pc}

08009ed6 <my_lis2dw12_int1_wu_disable>:
void my_lis2dw12_int1_wu_disable ( stmdev_ctx_t* ctx )
{
 8009ed6:	b590      	push	{r4, r7, lr}
 8009ed8:	b085      	sub	sp, #20
 8009eda:	af00      	add	r7, sp, #0
 8009edc:	6078      	str	r0, [r7, #4]
	lis2dw12_reg_t int_route ;
	lis2dw12_pin_int1_route_get	( ctx, &int_route.ctrl4_int1_pad_ctrl ) ;
 8009ede:	240c      	movs	r4, #12
 8009ee0:	193a      	adds	r2, r7, r4
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	0011      	movs	r1, r2
 8009ee6:	0018      	movs	r0, r3
 8009ee8:	f7ff fe42 	bl	8009b70 <lis2dw12_pin_int1_route_get>
	int_route.ctrl4_int1_pad_ctrl.int1_wu = PROPERTY_DISABLE ;
 8009eec:	0020      	movs	r0, r4
 8009eee:	183b      	adds	r3, r7, r0
 8009ef0:	781a      	ldrb	r2, [r3, #0]
 8009ef2:	2120      	movs	r1, #32
 8009ef4:	438a      	bics	r2, r1
 8009ef6:	701a      	strb	r2, [r3, #0]
	lis2dw12_pin_int1_route_set	( ctx , &int_route.ctrl4_int1_pad_ctrl ) ;
 8009ef8:	183a      	adds	r2, r7, r0
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	0011      	movs	r1, r2
 8009efe:	0018      	movs	r0, r3
 8009f00:	f7ff fdc1 	bl	8009a86 <lis2dw12_pin_int1_route_set>
}
 8009f04:	46c0      	nop			; (mov r8, r8)
 8009f06:	46bd      	mov	sp, r7
 8009f08:	b005      	add	sp, #20
 8009f0a:	bd90      	pop	{r4, r7, pc}

08009f0c <my_lx6_get_coordinates>:

#include "my_lx6_gnss.h"


bool my_lx6_get_coordinates ( uint16_t active_time_ths , double nmea_pdop_ths , double* nmea_fixed_pdop_d , int32_t* astro_geo_wr_latitude , int32_t* astro_geo_wr_longitude )
{
 8009f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f0e:	4cde      	ldr	r4, [pc, #888]	; (800a288 <my_lx6_get_coordinates+0x37c>)
 8009f10:	44a5      	add	sp, r4
 8009f12:	af02      	add	r7, sp, #8
 8009f14:	0001      	movs	r1, r0
 8009f16:	603a      	str	r2, [r7, #0]
 8009f18:	607b      	str	r3, [r7, #4]
 8009f1a:	4bdc      	ldr	r3, [pc, #880]	; (800a28c <my_lx6_get_coordinates+0x380>)
 8009f1c:	20da      	movs	r0, #218	; 0xda
 8009f1e:	0080      	lsls	r0, r0, #2
 8009f20:	181b      	adds	r3, r3, r0
 8009f22:	19db      	adds	r3, r3, r7
 8009f24:	1c0a      	adds	r2, r1, #0
 8009f26:	801a      	strh	r2, [r3, #0]
	bool		r = false ;
 8009f28:	4bd9      	ldr	r3, [pc, #868]	; (800a290 <my_lx6_get_coordinates+0x384>)
 8009f2a:	18fb      	adds	r3, r7, r3
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	701a      	strb	r2, [r3, #0]
	uint8_t		rxd_byte = 0 ;
 8009f30:	4bd8      	ldr	r3, [pc, #864]	; (800a294 <my_lx6_get_coordinates+0x388>)
 8009f32:	18fb      	adds	r3, r7, r3
 8009f34:	2200      	movs	r2, #0
 8009f36:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[NMEA_MESSAGE_SIZE] = {0} ;
 8009f38:	4bd7      	ldr	r3, [pc, #860]	; (800a298 <my_lx6_get_coordinates+0x38c>)
 8009f3a:	0004      	movs	r4, r0
 8009f3c:	191b      	adds	r3, r3, r4
 8009f3e:	19db      	adds	r3, r3, r7
 8009f40:	2200      	movs	r2, #0
 8009f42:	601a      	str	r2, [r3, #0]
 8009f44:	3304      	adds	r3, #4
 8009f46:	22f6      	movs	r2, #246	; 0xf6
 8009f48:	2100      	movs	r1, #0
 8009f4a:	0018      	movs	r0, r3
 8009f4c:	f002 fa3a 	bl	800c3c4 <memset>
	uint8_t		gngll_message[NMEA_MESSAGE_SIZE] = {0} ;
 8009f50:	4bd2      	ldr	r3, [pc, #840]	; (800a29c <my_lx6_get_coordinates+0x390>)
 8009f52:	191b      	adds	r3, r3, r4
 8009f54:	19db      	adds	r3, r3, r7
 8009f56:	2200      	movs	r2, #0
 8009f58:	601a      	str	r2, [r3, #0]
 8009f5a:	3304      	adds	r3, #4
 8009f5c:	22f6      	movs	r2, #246	; 0xf6
 8009f5e:	2100      	movs	r1, #0
 8009f60:	0018      	movs	r0, r3
 8009f62:	f002 fa2f 	bl	800c3c4 <memset>
	uint8_t		rmc_message[NMEA_MESSAGE_SIZE] = {0} ;
 8009f66:	4bce      	ldr	r3, [pc, #824]	; (800a2a0 <my_lx6_get_coordinates+0x394>)
 8009f68:	191b      	adds	r3, r3, r4
 8009f6a:	19db      	adds	r3, r3, r7
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	601a      	str	r2, [r3, #0]
 8009f70:	3304      	adds	r3, #4
 8009f72:	22f6      	movs	r2, #246	; 0xf6
 8009f74:	2100      	movs	r1, #0
 8009f76:	0018      	movs	r0, r3
 8009f78:	f002 fa24 	bl	800c3c4 <memset>
	uint8_t		i_nmea = 0 ;
 8009f7c:	4bc9      	ldr	r3, [pc, #804]	; (800a2a4 <my_lx6_get_coordinates+0x398>)
 8009f7e:	0021      	movs	r1, r4
 8009f80:	185b      	adds	r3, r3, r1
 8009f82:	19db      	adds	r3, r3, r7
 8009f84:	2200      	movs	r2, #0
 8009f86:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 8009f88:	4bc7      	ldr	r3, [pc, #796]	; (800a2a8 <my_lx6_get_coordinates+0x39c>)
 8009f8a:	18fb      	adds	r3, r7, r3
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	701a      	strb	r2, [r3, #0]
	char 		nmea_latitude_s[MY_GNSS_NMEA_MAX_SIZE] = {0} ; // 10 + ew. znak minus + '\0'
 8009f90:	4bc6      	ldr	r3, [pc, #792]	; (800a2ac <my_lx6_get_coordinates+0x3a0>)
 8009f92:	000c      	movs	r4, r1
 8009f94:	185b      	adds	r3, r3, r1
 8009f96:	19db      	adds	r3, r3, r7
 8009f98:	2200      	movs	r2, #0
 8009f9a:	601a      	str	r2, [r3, #0]
 8009f9c:	3304      	adds	r3, #4
 8009f9e:	2208      	movs	r2, #8
 8009fa0:	2100      	movs	r1, #0
 8009fa2:	0018      	movs	r0, r3
 8009fa4:	f002 fa0e 	bl	800c3c4 <memset>
	char 		nmea_longitude_s[MY_GNSS_NMEA_MAX_SIZE] = {0} ; // 10 + ew. znak minus + '\0'
 8009fa8:	4bc1      	ldr	r3, [pc, #772]	; (800a2b0 <my_lx6_get_coordinates+0x3a4>)
 8009faa:	191b      	adds	r3, r3, r4
 8009fac:	19db      	adds	r3, r3, r7
 8009fae:	2200      	movs	r2, #0
 8009fb0:	601a      	str	r2, [r3, #0]
 8009fb2:	3304      	adds	r3, #4
 8009fb4:	2208      	movs	r2, #8
 8009fb6:	2100      	movs	r1, #0
 8009fb8:	0018      	movs	r0, r3
 8009fba:	f002 fa03 	bl	800c3c4 <memset>
	char 		nmea_coordinates_log[52] ; // Nagowek + 12 + ew. znak minus + '\0'
	char* 		nmea_gngsa_label = "GNGSA" ;
 8009fbe:	4bbd      	ldr	r3, [pc, #756]	; (800a2b4 <my_lx6_get_coordinates+0x3a8>)
 8009fc0:	22d8      	movs	r2, #216	; 0xd8
 8009fc2:	0092      	lsls	r2, r2, #2
 8009fc4:	18ba      	adds	r2, r7, r2
 8009fc6:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 8009fc8:	4bbb      	ldr	r3, [pc, #748]	; (800a2b8 <my_lx6_get_coordinates+0x3ac>)
 8009fca:	22d7      	movs	r2, #215	; 0xd7
 8009fcc:	0092      	lsls	r2, r2, #2
 8009fce:	18ba      	adds	r2, r7, r2
 8009fd0:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "RMC" ;
 8009fd2:	4bba      	ldr	r3, [pc, #744]	; (800a2bc <my_lx6_get_coordinates+0x3b0>)
 8009fd4:	22d6      	movs	r2, #214	; 0xd6
 8009fd6:	0092      	lsls	r2, r2, #2
 8009fd8:	18ba      	adds	r2, r7, r2
 8009fda:	6013      	str	r3, [r2, #0]
	char* 		nmea_gsv_label = "GSV" ;
 8009fdc:	4bb8      	ldr	r3, [pc, #736]	; (800a2c0 <my_lx6_get_coordinates+0x3b4>)
 8009fde:	22d5      	movs	r2, #213	; 0xd5
 8009fe0:	0092      	lsls	r2, r2, #2
 8009fe2:	18ba      	adds	r2, r7, r2
 8009fe4:	6013      	str	r3, [r2, #0]
	char		nmea_fixed_mode_s = '\0' ;
 8009fe6:	4bb7      	ldr	r3, [pc, #732]	; (800a2c4 <my_lx6_get_coordinates+0x3b8>)
 8009fe8:	18fb      	adds	r3, r7, r3
 8009fea:	2200      	movs	r2, #0
 8009fec:	701a      	strb	r2, [r3, #0]

	tim_seconds = 0 ;
 8009fee:	4bb6      	ldr	r3, [pc, #728]	; (800a2c8 <my_lx6_get_coordinates+0x3bc>)
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &htim6 ) ;
 8009ff4:	4bb5      	ldr	r3, [pc, #724]	; (800a2cc <my_lx6_get_coordinates+0x3c0>)
 8009ff6:	0018      	movs	r0, r3
 8009ff8:	f7fc fbde 	bl	80067b8 <HAL_TIM_Base_Start_IT>
	my_lx6_on () ;
 8009ffc:	f7f9 f82a 	bl	8003054 <my_lx6_on>
	while ( tim_seconds < active_time_ths  ) // 1200 = 10 min.
 800a000:	e0ea      	b.n	800a1d8 <my_lx6_get_coordinates+0x2cc>
	{
		HAL_UART_Receive ( HUART_Lx6 , &rxd_byte , 1 , UART_TIMEOUT ) ;
 800a002:	23fa      	movs	r3, #250	; 0xfa
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	4ca3      	ldr	r4, [pc, #652]	; (800a294 <my_lx6_get_coordinates+0x388>)
 800a008:	1939      	adds	r1, r7, r4
 800a00a:	48b1      	ldr	r0, [pc, #708]	; (800a2d0 <my_lx6_get_coordinates+0x3c4>)
 800a00c:	2201      	movs	r2, #1
 800a00e:	f7fc ffe7 	bl	8006fe0 <HAL_UART_Receive>
		HAL_UART_Transmit ( HUART_DBG , &rxd_byte , 1 , UART_TIMEOUT ) ; // Transmit all nmea to DBG
 800a012:	23fa      	movs	r3, #250	; 0xfa
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	1939      	adds	r1, r7, r4
 800a018:	48ae      	ldr	r0, [pc, #696]	; (800a2d4 <my_lx6_get_coordinates+0x3c8>)
 800a01a:	2201      	movs	r2, #1
 800a01c:	f7fc ff44 	bl	8006ea8 <HAL_UART_Transmit>
		if ( rxd_byte )
 800a020:	0020      	movs	r0, r4
 800a022:	193b      	adds	r3, r7, r4
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	4ca0      	ldr	r4, [pc, #640]	; (800a2a8 <my_lx6_get_coordinates+0x39c>)
 800a028:	193a      	adds	r2, r7, r4
 800a02a:	1939      	adds	r1, r7, r4
 800a02c:	7809      	ldrb	r1, [r1, #0]
 800a02e:	7011      	strb	r1, [r2, #0]
 800a030:	4da4      	ldr	r5, [pc, #656]	; (800a2c4 <my_lx6_get_coordinates+0x3b8>)
 800a032:	197a      	adds	r2, r7, r5
 800a034:	1979      	adds	r1, r7, r5
 800a036:	7809      	ldrb	r1, [r1, #0]
 800a038:	7011      	strb	r1, [r2, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d100      	bne.n	800a040 <my_lx6_get_coordinates+0x134>
 800a03e:	e0cb      	b.n	800a1d8 <my_lx6_get_coordinates+0x2cc>
		{
			if ( my_nmea_message ( &rxd_byte , nmea_message , &i_nmea ) == 2 )
 800a040:	235f      	movs	r3, #95	; 0x5f
 800a042:	18fa      	adds	r2, r7, r3
 800a044:	2696      	movs	r6, #150	; 0x96
 800a046:	00b6      	lsls	r6, r6, #2
 800a048:	19b9      	adds	r1, r7, r6
 800a04a:	183b      	adds	r3, r7, r0
 800a04c:	0018      	movs	r0, r3
 800a04e:	f000 fadf 	bl	800a610 <my_nmea_message>
 800a052:	0001      	movs	r1, r0
 800a054:	193b      	adds	r3, r7, r4
 800a056:	193a      	adds	r2, r7, r4
 800a058:	7812      	ldrb	r2, [r2, #0]
 800a05a:	701a      	strb	r2, [r3, #0]
 800a05c:	197b      	adds	r3, r7, r5
 800a05e:	197a      	adds	r2, r7, r5
 800a060:	7812      	ldrb	r2, [r2, #0]
 800a062:	701a      	strb	r2, [r3, #0]
 800a064:	2902      	cmp	r1, #2
 800a066:	d000      	beq.n	800a06a <my_lx6_get_coordinates+0x15e>
 800a068:	e0b6      	b.n	800a1d8 <my_lx6_get_coordinates+0x2cc>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 800a06a:	19bb      	adds	r3, r7, r6
 800a06c:	0018      	movs	r0, r3
 800a06e:	f000 fb8f 	bl	800a790 <is_my_nmea_checksum_ok>
 800a072:	0003      	movs	r3, r0
 800a074:	0019      	movs	r1, r3
 800a076:	193b      	adds	r3, r7, r4
 800a078:	193a      	adds	r2, r7, r4
 800a07a:	7812      	ldrb	r2, [r2, #0]
 800a07c:	701a      	strb	r2, [r3, #0]
 800a07e:	197b      	adds	r3, r7, r5
 800a080:	197a      	adds	r2, r7, r5
 800a082:	7812      	ldrb	r2, [r2, #0]
 800a084:	701a      	strb	r2, [r3, #0]
 800a086:	2900      	cmp	r1, #0
 800a088:	d100      	bne.n	800a08c <my_lx6_get_coordinates+0x180>
 800a08a:	e0a5      	b.n	800a1d8 <my_lx6_get_coordinates+0x2cc>
				{
					if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 800a08c:	23d6      	movs	r3, #214	; 0xd6
 800a08e:	009b      	lsls	r3, r3, #2
 800a090:	18fb      	adds	r3, r7, r3
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	19bb      	adds	r3, r7, r6
 800a096:	0011      	movs	r1, r2
 800a098:	0018      	movs	r0, r3
 800a09a:	f002 f9c0 	bl	800c41e <strstr>
 800a09e:	1e03      	subs	r3, r0, #0
 800a0a0:	d00d      	beq.n	800a0be <my_lx6_get_coordinates+0x1b2>
					{
						memcpy ( rmc_message , nmea_message , NMEA_MESSAGE_SIZE ) ; // Zapisuj, eby skorzysta z czasu jak najdokadniejszego, bo przed fix ten czas jest fake.
 800a0a2:	4b7f      	ldr	r3, [pc, #508]	; (800a2a0 <my_lx6_get_coordinates+0x394>)
 800a0a4:	21da      	movs	r1, #218	; 0xda
 800a0a6:	0089      	lsls	r1, r1, #2
 800a0a8:	185b      	adds	r3, r3, r1
 800a0aa:	19da      	adds	r2, r3, r7
 800a0ac:	4b7a      	ldr	r3, [pc, #488]	; (800a298 <my_lx6_get_coordinates+0x38c>)
 800a0ae:	185b      	adds	r3, r3, r1
 800a0b0:	19db      	adds	r3, r3, r7
 800a0b2:	0010      	movs	r0, r2
 800a0b4:	0019      	movs	r1, r3
 800a0b6:	23fa      	movs	r3, #250	; 0xfa
 800a0b8:	001a      	movs	r2, r3
 800a0ba:	f002 fa68 	bl	800c58e <memcpy>
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MY_GNSS_MIN_TNS )
 800a0be:	23d5      	movs	r3, #213	; 0xd5
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	18fb      	adds	r3, r7, r3
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	2496      	movs	r4, #150	; 0x96
 800a0c8:	00a4      	lsls	r4, r4, #2
 800a0ca:	193b      	adds	r3, r7, r4
 800a0cc:	0011      	movs	r1, r2
 800a0ce:	0018      	movs	r0, r3
 800a0d0:	f002 f9a5 	bl	800c41e <strstr>
 800a0d4:	1e03      	subs	r3, r0, #0
 800a0d6:	d011      	beq.n	800a0fc <my_lx6_get_coordinates+0x1f0>
 800a0d8:	4d73      	ldr	r5, [pc, #460]	; (800a2a8 <my_lx6_get_coordinates+0x39c>)
 800a0da:	197b      	adds	r3, r7, r5
 800a0dc:	781b      	ldrb	r3, [r3, #0]
 800a0de:	2b02      	cmp	r3, #2
 800a0e0:	d80c      	bhi.n	800a0fc <my_lx6_get_coordinates+0x1f0>
					{
						if ( tim_seconds > MY_GNSS_MIN_TNS_TIME_THS )
 800a0e2:	4b79      	ldr	r3, [pc, #484]	; (800a2c8 <my_lx6_get_coordinates+0x3bc>)
 800a0e4:	881b      	ldrh	r3, [r3, #0]
 800a0e6:	2b0a      	cmp	r3, #10
 800a0e8:	d900      	bls.n	800a0ec <my_lx6_get_coordinates+0x1e0>
 800a0ea:	e081      	b.n	800a1f0 <my_lx6_get_coordinates+0x2e4>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 800a0ec:	193b      	adds	r3, r7, r4
 800a0ee:	0018      	movs	r0, r3
 800a0f0:	f000 fd0c 	bl	800ab0c <my_nmea_get_gsv_tns>
 800a0f4:	0003      	movs	r3, r0
 800a0f6:	001a      	movs	r2, r3
 800a0f8:	197b      	adds	r3, r7, r5
 800a0fa:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) )
 800a0fc:	23d8      	movs	r3, #216	; 0xd8
 800a0fe:	009b      	lsls	r3, r3, #2
 800a100:	18fb      	adds	r3, r7, r3
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	2596      	movs	r5, #150	; 0x96
 800a106:	00ad      	lsls	r5, r5, #2
 800a108:	197b      	adds	r3, r7, r5
 800a10a:	0011      	movs	r1, r2
 800a10c:	0018      	movs	r0, r3
 800a10e:	f002 f986 	bl	800c41e <strstr>
 800a112:	1e03      	subs	r3, r0, #0
 800a114:	d015      	beq.n	800a142 <my_lx6_get_coordinates+0x236>
					{
						nmea_fixed_mode_s = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 800a116:	4b6b      	ldr	r3, [pc, #428]	; (800a2c4 <my_lx6_get_coordinates+0x3b8>)
 800a118:	18fc      	adds	r4, r7, r3
 800a11a:	197b      	adds	r3, r7, r5
 800a11c:	0018      	movs	r0, r3
 800a11e:	f000 fae3 	bl	800a6e8 <get_my_nmea_gngsa_fixed_mode_s>
 800a122:	0003      	movs	r3, r0
 800a124:	7023      	strb	r3, [r4, #0]
						*nmea_fixed_pdop_d = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 800a126:	197b      	adds	r3, r7, r5
 800a128:	0018      	movs	r0, r3
 800a12a:	f000 fae8 	bl	800a6fe <get_my_nmea_gngsa_pdop_d>
 800a12e:	0002      	movs	r2, r0
 800a130:	000b      	movs	r3, r1
 800a132:	21de      	movs	r1, #222	; 0xde
 800a134:	0089      	lsls	r1, r1, #2
 800a136:	2008      	movs	r0, #8
 800a138:	1809      	adds	r1, r1, r0
 800a13a:	19c9      	adds	r1, r1, r7
 800a13c:	6809      	ldr	r1, [r1, #0]
 800a13e:	600a      	str	r2, [r1, #0]
 800a140:	604b      	str	r3, [r1, #4]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) /*&& nmea_fixed_pdop_d <= nmea_pdop_ths */)
 800a142:	23d7      	movs	r3, #215	; 0xd7
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	18fb      	adds	r3, r7, r3
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	2596      	movs	r5, #150	; 0x96
 800a14c:	00ad      	lsls	r5, r5, #2
 800a14e:	197b      	adds	r3, r7, r5
 800a150:	0011      	movs	r1, r2
 800a152:	0018      	movs	r0, r3
 800a154:	f002 f963 	bl	800c41e <strstr>
 800a158:	1e03      	subs	r3, r0, #0
 800a15a:	d03d      	beq.n	800a1d8 <my_lx6_get_coordinates+0x2cc>
					{
						if ( *nmea_fixed_pdop_d <= nmea_pdop_ths && nmea_fixed_mode_s == NMEA_3D_FIX )
 800a15c:	23de      	movs	r3, #222	; 0xde
 800a15e:	009b      	lsls	r3, r3, #2
 800a160:	2408      	movs	r4, #8
 800a162:	191b      	adds	r3, r3, r4
 800a164:	19db      	adds	r3, r3, r7
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	681a      	ldr	r2, [r3, #0]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	6838      	ldr	r0, [r7, #0]
 800a16e:	6879      	ldr	r1, [r7, #4]
 800a170:	f7f6 f98e 	bl	8000490 <__aeabi_dcmpge>
 800a174:	1e03      	subs	r3, r0, #0
 800a176:	d021      	beq.n	800a1bc <my_lx6_get_coordinates+0x2b0>
 800a178:	4b52      	ldr	r3, [pc, #328]	; (800a2c4 <my_lx6_get_coordinates+0x3b8>)
 800a17a:	18fb      	adds	r3, r7, r3
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	2b33      	cmp	r3, #51	; 0x33
 800a180:	d11c      	bne.n	800a1bc <my_lx6_get_coordinates+0x2b0>
						{
							get_my_nmea_gngll_coordinates ( (char*) nmea_message , nmea_latitude_s , nmea_longitude_s , astro_geo_wr_latitude , astro_geo_wr_longitude ) ; // Nie musze nic kombinowa z przenoszeniem tej operacji, bo po niej nie bdzie ju dalej odbierania wiadomoci tylko wyjcie
 800a182:	23df      	movs	r3, #223	; 0xdf
 800a184:	009b      	lsls	r3, r3, #2
 800a186:	0026      	movs	r6, r4
 800a188:	191b      	adds	r3, r3, r4
 800a18a:	19db      	adds	r3, r3, r7
 800a18c:	681c      	ldr	r4, [r3, #0]
 800a18e:	2344      	movs	r3, #68	; 0x44
 800a190:	18fa      	adds	r2, r7, r3
 800a192:	2350      	movs	r3, #80	; 0x50
 800a194:	18f9      	adds	r1, r7, r3
 800a196:	1978      	adds	r0, r7, r5
 800a198:	23e0      	movs	r3, #224	; 0xe0
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	199b      	adds	r3, r3, r6
 800a19e:	19db      	adds	r3, r3, r7
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	9300      	str	r3, [sp, #0]
 800a1a4:	0023      	movs	r3, r4
 800a1a6:	f000 fbaf 	bl	800a908 <get_my_nmea_gngll_coordinates>
							my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeli masz fix to na pewno czas jest dobry
 800a1aa:	197b      	adds	r3, r7, r5
 800a1ac:	0018      	movs	r0, r3
 800a1ae:	f000 f895 	bl	800a2dc <my_rtc_set_dt_from_nmea_rmc>
							r = true ;
 800a1b2:	4b37      	ldr	r3, [pc, #220]	; (800a290 <my_lx6_get_coordinates+0x384>)
 800a1b4:	18fb      	adds	r3, r7, r3
 800a1b6:	2201      	movs	r2, #1
 800a1b8:	701a      	strb	r2, [r3, #0]
							break ;
 800a1ba:	e01a      	b.n	800a1f2 <my_lx6_get_coordinates+0x2e6>
						}
						else
						{
							memcpy ( gngll_message , nmea_message , NMEA_MESSAGE_SIZE ) ; // Zapisuj, eby potem, jak nie osign jakoci nmea_pdop_ths to wykorzysta coordinates do payload
 800a1bc:	4b37      	ldr	r3, [pc, #220]	; (800a29c <my_lx6_get_coordinates+0x390>)
 800a1be:	21da      	movs	r1, #218	; 0xda
 800a1c0:	0089      	lsls	r1, r1, #2
 800a1c2:	185b      	adds	r3, r3, r1
 800a1c4:	19da      	adds	r2, r3, r7
 800a1c6:	4b34      	ldr	r3, [pc, #208]	; (800a298 <my_lx6_get_coordinates+0x38c>)
 800a1c8:	185b      	adds	r3, r3, r1
 800a1ca:	19db      	adds	r3, r3, r7
 800a1cc:	0010      	movs	r0, r2
 800a1ce:	0019      	movs	r1, r3
 800a1d0:	23fa      	movs	r3, #250	; 0xfa
 800a1d2:	001a      	movs	r2, r3
 800a1d4:	f002 f9db 	bl	800c58e <memcpy>
	while ( tim_seconds < active_time_ths  ) // 1200 = 10 min.
 800a1d8:	4b3b      	ldr	r3, [pc, #236]	; (800a2c8 <my_lx6_get_coordinates+0x3bc>)
 800a1da:	881b      	ldrh	r3, [r3, #0]
 800a1dc:	4a2b      	ldr	r2, [pc, #172]	; (800a28c <my_lx6_get_coordinates+0x380>)
 800a1de:	21da      	movs	r1, #218	; 0xda
 800a1e0:	0089      	lsls	r1, r1, #2
 800a1e2:	1852      	adds	r2, r2, r1
 800a1e4:	19d2      	adds	r2, r2, r7
 800a1e6:	8812      	ldrh	r2, [r2, #0]
 800a1e8:	429a      	cmp	r2, r3
 800a1ea:	d900      	bls.n	800a1ee <my_lx6_get_coordinates+0x2e2>
 800a1ec:	e709      	b.n	800a002 <my_lx6_get_coordinates+0xf6>
 800a1ee:	e000      	b.n	800a1f2 <my_lx6_get_coordinates+0x2e6>
							break ;
 800a1f0:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	HAL_TIM_Base_Stop_IT ( &htim6 ) ;
 800a1f2:	4b36      	ldr	r3, [pc, #216]	; (800a2cc <my_lx6_get_coordinates+0x3c0>)
 800a1f4:	0018      	movs	r0, r3
 800a1f6:	f7fc fb3b 	bl	8006870 <HAL_TIM_Base_Stop_IT>
	my_lx6_off () ;
 800a1fa:	f7f8 ff43 	bl	8003084 <my_lx6_off>
	if ( nmea_latitude_s[0] == 0 && gngll_message[0] != 0 ) // Jeli nie masz wsprzdnych pdop to wykorzystaja gorsze i zrb ich backup
 800a1fe:	4b2b      	ldr	r3, [pc, #172]	; (800a2ac <my_lx6_get_coordinates+0x3a0>)
 800a200:	22da      	movs	r2, #218	; 0xda
 800a202:	0092      	lsls	r2, r2, #2
 800a204:	189b      	adds	r3, r3, r2
 800a206:	19db      	adds	r3, r3, r7
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d125      	bne.n	800a25a <my_lx6_get_coordinates+0x34e>
 800a20e:	4b23      	ldr	r3, [pc, #140]	; (800a29c <my_lx6_get_coordinates+0x390>)
 800a210:	189b      	adds	r3, r3, r2
 800a212:	19db      	adds	r3, r3, r7
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d01f      	beq.n	800a25a <my_lx6_get_coordinates+0x34e>
	{
		get_my_nmea_gngll_coordinates ( (char*) gngll_message , nmea_latitude_s , nmea_longitude_s , astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 800a21a:	23df      	movs	r3, #223	; 0xdf
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	2508      	movs	r5, #8
 800a220:	195b      	adds	r3, r3, r5
 800a222:	19db      	adds	r3, r3, r7
 800a224:	681c      	ldr	r4, [r3, #0]
 800a226:	2344      	movs	r3, #68	; 0x44
 800a228:	18fa      	adds	r2, r7, r3
 800a22a:	2350      	movs	r3, #80	; 0x50
 800a22c:	18f9      	adds	r1, r7, r3
 800a22e:	23ae      	movs	r3, #174	; 0xae
 800a230:	005b      	lsls	r3, r3, #1
 800a232:	18f8      	adds	r0, r7, r3
 800a234:	23e0      	movs	r3, #224	; 0xe0
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	195b      	adds	r3, r3, r5
 800a23a:	19db      	adds	r3, r3, r7
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	9300      	str	r3, [sp, #0]
 800a240:	0023      	movs	r3, r4
 800a242:	f000 fb61 	bl	800a908 <get_my_nmea_gngll_coordinates>
		my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeli masz fix to na pewno czas jest dobry
 800a246:	2396      	movs	r3, #150	; 0x96
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	18fb      	adds	r3, r7, r3
 800a24c:	0018      	movs	r0, r3
 800a24e:	f000 f845 	bl	800a2dc <my_rtc_set_dt_from_nmea_rmc>
		r = true ;
 800a252:	4b0f      	ldr	r3, [pc, #60]	; (800a290 <my_lx6_get_coordinates+0x384>)
 800a254:	18fb      	adds	r3, r7, r3
 800a256:	2201      	movs	r2, #1
 800a258:	701a      	strb	r2, [r3, #0]
	}
	sprintf ( nmea_coordinates_log , "NMEA coordinates: %s,%s" , nmea_latitude_s , nmea_longitude_s ) ;
 800a25a:	2344      	movs	r3, #68	; 0x44
 800a25c:	18fb      	adds	r3, r7, r3
 800a25e:	2250      	movs	r2, #80	; 0x50
 800a260:	18ba      	adds	r2, r7, r2
 800a262:	491d      	ldr	r1, [pc, #116]	; (800a2d8 <my_lx6_get_coordinates+0x3cc>)
 800a264:	2410      	movs	r4, #16
 800a266:	1938      	adds	r0, r7, r4
 800a268:	f002 f816 	bl	800c298 <sprintf>
	send_debug_logs ( nmea_coordinates_log ) ;
 800a26c:	193b      	adds	r3, r7, r4
 800a26e:	0018      	movs	r0, r3
 800a270:	f7f8 fdf4 	bl	8002e5c <send_debug_logs>
	return r ;
 800a274:	4b06      	ldr	r3, [pc, #24]	; (800a290 <my_lx6_get_coordinates+0x384>)
 800a276:	18fb      	adds	r3, r7, r3
 800a278:	781b      	ldrb	r3, [r3, #0]
}
 800a27a:	0018      	movs	r0, r3
 800a27c:	46bd      	mov	sp, r7
 800a27e:	23db      	movs	r3, #219	; 0xdb
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	449d      	add	sp, r3
 800a284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a286:	46c0      	nop			; (mov r8, r8)
 800a288:	fffffc8c 	.word	0xfffffc8c
 800a28c:	fffffca6 	.word	0xfffffca6
 800a290:	00000367 	.word	0x00000367
 800a294:	00000353 	.word	0x00000353
 800a298:	fffffef0 	.word	0xfffffef0
 800a29c:	fffffdf4 	.word	0xfffffdf4
 800a2a0:	fffffcf8 	.word	0xfffffcf8
 800a2a4:	fffffcf7 	.word	0xfffffcf7
 800a2a8:	00000366 	.word	0x00000366
 800a2ac:	fffffce8 	.word	0xfffffce8
 800a2b0:	fffffcdc 	.word	0xfffffcdc
 800a2b4:	080147a4 	.word	0x080147a4
 800a2b8:	080147ac 	.word	0x080147ac
 800a2bc:	080147b4 	.word	0x080147b4
 800a2c0:	080147b8 	.word	0x080147b8
 800a2c4:	00000365 	.word	0x00000365
 800a2c8:	20000a24 	.word	0x20000a24
 800a2cc:	2000078c 	.word	0x2000078c
 800a2d0:	20000900 	.word	0x20000900
 800a2d4:	2000086c 	.word	0x2000086c
 800a2d8:	080147bc 	.word	0x080147bc

0800a2dc <my_rtc_set_dt_from_nmea_rmc>:
*/

extern RTC_HandleTypeDef hrtc ;

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 800a2dc:	b5b0      	push	{r4, r5, r7, lr}
 800a2de:	b088      	sub	sp, #32
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime;
	  RTC_DateTypeDef sDate;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 800a2e4:	2508      	movs	r5, #8
 800a2e6:	197b      	adds	r3, r7, r5
 800a2e8:	1cda      	adds	r2, r3, #3
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	0011      	movs	r1, r2
 800a2ee:	0018      	movs	r0, r3
 800a2f0:	f000 fc44 	bl	800ab7c <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 800a2f4:	197b      	adds	r3, r7, r5
 800a2f6:	1c5a      	adds	r2, r3, #1
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	0011      	movs	r1, r2
 800a2fc:	0018      	movs	r0, r3
 800a2fe:	f000 fc77 	bl	800abf0 <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 800a302:	197b      	adds	r3, r7, r5
 800a304:	1c9a      	adds	r2, r3, #2
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	0011      	movs	r1, r2
 800a30a:	0018      	movs	r0, r3
 800a30c:	f000 fcaa 	bl	800ac64 <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 800a310:	240c      	movs	r4, #12
 800a312:	193a      	adds	r2, r7, r4
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	0011      	movs	r1, r2
 800a318:	0018      	movs	r0, r3
 800a31a:	f000 fcdd 	bl	800acd8 <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 800a31e:	193b      	adds	r3, r7, r4
 800a320:	1c5a      	adds	r2, r3, #1
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	0011      	movs	r1, r2
 800a326:	0018      	movs	r0, r3
 800a328:	f000 fd10 	bl	800ad4c <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 800a32c:	193b      	adds	r3, r7, r4
 800a32e:	1c9a      	adds	r2, r3, #2
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	0011      	movs	r1, r2
 800a334:	0018      	movs	r0, r3
 800a336:	f000 fd43 	bl	800adc0 <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 800a33a:	193b      	adds	r3, r7, r4
 800a33c:	1d1a      	adds	r2, r3, #4
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	0011      	movs	r1, r2
 800a342:	0018      	movs	r0, r3
 800a344:	f000 fd76 	bl	800ae34 <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800a348:	193b      	adds	r3, r7, r4
 800a34a:	2200      	movs	r2, #0
 800a34c:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800a34e:	193b      	adds	r3, r7, r4
 800a350:	2200      	movs	r2, #0
 800a352:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 800a354:	4b0b      	ldr	r3, [pc, #44]	; (800a384 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800a356:	0018      	movs	r0, r3
 800a358:	f7fb fa6b 	bl	8005832 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 800a35c:	1939      	adds	r1, r7, r4
 800a35e:	4b09      	ldr	r3, [pc, #36]	; (800a384 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800a360:	2200      	movs	r2, #0
 800a362:	0018      	movs	r0, r3
 800a364:	f7fa fe68 	bl	8005038 <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 800a368:	1979      	adds	r1, r7, r5
 800a36a:	4b06      	ldr	r3, [pc, #24]	; (800a384 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800a36c:	2200      	movs	r2, #0
 800a36e:	0018      	movs	r0, r3
 800a370:	f7fa ff66 	bl	8005240 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 800a374:	4b03      	ldr	r3, [pc, #12]	; (800a384 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 800a376:	0018      	movs	r0, r3
 800a378:	f7fb fa8f 	bl	800589a <HAL_RTCEx_DisableBypassShadow>
}
 800a37c:	46c0      	nop			; (mov r8, r8)
 800a37e:	46bd      	mov	sp, r7
 800a380:	b008      	add	sp, #32
 800a382:	bdb0      	pop	{r4, r5, r7, pc}
 800a384:	200006fc 	.word	0x200006fc

0800a388 <my_rtc_get_dt>:
void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
 800a390:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 800a392:	6879      	ldr	r1, [r7, #4]
 800a394:	4b07      	ldr	r3, [pc, #28]	; (800a3b4 <my_rtc_get_dt+0x2c>)
 800a396:	2200      	movs	r2, #0
 800a398:	0018      	movs	r0, r3
 800a39a:	f7fa ffe3 	bl	8005364 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 800a39e:	6839      	ldr	r1, [r7, #0]
 800a3a0:	4b04      	ldr	r3, [pc, #16]	; (800a3b4 <my_rtc_get_dt+0x2c>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	0018      	movs	r0, r3
 800a3a6:	f7fa feef 	bl	8005188 <HAL_RTC_GetTime>
}
 800a3aa:	46c0      	nop			; (mov r8, r8)
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	b002      	add	sp, #8
 800a3b0:	bd80      	pop	{r7, pc}
 800a3b2:	46c0      	nop			; (mov r8, r8)
 800a3b4:	200006fc 	.word	0x200006fc

0800a3b8 <my_rtc_get_time_s>:
uint16_t my_rtc_get_time_s ( char* dt_s )
{
 800a3b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3ba:	b08d      	sub	sp, #52	; 0x34
 800a3bc:	af04      	add	r7, sp, #16
 800a3be:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 800a3c0:	2508      	movs	r5, #8
 800a3c2:	1979      	adds	r1, r7, r5
 800a3c4:	4b1b      	ldr	r3, [pc, #108]	; (800a434 <my_rtc_get_time_s+0x7c>)
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	0018      	movs	r0, r3
 800a3ca:	f7fa fedd 	bl	8005188 <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 800a3ce:	241c      	movs	r4, #28
 800a3d0:	1939      	adds	r1, r7, r4
 800a3d2:	4b18      	ldr	r3, [pc, #96]	; (800a434 <my_rtc_get_time_s+0x7c>)
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	0018      	movs	r0, r3
 800a3d8:	f7fa ffc4 	bl	8005364 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds) ;
 800a3dc:	0021      	movs	r1, r4
 800a3de:	187b      	adds	r3, r7, r1
 800a3e0:	78db      	ldrb	r3, [r3, #3]
 800a3e2:	22fa      	movs	r2, #250	; 0xfa
 800a3e4:	00d2      	lsls	r2, r2, #3
 800a3e6:	189a      	adds	r2, r3, r2
 800a3e8:	187b      	adds	r3, r7, r1
 800a3ea:	785b      	ldrb	r3, [r3, #1]
 800a3ec:	469c      	mov	ip, r3
 800a3ee:	187b      	adds	r3, r7, r1
 800a3f0:	789b      	ldrb	r3, [r3, #2]
 800a3f2:	001c      	movs	r4, r3
 800a3f4:	0028      	movs	r0, r5
 800a3f6:	183b      	adds	r3, r7, r0
 800a3f8:	781b      	ldrb	r3, [r3, #0]
 800a3fa:	001d      	movs	r5, r3
 800a3fc:	183b      	adds	r3, r7, r0
 800a3fe:	785b      	ldrb	r3, [r3, #1]
 800a400:	001e      	movs	r6, r3
 800a402:	183b      	adds	r3, r7, r0
 800a404:	789b      	ldrb	r3, [r3, #2]
 800a406:	490c      	ldr	r1, [pc, #48]	; (800a438 <my_rtc_get_time_s+0x80>)
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	9303      	str	r3, [sp, #12]
 800a40c:	9602      	str	r6, [sp, #8]
 800a40e:	9501      	str	r5, [sp, #4]
 800a410:	9400      	str	r4, [sp, #0]
 800a412:	4663      	mov	r3, ip
 800a414:	f001 ff40 	bl	800c298 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 800a418:	211c      	movs	r1, #28
 800a41a:	187b      	adds	r3, r7, r1
 800a41c:	78db      	ldrb	r3, [r3, #3]
 800a41e:	b29b      	uxth	r3, r3
 800a420:	22fa      	movs	r2, #250	; 0xfa
 800a422:	00d2      	lsls	r2, r2, #3
 800a424:	4694      	mov	ip, r2
 800a426:	4463      	add	r3, ip
 800a428:	b29b      	uxth	r3, r3
}
 800a42a:	0018      	movs	r0, r3
 800a42c:	46bd      	mov	sp, r7
 800a42e:	b009      	add	sp, #36	; 0x24
 800a430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a432:	46c0      	nop			; (mov r8, r8)
 800a434:	200006fc 	.word	0x200006fc
 800a438:	080147d4 	.word	0x080147d4

0800a43c <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b084      	sub	sp, #16
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2100      	movs	r1, #0
 800a448:	0018      	movs	r0, r3
 800a44a:	f001 fd89 	bl	800bf60 <strtod>
 800a44e:	0002      	movs	r2, r0
 800a450:	000b      	movs	r3, r1
 800a452:	60ba      	str	r2, [r7, #8]
 800a454:	60fb      	str	r3, [r7, #12]
    return d ;
 800a456:	68ba      	ldr	r2, [r7, #8]
 800a458:	68fb      	ldr	r3, [r7, #12]
}
 800a45a:	0010      	movs	r0, r2
 800a45c:	0019      	movs	r1, r3
 800a45e:	46bd      	mov	sp, r7
 800a460:	b004      	add	sp, #16
 800a462:	bd80      	pop	{r7, pc}

0800a464 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	0008      	movs	r0, r1
 800a46e:	0011      	movs	r1, r2
 800a470:	1cfb      	adds	r3, r7, #3
 800a472:	1c02      	adds	r2, r0, #0
 800a474:	701a      	strb	r2, [r3, #0]
 800a476:	1cbb      	adds	r3, r7, #2
 800a478:	1c0a      	adds	r2, r1, #0
 800a47a:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 800a47c:	230f      	movs	r3, #15
 800a47e:	18fb      	adds	r3, r7, r3
 800a480:	2200      	movs	r2, #0
 800a482:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 800a484:	230e      	movs	r3, #14
 800a486:	18fb      	adds	r3, r7, r3
 800a488:	2200      	movs	r2, #0
 800a48a:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 800a48c:	e01c      	b.n	800a4c8 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 800a48e:	230f      	movs	r3, #15
 800a490:	18fb      	adds	r3, r7, r3
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	18d3      	adds	r3, r2, r3
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	1cfa      	adds	r2, r7, #3
 800a49c:	7812      	ldrb	r2, [r2, #0]
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d105      	bne.n	800a4ae <my_find_char_position+0x4a>
			p++ ;
 800a4a2:	210e      	movs	r1, #14
 800a4a4:	187b      	adds	r3, r7, r1
 800a4a6:	781a      	ldrb	r2, [r3, #0]
 800a4a8:	187b      	adds	r3, r7, r1
 800a4aa:	3201      	adds	r2, #1
 800a4ac:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 800a4ae:	230e      	movs	r3, #14
 800a4b0:	18fa      	adds	r2, r7, r3
 800a4b2:	1cbb      	adds	r3, r7, #2
 800a4b4:	7812      	ldrb	r2, [r2, #0]
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	429a      	cmp	r2, r3
 800a4ba:	d00e      	beq.n	800a4da <my_find_char_position+0x76>
			break ;
		i++ ;
 800a4bc:	210f      	movs	r1, #15
 800a4be:	187b      	adds	r3, r7, r1
 800a4c0:	781a      	ldrb	r2, [r3, #0]
 800a4c2:	187b      	adds	r3, r7, r1
 800a4c4:	3201      	adds	r2, #1
 800a4c6:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 800a4c8:	230f      	movs	r3, #15
 800a4ca:	18fb      	adds	r3, r7, r3
 800a4cc:	781b      	ldrb	r3, [r3, #0]
 800a4ce:	687a      	ldr	r2, [r7, #4]
 800a4d0:	18d3      	adds	r3, r2, r3
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d1da      	bne.n	800a48e <my_find_char_position+0x2a>
 800a4d8:	e000      	b.n	800a4dc <my_find_char_position+0x78>
			break ;
 800a4da:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 800a4dc:	230f      	movs	r3, #15
 800a4de:	18fb      	adds	r3, r7, r3
 800a4e0:	781b      	ldrb	r3, [r3, #0]
}
 800a4e2:	0018      	movs	r0, r3
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	b004      	add	sp, #16
 800a4e8:	bd80      	pop	{r7, pc}
	...

0800a4ec <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b086      	sub	sp, #24
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	78db      	ldrb	r3, [r3, #3]
 800a4fa:	22fa      	movs	r2, #250	; 0xfa
 800a4fc:	00d2      	lsls	r2, r2, #3
 800a4fe:	4694      	mov	ip, r2
 800a500:	4463      	add	r3, ip
 800a502:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 800a504:	68fa      	ldr	r2, [r7, #12]
 800a506:	0013      	movs	r3, r2
 800a508:	00db      	lsls	r3, r3, #3
 800a50a:	189b      	adds	r3, r3, r2
 800a50c:	00db      	lsls	r3, r3, #3
 800a50e:	189b      	adds	r3, r3, r2
 800a510:	009a      	lsls	r2, r3, #2
 800a512:	189a      	adds	r2, r3, r2
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	492c      	ldr	r1, [pc, #176]	; (800a5c8 <my_conv_rtc2timestamp+0xdc>)
 800a518:	468c      	mov	ip, r1
 800a51a:	4463      	add	r3, ip
 800a51c:	089b      	lsrs	r3, r3, #2
 800a51e:	18d3      	adds	r3, r2, r3
 800a520:	4a2a      	ldr	r2, [pc, #168]	; (800a5cc <my_conv_rtc2timestamp+0xe0>)
 800a522:	4694      	mov	ip, r2
 800a524:	4463      	add	r3, ip
 800a526:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 800a528:	2300      	movs	r3, #0
 800a52a:	613b      	str	r3, [r7, #16]
 800a52c:	e00a      	b.n	800a544 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 800a52e:	4a28      	ldr	r2, [pc, #160]	; (800a5d0 <my_conv_rtc2timestamp+0xe4>)
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	18d3      	adds	r3, r2, r3
 800a534:	781b      	ldrb	r3, [r3, #0]
 800a536:	001a      	movs	r2, r3
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	189b      	adds	r3, r3, r2
 800a53c:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	3301      	adds	r3, #1
 800a542:	613b      	str	r3, [r7, #16]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	785b      	ldrb	r3, [r3, #1]
 800a548:	3b01      	subs	r3, #1
 800a54a:	693a      	ldr	r2, [r7, #16]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	dbee      	blt.n	800a52e <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	785b      	ldrb	r3, [r3, #1]
 800a554:	2b02      	cmp	r3, #2
 800a556:	d908      	bls.n	800a56a <my_conv_rtc2timestamp+0x7e>
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	0018      	movs	r0, r3
 800a55c:	f000 f83a 	bl	800a5d4 <my_conv_is_leap_year>
 800a560:	1e03      	subs	r3, r0, #0
 800a562:	d002      	beq.n	800a56a <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	3301      	adds	r3, #1
 800a568:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	789b      	ldrb	r3, [r3, #2]
 800a56e:	001a      	movs	r2, r3
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	18d3      	adds	r3, r2, r3
 800a574:	3b01      	subs	r3, #1
 800a576:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 800a578:	697a      	ldr	r2, [r7, #20]
 800a57a:	0013      	movs	r3, r2
 800a57c:	005b      	lsls	r3, r3, #1
 800a57e:	189b      	adds	r3, r3, r2
 800a580:	011a      	lsls	r2, r3, #4
 800a582:	1ad2      	subs	r2, r2, r3
 800a584:	0113      	lsls	r3, r2, #4
 800a586:	1a9b      	subs	r3, r3, r2
 800a588:	01db      	lsls	r3, r3, #7
 800a58a:	0019      	movs	r1, r3
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	781b      	ldrb	r3, [r3, #0]
 800a590:	001a      	movs	r2, r3
 800a592:	0013      	movs	r3, r2
 800a594:	011b      	lsls	r3, r3, #4
 800a596:	1a9b      	subs	r3, r3, r2
 800a598:	011a      	lsls	r2, r3, #4
 800a59a:	1ad2      	subs	r2, r2, r3
 800a59c:	0113      	lsls	r3, r2, #4
 800a59e:	001a      	movs	r2, r3
 800a5a0:	0013      	movs	r3, r2
 800a5a2:	18ca      	adds	r2, r1, r3
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	785b      	ldrb	r3, [r3, #1]
 800a5a8:	0019      	movs	r1, r3
 800a5aa:	000b      	movs	r3, r1
 800a5ac:	011b      	lsls	r3, r3, #4
 800a5ae:	1a5b      	subs	r3, r3, r1
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	18d3      	adds	r3, r2, r3
 800a5b4:	683a      	ldr	r2, [r7, #0]
 800a5b6:	7892      	ldrb	r2, [r2, #2]
 800a5b8:	189b      	adds	r3, r3, r2
 800a5ba:	60bb      	str	r3, [r7, #8]

    return ts ;
 800a5bc:	68bb      	ldr	r3, [r7, #8]
}
 800a5be:	0018      	movs	r0, r3
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	b006      	add	sp, #24
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	46c0      	nop			; (mov r8, r8)
 800a5c8:	fffff84f 	.word	0xfffff84f
 800a5cc:	fff50736 	.word	0xfff50736
 800a5d0:	080148e0 	.word	0x080148e0

0800a5d4 <my_conv_is_leap_year>:
	t->Seconds = seconds ;
}

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2203      	movs	r2, #3
 800a5e0:	4013      	ands	r3, r2
 800a5e2:	d106      	bne.n	800a5f2 <my_conv_is_leap_year+0x1e>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2164      	movs	r1, #100	; 0x64
 800a5e8:	0018      	movs	r0, r3
 800a5ea:	f7f5 ff17 	bl	800041c <__aeabi_idivmod>
 800a5ee:	1e0b      	subs	r3, r1, #0
 800a5f0:	d107      	bne.n	800a602 <my_conv_is_leap_year+0x2e>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	22c8      	movs	r2, #200	; 0xc8
 800a5f6:	0051      	lsls	r1, r2, #1
 800a5f8:	0018      	movs	r0, r3
 800a5fa:	f7f5 ff0f 	bl	800041c <__aeabi_idivmod>
 800a5fe:	1e0b      	subs	r3, r1, #0
 800a600:	d101      	bne.n	800a606 <my_conv_is_leap_year+0x32>
 800a602:	2301      	movs	r3, #1
 800a604:	e000      	b.n	800a608 <my_conv_is_leap_year+0x34>
 800a606:	2300      	movs	r3, #0
}
 800a608:	0018      	movs	r0, r3
 800a60a:	46bd      	mov	sp, r7
 800a60c:	b002      	add	sp, #8
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	781b      	ldrb	r3, [r3, #0]
 800a620:	2b24      	cmp	r3, #36	; 0x24
 800a622:	d117      	bne.n	800a654 <my_nmea_message+0x44>
    {
        *i = 0 ;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2200      	movs	r2, #0
 800a628:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	781b      	ldrb	r3, [r3, #0]
 800a62e:	1c5a      	adds	r2, r3, #1
 800a630:	b2d1      	uxtb	r1, r2
 800a632:	687a      	ldr	r2, [r7, #4]
 800a634:	7011      	strb	r1, [r2, #0]
 800a636:	001a      	movs	r2, r3
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	189b      	adds	r3, r3, r2
 800a63c:	68fa      	ldr	r2, [r7, #12]
 800a63e:	7812      	ldrb	r2, [r2, #0]
 800a640:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	001a      	movs	r2, r3
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	189b      	adds	r3, r3, r2
 800a64c:	2200      	movs	r2, #0
 800a64e:	701a      	strb	r2, [r3, #0]
        return 0 ;
 800a650:	2300      	movs	r3, #0
 800a652:	e045      	b.n	800a6e0 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	781b      	ldrb	r3, [r3, #0]
 800a658:	2b1f      	cmp	r3, #31
 800a65a:	d907      	bls.n	800a66c <my_nmea_message+0x5c>
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	781b      	ldrb	r3, [r3, #0]
 800a660:	2b7e      	cmp	r3, #126	; 0x7e
 800a662:	d803      	bhi.n	800a66c <my_nmea_message+0x5c>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	781b      	ldrb	r3, [r3, #0]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d103      	bne.n	800a674 <my_nmea_message+0x64>
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	781b      	ldrb	r3, [r3, #0]
 800a670:	2b0d      	cmp	r3, #13
 800a672:	d114      	bne.n	800a69e <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	781b      	ldrb	r3, [r3, #0]
 800a678:	1c5a      	adds	r2, r3, #1
 800a67a:	b2d1      	uxtb	r1, r2
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	7011      	strb	r1, [r2, #0]
 800a680:	001a      	movs	r2, r3
 800a682:	68bb      	ldr	r3, [r7, #8]
 800a684:	189b      	adds	r3, r3, r2
 800a686:	68fa      	ldr	r2, [r7, #12]
 800a688:	7812      	ldrb	r2, [r2, #0]
 800a68a:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	781b      	ldrb	r3, [r3, #0]
 800a690:	001a      	movs	r2, r3
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	189b      	adds	r3, r3, r2
 800a696:	2200      	movs	r2, #0
 800a698:	701a      	strb	r2, [r3, #0]
        return 1 ;
 800a69a:	2301      	movs	r3, #1
 800a69c:	e020      	b.n	800a6e0 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	2b0a      	cmp	r3, #10
 800a6a4:	d11a      	bne.n	800a6dc <my_nmea_message+0xcc>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	2b01      	cmp	r3, #1
 800a6ac:	d916      	bls.n	800a6dc <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	781b      	ldrb	r3, [r3, #0]
 800a6b2:	3b01      	subs	r3, #1
 800a6b4:	b2da      	uxtb	r2, r3
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	701a      	strb	r2, [r3, #0]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	001a      	movs	r2, r3
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	189b      	adds	r3, r3, r2
 800a6c4:	781b      	ldrb	r3, [r3, #0]
 800a6c6:	2b0d      	cmp	r3, #13
 800a6c8:	d108      	bne.n	800a6dc <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	781b      	ldrb	r3, [r3, #0]
 800a6ce:	001a      	movs	r2, r3
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	189b      	adds	r3, r3, r2
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	701a      	strb	r2, [r3, #0]
            return 2 ;
 800a6d8:	2302      	movs	r3, #2
 800a6da:	e001      	b.n	800a6e0 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	425b      	negs	r3, r3
}
 800a6e0:	0018      	movs	r0, r3
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	b004      	add	sp, #16
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
	return m[9] ;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	3309      	adds	r3, #9
 800a6f4:	781b      	ldrb	r3, [r3, #0]
}
 800a6f6:	0018      	movs	r0, r3
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	b002      	add	sp, #8
 800a6fc:	bd80      	pop	{r7, pc}

0800a6fe <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 800a6fe:	b5b0      	push	{r4, r5, r7, lr}
 800a700:	b086      	sub	sp, #24
 800a702:	af00      	add	r7, sp, #0
 800a704:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	220f      	movs	r2, #15
 800a70a:	212c      	movs	r1, #44	; 0x2c
 800a70c:	0018      	movs	r0, r3
 800a70e:	f7ff fea9 	bl	800a464 <my_find_char_position>
 800a712:	0003      	movs	r3, r0
 800a714:	001a      	movs	r2, r3
 800a716:	2517      	movs	r5, #23
 800a718:	197b      	adds	r3, r7, r5
 800a71a:	3201      	adds	r2, #1
 800a71c:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2210      	movs	r2, #16
 800a722:	212c      	movs	r1, #44	; 0x2c
 800a724:	0018      	movs	r0, r3
 800a726:	f7ff fe9d 	bl	800a464 <my_find_char_position>
 800a72a:	0003      	movs	r3, r0
 800a72c:	0019      	movs	r1, r3
 800a72e:	2416      	movs	r4, #22
 800a730:	193b      	adds	r3, r7, r4
 800a732:	197a      	adds	r2, r7, r5
 800a734:	7812      	ldrb	r2, [r2, #0]
 800a736:	1a8a      	subs	r2, r1, r2
 800a738:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 800a73a:	193b      	adds	r3, r7, r4
 800a73c:	781b      	ldrb	r3, [r3, #0]
 800a73e:	3301      	adds	r3, #1
 800a740:	0018      	movs	r0, r3
 800a742:	f000 fbab 	bl	800ae9c <malloc>
 800a746:	0003      	movs	r3, r0
 800a748:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 800a74a:	197b      	adds	r3, r7, r5
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	18d1      	adds	r1, r2, r3
 800a752:	193b      	adds	r3, r7, r4
 800a754:	781a      	ldrb	r2, [r3, #0]
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	0018      	movs	r0, r3
 800a75a:	f001 fe4c 	bl	800c3f6 <strncpy>
	pdop_s[pdop_length] = '\0';
 800a75e:	193b      	adds	r3, r7, r4
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	693a      	ldr	r2, [r7, #16]
 800a764:	18d3      	adds	r3, r2, r3
 800a766:	2200      	movs	r2, #0
 800a768:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	0018      	movs	r0, r3
 800a76e:	f7ff fe65 	bl	800a43c <my_string2double_conv>
 800a772:	0002      	movs	r2, r0
 800a774:	000b      	movs	r3, r1
 800a776:	60ba      	str	r2, [r7, #8]
 800a778:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	0018      	movs	r0, r3
 800a77e:	f000 fb97 	bl	800aeb0 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 800a782:	68ba      	ldr	r2, [r7, #8]
 800a784:	68fb      	ldr	r3, [r7, #12]
}
 800a786:	0010      	movs	r0, r2
 800a788:	0019      	movs	r1, r3
 800a78a:	46bd      	mov	sp, r7
 800a78c:	b006      	add	sp, #24
 800a78e:	bdb0      	pop	{r4, r5, r7, pc}

0800a790 <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 800a790:	b590      	push	{r4, r7, lr}
 800a792:	b085      	sub	sp, #20
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 800a798:	230f      	movs	r3, #15
 800a79a:	18fb      	adds	r3, r7, r3
 800a79c:	2200      	movs	r2, #0
 800a79e:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 800a7a0:	230e      	movs	r3, #14
 800a7a2:	18fb      	adds	r3, r7, r3
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a7a8:	e00f      	b.n	800a7ca <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 800a7aa:	220e      	movs	r2, #14
 800a7ac:	18bb      	adds	r3, r7, r2
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	18ba      	adds	r2, r7, r2
 800a7b2:	1c59      	adds	r1, r3, #1
 800a7b4:	7011      	strb	r1, [r2, #0]
 800a7b6:	001a      	movs	r2, r3
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	189b      	adds	r3, r3, r2
 800a7bc:	7819      	ldrb	r1, [r3, #0]
 800a7be:	220f      	movs	r2, #15
 800a7c0:	18bb      	adds	r3, r7, r2
 800a7c2:	18ba      	adds	r2, r7, r2
 800a7c4:	7812      	ldrb	r2, [r2, #0]
 800a7c6:	404a      	eors	r2, r1
 800a7c8:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a7ca:	210e      	movs	r1, #14
 800a7cc:	187b      	adds	r3, r7, r1
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	687a      	ldr	r2, [r7, #4]
 800a7d2:	18d3      	adds	r3, r2, r3
 800a7d4:	781b      	ldrb	r3, [r3, #0]
 800a7d6:	2b2a      	cmp	r3, #42	; 0x2a
 800a7d8:	d00a      	beq.n	800a7f0 <is_my_nmea_checksum_ok+0x60>
 800a7da:	187b      	adds	r3, r7, r1
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	687a      	ldr	r2, [r7, #4]
 800a7e0:	18d3      	adds	r3, r2, r3
 800a7e2:	781b      	ldrb	r3, [r3, #0]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d003      	beq.n	800a7f0 <is_my_nmea_checksum_ok+0x60>
 800a7e8:	187b      	adds	r3, r7, r1
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d1dc      	bne.n	800a7aa <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 800a7f0:	230f      	movs	r3, #15
 800a7f2:	18fb      	adds	r3, r7, r3
 800a7f4:	781c      	ldrb	r4, [r3, #0]
 800a7f6:	210e      	movs	r1, #14
 800a7f8:	187b      	adds	r3, r7, r1
 800a7fa:	187a      	adds	r2, r7, r1
 800a7fc:	7812      	ldrb	r2, [r2, #0]
 800a7fe:	3201      	adds	r2, #1
 800a800:	701a      	strb	r2, [r3, #0]
 800a802:	187b      	adds	r3, r7, r1
 800a804:	781b      	ldrb	r3, [r3, #0]
 800a806:	687a      	ldr	r2, [r7, #4]
 800a808:	18d3      	adds	r3, r2, r3
 800a80a:	2210      	movs	r2, #16
 800a80c:	2100      	movs	r1, #0
 800a80e:	0018      	movs	r0, r3
 800a810:	f001 fc3e 	bl	800c090 <strtol>
 800a814:	0003      	movs	r3, r0
 800a816:	1ae3      	subs	r3, r4, r3
 800a818:	425a      	negs	r2, r3
 800a81a:	4153      	adcs	r3, r2
 800a81c:	b2db      	uxtb	r3, r3
}
 800a81e:	0018      	movs	r0, r3
 800a820:	46bd      	mov	sp, r7
 800a822:	b005      	add	sp, #20
 800a824:	bd90      	pop	{r4, r7, pc}
	...

0800a828 <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 800a828:	b5b0      	push	{r4, r5, r7, lr}
 800a82a:	b086      	sub	sp, #24
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	000a      	movs	r2, r1
 800a832:	1cfb      	adds	r3, r7, #3
 800a834:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 800a836:	2308      	movs	r3, #8
 800a838:	18fa      	adds	r2, r7, r3
 800a83a:	492f      	ldr	r1, [pc, #188]	; (800a8f8 <nmea2decimal+0xd0>)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	0018      	movs	r0, r3
 800a840:	f001 fd4a 	bl	800c2d8 <sscanf>
    min = deg / 100 ;
 800a844:	68b8      	ldr	r0, [r7, #8]
 800a846:	68f9      	ldr	r1, [r7, #12]
 800a848:	2200      	movs	r2, #0
 800a84a:	4b2c      	ldr	r3, [pc, #176]	; (800a8fc <nmea2decimal+0xd4>)
 800a84c:	f7f6 fb14 	bl	8000e78 <__aeabi_ddiv>
 800a850:	0002      	movs	r2, r0
 800a852:	000b      	movs	r3, r1
 800a854:	613a      	str	r2, [r7, #16]
 800a856:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 800a858:	6938      	ldr	r0, [r7, #16]
 800a85a:	6979      	ldr	r1, [r7, #20]
 800a85c:	f7f7 fd68 	bl	8002330 <__aeabi_d2iz>
 800a860:	0003      	movs	r3, r0
 800a862:	0018      	movs	r0, r3
 800a864:	f7f7 fd9a 	bl	800239c <__aeabi_i2d>
 800a868:	0002      	movs	r2, r0
 800a86a:	000b      	movs	r3, r1
 800a86c:	60ba      	str	r2, [r7, #8]
 800a86e:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 800a870:	68ba      	ldr	r2, [r7, #8]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	6938      	ldr	r0, [r7, #16]
 800a876:	6979      	ldr	r1, [r7, #20]
 800a878:	f7f7 f9ba 	bl	8001bf0 <__aeabi_dsub>
 800a87c:	0002      	movs	r2, r0
 800a87e:	000b      	movs	r3, r1
 800a880:	0010      	movs	r0, r2
 800a882:	0019      	movs	r1, r3
 800a884:	2200      	movs	r2, #0
 800a886:	4b1e      	ldr	r3, [pc, #120]	; (800a900 <nmea2decimal+0xd8>)
 800a888:	f7f6 fef0 	bl	800166c <__aeabi_dmul>
 800a88c:	0002      	movs	r2, r0
 800a88e:	000b      	movs	r3, r1
 800a890:	613a      	str	r2, [r7, #16]
 800a892:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 800a894:	2200      	movs	r2, #0
 800a896:	4b1b      	ldr	r3, [pc, #108]	; (800a904 <nmea2decimal+0xdc>)
 800a898:	6938      	ldr	r0, [r7, #16]
 800a89a:	6979      	ldr	r1, [r7, #20]
 800a89c:	f7f6 faec 	bl	8000e78 <__aeabi_ddiv>
 800a8a0:	0002      	movs	r2, r0
 800a8a2:	000b      	movs	r3, r1
 800a8a4:	613a      	str	r2, [r7, #16]
 800a8a6:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 800a8a8:	1cfb      	adds	r3, r7, #3
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	2b53      	cmp	r3, #83	; 0x53
 800a8ae:	d003      	beq.n	800a8b8 <nmea2decimal+0x90>
 800a8b0:	1cfb      	adds	r3, r7, #3
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	2b57      	cmp	r3, #87	; 0x57
 800a8b6:	d10e      	bne.n	800a8d6 <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 800a8b8:	68b8      	ldr	r0, [r7, #8]
 800a8ba:	68f9      	ldr	r1, [r7, #12]
 800a8bc:	693a      	ldr	r2, [r7, #16]
 800a8be:	697b      	ldr	r3, [r7, #20]
 800a8c0:	f7f5 ff7a 	bl	80007b8 <__aeabi_dadd>
 800a8c4:	0002      	movs	r2, r0
 800a8c6:	000b      	movs	r3, r1
 800a8c8:	0011      	movs	r1, r2
 800a8ca:	000c      	movs	r4, r1
 800a8cc:	2180      	movs	r1, #128	; 0x80
 800a8ce:	0609      	lsls	r1, r1, #24
 800a8d0:	4059      	eors	r1, r3
 800a8d2:	000d      	movs	r5, r1
 800a8d4:	e009      	b.n	800a8ea <nmea2decimal+0xc2>
    else
    	return deg + min ;
 800a8d6:	68b8      	ldr	r0, [r7, #8]
 800a8d8:	68f9      	ldr	r1, [r7, #12]
 800a8da:	693a      	ldr	r2, [r7, #16]
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	f7f5 ff6b 	bl	80007b8 <__aeabi_dadd>
 800a8e2:	0002      	movs	r2, r0
 800a8e4:	000b      	movs	r3, r1
 800a8e6:	0014      	movs	r4, r2
 800a8e8:	001d      	movs	r5, r3
}
 800a8ea:	0022      	movs	r2, r4
 800a8ec:	002b      	movs	r3, r5
 800a8ee:	0010      	movs	r0, r2
 800a8f0:	0019      	movs	r1, r3
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	b006      	add	sp, #24
 800a8f6:	bdb0      	pop	{r4, r5, r7, pc}
 800a8f8:	080147f4 	.word	0x080147f4
 800a8fc:	40590000 	.word	0x40590000
 800a900:	40240000 	.word	0x40240000
 800a904:	40180000 	.word	0x40180000

0800a908 <get_my_nmea_gngll_coordinates>:

void get_my_nmea_gngll_coordinates ( const char* m , char* latitude_s , char* longitude_s , int32_t* latitude_astro_geo_wr , int32_t* longitude_astro_geo_wr )
{
 800a908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a90a:	b091      	sub	sp, #68	; 0x44
 800a90c:	af02      	add	r7, sp, #8
 800a90e:	60f8      	str	r0, [r7, #12]
 800a910:	60b9      	str	r1, [r7, #8]
 800a912:	607a      	str	r2, [r7, #4]
 800a914:	603b      	str	r3, [r7, #0]
	char direction ;

	//Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	2201      	movs	r2, #1
 800a91a:	212c      	movs	r1, #44	; 0x2c
 800a91c:	0018      	movs	r0, r3
 800a91e:	f7ff fda1 	bl	800a464 <my_find_char_position>
 800a922:	0003      	movs	r3, r0
 800a924:	001a      	movs	r2, r3
 800a926:	2537      	movs	r5, #55	; 0x37
 800a928:	197b      	adds	r3, r7, r5
 800a92a:	3201      	adds	r2, #1
 800a92c:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	2202      	movs	r2, #2
 800a932:	212c      	movs	r1, #44	; 0x2c
 800a934:	0018      	movs	r0, r3
 800a936:	f7ff fd95 	bl	800a464 <my_find_char_position>
 800a93a:	0003      	movs	r3, r0
 800a93c:	0019      	movs	r1, r3
 800a93e:	2436      	movs	r4, #54	; 0x36
 800a940:	193b      	adds	r3, r7, r4
 800a942:	197a      	adds	r2, r7, r5
 800a944:	7812      	ldrb	r2, [r2, #0]
 800a946:	1a8a      	subs	r2, r1, r2
 800a948:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a94a:	193b      	adds	r3, r7, r4
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	3301      	adds	r3, #1
 800a950:	0018      	movs	r0, r3
 800a952:	f000 faa3 	bl	800ae9c <malloc>
 800a956:	0003      	movs	r3, r0
 800a958:	633b      	str	r3, [r7, #48]	; 0x30
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800a95a:	197b      	adds	r3, r7, r5
 800a95c:	781b      	ldrb	r3, [r3, #0]
 800a95e:	68fa      	ldr	r2, [r7, #12]
 800a960:	18d1      	adds	r1, r2, r3
 800a962:	193b      	adds	r3, r7, r4
 800a964:	781a      	ldrb	r2, [r3, #0]
 800a966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a968:	0018      	movs	r0, r3
 800a96a:	f001 fd44 	bl	800c3f6 <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 800a96e:	193b      	adds	r3, r7, r4
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a974:	18d3      	adds	r3, r2, r3
 800a976:	2200      	movs	r2, #0
 800a978:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a97a:	197b      	adds	r3, r7, r5
 800a97c:	781a      	ldrb	r2, [r3, #0]
 800a97e:	193b      	adds	r3, r7, r4
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	18d3      	adds	r3, r2, r3
 800a984:	3301      	adds	r3, #1
 800a986:	68fa      	ldr	r2, [r7, #12]
 800a988:	18d2      	adds	r2, r2, r3
 800a98a:	262f      	movs	r6, #47	; 0x2f
 800a98c:	19bb      	adds	r3, r7, r6
 800a98e:	7812      	ldrb	r2, [r2, #0]
 800a990:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800a992:	19bb      	adds	r3, r7, r6
 800a994:	781a      	ldrb	r2, [r3, #0]
 800a996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a998:	0011      	movs	r1, r2
 800a99a:	0018      	movs	r0, r3
 800a99c:	f7ff ff44 	bl	800a828 <nmea2decimal>
 800a9a0:	0002      	movs	r2, r0
 800a9a2:	000b      	movs	r3, r1
 800a9a4:	623a      	str	r2, [r7, #32]
 800a9a6:	627b      	str	r3, [r7, #36]	; 0x24
	free ( latitude_s_temp ) ;
 800a9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9aa:	0018      	movs	r0, r3
 800a9ac:	f000 fa80 	bl	800aeb0 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	4b53      	ldr	r3, [pc, #332]	; (800ab00 <get_my_nmea_gngll_coordinates+0x1f8>)
 800a9b4:	6a38      	ldr	r0, [r7, #32]
 800a9b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a9b8:	f7f6 fe58 	bl	800166c <__aeabi_dmul>
 800a9bc:	0002      	movs	r2, r0
 800a9be:	000b      	movs	r3, r1
 800a9c0:	0010      	movs	r0, r2
 800a9c2:	0019      	movs	r1, r3
 800a9c4:	f008 fa34 	bl	8012e30 <round>
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	4b4d      	ldr	r3, [pc, #308]	; (800ab00 <get_my_nmea_gngll_coordinates+0x1f8>)
 800a9cc:	f7f6 fa54 	bl	8000e78 <__aeabi_ddiv>
 800a9d0:	0002      	movs	r2, r0
 800a9d2:	000b      	movs	r3, r1
 800a9d4:	623a      	str	r2, [r7, #32]
 800a9d6:	627b      	str	r3, [r7, #36]	; 0x24
	snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
 800a9d8:	494a      	ldr	r1, [pc, #296]	; (800ab04 <get_my_nmea_gngll_coordinates+0x1fc>)
 800a9da:	68b8      	ldr	r0, [r7, #8]
 800a9dc:	6a3a      	ldr	r2, [r7, #32]
 800a9de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e0:	9200      	str	r2, [sp, #0]
 800a9e2:	9301      	str	r3, [sp, #4]
 800a9e4:	000a      	movs	r2, r1
 800a9e6:	210c      	movs	r1, #12
 800a9e8:	f001 fc22 	bl	800c230 <snprintf>
	*latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	4b46      	ldr	r3, [pc, #280]	; (800ab08 <get_my_nmea_gngll_coordinates+0x200>)
 800a9f0:	6a38      	ldr	r0, [r7, #32]
 800a9f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a9f4:	f7f6 fe3a 	bl	800166c <__aeabi_dmul>
 800a9f8:	0002      	movs	r2, r0
 800a9fa:	000b      	movs	r3, r1
 800a9fc:	0010      	movs	r0, r2
 800a9fe:	0019      	movs	r1, r3
 800aa00:	f7f7 fc96 	bl	8002330 <__aeabi_d2iz>
 800aa04:	0002      	movs	r2, r0
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	601a      	str	r2, [r3, #0]

	//Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	2203      	movs	r2, #3
 800aa0e:	212c      	movs	r1, #44	; 0x2c
 800aa10:	0018      	movs	r0, r3
 800aa12:	f7ff fd27 	bl	800a464 <my_find_char_position>
 800aa16:	0003      	movs	r3, r0
 800aa18:	001a      	movs	r2, r3
 800aa1a:	197b      	adds	r3, r7, r5
 800aa1c:	3201      	adds	r2, #1
 800aa1e:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2204      	movs	r2, #4
 800aa24:	212c      	movs	r1, #44	; 0x2c
 800aa26:	0018      	movs	r0, r3
 800aa28:	f7ff fd1c 	bl	800a464 <my_find_char_position>
 800aa2c:	0003      	movs	r3, r0
 800aa2e:	0019      	movs	r1, r3
 800aa30:	193b      	adds	r3, r7, r4
 800aa32:	197a      	adds	r2, r7, r5
 800aa34:	7812      	ldrb	r2, [r2, #0]
 800aa36:	1a8a      	subs	r2, r1, r2
 800aa38:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800aa3a:	193b      	adds	r3, r7, r4
 800aa3c:	781b      	ldrb	r3, [r3, #0]
 800aa3e:	3301      	adds	r3, #1
 800aa40:	0018      	movs	r0, r3
 800aa42:	f000 fa2b 	bl	800ae9c <malloc>
 800aa46:	0003      	movs	r3, r0
 800aa48:	61fb      	str	r3, [r7, #28]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800aa4a:	197b      	adds	r3, r7, r5
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	18d1      	adds	r1, r2, r3
 800aa52:	193b      	adds	r3, r7, r4
 800aa54:	781a      	ldrb	r2, [r3, #0]
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	0018      	movs	r0, r3
 800aa5a:	f001 fccc 	bl	800c3f6 <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800aa5e:	193b      	adds	r3, r7, r4
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	69fa      	ldr	r2, [r7, #28]
 800aa64:	18d3      	adds	r3, r2, r3
 800aa66:	2200      	movs	r2, #0
 800aa68:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800aa6a:	197b      	adds	r3, r7, r5
 800aa6c:	781a      	ldrb	r2, [r3, #0]
 800aa6e:	193b      	adds	r3, r7, r4
 800aa70:	781b      	ldrb	r3, [r3, #0]
 800aa72:	18d3      	adds	r3, r2, r3
 800aa74:	3301      	adds	r3, #1
 800aa76:	68fa      	ldr	r2, [r7, #12]
 800aa78:	18d2      	adds	r2, r2, r3
 800aa7a:	19bb      	adds	r3, r7, r6
 800aa7c:	7812      	ldrb	r2, [r2, #0]
 800aa7e:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800aa80:	19bb      	adds	r3, r7, r6
 800aa82:	781a      	ldrb	r2, [r3, #0]
 800aa84:	69fb      	ldr	r3, [r7, #28]
 800aa86:	0011      	movs	r1, r2
 800aa88:	0018      	movs	r0, r3
 800aa8a:	f7ff fecd 	bl	800a828 <nmea2decimal>
 800aa8e:	0002      	movs	r2, r0
 800aa90:	000b      	movs	r3, r1
 800aa92:	613a      	str	r2, [r7, #16]
 800aa94:	617b      	str	r3, [r7, #20]
	free ( longitude_s_temp ) ;
 800aa96:	69fb      	ldr	r3, [r7, #28]
 800aa98:	0018      	movs	r0, r3
 800aa9a:	f000 fa09 	bl	800aeb0 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	4b17      	ldr	r3, [pc, #92]	; (800ab00 <get_my_nmea_gngll_coordinates+0x1f8>)
 800aaa2:	6938      	ldr	r0, [r7, #16]
 800aaa4:	6979      	ldr	r1, [r7, #20]
 800aaa6:	f7f6 fde1 	bl	800166c <__aeabi_dmul>
 800aaaa:	0002      	movs	r2, r0
 800aaac:	000b      	movs	r3, r1
 800aaae:	0010      	movs	r0, r2
 800aab0:	0019      	movs	r1, r3
 800aab2:	f008 f9bd 	bl	8012e30 <round>
 800aab6:	2200      	movs	r2, #0
 800aab8:	4b11      	ldr	r3, [pc, #68]	; (800ab00 <get_my_nmea_gngll_coordinates+0x1f8>)
 800aaba:	f7f6 f9dd 	bl	8000e78 <__aeabi_ddiv>
 800aabe:	0002      	movs	r2, r0
 800aac0:	000b      	movs	r3, r1
 800aac2:	613a      	str	r2, [r7, #16]
 800aac4:	617b      	str	r3, [r7, #20]
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
 800aac6:	490f      	ldr	r1, [pc, #60]	; (800ab04 <get_my_nmea_gngll_coordinates+0x1fc>)
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	693a      	ldr	r2, [r7, #16]
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	9200      	str	r2, [sp, #0]
 800aad0:	9301      	str	r3, [sp, #4]
 800aad2:	000a      	movs	r2, r1
 800aad4:	210c      	movs	r1, #12
 800aad6:	f001 fbab 	bl	800c230 <snprintf>
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800aada:	2200      	movs	r2, #0
 800aadc:	4b0a      	ldr	r3, [pc, #40]	; (800ab08 <get_my_nmea_gngll_coordinates+0x200>)
 800aade:	6938      	ldr	r0, [r7, #16]
 800aae0:	6979      	ldr	r1, [r7, #20]
 800aae2:	f7f6 fdc3 	bl	800166c <__aeabi_dmul>
 800aae6:	0002      	movs	r2, r0
 800aae8:	000b      	movs	r3, r1
 800aaea:	0010      	movs	r0, r2
 800aaec:	0019      	movs	r1, r3
 800aaee:	f7f7 fc1f 	bl	8002330 <__aeabi_d2iz>
 800aaf2:	0002      	movs	r2, r0
 800aaf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aaf6:	601a      	str	r2, [r3, #0]
}
 800aaf8:	46c0      	nop			; (mov r8, r8)
 800aafa:	46bd      	mov	sp, r7
 800aafc:	b00f      	add	sp, #60	; 0x3c
 800aafe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab00:	412e8480 	.word	0x412e8480
 800ab04:	080147f8 	.word	0x080147f8
 800ab08:	416312d0 	.word	0x416312d0

0800ab0c <my_nmea_get_gsv_tns>:
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800ab0c:	b5b0      	push	{r4, r5, r7, lr}
 800ab0e:	b086      	sub	sp, #24
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800ab14:	240e      	movs	r4, #14
 800ab16:	193b      	adds	r3, r7, r4
 800ab18:	2200      	movs	r2, #0
 800ab1a:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2203      	movs	r2, #3
 800ab20:	212c      	movs	r1, #44	; 0x2c
 800ab22:	0018      	movs	r0, r3
 800ab24:	f7ff fc9e 	bl	800a464 <my_find_char_position>
 800ab28:	0003      	movs	r3, r0
 800ab2a:	001a      	movs	r2, r3
 800ab2c:	2517      	movs	r5, #23
 800ab2e:	197b      	adds	r3, r7, r5
 800ab30:	3201      	adds	r2, #1
 800ab32:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800ab34:	2003      	movs	r0, #3
 800ab36:	f000 f9b1 	bl	800ae9c <malloc>
 800ab3a:	0003      	movs	r3, r0
 800ab3c:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800ab3e:	197b      	adds	r3, r7, r5
 800ab40:	781b      	ldrb	r3, [r3, #0]
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	18d1      	adds	r1, r2, r3
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	2202      	movs	r2, #2
 800ab4a:	0018      	movs	r0, r3
 800ab4c:	f001 fc53 	bl	800c3f6 <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	3302      	adds	r3, #2
 800ab54:	2200      	movs	r2, #0
 800ab56:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800ab58:	193a      	adds	r2, r7, r4
 800ab5a:	4907      	ldr	r1, [pc, #28]	; (800ab78 <my_nmea_get_gsv_tns+0x6c>)
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	0018      	movs	r0, r3
 800ab60:	f001 fbba 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	0018      	movs	r0, r3
 800ab68:	f000 f9a2 	bl	800aeb0 <free>
	return tns ;
 800ab6c:	193b      	adds	r3, r7, r4
 800ab6e:	881b      	ldrh	r3, [r3, #0]
}
 800ab70:	0018      	movs	r0, r3
 800ab72:	46bd      	mov	sp, r7
 800ab74:	b006      	add	sp, #24
 800ab76:	bdb0      	pop	{r4, r5, r7, pc}
 800ab78:	08014800 	.word	0x08014800

0800ab7c <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800ab7c:	b590      	push	{r4, r7, lr}
 800ab7e:	b087      	sub	sp, #28
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2209      	movs	r2, #9
 800ab8a:	212c      	movs	r1, #44	; 0x2c
 800ab8c:	0018      	movs	r0, r3
 800ab8e:	f7ff fc69 	bl	800a464 <my_find_char_position>
 800ab92:	0003      	movs	r3, r0
 800ab94:	001a      	movs	r2, r3
 800ab96:	2417      	movs	r4, #23
 800ab98:	193b      	adds	r3, r7, r4
 800ab9a:	3205      	adds	r2, #5
 800ab9c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800ab9e:	2003      	movs	r0, #3
 800aba0:	f000 f97c 	bl	800ae9c <malloc>
 800aba4:	0003      	movs	r3, r0
 800aba6:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800aba8:	193b      	adds	r3, r7, r4
 800abaa:	781b      	ldrb	r3, [r3, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	18d1      	adds	r1, r2, r3
 800abb0:	693b      	ldr	r3, [r7, #16]
 800abb2:	2202      	movs	r2, #2
 800abb4:	0018      	movs	r0, r3
 800abb6:	f001 fc1e 	bl	800c3f6 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800abba:	693b      	ldr	r3, [r7, #16]
 800abbc:	3302      	adds	r3, #2
 800abbe:	2200      	movs	r2, #0
 800abc0:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800abc2:	240e      	movs	r4, #14
 800abc4:	193a      	adds	r2, r7, r4
 800abc6:	4909      	ldr	r1, [pc, #36]	; (800abec <my_nmea_get_rmc_date_yy+0x70>)
 800abc8:	693b      	ldr	r3, [r7, #16]
 800abca:	0018      	movs	r0, r3
 800abcc:	f001 fb84 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	0018      	movs	r0, r3
 800abd4:	f000 f96c 	bl	800aeb0 <free>
	*yy = (uint8_t) temp ;
 800abd8:	193b      	adds	r3, r7, r4
 800abda:	881b      	ldrh	r3, [r3, #0]
 800abdc:	b2da      	uxtb	r2, r3
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	701a      	strb	r2, [r3, #0]

}
 800abe2:	46c0      	nop			; (mov r8, r8)
 800abe4:	46bd      	mov	sp, r7
 800abe6:	b007      	add	sp, #28
 800abe8:	bd90      	pop	{r4, r7, pc}
 800abea:	46c0      	nop			; (mov r8, r8)
 800abec:	08014800 	.word	0x08014800

0800abf0 <my_nmea_get_rmc_date_mm>:
void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800abf0:	b590      	push	{r4, r7, lr}
 800abf2:	b087      	sub	sp, #28
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
 800abf8:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2209      	movs	r2, #9
 800abfe:	212c      	movs	r1, #44	; 0x2c
 800ac00:	0018      	movs	r0, r3
 800ac02:	f7ff fc2f 	bl	800a464 <my_find_char_position>
 800ac06:	0003      	movs	r3, r0
 800ac08:	001a      	movs	r2, r3
 800ac0a:	2417      	movs	r4, #23
 800ac0c:	193b      	adds	r3, r7, r4
 800ac0e:	3203      	adds	r2, #3
 800ac10:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800ac12:	2003      	movs	r0, #3
 800ac14:	f000 f942 	bl	800ae9c <malloc>
 800ac18:	0003      	movs	r3, r0
 800ac1a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800ac1c:	193b      	adds	r3, r7, r4
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	687a      	ldr	r2, [r7, #4]
 800ac22:	18d1      	adds	r1, r2, r3
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	2202      	movs	r2, #2
 800ac28:	0018      	movs	r0, r3
 800ac2a:	f001 fbe4 	bl	800c3f6 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	3302      	adds	r3, #2
 800ac32:	2200      	movs	r2, #0
 800ac34:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800ac36:	240e      	movs	r4, #14
 800ac38:	193a      	adds	r2, r7, r4
 800ac3a:	4909      	ldr	r1, [pc, #36]	; (800ac60 <my_nmea_get_rmc_date_mm+0x70>)
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	0018      	movs	r0, r3
 800ac40:	f001 fb4a 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	0018      	movs	r0, r3
 800ac48:	f000 f932 	bl	800aeb0 <free>
	*mm = (uint8_t) temp ;
 800ac4c:	193b      	adds	r3, r7, r4
 800ac4e:	881b      	ldrh	r3, [r3, #0]
 800ac50:	b2da      	uxtb	r2, r3
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	701a      	strb	r2, [r3, #0]

}
 800ac56:	46c0      	nop			; (mov r8, r8)
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	b007      	add	sp, #28
 800ac5c:	bd90      	pop	{r4, r7, pc}
 800ac5e:	46c0      	nop			; (mov r8, r8)
 800ac60:	08014800 	.word	0x08014800

0800ac64 <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800ac64:	b590      	push	{r4, r7, lr}
 800ac66:	b087      	sub	sp, #28
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
 800ac6c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	2209      	movs	r2, #9
 800ac72:	212c      	movs	r1, #44	; 0x2c
 800ac74:	0018      	movs	r0, r3
 800ac76:	f7ff fbf5 	bl	800a464 <my_find_char_position>
 800ac7a:	0003      	movs	r3, r0
 800ac7c:	001a      	movs	r2, r3
 800ac7e:	2417      	movs	r4, #23
 800ac80:	193b      	adds	r3, r7, r4
 800ac82:	3201      	adds	r2, #1
 800ac84:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800ac86:	2003      	movs	r0, #3
 800ac88:	f000 f908 	bl	800ae9c <malloc>
 800ac8c:	0003      	movs	r3, r0
 800ac8e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800ac90:	193b      	adds	r3, r7, r4
 800ac92:	781b      	ldrb	r3, [r3, #0]
 800ac94:	687a      	ldr	r2, [r7, #4]
 800ac96:	18d1      	adds	r1, r2, r3
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	2202      	movs	r2, #2
 800ac9c:	0018      	movs	r0, r3
 800ac9e:	f001 fbaa 	bl	800c3f6 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	3302      	adds	r3, #2
 800aca6:	2200      	movs	r2, #0
 800aca8:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800acaa:	240e      	movs	r4, #14
 800acac:	193a      	adds	r2, r7, r4
 800acae:	4909      	ldr	r1, [pc, #36]	; (800acd4 <my_nmea_get_rmc_date_dd+0x70>)
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	0018      	movs	r0, r3
 800acb4:	f001 fb10 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	0018      	movs	r0, r3
 800acbc:	f000 f8f8 	bl	800aeb0 <free>
	*dd = (uint8_t) temp ;
 800acc0:	193b      	adds	r3, r7, r4
 800acc2:	881b      	ldrh	r3, [r3, #0]
 800acc4:	b2da      	uxtb	r2, r3
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	701a      	strb	r2, [r3, #0]

}
 800acca:	46c0      	nop			; (mov r8, r8)
 800accc:	46bd      	mov	sp, r7
 800acce:	b007      	add	sp, #28
 800acd0:	bd90      	pop	{r4, r7, pc}
 800acd2:	46c0      	nop			; (mov r8, r8)
 800acd4:	08014800 	.word	0x08014800

0800acd8 <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800acd8:	b590      	push	{r4, r7, lr}
 800acda:	b087      	sub	sp, #28
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
 800ace0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2201      	movs	r2, #1
 800ace6:	212c      	movs	r1, #44	; 0x2c
 800ace8:	0018      	movs	r0, r3
 800acea:	f7ff fbbb 	bl	800a464 <my_find_char_position>
 800acee:	0003      	movs	r3, r0
 800acf0:	001a      	movs	r2, r3
 800acf2:	2417      	movs	r4, #23
 800acf4:	193b      	adds	r3, r7, r4
 800acf6:	3201      	adds	r2, #1
 800acf8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800acfa:	2003      	movs	r0, #3
 800acfc:	f000 f8ce 	bl	800ae9c <malloc>
 800ad00:	0003      	movs	r3, r0
 800ad02:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800ad04:	193b      	adds	r3, r7, r4
 800ad06:	781b      	ldrb	r3, [r3, #0]
 800ad08:	687a      	ldr	r2, [r7, #4]
 800ad0a:	18d1      	adds	r1, r2, r3
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	2202      	movs	r2, #2
 800ad10:	0018      	movs	r0, r3
 800ad12:	f001 fb70 	bl	800c3f6 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	3302      	adds	r3, #2
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800ad1e:	240e      	movs	r4, #14
 800ad20:	193a      	adds	r2, r7, r4
 800ad22:	4909      	ldr	r1, [pc, #36]	; (800ad48 <my_nmea_get_rmc_utc_hh+0x70>)
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	0018      	movs	r0, r3
 800ad28:	f001 fad6 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	0018      	movs	r0, r3
 800ad30:	f000 f8be 	bl	800aeb0 <free>
	*hh = (uint8_t) temp ;
 800ad34:	193b      	adds	r3, r7, r4
 800ad36:	881b      	ldrh	r3, [r3, #0]
 800ad38:	b2da      	uxtb	r2, r3
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	701a      	strb	r2, [r3, #0]

}
 800ad3e:	46c0      	nop			; (mov r8, r8)
 800ad40:	46bd      	mov	sp, r7
 800ad42:	b007      	add	sp, #28
 800ad44:	bd90      	pop	{r4, r7, pc}
 800ad46:	46c0      	nop			; (mov r8, r8)
 800ad48:	08014800 	.word	0x08014800

0800ad4c <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800ad4c:	b590      	push	{r4, r7, lr}
 800ad4e:	b087      	sub	sp, #28
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2201      	movs	r2, #1
 800ad5a:	212c      	movs	r1, #44	; 0x2c
 800ad5c:	0018      	movs	r0, r3
 800ad5e:	f7ff fb81 	bl	800a464 <my_find_char_position>
 800ad62:	0003      	movs	r3, r0
 800ad64:	001a      	movs	r2, r3
 800ad66:	2417      	movs	r4, #23
 800ad68:	193b      	adds	r3, r7, r4
 800ad6a:	3203      	adds	r2, #3
 800ad6c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800ad6e:	2003      	movs	r0, #3
 800ad70:	f000 f894 	bl	800ae9c <malloc>
 800ad74:	0003      	movs	r3, r0
 800ad76:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800ad78:	193b      	adds	r3, r7, r4
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	687a      	ldr	r2, [r7, #4]
 800ad7e:	18d1      	adds	r1, r2, r3
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	2202      	movs	r2, #2
 800ad84:	0018      	movs	r0, r3
 800ad86:	f001 fb36 	bl	800c3f6 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800ad8a:	693b      	ldr	r3, [r7, #16]
 800ad8c:	3302      	adds	r3, #2
 800ad8e:	2200      	movs	r2, #0
 800ad90:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800ad92:	240e      	movs	r4, #14
 800ad94:	193a      	adds	r2, r7, r4
 800ad96:	4909      	ldr	r1, [pc, #36]	; (800adbc <my_nmea_get_rmc_utc_mm+0x70>)
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	0018      	movs	r0, r3
 800ad9c:	f001 fa9c 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800ada0:	693b      	ldr	r3, [r7, #16]
 800ada2:	0018      	movs	r0, r3
 800ada4:	f000 f884 	bl	800aeb0 <free>
	*mm = (uint8_t) temp ;
 800ada8:	193b      	adds	r3, r7, r4
 800adaa:	881b      	ldrh	r3, [r3, #0]
 800adac:	b2da      	uxtb	r2, r3
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	701a      	strb	r2, [r3, #0]

}
 800adb2:	46c0      	nop			; (mov r8, r8)
 800adb4:	46bd      	mov	sp, r7
 800adb6:	b007      	add	sp, #28
 800adb8:	bd90      	pop	{r4, r7, pc}
 800adba:	46c0      	nop			; (mov r8, r8)
 800adbc:	08014800 	.word	0x08014800

0800adc0 <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800adc0:	b590      	push	{r4, r7, lr}
 800adc2:	b087      	sub	sp, #28
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2201      	movs	r2, #1
 800adce:	212c      	movs	r1, #44	; 0x2c
 800add0:	0018      	movs	r0, r3
 800add2:	f7ff fb47 	bl	800a464 <my_find_char_position>
 800add6:	0003      	movs	r3, r0
 800add8:	001a      	movs	r2, r3
 800adda:	2417      	movs	r4, #23
 800addc:	193b      	adds	r3, r7, r4
 800adde:	3205      	adds	r2, #5
 800ade0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800ade2:	2003      	movs	r0, #3
 800ade4:	f000 f85a 	bl	800ae9c <malloc>
 800ade8:	0003      	movs	r3, r0
 800adea:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800adec:	193b      	adds	r3, r7, r4
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	18d1      	adds	r1, r2, r3
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	2202      	movs	r2, #2
 800adf8:	0018      	movs	r0, r3
 800adfa:	f001 fafc 	bl	800c3f6 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	3302      	adds	r3, #2
 800ae02:	2200      	movs	r2, #0
 800ae04:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800ae06:	240e      	movs	r4, #14
 800ae08:	193a      	adds	r2, r7, r4
 800ae0a:	4909      	ldr	r1, [pc, #36]	; (800ae30 <my_nmea_get_rmc_utc_ss+0x70>)
 800ae0c:	693b      	ldr	r3, [r7, #16]
 800ae0e:	0018      	movs	r0, r3
 800ae10:	f001 fa62 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	0018      	movs	r0, r3
 800ae18:	f000 f84a 	bl	800aeb0 <free>
	*ss = (uint8_t) temp ;
 800ae1c:	193b      	adds	r3, r7, r4
 800ae1e:	881b      	ldrh	r3, [r3, #0]
 800ae20:	b2da      	uxtb	r2, r3
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	701a      	strb	r2, [r3, #0]

}
 800ae26:	46c0      	nop			; (mov r8, r8)
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	b007      	add	sp, #28
 800ae2c:	bd90      	pop	{r4, r7, pc}
 800ae2e:	46c0      	nop			; (mov r8, r8)
 800ae30:	08014800 	.word	0x08014800

0800ae34 <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800ae34:	b590      	push	{r4, r7, lr}
 800ae36:	b085      	sub	sp, #20
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2201      	movs	r2, #1
 800ae42:	212c      	movs	r1, #44	; 0x2c
 800ae44:	0018      	movs	r0, r3
 800ae46:	f7ff fb0d 	bl	800a464 <my_find_char_position>
 800ae4a:	0003      	movs	r3, r0
 800ae4c:	001a      	movs	r2, r3
 800ae4e:	240f      	movs	r4, #15
 800ae50:	193b      	adds	r3, r7, r4
 800ae52:	3208      	adds	r2, #8
 800ae54:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800ae56:	2004      	movs	r0, #4
 800ae58:	f000 f820 	bl	800ae9c <malloc>
 800ae5c:	0003      	movs	r3, r0
 800ae5e:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800ae60:	193b      	adds	r3, r7, r4
 800ae62:	781b      	ldrb	r3, [r3, #0]
 800ae64:	687a      	ldr	r2, [r7, #4]
 800ae66:	18d1      	adds	r1, r2, r3
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	2203      	movs	r2, #3
 800ae6c:	0018      	movs	r0, r3
 800ae6e:	f001 fac2 	bl	800c3f6 <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	3303      	adds	r3, #3
 800ae76:	2200      	movs	r2, #0
 800ae78:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800ae7a:	683a      	ldr	r2, [r7, #0]
 800ae7c:	4906      	ldr	r1, [pc, #24]	; (800ae98 <my_nmea_get_rmc_utc_sss+0x64>)
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	0018      	movs	r0, r3
 800ae82:	f001 fa29 	bl	800c2d8 <sscanf>
	free ( s ) ;
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	0018      	movs	r0, r3
 800ae8a:	f000 f811 	bl	800aeb0 <free>
}
 800ae8e:	46c0      	nop			; (mov r8, r8)
 800ae90:	46bd      	mov	sp, r7
 800ae92:	b005      	add	sp, #20
 800ae94:	bd90      	pop	{r4, r7, pc}
 800ae96:	46c0      	nop			; (mov r8, r8)
 800ae98:	08014804 	.word	0x08014804

0800ae9c <malloc>:
 800ae9c:	b510      	push	{r4, lr}
 800ae9e:	4b03      	ldr	r3, [pc, #12]	; (800aeac <malloc+0x10>)
 800aea0:	0001      	movs	r1, r0
 800aea2:	6818      	ldr	r0, [r3, #0]
 800aea4:	f000 f80e 	bl	800aec4 <_malloc_r>
 800aea8:	bd10      	pop	{r4, pc}
 800aeaa:	46c0      	nop			; (mov r8, r8)
 800aeac:	200006d8 	.word	0x200006d8

0800aeb0 <free>:
 800aeb0:	b510      	push	{r4, lr}
 800aeb2:	4b03      	ldr	r3, [pc, #12]	; (800aec0 <free+0x10>)
 800aeb4:	0001      	movs	r1, r0
 800aeb6:	6818      	ldr	r0, [r3, #0]
 800aeb8:	f001 fbe4 	bl	800c684 <_free_r>
 800aebc:	bd10      	pop	{r4, pc}
 800aebe:	46c0      	nop			; (mov r8, r8)
 800aec0:	200006d8 	.word	0x200006d8

0800aec4 <_malloc_r>:
 800aec4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aec6:	000d      	movs	r5, r1
 800aec8:	b087      	sub	sp, #28
 800aeca:	350b      	adds	r5, #11
 800aecc:	9001      	str	r0, [sp, #4]
 800aece:	2d16      	cmp	r5, #22
 800aed0:	d908      	bls.n	800aee4 <_malloc_r+0x20>
 800aed2:	2207      	movs	r2, #7
 800aed4:	4395      	bics	r5, r2
 800aed6:	d506      	bpl.n	800aee6 <_malloc_r+0x22>
 800aed8:	230c      	movs	r3, #12
 800aeda:	9a01      	ldr	r2, [sp, #4]
 800aedc:	6013      	str	r3, [r2, #0]
 800aede:	2000      	movs	r0, #0
 800aee0:	b007      	add	sp, #28
 800aee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aee4:	2510      	movs	r5, #16
 800aee6:	42a9      	cmp	r1, r5
 800aee8:	d8f6      	bhi.n	800aed8 <_malloc_r+0x14>
 800aeea:	9801      	ldr	r0, [sp, #4]
 800aeec:	f000 f9fe 	bl	800b2ec <__malloc_lock>
 800aef0:	23fc      	movs	r3, #252	; 0xfc
 800aef2:	4ebe      	ldr	r6, [pc, #760]	; (800b1ec <_malloc_r+0x328>)
 800aef4:	005b      	lsls	r3, r3, #1
 800aef6:	429d      	cmp	r5, r3
 800aef8:	d219      	bcs.n	800af2e <_malloc_r+0x6a>
 800aefa:	002a      	movs	r2, r5
 800aefc:	3208      	adds	r2, #8
 800aefe:	18b2      	adds	r2, r6, r2
 800af00:	0011      	movs	r1, r2
 800af02:	6854      	ldr	r4, [r2, #4]
 800af04:	3908      	subs	r1, #8
 800af06:	08eb      	lsrs	r3, r5, #3
 800af08:	428c      	cmp	r4, r1
 800af0a:	d103      	bne.n	800af14 <_malloc_r+0x50>
 800af0c:	68d4      	ldr	r4, [r2, #12]
 800af0e:	3302      	adds	r3, #2
 800af10:	42a2      	cmp	r2, r4
 800af12:	d022      	beq.n	800af5a <_malloc_r+0x96>
 800af14:	2203      	movs	r2, #3
 800af16:	6863      	ldr	r3, [r4, #4]
 800af18:	68a1      	ldr	r1, [r4, #8]
 800af1a:	4393      	bics	r3, r2
 800af1c:	68e2      	ldr	r2, [r4, #12]
 800af1e:	18e3      	adds	r3, r4, r3
 800af20:	60ca      	str	r2, [r1, #12]
 800af22:	6091      	str	r1, [r2, #8]
 800af24:	2201      	movs	r2, #1
 800af26:	6859      	ldr	r1, [r3, #4]
 800af28:	430a      	orrs	r2, r1
 800af2a:	605a      	str	r2, [r3, #4]
 800af2c:	e02a      	b.n	800af84 <_malloc_r+0xc0>
 800af2e:	233f      	movs	r3, #63	; 0x3f
 800af30:	0a6a      	lsrs	r2, r5, #9
 800af32:	d003      	beq.n	800af3c <_malloc_r+0x78>
 800af34:	2a04      	cmp	r2, #4
 800af36:	d82b      	bhi.n	800af90 <_malloc_r+0xcc>
 800af38:	09ab      	lsrs	r3, r5, #6
 800af3a:	3338      	adds	r3, #56	; 0x38
 800af3c:	2203      	movs	r2, #3
 800af3e:	4694      	mov	ip, r2
 800af40:	00d9      	lsls	r1, r3, #3
 800af42:	1989      	adds	r1, r1, r6
 800af44:	68cc      	ldr	r4, [r1, #12]
 800af46:	428c      	cmp	r4, r1
 800af48:	d006      	beq.n	800af58 <_malloc_r+0x94>
 800af4a:	4660      	mov	r0, ip
 800af4c:	6862      	ldr	r2, [r4, #4]
 800af4e:	4382      	bics	r2, r0
 800af50:	1b57      	subs	r7, r2, r5
 800af52:	2f0f      	cmp	r7, #15
 800af54:	dd34      	ble.n	800afc0 <_malloc_r+0xfc>
 800af56:	3b01      	subs	r3, #1
 800af58:	3301      	adds	r3, #1
 800af5a:	6934      	ldr	r4, [r6, #16]
 800af5c:	49a4      	ldr	r1, [pc, #656]	; (800b1f0 <_malloc_r+0x32c>)
 800af5e:	428c      	cmp	r4, r1
 800af60:	d055      	beq.n	800b00e <_malloc_r+0x14a>
 800af62:	2003      	movs	r0, #3
 800af64:	6862      	ldr	r2, [r4, #4]
 800af66:	4382      	bics	r2, r0
 800af68:	1b50      	subs	r0, r2, r5
 800af6a:	280f      	cmp	r0, #15
 800af6c:	dd36      	ble.n	800afdc <_malloc_r+0x118>
 800af6e:	2301      	movs	r3, #1
 800af70:	1967      	adds	r7, r4, r5
 800af72:	431d      	orrs	r5, r3
 800af74:	4303      	orrs	r3, r0
 800af76:	6065      	str	r5, [r4, #4]
 800af78:	6177      	str	r7, [r6, #20]
 800af7a:	6137      	str	r7, [r6, #16]
 800af7c:	60f9      	str	r1, [r7, #12]
 800af7e:	60b9      	str	r1, [r7, #8]
 800af80:	607b      	str	r3, [r7, #4]
 800af82:	50a0      	str	r0, [r4, r2]
 800af84:	9801      	ldr	r0, [sp, #4]
 800af86:	f000 f9b9 	bl	800b2fc <__malloc_unlock>
 800af8a:	0020      	movs	r0, r4
 800af8c:	3008      	adds	r0, #8
 800af8e:	e7a7      	b.n	800aee0 <_malloc_r+0x1c>
 800af90:	2a14      	cmp	r2, #20
 800af92:	d802      	bhi.n	800af9a <_malloc_r+0xd6>
 800af94:	0013      	movs	r3, r2
 800af96:	335b      	adds	r3, #91	; 0x5b
 800af98:	e7d0      	b.n	800af3c <_malloc_r+0x78>
 800af9a:	2a54      	cmp	r2, #84	; 0x54
 800af9c:	d802      	bhi.n	800afa4 <_malloc_r+0xe0>
 800af9e:	0b2b      	lsrs	r3, r5, #12
 800afa0:	336e      	adds	r3, #110	; 0x6e
 800afa2:	e7cb      	b.n	800af3c <_malloc_r+0x78>
 800afa4:	23aa      	movs	r3, #170	; 0xaa
 800afa6:	005b      	lsls	r3, r3, #1
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d802      	bhi.n	800afb2 <_malloc_r+0xee>
 800afac:	0beb      	lsrs	r3, r5, #15
 800afae:	3377      	adds	r3, #119	; 0x77
 800afb0:	e7c4      	b.n	800af3c <_malloc_r+0x78>
 800afb2:	4990      	ldr	r1, [pc, #576]	; (800b1f4 <_malloc_r+0x330>)
 800afb4:	237e      	movs	r3, #126	; 0x7e
 800afb6:	428a      	cmp	r2, r1
 800afb8:	d8c0      	bhi.n	800af3c <_malloc_r+0x78>
 800afba:	0cab      	lsrs	r3, r5, #18
 800afbc:	337c      	adds	r3, #124	; 0x7c
 800afbe:	e7bd      	b.n	800af3c <_malloc_r+0x78>
 800afc0:	68e0      	ldr	r0, [r4, #12]
 800afc2:	2f00      	cmp	r7, #0
 800afc4:	db08      	blt.n	800afd8 <_malloc_r+0x114>
 800afc6:	68a3      	ldr	r3, [r4, #8]
 800afc8:	60d8      	str	r0, [r3, #12]
 800afca:	6083      	str	r3, [r0, #8]
 800afcc:	2301      	movs	r3, #1
 800afce:	18a2      	adds	r2, r4, r2
 800afd0:	6851      	ldr	r1, [r2, #4]
 800afd2:	430b      	orrs	r3, r1
 800afd4:	6053      	str	r3, [r2, #4]
 800afd6:	e7d5      	b.n	800af84 <_malloc_r+0xc0>
 800afd8:	0004      	movs	r4, r0
 800afda:	e7b4      	b.n	800af46 <_malloc_r+0x82>
 800afdc:	6171      	str	r1, [r6, #20]
 800afde:	6131      	str	r1, [r6, #16]
 800afe0:	2800      	cmp	r0, #0
 800afe2:	daf3      	bge.n	800afcc <_malloc_r+0x108>
 800afe4:	6871      	ldr	r1, [r6, #4]
 800afe6:	468c      	mov	ip, r1
 800afe8:	2180      	movs	r1, #128	; 0x80
 800afea:	0089      	lsls	r1, r1, #2
 800afec:	428a      	cmp	r2, r1
 800afee:	d300      	bcc.n	800aff2 <_malloc_r+0x12e>
 800aff0:	e08c      	b.n	800b10c <_malloc_r+0x248>
 800aff2:	08d1      	lsrs	r1, r2, #3
 800aff4:	0950      	lsrs	r0, r2, #5
 800aff6:	2201      	movs	r2, #1
 800aff8:	4082      	lsls	r2, r0
 800affa:	4660      	mov	r0, ip
 800affc:	4302      	orrs	r2, r0
 800affe:	6072      	str	r2, [r6, #4]
 800b000:	00ca      	lsls	r2, r1, #3
 800b002:	1992      	adds	r2, r2, r6
 800b004:	6891      	ldr	r1, [r2, #8]
 800b006:	60e2      	str	r2, [r4, #12]
 800b008:	60a1      	str	r1, [r4, #8]
 800b00a:	6094      	str	r4, [r2, #8]
 800b00c:	60cc      	str	r4, [r1, #12]
 800b00e:	2201      	movs	r2, #1
 800b010:	4876      	ldr	r0, [pc, #472]	; (800b1ec <_malloc_r+0x328>)
 800b012:	1099      	asrs	r1, r3, #2
 800b014:	408a      	lsls	r2, r1
 800b016:	6841      	ldr	r1, [r0, #4]
 800b018:	4291      	cmp	r1, r2
 800b01a:	d328      	bcc.n	800b06e <_malloc_r+0x1aa>
 800b01c:	420a      	tst	r2, r1
 800b01e:	d105      	bne.n	800b02c <_malloc_r+0x168>
 800b020:	2403      	movs	r4, #3
 800b022:	43a3      	bics	r3, r4
 800b024:	0052      	lsls	r2, r2, #1
 800b026:	3304      	adds	r3, #4
 800b028:	420a      	tst	r2, r1
 800b02a:	d0fb      	beq.n	800b024 <_malloc_r+0x160>
 800b02c:	496f      	ldr	r1, [pc, #444]	; (800b1ec <_malloc_r+0x328>)
 800b02e:	9104      	str	r1, [sp, #16]
 800b030:	00d9      	lsls	r1, r3, #3
 800b032:	1841      	adds	r1, r0, r1
 800b034:	468c      	mov	ip, r1
 800b036:	000f      	movs	r7, r1
 800b038:	9302      	str	r3, [sp, #8]
 800b03a:	68fc      	ldr	r4, [r7, #12]
 800b03c:	42bc      	cmp	r4, r7
 800b03e:	d000      	beq.n	800b042 <_malloc_r+0x17e>
 800b040:	e09b      	b.n	800b17a <_malloc_r+0x2b6>
 800b042:	2403      	movs	r4, #3
 800b044:	9902      	ldr	r1, [sp, #8]
 800b046:	3708      	adds	r7, #8
 800b048:	3101      	adds	r1, #1
 800b04a:	9102      	str	r1, [sp, #8]
 800b04c:	4221      	tst	r1, r4
 800b04e:	d1f4      	bne.n	800b03a <_malloc_r+0x176>
 800b050:	2103      	movs	r1, #3
 800b052:	420b      	tst	r3, r1
 800b054:	d000      	beq.n	800b058 <_malloc_r+0x194>
 800b056:	e0b7      	b.n	800b1c8 <_malloc_r+0x304>
 800b058:	6843      	ldr	r3, [r0, #4]
 800b05a:	4393      	bics	r3, r2
 800b05c:	6043      	str	r3, [r0, #4]
 800b05e:	9b04      	ldr	r3, [sp, #16]
 800b060:	0052      	lsls	r2, r2, #1
 800b062:	6859      	ldr	r1, [r3, #4]
 800b064:	4291      	cmp	r1, r2
 800b066:	d302      	bcc.n	800b06e <_malloc_r+0x1aa>
 800b068:	2a00      	cmp	r2, #0
 800b06a:	d000      	beq.n	800b06e <_malloc_r+0x1aa>
 800b06c:	e0bb      	b.n	800b1e6 <_malloc_r+0x322>
 800b06e:	2203      	movs	r2, #3
 800b070:	6883      	ldr	r3, [r0, #8]
 800b072:	9302      	str	r3, [sp, #8]
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	4393      	bics	r3, r2
 800b078:	9303      	str	r3, [sp, #12]
 800b07a:	42ab      	cmp	r3, r5
 800b07c:	d303      	bcc.n	800b086 <_malloc_r+0x1c2>
 800b07e:	1b59      	subs	r1, r3, r5
 800b080:	290f      	cmp	r1, #15
 800b082:	dd00      	ble.n	800b086 <_malloc_r+0x1c2>
 800b084:	e123      	b.n	800b2ce <_malloc_r+0x40a>
 800b086:	9b02      	ldr	r3, [sp, #8]
 800b088:	9a03      	ldr	r2, [sp, #12]
 800b08a:	2008      	movs	r0, #8
 800b08c:	189e      	adds	r6, r3, r2
 800b08e:	4b5a      	ldr	r3, [pc, #360]	; (800b1f8 <_malloc_r+0x334>)
 800b090:	681f      	ldr	r7, [r3, #0]
 800b092:	f001 fa71 	bl	800c578 <sysconf>
 800b096:	4b59      	ldr	r3, [pc, #356]	; (800b1fc <_malloc_r+0x338>)
 800b098:	3710      	adds	r7, #16
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	197f      	adds	r7, r7, r5
 800b09e:	9004      	str	r0, [sp, #16]
 800b0a0:	3301      	adds	r3, #1
 800b0a2:	d003      	beq.n	800b0ac <_malloc_r+0x1e8>
 800b0a4:	1e7b      	subs	r3, r7, #1
 800b0a6:	181b      	adds	r3, r3, r0
 800b0a8:	4247      	negs	r7, r0
 800b0aa:	401f      	ands	r7, r3
 800b0ac:	0039      	movs	r1, r7
 800b0ae:	9801      	ldr	r0, [sp, #4]
 800b0b0:	f001 fa0e 	bl	800c4d0 <_sbrk_r>
 800b0b4:	0004      	movs	r4, r0
 800b0b6:	1c43      	adds	r3, r0, #1
 800b0b8:	d100      	bne.n	800b0bc <_malloc_r+0x1f8>
 800b0ba:	e0de      	b.n	800b27a <_malloc_r+0x3b6>
 800b0bc:	4286      	cmp	r6, r0
 800b0be:	d904      	bls.n	800b0ca <_malloc_r+0x206>
 800b0c0:	4b4a      	ldr	r3, [pc, #296]	; (800b1ec <_malloc_r+0x328>)
 800b0c2:	9a02      	ldr	r2, [sp, #8]
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d000      	beq.n	800b0ca <_malloc_r+0x206>
 800b0c8:	e0d7      	b.n	800b27a <_malloc_r+0x3b6>
 800b0ca:	4a4d      	ldr	r2, [pc, #308]	; (800b200 <_malloc_r+0x33c>)
 800b0cc:	6813      	ldr	r3, [r2, #0]
 800b0ce:	18fb      	adds	r3, r7, r3
 800b0d0:	6013      	str	r3, [r2, #0]
 800b0d2:	9a04      	ldr	r2, [sp, #16]
 800b0d4:	3a01      	subs	r2, #1
 800b0d6:	42a6      	cmp	r6, r4
 800b0d8:	d000      	beq.n	800b0dc <_malloc_r+0x218>
 800b0da:	e097      	b.n	800b20c <_malloc_r+0x348>
 800b0dc:	4216      	tst	r6, r2
 800b0de:	d000      	beq.n	800b0e2 <_malloc_r+0x21e>
 800b0e0:	e094      	b.n	800b20c <_malloc_r+0x348>
 800b0e2:	4b42      	ldr	r3, [pc, #264]	; (800b1ec <_malloc_r+0x328>)
 800b0e4:	689a      	ldr	r2, [r3, #8]
 800b0e6:	9b03      	ldr	r3, [sp, #12]
 800b0e8:	19df      	adds	r7, r3, r7
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	433b      	orrs	r3, r7
 800b0ee:	6053      	str	r3, [r2, #4]
 800b0f0:	4b43      	ldr	r3, [pc, #268]	; (800b200 <_malloc_r+0x33c>)
 800b0f2:	4a44      	ldr	r2, [pc, #272]	; (800b204 <_malloc_r+0x340>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	6811      	ldr	r1, [r2, #0]
 800b0f8:	428b      	cmp	r3, r1
 800b0fa:	d900      	bls.n	800b0fe <_malloc_r+0x23a>
 800b0fc:	6013      	str	r3, [r2, #0]
 800b0fe:	4a42      	ldr	r2, [pc, #264]	; (800b208 <_malloc_r+0x344>)
 800b100:	6811      	ldr	r1, [r2, #0]
 800b102:	428b      	cmp	r3, r1
 800b104:	d800      	bhi.n	800b108 <_malloc_r+0x244>
 800b106:	e0b8      	b.n	800b27a <_malloc_r+0x3b6>
 800b108:	6013      	str	r3, [r2, #0]
 800b10a:	e0b6      	b.n	800b27a <_malloc_r+0x3b6>
 800b10c:	0a50      	lsrs	r0, r2, #9
 800b10e:	2804      	cmp	r0, #4
 800b110:	d811      	bhi.n	800b136 <_malloc_r+0x272>
 800b112:	0991      	lsrs	r1, r2, #6
 800b114:	3138      	adds	r1, #56	; 0x38
 800b116:	00cf      	lsls	r7, r1, #3
 800b118:	19bf      	adds	r7, r7, r6
 800b11a:	68b8      	ldr	r0, [r7, #8]
 800b11c:	4287      	cmp	r7, r0
 800b11e:	d125      	bne.n	800b16c <_malloc_r+0x2a8>
 800b120:	2201      	movs	r2, #1
 800b122:	1089      	asrs	r1, r1, #2
 800b124:	408a      	lsls	r2, r1
 800b126:	4661      	mov	r1, ip
 800b128:	430a      	orrs	r2, r1
 800b12a:	6072      	str	r2, [r6, #4]
 800b12c:	60e7      	str	r7, [r4, #12]
 800b12e:	60a0      	str	r0, [r4, #8]
 800b130:	60bc      	str	r4, [r7, #8]
 800b132:	60c4      	str	r4, [r0, #12]
 800b134:	e76b      	b.n	800b00e <_malloc_r+0x14a>
 800b136:	2814      	cmp	r0, #20
 800b138:	d802      	bhi.n	800b140 <_malloc_r+0x27c>
 800b13a:	0001      	movs	r1, r0
 800b13c:	315b      	adds	r1, #91	; 0x5b
 800b13e:	e7ea      	b.n	800b116 <_malloc_r+0x252>
 800b140:	2854      	cmp	r0, #84	; 0x54
 800b142:	d802      	bhi.n	800b14a <_malloc_r+0x286>
 800b144:	0b11      	lsrs	r1, r2, #12
 800b146:	316e      	adds	r1, #110	; 0x6e
 800b148:	e7e5      	b.n	800b116 <_malloc_r+0x252>
 800b14a:	21aa      	movs	r1, #170	; 0xaa
 800b14c:	0049      	lsls	r1, r1, #1
 800b14e:	4288      	cmp	r0, r1
 800b150:	d802      	bhi.n	800b158 <_malloc_r+0x294>
 800b152:	0bd1      	lsrs	r1, r2, #15
 800b154:	3177      	adds	r1, #119	; 0x77
 800b156:	e7de      	b.n	800b116 <_malloc_r+0x252>
 800b158:	4f26      	ldr	r7, [pc, #152]	; (800b1f4 <_malloc_r+0x330>)
 800b15a:	217e      	movs	r1, #126	; 0x7e
 800b15c:	42b8      	cmp	r0, r7
 800b15e:	d8da      	bhi.n	800b116 <_malloc_r+0x252>
 800b160:	0c91      	lsrs	r1, r2, #18
 800b162:	317c      	adds	r1, #124	; 0x7c
 800b164:	e7d7      	b.n	800b116 <_malloc_r+0x252>
 800b166:	6880      	ldr	r0, [r0, #8]
 800b168:	4287      	cmp	r7, r0
 800b16a:	d004      	beq.n	800b176 <_malloc_r+0x2b2>
 800b16c:	2603      	movs	r6, #3
 800b16e:	6841      	ldr	r1, [r0, #4]
 800b170:	43b1      	bics	r1, r6
 800b172:	4291      	cmp	r1, r2
 800b174:	d8f7      	bhi.n	800b166 <_malloc_r+0x2a2>
 800b176:	68c7      	ldr	r7, [r0, #12]
 800b178:	e7d8      	b.n	800b12c <_malloc_r+0x268>
 800b17a:	2603      	movs	r6, #3
 800b17c:	6861      	ldr	r1, [r4, #4]
 800b17e:	43b1      	bics	r1, r6
 800b180:	9103      	str	r1, [sp, #12]
 800b182:	68e6      	ldr	r6, [r4, #12]
 800b184:	1b49      	subs	r1, r1, r5
 800b186:	290f      	cmp	r1, #15
 800b188:	dd10      	ble.n	800b1ac <_malloc_r+0x2e8>
 800b18a:	2201      	movs	r2, #1
 800b18c:	1963      	adds	r3, r4, r5
 800b18e:	4315      	orrs	r5, r2
 800b190:	6065      	str	r5, [r4, #4]
 800b192:	68a5      	ldr	r5, [r4, #8]
 800b194:	430a      	orrs	r2, r1
 800b196:	60ee      	str	r6, [r5, #12]
 800b198:	60b5      	str	r5, [r6, #8]
 800b19a:	6143      	str	r3, [r0, #20]
 800b19c:	6103      	str	r3, [r0, #16]
 800b19e:	4814      	ldr	r0, [pc, #80]	; (800b1f0 <_malloc_r+0x32c>)
 800b1a0:	605a      	str	r2, [r3, #4]
 800b1a2:	60d8      	str	r0, [r3, #12]
 800b1a4:	6098      	str	r0, [r3, #8]
 800b1a6:	9b03      	ldr	r3, [sp, #12]
 800b1a8:	50e1      	str	r1, [r4, r3]
 800b1aa:	e6eb      	b.n	800af84 <_malloc_r+0xc0>
 800b1ac:	2900      	cmp	r1, #0
 800b1ae:	db09      	blt.n	800b1c4 <_malloc_r+0x300>
 800b1b0:	9b03      	ldr	r3, [sp, #12]
 800b1b2:	18e1      	adds	r1, r4, r3
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	684a      	ldr	r2, [r1, #4]
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	604b      	str	r3, [r1, #4]
 800b1bc:	68a3      	ldr	r3, [r4, #8]
 800b1be:	60de      	str	r6, [r3, #12]
 800b1c0:	60b3      	str	r3, [r6, #8]
 800b1c2:	e6df      	b.n	800af84 <_malloc_r+0xc0>
 800b1c4:	0034      	movs	r4, r6
 800b1c6:	e739      	b.n	800b03c <_malloc_r+0x178>
 800b1c8:	2108      	movs	r1, #8
 800b1ca:	4249      	negs	r1, r1
 800b1cc:	448c      	add	ip, r1
 800b1ce:	4661      	mov	r1, ip
 800b1d0:	6889      	ldr	r1, [r1, #8]
 800b1d2:	3b01      	subs	r3, #1
 800b1d4:	4561      	cmp	r1, ip
 800b1d6:	d100      	bne.n	800b1da <_malloc_r+0x316>
 800b1d8:	e73a      	b.n	800b050 <_malloc_r+0x18c>
 800b1da:	e740      	b.n	800b05e <_malloc_r+0x19a>
 800b1dc:	3304      	adds	r3, #4
 800b1de:	0052      	lsls	r2, r2, #1
 800b1e0:	420a      	tst	r2, r1
 800b1e2:	d0fb      	beq.n	800b1dc <_malloc_r+0x318>
 800b1e4:	e724      	b.n	800b030 <_malloc_r+0x16c>
 800b1e6:	9b02      	ldr	r3, [sp, #8]
 800b1e8:	e7fa      	b.n	800b1e0 <_malloc_r+0x31c>
 800b1ea:	46c0      	nop			; (mov r8, r8)
 800b1ec:	2000002c 	.word	0x2000002c
 800b1f0:	20000034 	.word	0x20000034
 800b1f4:	00000554 	.word	0x00000554
 800b1f8:	20000be4 	.word	0x20000be4
 800b1fc:	20000434 	.word	0x20000434
 800b200:	20000bb4 	.word	0x20000bb4
 800b204:	20000bdc 	.word	0x20000bdc
 800b208:	20000be0 	.word	0x20000be0
 800b20c:	4934      	ldr	r1, [pc, #208]	; (800b2e0 <_malloc_r+0x41c>)
 800b20e:	6808      	ldr	r0, [r1, #0]
 800b210:	3001      	adds	r0, #1
 800b212:	d140      	bne.n	800b296 <_malloc_r+0x3d2>
 800b214:	600c      	str	r4, [r1, #0]
 800b216:	2107      	movs	r1, #7
 800b218:	0026      	movs	r6, r4
 800b21a:	2300      	movs	r3, #0
 800b21c:	400e      	ands	r6, r1
 800b21e:	420c      	tst	r4, r1
 800b220:	d002      	beq.n	800b228 <_malloc_r+0x364>
 800b222:	3308      	adds	r3, #8
 800b224:	1b9b      	subs	r3, r3, r6
 800b226:	18e4      	adds	r4, r4, r3
 800b228:	19e1      	adds	r1, r4, r7
 800b22a:	9105      	str	r1, [sp, #20]
 800b22c:	9f05      	ldr	r7, [sp, #20]
 800b22e:	9904      	ldr	r1, [sp, #16]
 800b230:	4017      	ands	r7, r2
 800b232:	18cb      	adds	r3, r1, r3
 800b234:	1bdf      	subs	r7, r3, r7
 800b236:	4017      	ands	r7, r2
 800b238:	0039      	movs	r1, r7
 800b23a:	9801      	ldr	r0, [sp, #4]
 800b23c:	f001 f948 	bl	800c4d0 <_sbrk_r>
 800b240:	1c43      	adds	r3, r0, #1
 800b242:	d107      	bne.n	800b254 <_malloc_r+0x390>
 800b244:	1e37      	subs	r7, r6, #0
 800b246:	9805      	ldr	r0, [sp, #20]
 800b248:	d004      	beq.n	800b254 <_malloc_r+0x390>
 800b24a:	0030      	movs	r0, r6
 800b24c:	2700      	movs	r7, #0
 800b24e:	9b05      	ldr	r3, [sp, #20]
 800b250:	3808      	subs	r0, #8
 800b252:	1818      	adds	r0, r3, r0
 800b254:	4a23      	ldr	r2, [pc, #140]	; (800b2e4 <_malloc_r+0x420>)
 800b256:	1b00      	subs	r0, r0, r4
 800b258:	6813      	ldr	r3, [r2, #0]
 800b25a:	19c0      	adds	r0, r0, r7
 800b25c:	19db      	adds	r3, r3, r7
 800b25e:	6013      	str	r3, [r2, #0]
 800b260:	2201      	movs	r2, #1
 800b262:	4b21      	ldr	r3, [pc, #132]	; (800b2e8 <_malloc_r+0x424>)
 800b264:	9902      	ldr	r1, [sp, #8]
 800b266:	4310      	orrs	r0, r2
 800b268:	609c      	str	r4, [r3, #8]
 800b26a:	6060      	str	r0, [r4, #4]
 800b26c:	4299      	cmp	r1, r3
 800b26e:	d100      	bne.n	800b272 <_malloc_r+0x3ae>
 800b270:	e73e      	b.n	800b0f0 <_malloc_r+0x22c>
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	2b0f      	cmp	r3, #15
 800b276:	d813      	bhi.n	800b2a0 <_malloc_r+0x3dc>
 800b278:	6062      	str	r2, [r4, #4]
 800b27a:	2203      	movs	r2, #3
 800b27c:	4b1a      	ldr	r3, [pc, #104]	; (800b2e8 <_malloc_r+0x424>)
 800b27e:	689b      	ldr	r3, [r3, #8]
 800b280:	685b      	ldr	r3, [r3, #4]
 800b282:	4393      	bics	r3, r2
 800b284:	1b59      	subs	r1, r3, r5
 800b286:	42ab      	cmp	r3, r5
 800b288:	d301      	bcc.n	800b28e <_malloc_r+0x3ca>
 800b28a:	290f      	cmp	r1, #15
 800b28c:	dc1f      	bgt.n	800b2ce <_malloc_r+0x40a>
 800b28e:	9801      	ldr	r0, [sp, #4]
 800b290:	f000 f834 	bl	800b2fc <__malloc_unlock>
 800b294:	e623      	b.n	800aede <_malloc_r+0x1a>
 800b296:	4913      	ldr	r1, [pc, #76]	; (800b2e4 <_malloc_r+0x420>)
 800b298:	1ba6      	subs	r6, r4, r6
 800b29a:	18f6      	adds	r6, r6, r3
 800b29c:	600e      	str	r6, [r1, #0]
 800b29e:	e7ba      	b.n	800b216 <_malloc_r+0x352>
 800b2a0:	2107      	movs	r1, #7
 800b2a2:	9b03      	ldr	r3, [sp, #12]
 800b2a4:	3b0c      	subs	r3, #12
 800b2a6:	438b      	bics	r3, r1
 800b2a8:	9902      	ldr	r1, [sp, #8]
 800b2aa:	6849      	ldr	r1, [r1, #4]
 800b2ac:	400a      	ands	r2, r1
 800b2ae:	9902      	ldr	r1, [sp, #8]
 800b2b0:	431a      	orrs	r2, r3
 800b2b2:	604a      	str	r2, [r1, #4]
 800b2b4:	18ca      	adds	r2, r1, r3
 800b2b6:	2105      	movs	r1, #5
 800b2b8:	6051      	str	r1, [r2, #4]
 800b2ba:	6091      	str	r1, [r2, #8]
 800b2bc:	2b0f      	cmp	r3, #15
 800b2be:	d800      	bhi.n	800b2c2 <_malloc_r+0x3fe>
 800b2c0:	e716      	b.n	800b0f0 <_malloc_r+0x22c>
 800b2c2:	9902      	ldr	r1, [sp, #8]
 800b2c4:	9801      	ldr	r0, [sp, #4]
 800b2c6:	3108      	adds	r1, #8
 800b2c8:	f001 f9dc 	bl	800c684 <_free_r>
 800b2cc:	e710      	b.n	800b0f0 <_malloc_r+0x22c>
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	0013      	movs	r3, r2
 800b2d2:	4805      	ldr	r0, [pc, #20]	; (800b2e8 <_malloc_r+0x424>)
 800b2d4:	432b      	orrs	r3, r5
 800b2d6:	6884      	ldr	r4, [r0, #8]
 800b2d8:	6063      	str	r3, [r4, #4]
 800b2da:	1963      	adds	r3, r4, r5
 800b2dc:	6083      	str	r3, [r0, #8]
 800b2de:	e623      	b.n	800af28 <_malloc_r+0x64>
 800b2e0:	20000434 	.word	0x20000434
 800b2e4:	20000bb4 	.word	0x20000bb4
 800b2e8:	2000002c 	.word	0x2000002c

0800b2ec <__malloc_lock>:
 800b2ec:	b510      	push	{r4, lr}
 800b2ee:	4802      	ldr	r0, [pc, #8]	; (800b2f8 <__malloc_lock+0xc>)
 800b2f0:	f001 f940 	bl	800c574 <__retarget_lock_acquire_recursive>
 800b2f4:	bd10      	pop	{r4, pc}
 800b2f6:	46c0      	nop			; (mov r8, r8)
 800b2f8:	20000d29 	.word	0x20000d29

0800b2fc <__malloc_unlock>:
 800b2fc:	b510      	push	{r4, lr}
 800b2fe:	4802      	ldr	r0, [pc, #8]	; (800b308 <__malloc_unlock+0xc>)
 800b300:	f001 f939 	bl	800c576 <__retarget_lock_release_recursive>
 800b304:	bd10      	pop	{r4, pc}
 800b306:	46c0      	nop			; (mov r8, r8)
 800b308:	20000d29 	.word	0x20000d29

0800b30c <sulp>:
 800b30c:	b570      	push	{r4, r5, r6, lr}
 800b30e:	0016      	movs	r6, r2
 800b310:	000d      	movs	r5, r1
 800b312:	f002 f90d 	bl	800d530 <__ulp>
 800b316:	2e00      	cmp	r6, #0
 800b318:	d00d      	beq.n	800b336 <sulp+0x2a>
 800b31a:	236b      	movs	r3, #107	; 0x6b
 800b31c:	006a      	lsls	r2, r5, #1
 800b31e:	0d52      	lsrs	r2, r2, #21
 800b320:	1a9b      	subs	r3, r3, r2
 800b322:	2b00      	cmp	r3, #0
 800b324:	dd07      	ble.n	800b336 <sulp+0x2a>
 800b326:	2400      	movs	r4, #0
 800b328:	4a03      	ldr	r2, [pc, #12]	; (800b338 <sulp+0x2c>)
 800b32a:	051b      	lsls	r3, r3, #20
 800b32c:	189d      	adds	r5, r3, r2
 800b32e:	002b      	movs	r3, r5
 800b330:	0022      	movs	r2, r4
 800b332:	f7f6 f99b 	bl	800166c <__aeabi_dmul>
 800b336:	bd70      	pop	{r4, r5, r6, pc}
 800b338:	3ff00000 	.word	0x3ff00000

0800b33c <_strtod_l>:
 800b33c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b33e:	b0a1      	sub	sp, #132	; 0x84
 800b340:	9219      	str	r2, [sp, #100]	; 0x64
 800b342:	2200      	movs	r2, #0
 800b344:	2600      	movs	r6, #0
 800b346:	2700      	movs	r7, #0
 800b348:	9004      	str	r0, [sp, #16]
 800b34a:	9107      	str	r1, [sp, #28]
 800b34c:	921c      	str	r2, [sp, #112]	; 0x70
 800b34e:	911b      	str	r1, [sp, #108]	; 0x6c
 800b350:	780a      	ldrb	r2, [r1, #0]
 800b352:	2a2b      	cmp	r2, #43	; 0x2b
 800b354:	d055      	beq.n	800b402 <_strtod_l+0xc6>
 800b356:	d841      	bhi.n	800b3dc <_strtod_l+0xa0>
 800b358:	2a0d      	cmp	r2, #13
 800b35a:	d83b      	bhi.n	800b3d4 <_strtod_l+0x98>
 800b35c:	2a08      	cmp	r2, #8
 800b35e:	d83b      	bhi.n	800b3d8 <_strtod_l+0x9c>
 800b360:	2a00      	cmp	r2, #0
 800b362:	d044      	beq.n	800b3ee <_strtod_l+0xb2>
 800b364:	2200      	movs	r2, #0
 800b366:	920f      	str	r2, [sp, #60]	; 0x3c
 800b368:	2100      	movs	r1, #0
 800b36a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b36c:	9109      	str	r1, [sp, #36]	; 0x24
 800b36e:	782a      	ldrb	r2, [r5, #0]
 800b370:	2a30      	cmp	r2, #48	; 0x30
 800b372:	d000      	beq.n	800b376 <_strtod_l+0x3a>
 800b374:	e085      	b.n	800b482 <_strtod_l+0x146>
 800b376:	786a      	ldrb	r2, [r5, #1]
 800b378:	3120      	adds	r1, #32
 800b37a:	438a      	bics	r2, r1
 800b37c:	2a58      	cmp	r2, #88	; 0x58
 800b37e:	d000      	beq.n	800b382 <_strtod_l+0x46>
 800b380:	e075      	b.n	800b46e <_strtod_l+0x132>
 800b382:	9302      	str	r3, [sp, #8]
 800b384:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b386:	4a97      	ldr	r2, [pc, #604]	; (800b5e4 <_strtod_l+0x2a8>)
 800b388:	9301      	str	r3, [sp, #4]
 800b38a:	ab1c      	add	r3, sp, #112	; 0x70
 800b38c:	9300      	str	r3, [sp, #0]
 800b38e:	9804      	ldr	r0, [sp, #16]
 800b390:	ab1d      	add	r3, sp, #116	; 0x74
 800b392:	a91b      	add	r1, sp, #108	; 0x6c
 800b394:	f001 fa92 	bl	800c8bc <__gethex>
 800b398:	230f      	movs	r3, #15
 800b39a:	0002      	movs	r2, r0
 800b39c:	401a      	ands	r2, r3
 800b39e:	0004      	movs	r4, r0
 800b3a0:	9205      	str	r2, [sp, #20]
 800b3a2:	4218      	tst	r0, r3
 800b3a4:	d005      	beq.n	800b3b2 <_strtod_l+0x76>
 800b3a6:	2a06      	cmp	r2, #6
 800b3a8:	d12d      	bne.n	800b406 <_strtod_l+0xca>
 800b3aa:	1c6b      	adds	r3, r5, #1
 800b3ac:	931b      	str	r3, [sp, #108]	; 0x6c
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d002      	beq.n	800b3be <_strtod_l+0x82>
 800b3b8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b3ba:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b3bc:	6013      	str	r3, [r2, #0]
 800b3be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d01b      	beq.n	800b3fc <_strtod_l+0xc0>
 800b3c4:	2380      	movs	r3, #128	; 0x80
 800b3c6:	0032      	movs	r2, r6
 800b3c8:	061b      	lsls	r3, r3, #24
 800b3ca:	18fb      	adds	r3, r7, r3
 800b3cc:	0010      	movs	r0, r2
 800b3ce:	0019      	movs	r1, r3
 800b3d0:	b021      	add	sp, #132	; 0x84
 800b3d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3d4:	2a20      	cmp	r2, #32
 800b3d6:	d1c5      	bne.n	800b364 <_strtod_l+0x28>
 800b3d8:	3101      	adds	r1, #1
 800b3da:	e7b8      	b.n	800b34e <_strtod_l+0x12>
 800b3dc:	2a2d      	cmp	r2, #45	; 0x2d
 800b3de:	d1c1      	bne.n	800b364 <_strtod_l+0x28>
 800b3e0:	3a2c      	subs	r2, #44	; 0x2c
 800b3e2:	920f      	str	r2, [sp, #60]	; 0x3c
 800b3e4:	1c4a      	adds	r2, r1, #1
 800b3e6:	921b      	str	r2, [sp, #108]	; 0x6c
 800b3e8:	784a      	ldrb	r2, [r1, #1]
 800b3ea:	2a00      	cmp	r2, #0
 800b3ec:	d1bc      	bne.n	800b368 <_strtod_l+0x2c>
 800b3ee:	9b07      	ldr	r3, [sp, #28]
 800b3f0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d1dd      	bne.n	800b3b8 <_strtod_l+0x7c>
 800b3fc:	0032      	movs	r2, r6
 800b3fe:	003b      	movs	r3, r7
 800b400:	e7e4      	b.n	800b3cc <_strtod_l+0x90>
 800b402:	2200      	movs	r2, #0
 800b404:	e7ed      	b.n	800b3e2 <_strtod_l+0xa6>
 800b406:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b408:	2a00      	cmp	r2, #0
 800b40a:	d007      	beq.n	800b41c <_strtod_l+0xe0>
 800b40c:	2135      	movs	r1, #53	; 0x35
 800b40e:	a81e      	add	r0, sp, #120	; 0x78
 800b410:	f002 f97f 	bl	800d712 <__copybits>
 800b414:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b416:	9804      	ldr	r0, [sp, #16]
 800b418:	f001 fd7c 	bl	800cf14 <_Bfree>
 800b41c:	9805      	ldr	r0, [sp, #20]
 800b41e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b420:	3801      	subs	r0, #1
 800b422:	2804      	cmp	r0, #4
 800b424:	d806      	bhi.n	800b434 <_strtod_l+0xf8>
 800b426:	f7f4 fe75 	bl	8000114 <__gnu_thumb1_case_uqi>
 800b42a:	0312      	.short	0x0312
 800b42c:	1e1c      	.short	0x1e1c
 800b42e:	12          	.byte	0x12
 800b42f:	00          	.byte	0x00
 800b430:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b432:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800b434:	05e4      	lsls	r4, r4, #23
 800b436:	d502      	bpl.n	800b43e <_strtod_l+0x102>
 800b438:	2380      	movs	r3, #128	; 0x80
 800b43a:	061b      	lsls	r3, r3, #24
 800b43c:	431f      	orrs	r7, r3
 800b43e:	4b6a      	ldr	r3, [pc, #424]	; (800b5e8 <_strtod_l+0x2ac>)
 800b440:	423b      	tst	r3, r7
 800b442:	d1b6      	bne.n	800b3b2 <_strtod_l+0x76>
 800b444:	f001 f86a 	bl	800c51c <__errno>
 800b448:	2322      	movs	r3, #34	; 0x22
 800b44a:	6003      	str	r3, [r0, #0]
 800b44c:	e7b1      	b.n	800b3b2 <_strtod_l+0x76>
 800b44e:	4967      	ldr	r1, [pc, #412]	; (800b5ec <_strtod_l+0x2b0>)
 800b450:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800b452:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b454:	400a      	ands	r2, r1
 800b456:	4966      	ldr	r1, [pc, #408]	; (800b5f0 <_strtod_l+0x2b4>)
 800b458:	185b      	adds	r3, r3, r1
 800b45a:	051b      	lsls	r3, r3, #20
 800b45c:	431a      	orrs	r2, r3
 800b45e:	0017      	movs	r7, r2
 800b460:	e7e8      	b.n	800b434 <_strtod_l+0xf8>
 800b462:	4f61      	ldr	r7, [pc, #388]	; (800b5e8 <_strtod_l+0x2ac>)
 800b464:	e7e6      	b.n	800b434 <_strtod_l+0xf8>
 800b466:	2601      	movs	r6, #1
 800b468:	4f62      	ldr	r7, [pc, #392]	; (800b5f4 <_strtod_l+0x2b8>)
 800b46a:	4276      	negs	r6, r6
 800b46c:	e7e2      	b.n	800b434 <_strtod_l+0xf8>
 800b46e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b470:	1c5a      	adds	r2, r3, #1
 800b472:	921b      	str	r2, [sp, #108]	; 0x6c
 800b474:	785b      	ldrb	r3, [r3, #1]
 800b476:	2b30      	cmp	r3, #48	; 0x30
 800b478:	d0f9      	beq.n	800b46e <_strtod_l+0x132>
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d099      	beq.n	800b3b2 <_strtod_l+0x76>
 800b47e:	2301      	movs	r3, #1
 800b480:	9309      	str	r3, [sp, #36]	; 0x24
 800b482:	2500      	movs	r5, #0
 800b484:	220a      	movs	r2, #10
 800b486:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b488:	950d      	str	r5, [sp, #52]	; 0x34
 800b48a:	9310      	str	r3, [sp, #64]	; 0x40
 800b48c:	9508      	str	r5, [sp, #32]
 800b48e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b490:	7804      	ldrb	r4, [r0, #0]
 800b492:	0023      	movs	r3, r4
 800b494:	3b30      	subs	r3, #48	; 0x30
 800b496:	b2d9      	uxtb	r1, r3
 800b498:	2909      	cmp	r1, #9
 800b49a:	d927      	bls.n	800b4ec <_strtod_l+0x1b0>
 800b49c:	2201      	movs	r2, #1
 800b49e:	4956      	ldr	r1, [pc, #344]	; (800b5f8 <_strtod_l+0x2bc>)
 800b4a0:	f000 ff98 	bl	800c3d4 <strncmp>
 800b4a4:	2800      	cmp	r0, #0
 800b4a6:	d031      	beq.n	800b50c <_strtod_l+0x1d0>
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	0023      	movs	r3, r4
 800b4ac:	4684      	mov	ip, r0
 800b4ae:	9a08      	ldr	r2, [sp, #32]
 800b4b0:	900c      	str	r0, [sp, #48]	; 0x30
 800b4b2:	9205      	str	r2, [sp, #20]
 800b4b4:	2220      	movs	r2, #32
 800b4b6:	0019      	movs	r1, r3
 800b4b8:	4391      	bics	r1, r2
 800b4ba:	000a      	movs	r2, r1
 800b4bc:	2100      	movs	r1, #0
 800b4be:	9106      	str	r1, [sp, #24]
 800b4c0:	2a45      	cmp	r2, #69	; 0x45
 800b4c2:	d000      	beq.n	800b4c6 <_strtod_l+0x18a>
 800b4c4:	e0c2      	b.n	800b64c <_strtod_l+0x310>
 800b4c6:	9b05      	ldr	r3, [sp, #20]
 800b4c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4ca:	4303      	orrs	r3, r0
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	428b      	cmp	r3, r1
 800b4d0:	d08d      	beq.n	800b3ee <_strtod_l+0xb2>
 800b4d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b4d4:	9307      	str	r3, [sp, #28]
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	931b      	str	r3, [sp, #108]	; 0x6c
 800b4da:	9b07      	ldr	r3, [sp, #28]
 800b4dc:	785b      	ldrb	r3, [r3, #1]
 800b4de:	2b2b      	cmp	r3, #43	; 0x2b
 800b4e0:	d071      	beq.n	800b5c6 <_strtod_l+0x28a>
 800b4e2:	000c      	movs	r4, r1
 800b4e4:	2b2d      	cmp	r3, #45	; 0x2d
 800b4e6:	d174      	bne.n	800b5d2 <_strtod_l+0x296>
 800b4e8:	2401      	movs	r4, #1
 800b4ea:	e06d      	b.n	800b5c8 <_strtod_l+0x28c>
 800b4ec:	9908      	ldr	r1, [sp, #32]
 800b4ee:	2908      	cmp	r1, #8
 800b4f0:	dc09      	bgt.n	800b506 <_strtod_l+0x1ca>
 800b4f2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b4f4:	4351      	muls	r1, r2
 800b4f6:	185b      	adds	r3, r3, r1
 800b4f8:	930d      	str	r3, [sp, #52]	; 0x34
 800b4fa:	9b08      	ldr	r3, [sp, #32]
 800b4fc:	3001      	adds	r0, #1
 800b4fe:	3301      	adds	r3, #1
 800b500:	9308      	str	r3, [sp, #32]
 800b502:	901b      	str	r0, [sp, #108]	; 0x6c
 800b504:	e7c3      	b.n	800b48e <_strtod_l+0x152>
 800b506:	4355      	muls	r5, r2
 800b508:	195d      	adds	r5, r3, r5
 800b50a:	e7f6      	b.n	800b4fa <_strtod_l+0x1be>
 800b50c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b50e:	1c5a      	adds	r2, r3, #1
 800b510:	921b      	str	r2, [sp, #108]	; 0x6c
 800b512:	9a08      	ldr	r2, [sp, #32]
 800b514:	785b      	ldrb	r3, [r3, #1]
 800b516:	2a00      	cmp	r2, #0
 800b518:	d03a      	beq.n	800b590 <_strtod_l+0x254>
 800b51a:	900c      	str	r0, [sp, #48]	; 0x30
 800b51c:	9205      	str	r2, [sp, #20]
 800b51e:	001a      	movs	r2, r3
 800b520:	3a30      	subs	r2, #48	; 0x30
 800b522:	2a09      	cmp	r2, #9
 800b524:	d912      	bls.n	800b54c <_strtod_l+0x210>
 800b526:	2201      	movs	r2, #1
 800b528:	4694      	mov	ip, r2
 800b52a:	e7c3      	b.n	800b4b4 <_strtod_l+0x178>
 800b52c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b52e:	3001      	adds	r0, #1
 800b530:	1c5a      	adds	r2, r3, #1
 800b532:	921b      	str	r2, [sp, #108]	; 0x6c
 800b534:	785b      	ldrb	r3, [r3, #1]
 800b536:	2b30      	cmp	r3, #48	; 0x30
 800b538:	d0f8      	beq.n	800b52c <_strtod_l+0x1f0>
 800b53a:	001a      	movs	r2, r3
 800b53c:	3a31      	subs	r2, #49	; 0x31
 800b53e:	2a08      	cmp	r2, #8
 800b540:	d83c      	bhi.n	800b5bc <_strtod_l+0x280>
 800b542:	900c      	str	r0, [sp, #48]	; 0x30
 800b544:	2000      	movs	r0, #0
 800b546:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b548:	9005      	str	r0, [sp, #20]
 800b54a:	9210      	str	r2, [sp, #64]	; 0x40
 800b54c:	001a      	movs	r2, r3
 800b54e:	1c41      	adds	r1, r0, #1
 800b550:	3a30      	subs	r2, #48	; 0x30
 800b552:	2b30      	cmp	r3, #48	; 0x30
 800b554:	d016      	beq.n	800b584 <_strtod_l+0x248>
 800b556:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b558:	185b      	adds	r3, r3, r1
 800b55a:	930c      	str	r3, [sp, #48]	; 0x30
 800b55c:	9b05      	ldr	r3, [sp, #20]
 800b55e:	210a      	movs	r1, #10
 800b560:	469c      	mov	ip, r3
 800b562:	4484      	add	ip, r0
 800b564:	4563      	cmp	r3, ip
 800b566:	d115      	bne.n	800b594 <_strtod_l+0x258>
 800b568:	9905      	ldr	r1, [sp, #20]
 800b56a:	9b05      	ldr	r3, [sp, #20]
 800b56c:	3101      	adds	r1, #1
 800b56e:	1809      	adds	r1, r1, r0
 800b570:	181b      	adds	r3, r3, r0
 800b572:	9105      	str	r1, [sp, #20]
 800b574:	2b08      	cmp	r3, #8
 800b576:	dc19      	bgt.n	800b5ac <_strtod_l+0x270>
 800b578:	230a      	movs	r3, #10
 800b57a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b57c:	434b      	muls	r3, r1
 800b57e:	2100      	movs	r1, #0
 800b580:	18d3      	adds	r3, r2, r3
 800b582:	930d      	str	r3, [sp, #52]	; 0x34
 800b584:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b586:	0008      	movs	r0, r1
 800b588:	1c5a      	adds	r2, r3, #1
 800b58a:	921b      	str	r2, [sp, #108]	; 0x6c
 800b58c:	785b      	ldrb	r3, [r3, #1]
 800b58e:	e7c6      	b.n	800b51e <_strtod_l+0x1e2>
 800b590:	9808      	ldr	r0, [sp, #32]
 800b592:	e7d0      	b.n	800b536 <_strtod_l+0x1fa>
 800b594:	1c5c      	adds	r4, r3, #1
 800b596:	2b08      	cmp	r3, #8
 800b598:	dc04      	bgt.n	800b5a4 <_strtod_l+0x268>
 800b59a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b59c:	434b      	muls	r3, r1
 800b59e:	930d      	str	r3, [sp, #52]	; 0x34
 800b5a0:	0023      	movs	r3, r4
 800b5a2:	e7df      	b.n	800b564 <_strtod_l+0x228>
 800b5a4:	2c10      	cmp	r4, #16
 800b5a6:	dcfb      	bgt.n	800b5a0 <_strtod_l+0x264>
 800b5a8:	434d      	muls	r5, r1
 800b5aa:	e7f9      	b.n	800b5a0 <_strtod_l+0x264>
 800b5ac:	9b05      	ldr	r3, [sp, #20]
 800b5ae:	2100      	movs	r1, #0
 800b5b0:	2b10      	cmp	r3, #16
 800b5b2:	dce7      	bgt.n	800b584 <_strtod_l+0x248>
 800b5b4:	230a      	movs	r3, #10
 800b5b6:	435d      	muls	r5, r3
 800b5b8:	1955      	adds	r5, r2, r5
 800b5ba:	e7e3      	b.n	800b584 <_strtod_l+0x248>
 800b5bc:	2200      	movs	r2, #0
 800b5be:	920c      	str	r2, [sp, #48]	; 0x30
 800b5c0:	9205      	str	r2, [sp, #20]
 800b5c2:	3201      	adds	r2, #1
 800b5c4:	e7b0      	b.n	800b528 <_strtod_l+0x1ec>
 800b5c6:	2400      	movs	r4, #0
 800b5c8:	9b07      	ldr	r3, [sp, #28]
 800b5ca:	3302      	adds	r3, #2
 800b5cc:	931b      	str	r3, [sp, #108]	; 0x6c
 800b5ce:	9b07      	ldr	r3, [sp, #28]
 800b5d0:	789b      	ldrb	r3, [r3, #2]
 800b5d2:	001a      	movs	r2, r3
 800b5d4:	3a30      	subs	r2, #48	; 0x30
 800b5d6:	2a09      	cmp	r2, #9
 800b5d8:	d914      	bls.n	800b604 <_strtod_l+0x2c8>
 800b5da:	9a07      	ldr	r2, [sp, #28]
 800b5dc:	921b      	str	r2, [sp, #108]	; 0x6c
 800b5de:	2200      	movs	r2, #0
 800b5e0:	e033      	b.n	800b64a <_strtod_l+0x30e>
 800b5e2:	46c0      	nop			; (mov r8, r8)
 800b5e4:	080148f0 	.word	0x080148f0
 800b5e8:	7ff00000 	.word	0x7ff00000
 800b5ec:	ffefffff 	.word	0xffefffff
 800b5f0:	00000433 	.word	0x00000433
 800b5f4:	7fffffff 	.word	0x7fffffff
 800b5f8:	080148ec 	.word	0x080148ec
 800b5fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b5fe:	1c5a      	adds	r2, r3, #1
 800b600:	921b      	str	r2, [sp, #108]	; 0x6c
 800b602:	785b      	ldrb	r3, [r3, #1]
 800b604:	2b30      	cmp	r3, #48	; 0x30
 800b606:	d0f9      	beq.n	800b5fc <_strtod_l+0x2c0>
 800b608:	2200      	movs	r2, #0
 800b60a:	9206      	str	r2, [sp, #24]
 800b60c:	001a      	movs	r2, r3
 800b60e:	3a31      	subs	r2, #49	; 0x31
 800b610:	2a08      	cmp	r2, #8
 800b612:	d81b      	bhi.n	800b64c <_strtod_l+0x310>
 800b614:	3b30      	subs	r3, #48	; 0x30
 800b616:	930e      	str	r3, [sp, #56]	; 0x38
 800b618:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b61a:	9306      	str	r3, [sp, #24]
 800b61c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b61e:	1c59      	adds	r1, r3, #1
 800b620:	911b      	str	r1, [sp, #108]	; 0x6c
 800b622:	785b      	ldrb	r3, [r3, #1]
 800b624:	001a      	movs	r2, r3
 800b626:	3a30      	subs	r2, #48	; 0x30
 800b628:	2a09      	cmp	r2, #9
 800b62a:	d93a      	bls.n	800b6a2 <_strtod_l+0x366>
 800b62c:	9a06      	ldr	r2, [sp, #24]
 800b62e:	1a8a      	subs	r2, r1, r2
 800b630:	49b2      	ldr	r1, [pc, #712]	; (800b8fc <_strtod_l+0x5c0>)
 800b632:	9106      	str	r1, [sp, #24]
 800b634:	2a08      	cmp	r2, #8
 800b636:	dc04      	bgt.n	800b642 <_strtod_l+0x306>
 800b638:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b63a:	9206      	str	r2, [sp, #24]
 800b63c:	428a      	cmp	r2, r1
 800b63e:	dd00      	ble.n	800b642 <_strtod_l+0x306>
 800b640:	9106      	str	r1, [sp, #24]
 800b642:	2c00      	cmp	r4, #0
 800b644:	d002      	beq.n	800b64c <_strtod_l+0x310>
 800b646:	9a06      	ldr	r2, [sp, #24]
 800b648:	4252      	negs	r2, r2
 800b64a:	9206      	str	r2, [sp, #24]
 800b64c:	9a05      	ldr	r2, [sp, #20]
 800b64e:	2a00      	cmp	r2, #0
 800b650:	d14d      	bne.n	800b6ee <_strtod_l+0x3b2>
 800b652:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b654:	4310      	orrs	r0, r2
 800b656:	d000      	beq.n	800b65a <_strtod_l+0x31e>
 800b658:	e6ab      	b.n	800b3b2 <_strtod_l+0x76>
 800b65a:	4662      	mov	r2, ip
 800b65c:	2a00      	cmp	r2, #0
 800b65e:	d000      	beq.n	800b662 <_strtod_l+0x326>
 800b660:	e6c5      	b.n	800b3ee <_strtod_l+0xb2>
 800b662:	2b69      	cmp	r3, #105	; 0x69
 800b664:	d027      	beq.n	800b6b6 <_strtod_l+0x37a>
 800b666:	dc23      	bgt.n	800b6b0 <_strtod_l+0x374>
 800b668:	2b49      	cmp	r3, #73	; 0x49
 800b66a:	d024      	beq.n	800b6b6 <_strtod_l+0x37a>
 800b66c:	2b4e      	cmp	r3, #78	; 0x4e
 800b66e:	d000      	beq.n	800b672 <_strtod_l+0x336>
 800b670:	e6bd      	b.n	800b3ee <_strtod_l+0xb2>
 800b672:	49a3      	ldr	r1, [pc, #652]	; (800b900 <_strtod_l+0x5c4>)
 800b674:	a81b      	add	r0, sp, #108	; 0x6c
 800b676:	f001 fb57 	bl	800cd28 <__match>
 800b67a:	2800      	cmp	r0, #0
 800b67c:	d100      	bne.n	800b680 <_strtod_l+0x344>
 800b67e:	e6b6      	b.n	800b3ee <_strtod_l+0xb2>
 800b680:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b682:	781b      	ldrb	r3, [r3, #0]
 800b684:	2b28      	cmp	r3, #40	; 0x28
 800b686:	d12c      	bne.n	800b6e2 <_strtod_l+0x3a6>
 800b688:	499e      	ldr	r1, [pc, #632]	; (800b904 <_strtod_l+0x5c8>)
 800b68a:	aa1e      	add	r2, sp, #120	; 0x78
 800b68c:	a81b      	add	r0, sp, #108	; 0x6c
 800b68e:	f001 fb5f 	bl	800cd50 <__hexnan>
 800b692:	2805      	cmp	r0, #5
 800b694:	d125      	bne.n	800b6e2 <_strtod_l+0x3a6>
 800b696:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b698:	4a9b      	ldr	r2, [pc, #620]	; (800b908 <_strtod_l+0x5cc>)
 800b69a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b69c:	431a      	orrs	r2, r3
 800b69e:	0017      	movs	r7, r2
 800b6a0:	e687      	b.n	800b3b2 <_strtod_l+0x76>
 800b6a2:	220a      	movs	r2, #10
 800b6a4:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b6a6:	434a      	muls	r2, r1
 800b6a8:	18d2      	adds	r2, r2, r3
 800b6aa:	3a30      	subs	r2, #48	; 0x30
 800b6ac:	920e      	str	r2, [sp, #56]	; 0x38
 800b6ae:	e7b5      	b.n	800b61c <_strtod_l+0x2e0>
 800b6b0:	2b6e      	cmp	r3, #110	; 0x6e
 800b6b2:	d0de      	beq.n	800b672 <_strtod_l+0x336>
 800b6b4:	e69b      	b.n	800b3ee <_strtod_l+0xb2>
 800b6b6:	4995      	ldr	r1, [pc, #596]	; (800b90c <_strtod_l+0x5d0>)
 800b6b8:	a81b      	add	r0, sp, #108	; 0x6c
 800b6ba:	f001 fb35 	bl	800cd28 <__match>
 800b6be:	2800      	cmp	r0, #0
 800b6c0:	d100      	bne.n	800b6c4 <_strtod_l+0x388>
 800b6c2:	e694      	b.n	800b3ee <_strtod_l+0xb2>
 800b6c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b6c6:	4992      	ldr	r1, [pc, #584]	; (800b910 <_strtod_l+0x5d4>)
 800b6c8:	3b01      	subs	r3, #1
 800b6ca:	a81b      	add	r0, sp, #108	; 0x6c
 800b6cc:	931b      	str	r3, [sp, #108]	; 0x6c
 800b6ce:	f001 fb2b 	bl	800cd28 <__match>
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	d102      	bne.n	800b6dc <_strtod_l+0x3a0>
 800b6d6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b6d8:	3301      	adds	r3, #1
 800b6da:	931b      	str	r3, [sp, #108]	; 0x6c
 800b6dc:	2600      	movs	r6, #0
 800b6de:	4f8a      	ldr	r7, [pc, #552]	; (800b908 <_strtod_l+0x5cc>)
 800b6e0:	e667      	b.n	800b3b2 <_strtod_l+0x76>
 800b6e2:	488c      	ldr	r0, [pc, #560]	; (800b914 <_strtod_l+0x5d8>)
 800b6e4:	f000 ff5c 	bl	800c5a0 <nan>
 800b6e8:	0006      	movs	r6, r0
 800b6ea:	000f      	movs	r7, r1
 800b6ec:	e661      	b.n	800b3b2 <_strtod_l+0x76>
 800b6ee:	9b06      	ldr	r3, [sp, #24]
 800b6f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b6f2:	1a9b      	subs	r3, r3, r2
 800b6f4:	9309      	str	r3, [sp, #36]	; 0x24
 800b6f6:	9b08      	ldr	r3, [sp, #32]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d101      	bne.n	800b700 <_strtod_l+0x3c4>
 800b6fc:	9b05      	ldr	r3, [sp, #20]
 800b6fe:	9308      	str	r3, [sp, #32]
 800b700:	9c05      	ldr	r4, [sp, #20]
 800b702:	2c10      	cmp	r4, #16
 800b704:	dd00      	ble.n	800b708 <_strtod_l+0x3cc>
 800b706:	2410      	movs	r4, #16
 800b708:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b70a:	f7f6 fe77 	bl	80023fc <__aeabi_ui2d>
 800b70e:	9b05      	ldr	r3, [sp, #20]
 800b710:	0006      	movs	r6, r0
 800b712:	000f      	movs	r7, r1
 800b714:	2b09      	cmp	r3, #9
 800b716:	dd15      	ble.n	800b744 <_strtod_l+0x408>
 800b718:	0022      	movs	r2, r4
 800b71a:	4b7f      	ldr	r3, [pc, #508]	; (800b918 <_strtod_l+0x5dc>)
 800b71c:	3a09      	subs	r2, #9
 800b71e:	00d2      	lsls	r2, r2, #3
 800b720:	189b      	adds	r3, r3, r2
 800b722:	681a      	ldr	r2, [r3, #0]
 800b724:	685b      	ldr	r3, [r3, #4]
 800b726:	f7f5 ffa1 	bl	800166c <__aeabi_dmul>
 800b72a:	0006      	movs	r6, r0
 800b72c:	0028      	movs	r0, r5
 800b72e:	000f      	movs	r7, r1
 800b730:	f7f6 fe64 	bl	80023fc <__aeabi_ui2d>
 800b734:	0002      	movs	r2, r0
 800b736:	000b      	movs	r3, r1
 800b738:	0030      	movs	r0, r6
 800b73a:	0039      	movs	r1, r7
 800b73c:	f7f5 f83c 	bl	80007b8 <__aeabi_dadd>
 800b740:	0006      	movs	r6, r0
 800b742:	000f      	movs	r7, r1
 800b744:	9b05      	ldr	r3, [sp, #20]
 800b746:	2b0f      	cmp	r3, #15
 800b748:	dc39      	bgt.n	800b7be <_strtod_l+0x482>
 800b74a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	d100      	bne.n	800b752 <_strtod_l+0x416>
 800b750:	e62f      	b.n	800b3b2 <_strtod_l+0x76>
 800b752:	dd24      	ble.n	800b79e <_strtod_l+0x462>
 800b754:	2b16      	cmp	r3, #22
 800b756:	dc09      	bgt.n	800b76c <_strtod_l+0x430>
 800b758:	496f      	ldr	r1, [pc, #444]	; (800b918 <_strtod_l+0x5dc>)
 800b75a:	00db      	lsls	r3, r3, #3
 800b75c:	18c9      	adds	r1, r1, r3
 800b75e:	0032      	movs	r2, r6
 800b760:	6808      	ldr	r0, [r1, #0]
 800b762:	6849      	ldr	r1, [r1, #4]
 800b764:	003b      	movs	r3, r7
 800b766:	f7f5 ff81 	bl	800166c <__aeabi_dmul>
 800b76a:	e7bd      	b.n	800b6e8 <_strtod_l+0x3ac>
 800b76c:	2325      	movs	r3, #37	; 0x25
 800b76e:	9a05      	ldr	r2, [sp, #20]
 800b770:	1a9b      	subs	r3, r3, r2
 800b772:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b774:	4293      	cmp	r3, r2
 800b776:	db22      	blt.n	800b7be <_strtod_l+0x482>
 800b778:	240f      	movs	r4, #15
 800b77a:	9b05      	ldr	r3, [sp, #20]
 800b77c:	4d66      	ldr	r5, [pc, #408]	; (800b918 <_strtod_l+0x5dc>)
 800b77e:	1ae4      	subs	r4, r4, r3
 800b780:	00e1      	lsls	r1, r4, #3
 800b782:	1869      	adds	r1, r5, r1
 800b784:	0032      	movs	r2, r6
 800b786:	6808      	ldr	r0, [r1, #0]
 800b788:	6849      	ldr	r1, [r1, #4]
 800b78a:	003b      	movs	r3, r7
 800b78c:	f7f5 ff6e 	bl	800166c <__aeabi_dmul>
 800b790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b792:	1b1c      	subs	r4, r3, r4
 800b794:	00e4      	lsls	r4, r4, #3
 800b796:	192d      	adds	r5, r5, r4
 800b798:	682a      	ldr	r2, [r5, #0]
 800b79a:	686b      	ldr	r3, [r5, #4]
 800b79c:	e7e3      	b.n	800b766 <_strtod_l+0x42a>
 800b79e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7a0:	3316      	adds	r3, #22
 800b7a2:	db0c      	blt.n	800b7be <_strtod_l+0x482>
 800b7a4:	9906      	ldr	r1, [sp, #24]
 800b7a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b7a8:	4b5b      	ldr	r3, [pc, #364]	; (800b918 <_strtod_l+0x5dc>)
 800b7aa:	1a52      	subs	r2, r2, r1
 800b7ac:	00d2      	lsls	r2, r2, #3
 800b7ae:	189b      	adds	r3, r3, r2
 800b7b0:	0030      	movs	r0, r6
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	685b      	ldr	r3, [r3, #4]
 800b7b6:	0039      	movs	r1, r7
 800b7b8:	f7f5 fb5e 	bl	8000e78 <__aeabi_ddiv>
 800b7bc:	e794      	b.n	800b6e8 <_strtod_l+0x3ac>
 800b7be:	9b05      	ldr	r3, [sp, #20]
 800b7c0:	1b1c      	subs	r4, r3, r4
 800b7c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7c4:	18e4      	adds	r4, r4, r3
 800b7c6:	2c00      	cmp	r4, #0
 800b7c8:	dd72      	ble.n	800b8b0 <_strtod_l+0x574>
 800b7ca:	220f      	movs	r2, #15
 800b7cc:	0023      	movs	r3, r4
 800b7ce:	4013      	ands	r3, r2
 800b7d0:	4214      	tst	r4, r2
 800b7d2:	d00a      	beq.n	800b7ea <_strtod_l+0x4ae>
 800b7d4:	4950      	ldr	r1, [pc, #320]	; (800b918 <_strtod_l+0x5dc>)
 800b7d6:	00db      	lsls	r3, r3, #3
 800b7d8:	18c9      	adds	r1, r1, r3
 800b7da:	0032      	movs	r2, r6
 800b7dc:	6808      	ldr	r0, [r1, #0]
 800b7de:	6849      	ldr	r1, [r1, #4]
 800b7e0:	003b      	movs	r3, r7
 800b7e2:	f7f5 ff43 	bl	800166c <__aeabi_dmul>
 800b7e6:	0006      	movs	r6, r0
 800b7e8:	000f      	movs	r7, r1
 800b7ea:	230f      	movs	r3, #15
 800b7ec:	439c      	bics	r4, r3
 800b7ee:	d04a      	beq.n	800b886 <_strtod_l+0x54a>
 800b7f0:	3326      	adds	r3, #38	; 0x26
 800b7f2:	33ff      	adds	r3, #255	; 0xff
 800b7f4:	429c      	cmp	r4, r3
 800b7f6:	dd22      	ble.n	800b83e <_strtod_l+0x502>
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	9305      	str	r3, [sp, #20]
 800b7fc:	9306      	str	r3, [sp, #24]
 800b7fe:	930d      	str	r3, [sp, #52]	; 0x34
 800b800:	9308      	str	r3, [sp, #32]
 800b802:	2322      	movs	r3, #34	; 0x22
 800b804:	2600      	movs	r6, #0
 800b806:	9a04      	ldr	r2, [sp, #16]
 800b808:	4f3f      	ldr	r7, [pc, #252]	; (800b908 <_strtod_l+0x5cc>)
 800b80a:	6013      	str	r3, [r2, #0]
 800b80c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b80e:	42b3      	cmp	r3, r6
 800b810:	d100      	bne.n	800b814 <_strtod_l+0x4d8>
 800b812:	e5ce      	b.n	800b3b2 <_strtod_l+0x76>
 800b814:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b816:	9804      	ldr	r0, [sp, #16]
 800b818:	f001 fb7c 	bl	800cf14 <_Bfree>
 800b81c:	9908      	ldr	r1, [sp, #32]
 800b81e:	9804      	ldr	r0, [sp, #16]
 800b820:	f001 fb78 	bl	800cf14 <_Bfree>
 800b824:	9906      	ldr	r1, [sp, #24]
 800b826:	9804      	ldr	r0, [sp, #16]
 800b828:	f001 fb74 	bl	800cf14 <_Bfree>
 800b82c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b82e:	9804      	ldr	r0, [sp, #16]
 800b830:	f001 fb70 	bl	800cf14 <_Bfree>
 800b834:	9905      	ldr	r1, [sp, #20]
 800b836:	9804      	ldr	r0, [sp, #16]
 800b838:	f001 fb6c 	bl	800cf14 <_Bfree>
 800b83c:	e5b9      	b.n	800b3b2 <_strtod_l+0x76>
 800b83e:	2300      	movs	r3, #0
 800b840:	0030      	movs	r0, r6
 800b842:	0039      	movs	r1, r7
 800b844:	4d35      	ldr	r5, [pc, #212]	; (800b91c <_strtod_l+0x5e0>)
 800b846:	1124      	asrs	r4, r4, #4
 800b848:	9307      	str	r3, [sp, #28]
 800b84a:	2c01      	cmp	r4, #1
 800b84c:	dc1e      	bgt.n	800b88c <_strtod_l+0x550>
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d001      	beq.n	800b856 <_strtod_l+0x51a>
 800b852:	0006      	movs	r6, r0
 800b854:	000f      	movs	r7, r1
 800b856:	4b32      	ldr	r3, [pc, #200]	; (800b920 <_strtod_l+0x5e4>)
 800b858:	9a07      	ldr	r2, [sp, #28]
 800b85a:	18ff      	adds	r7, r7, r3
 800b85c:	4b2f      	ldr	r3, [pc, #188]	; (800b91c <_strtod_l+0x5e0>)
 800b85e:	00d2      	lsls	r2, r2, #3
 800b860:	189d      	adds	r5, r3, r2
 800b862:	6828      	ldr	r0, [r5, #0]
 800b864:	6869      	ldr	r1, [r5, #4]
 800b866:	0032      	movs	r2, r6
 800b868:	003b      	movs	r3, r7
 800b86a:	f7f5 feff 	bl	800166c <__aeabi_dmul>
 800b86e:	4b26      	ldr	r3, [pc, #152]	; (800b908 <_strtod_l+0x5cc>)
 800b870:	4a2c      	ldr	r2, [pc, #176]	; (800b924 <_strtod_l+0x5e8>)
 800b872:	0006      	movs	r6, r0
 800b874:	400b      	ands	r3, r1
 800b876:	4293      	cmp	r3, r2
 800b878:	d8be      	bhi.n	800b7f8 <_strtod_l+0x4bc>
 800b87a:	4a2b      	ldr	r2, [pc, #172]	; (800b928 <_strtod_l+0x5ec>)
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d913      	bls.n	800b8a8 <_strtod_l+0x56c>
 800b880:	2601      	movs	r6, #1
 800b882:	4f2a      	ldr	r7, [pc, #168]	; (800b92c <_strtod_l+0x5f0>)
 800b884:	4276      	negs	r6, r6
 800b886:	2300      	movs	r3, #0
 800b888:	9307      	str	r3, [sp, #28]
 800b88a:	e088      	b.n	800b99e <_strtod_l+0x662>
 800b88c:	2201      	movs	r2, #1
 800b88e:	4214      	tst	r4, r2
 800b890:	d004      	beq.n	800b89c <_strtod_l+0x560>
 800b892:	682a      	ldr	r2, [r5, #0]
 800b894:	686b      	ldr	r3, [r5, #4]
 800b896:	f7f5 fee9 	bl	800166c <__aeabi_dmul>
 800b89a:	2301      	movs	r3, #1
 800b89c:	9a07      	ldr	r2, [sp, #28]
 800b89e:	1064      	asrs	r4, r4, #1
 800b8a0:	3201      	adds	r2, #1
 800b8a2:	9207      	str	r2, [sp, #28]
 800b8a4:	3508      	adds	r5, #8
 800b8a6:	e7d0      	b.n	800b84a <_strtod_l+0x50e>
 800b8a8:	23d4      	movs	r3, #212	; 0xd4
 800b8aa:	049b      	lsls	r3, r3, #18
 800b8ac:	18cf      	adds	r7, r1, r3
 800b8ae:	e7ea      	b.n	800b886 <_strtod_l+0x54a>
 800b8b0:	2c00      	cmp	r4, #0
 800b8b2:	d0e8      	beq.n	800b886 <_strtod_l+0x54a>
 800b8b4:	4264      	negs	r4, r4
 800b8b6:	230f      	movs	r3, #15
 800b8b8:	0022      	movs	r2, r4
 800b8ba:	401a      	ands	r2, r3
 800b8bc:	421c      	tst	r4, r3
 800b8be:	d00a      	beq.n	800b8d6 <_strtod_l+0x59a>
 800b8c0:	4b15      	ldr	r3, [pc, #84]	; (800b918 <_strtod_l+0x5dc>)
 800b8c2:	00d2      	lsls	r2, r2, #3
 800b8c4:	189b      	adds	r3, r3, r2
 800b8c6:	0030      	movs	r0, r6
 800b8c8:	681a      	ldr	r2, [r3, #0]
 800b8ca:	685b      	ldr	r3, [r3, #4]
 800b8cc:	0039      	movs	r1, r7
 800b8ce:	f7f5 fad3 	bl	8000e78 <__aeabi_ddiv>
 800b8d2:	0006      	movs	r6, r0
 800b8d4:	000f      	movs	r7, r1
 800b8d6:	1124      	asrs	r4, r4, #4
 800b8d8:	d0d5      	beq.n	800b886 <_strtod_l+0x54a>
 800b8da:	2c1f      	cmp	r4, #31
 800b8dc:	dd28      	ble.n	800b930 <_strtod_l+0x5f4>
 800b8de:	2300      	movs	r3, #0
 800b8e0:	9305      	str	r3, [sp, #20]
 800b8e2:	9306      	str	r3, [sp, #24]
 800b8e4:	930d      	str	r3, [sp, #52]	; 0x34
 800b8e6:	9308      	str	r3, [sp, #32]
 800b8e8:	2322      	movs	r3, #34	; 0x22
 800b8ea:	9a04      	ldr	r2, [sp, #16]
 800b8ec:	2600      	movs	r6, #0
 800b8ee:	6013      	str	r3, [r2, #0]
 800b8f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b8f2:	2700      	movs	r7, #0
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d18d      	bne.n	800b814 <_strtod_l+0x4d8>
 800b8f8:	e55b      	b.n	800b3b2 <_strtod_l+0x76>
 800b8fa:	46c0      	nop			; (mov r8, r8)
 800b8fc:	00004e1f 	.word	0x00004e1f
 800b900:	08014c21 	.word	0x08014c21
 800b904:	08014904 	.word	0x08014904
 800b908:	7ff00000 	.word	0x7ff00000
 800b90c:	08014c19 	.word	0x08014c19
 800b910:	08014ccf 	.word	0x08014ccf
 800b914:	08014ccb 	.word	0x08014ccb
 800b918:	08014b40 	.word	0x08014b40
 800b91c:	08014b18 	.word	0x08014b18
 800b920:	fcb00000 	.word	0xfcb00000
 800b924:	7ca00000 	.word	0x7ca00000
 800b928:	7c900000 	.word	0x7c900000
 800b92c:	7fefffff 	.word	0x7fefffff
 800b930:	2310      	movs	r3, #16
 800b932:	0022      	movs	r2, r4
 800b934:	401a      	ands	r2, r3
 800b936:	9207      	str	r2, [sp, #28]
 800b938:	421c      	tst	r4, r3
 800b93a:	d001      	beq.n	800b940 <_strtod_l+0x604>
 800b93c:	335a      	adds	r3, #90	; 0x5a
 800b93e:	9307      	str	r3, [sp, #28]
 800b940:	0030      	movs	r0, r6
 800b942:	0039      	movs	r1, r7
 800b944:	2300      	movs	r3, #0
 800b946:	4dc4      	ldr	r5, [pc, #784]	; (800bc58 <_strtod_l+0x91c>)
 800b948:	2201      	movs	r2, #1
 800b94a:	4214      	tst	r4, r2
 800b94c:	d004      	beq.n	800b958 <_strtod_l+0x61c>
 800b94e:	682a      	ldr	r2, [r5, #0]
 800b950:	686b      	ldr	r3, [r5, #4]
 800b952:	f7f5 fe8b 	bl	800166c <__aeabi_dmul>
 800b956:	2301      	movs	r3, #1
 800b958:	1064      	asrs	r4, r4, #1
 800b95a:	3508      	adds	r5, #8
 800b95c:	2c00      	cmp	r4, #0
 800b95e:	d1f3      	bne.n	800b948 <_strtod_l+0x60c>
 800b960:	2b00      	cmp	r3, #0
 800b962:	d001      	beq.n	800b968 <_strtod_l+0x62c>
 800b964:	0006      	movs	r6, r0
 800b966:	000f      	movs	r7, r1
 800b968:	9b07      	ldr	r3, [sp, #28]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d00f      	beq.n	800b98e <_strtod_l+0x652>
 800b96e:	236b      	movs	r3, #107	; 0x6b
 800b970:	007a      	lsls	r2, r7, #1
 800b972:	0d52      	lsrs	r2, r2, #21
 800b974:	0039      	movs	r1, r7
 800b976:	1a9b      	subs	r3, r3, r2
 800b978:	2b00      	cmp	r3, #0
 800b97a:	dd08      	ble.n	800b98e <_strtod_l+0x652>
 800b97c:	2b1f      	cmp	r3, #31
 800b97e:	dc00      	bgt.n	800b982 <_strtod_l+0x646>
 800b980:	e121      	b.n	800bbc6 <_strtod_l+0x88a>
 800b982:	2600      	movs	r6, #0
 800b984:	2b34      	cmp	r3, #52	; 0x34
 800b986:	dc00      	bgt.n	800b98a <_strtod_l+0x64e>
 800b988:	e116      	b.n	800bbb8 <_strtod_l+0x87c>
 800b98a:	27dc      	movs	r7, #220	; 0xdc
 800b98c:	04bf      	lsls	r7, r7, #18
 800b98e:	2200      	movs	r2, #0
 800b990:	2300      	movs	r3, #0
 800b992:	0030      	movs	r0, r6
 800b994:	0039      	movs	r1, r7
 800b996:	f7f4 fd57 	bl	8000448 <__aeabi_dcmpeq>
 800b99a:	2800      	cmp	r0, #0
 800b99c:	d19f      	bne.n	800b8de <_strtod_l+0x5a2>
 800b99e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9a0:	9a08      	ldr	r2, [sp, #32]
 800b9a2:	9300      	str	r3, [sp, #0]
 800b9a4:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b9a6:	9b05      	ldr	r3, [sp, #20]
 800b9a8:	9804      	ldr	r0, [sp, #16]
 800b9aa:	f001 fb01 	bl	800cfb0 <__s2b>
 800b9ae:	900d      	str	r0, [sp, #52]	; 0x34
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	d100      	bne.n	800b9b6 <_strtod_l+0x67a>
 800b9b4:	e720      	b.n	800b7f8 <_strtod_l+0x4bc>
 800b9b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9b8:	9906      	ldr	r1, [sp, #24]
 800b9ba:	17da      	asrs	r2, r3, #31
 800b9bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9be:	1a5b      	subs	r3, r3, r1
 800b9c0:	401a      	ands	r2, r3
 800b9c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9c4:	9215      	str	r2, [sp, #84]	; 0x54
 800b9c6:	43db      	mvns	r3, r3
 800b9c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b9ca:	17db      	asrs	r3, r3, #31
 800b9cc:	401a      	ands	r2, r3
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	9218      	str	r2, [sp, #96]	; 0x60
 800b9d2:	9305      	str	r3, [sp, #20]
 800b9d4:	9306      	str	r3, [sp, #24]
 800b9d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9d8:	9804      	ldr	r0, [sp, #16]
 800b9da:	6859      	ldr	r1, [r3, #4]
 800b9dc:	f001 fa72 	bl	800cec4 <_Balloc>
 800b9e0:	9008      	str	r0, [sp, #32]
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d100      	bne.n	800b9e8 <_strtod_l+0x6ac>
 800b9e6:	e70c      	b.n	800b802 <_strtod_l+0x4c6>
 800b9e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b9ea:	300c      	adds	r0, #12
 800b9ec:	0019      	movs	r1, r3
 800b9ee:	691a      	ldr	r2, [r3, #16]
 800b9f0:	310c      	adds	r1, #12
 800b9f2:	3202      	adds	r2, #2
 800b9f4:	0092      	lsls	r2, r2, #2
 800b9f6:	f000 fdca 	bl	800c58e <memcpy>
 800b9fa:	ab1e      	add	r3, sp, #120	; 0x78
 800b9fc:	9301      	str	r3, [sp, #4]
 800b9fe:	ab1d      	add	r3, sp, #116	; 0x74
 800ba00:	9300      	str	r3, [sp, #0]
 800ba02:	0032      	movs	r2, r6
 800ba04:	003b      	movs	r3, r7
 800ba06:	9804      	ldr	r0, [sp, #16]
 800ba08:	9610      	str	r6, [sp, #64]	; 0x40
 800ba0a:	9711      	str	r7, [sp, #68]	; 0x44
 800ba0c:	f001 fdf8 	bl	800d600 <__d2b>
 800ba10:	901c      	str	r0, [sp, #112]	; 0x70
 800ba12:	2800      	cmp	r0, #0
 800ba14:	d100      	bne.n	800ba18 <_strtod_l+0x6dc>
 800ba16:	e6f4      	b.n	800b802 <_strtod_l+0x4c6>
 800ba18:	2101      	movs	r1, #1
 800ba1a:	9804      	ldr	r0, [sp, #16]
 800ba1c:	f001 fb5c 	bl	800d0d8 <__i2b>
 800ba20:	9006      	str	r0, [sp, #24]
 800ba22:	2800      	cmp	r0, #0
 800ba24:	d100      	bne.n	800ba28 <_strtod_l+0x6ec>
 800ba26:	e6ec      	b.n	800b802 <_strtod_l+0x4c6>
 800ba28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ba2a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ba2c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ba2e:	1ad4      	subs	r4, r2, r3
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	db01      	blt.n	800ba38 <_strtod_l+0x6fc>
 800ba34:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800ba36:	195d      	adds	r5, r3, r5
 800ba38:	9907      	ldr	r1, [sp, #28]
 800ba3a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ba3c:	1a5b      	subs	r3, r3, r1
 800ba3e:	2136      	movs	r1, #54	; 0x36
 800ba40:	189b      	adds	r3, r3, r2
 800ba42:	1a8a      	subs	r2, r1, r2
 800ba44:	4985      	ldr	r1, [pc, #532]	; (800bc5c <_strtod_l+0x920>)
 800ba46:	2001      	movs	r0, #1
 800ba48:	468c      	mov	ip, r1
 800ba4a:	2100      	movs	r1, #0
 800ba4c:	3b01      	subs	r3, #1
 800ba4e:	9114      	str	r1, [sp, #80]	; 0x50
 800ba50:	9012      	str	r0, [sp, #72]	; 0x48
 800ba52:	4563      	cmp	r3, ip
 800ba54:	da07      	bge.n	800ba66 <_strtod_l+0x72a>
 800ba56:	4661      	mov	r1, ip
 800ba58:	1ac9      	subs	r1, r1, r3
 800ba5a:	1a52      	subs	r2, r2, r1
 800ba5c:	291f      	cmp	r1, #31
 800ba5e:	dd00      	ble.n	800ba62 <_strtod_l+0x726>
 800ba60:	e0b6      	b.n	800bbd0 <_strtod_l+0x894>
 800ba62:	4088      	lsls	r0, r1
 800ba64:	9012      	str	r0, [sp, #72]	; 0x48
 800ba66:	18ab      	adds	r3, r5, r2
 800ba68:	930c      	str	r3, [sp, #48]	; 0x30
 800ba6a:	18a4      	adds	r4, r4, r2
 800ba6c:	9b07      	ldr	r3, [sp, #28]
 800ba6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba70:	191c      	adds	r4, r3, r4
 800ba72:	002b      	movs	r3, r5
 800ba74:	4295      	cmp	r5, r2
 800ba76:	dd00      	ble.n	800ba7a <_strtod_l+0x73e>
 800ba78:	0013      	movs	r3, r2
 800ba7a:	42a3      	cmp	r3, r4
 800ba7c:	dd00      	ble.n	800ba80 <_strtod_l+0x744>
 800ba7e:	0023      	movs	r3, r4
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	dd04      	ble.n	800ba8e <_strtod_l+0x752>
 800ba84:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba86:	1ae4      	subs	r4, r4, r3
 800ba88:	1ad2      	subs	r2, r2, r3
 800ba8a:	920c      	str	r2, [sp, #48]	; 0x30
 800ba8c:	1aed      	subs	r5, r5, r3
 800ba8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	dd17      	ble.n	800bac4 <_strtod_l+0x788>
 800ba94:	001a      	movs	r2, r3
 800ba96:	9906      	ldr	r1, [sp, #24]
 800ba98:	9804      	ldr	r0, [sp, #16]
 800ba9a:	f001 fbe5 	bl	800d268 <__pow5mult>
 800ba9e:	9006      	str	r0, [sp, #24]
 800baa0:	2800      	cmp	r0, #0
 800baa2:	d100      	bne.n	800baa6 <_strtod_l+0x76a>
 800baa4:	e6ad      	b.n	800b802 <_strtod_l+0x4c6>
 800baa6:	0001      	movs	r1, r0
 800baa8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800baaa:	9804      	ldr	r0, [sp, #16]
 800baac:	f001 fb2c 	bl	800d108 <__multiply>
 800bab0:	900e      	str	r0, [sp, #56]	; 0x38
 800bab2:	2800      	cmp	r0, #0
 800bab4:	d100      	bne.n	800bab8 <_strtod_l+0x77c>
 800bab6:	e6a4      	b.n	800b802 <_strtod_l+0x4c6>
 800bab8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800baba:	9804      	ldr	r0, [sp, #16]
 800babc:	f001 fa2a 	bl	800cf14 <_Bfree>
 800bac0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bac2:	931c      	str	r3, [sp, #112]	; 0x70
 800bac4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	dd00      	ble.n	800bacc <_strtod_l+0x790>
 800baca:	e087      	b.n	800bbdc <_strtod_l+0x8a0>
 800bacc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bace:	2b00      	cmp	r3, #0
 800bad0:	dd08      	ble.n	800bae4 <_strtod_l+0x7a8>
 800bad2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bad4:	9908      	ldr	r1, [sp, #32]
 800bad6:	9804      	ldr	r0, [sp, #16]
 800bad8:	f001 fbc6 	bl	800d268 <__pow5mult>
 800badc:	9008      	str	r0, [sp, #32]
 800bade:	2800      	cmp	r0, #0
 800bae0:	d100      	bne.n	800bae4 <_strtod_l+0x7a8>
 800bae2:	e68e      	b.n	800b802 <_strtod_l+0x4c6>
 800bae4:	2c00      	cmp	r4, #0
 800bae6:	dd08      	ble.n	800bafa <_strtod_l+0x7be>
 800bae8:	0022      	movs	r2, r4
 800baea:	9908      	ldr	r1, [sp, #32]
 800baec:	9804      	ldr	r0, [sp, #16]
 800baee:	f001 fbfd 	bl	800d2ec <__lshift>
 800baf2:	9008      	str	r0, [sp, #32]
 800baf4:	2800      	cmp	r0, #0
 800baf6:	d100      	bne.n	800bafa <_strtod_l+0x7be>
 800baf8:	e683      	b.n	800b802 <_strtod_l+0x4c6>
 800bafa:	2d00      	cmp	r5, #0
 800bafc:	dd08      	ble.n	800bb10 <_strtod_l+0x7d4>
 800bafe:	002a      	movs	r2, r5
 800bb00:	9906      	ldr	r1, [sp, #24]
 800bb02:	9804      	ldr	r0, [sp, #16]
 800bb04:	f001 fbf2 	bl	800d2ec <__lshift>
 800bb08:	9006      	str	r0, [sp, #24]
 800bb0a:	2800      	cmp	r0, #0
 800bb0c:	d100      	bne.n	800bb10 <_strtod_l+0x7d4>
 800bb0e:	e678      	b.n	800b802 <_strtod_l+0x4c6>
 800bb10:	9a08      	ldr	r2, [sp, #32]
 800bb12:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bb14:	9804      	ldr	r0, [sp, #16]
 800bb16:	f001 fc73 	bl	800d400 <__mdiff>
 800bb1a:	9005      	str	r0, [sp, #20]
 800bb1c:	2800      	cmp	r0, #0
 800bb1e:	d100      	bne.n	800bb22 <_strtod_l+0x7e6>
 800bb20:	e66f      	b.n	800b802 <_strtod_l+0x4c6>
 800bb22:	2200      	movs	r2, #0
 800bb24:	68c3      	ldr	r3, [r0, #12]
 800bb26:	9906      	ldr	r1, [sp, #24]
 800bb28:	60c2      	str	r2, [r0, #12]
 800bb2a:	930c      	str	r3, [sp, #48]	; 0x30
 800bb2c:	f001 fc4c 	bl	800d3c8 <__mcmp>
 800bb30:	2800      	cmp	r0, #0
 800bb32:	da5d      	bge.n	800bbf0 <_strtod_l+0x8b4>
 800bb34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb36:	4333      	orrs	r3, r6
 800bb38:	d000      	beq.n	800bb3c <_strtod_l+0x800>
 800bb3a:	e088      	b.n	800bc4e <_strtod_l+0x912>
 800bb3c:	033b      	lsls	r3, r7, #12
 800bb3e:	d000      	beq.n	800bb42 <_strtod_l+0x806>
 800bb40:	e085      	b.n	800bc4e <_strtod_l+0x912>
 800bb42:	22d6      	movs	r2, #214	; 0xd6
 800bb44:	4b46      	ldr	r3, [pc, #280]	; (800bc60 <_strtod_l+0x924>)
 800bb46:	04d2      	lsls	r2, r2, #19
 800bb48:	403b      	ands	r3, r7
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d97f      	bls.n	800bc4e <_strtod_l+0x912>
 800bb4e:	9b05      	ldr	r3, [sp, #20]
 800bb50:	695b      	ldr	r3, [r3, #20]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d103      	bne.n	800bb5e <_strtod_l+0x822>
 800bb56:	9b05      	ldr	r3, [sp, #20]
 800bb58:	691b      	ldr	r3, [r3, #16]
 800bb5a:	2b01      	cmp	r3, #1
 800bb5c:	dd77      	ble.n	800bc4e <_strtod_l+0x912>
 800bb5e:	9905      	ldr	r1, [sp, #20]
 800bb60:	2201      	movs	r2, #1
 800bb62:	9804      	ldr	r0, [sp, #16]
 800bb64:	f001 fbc2 	bl	800d2ec <__lshift>
 800bb68:	9906      	ldr	r1, [sp, #24]
 800bb6a:	9005      	str	r0, [sp, #20]
 800bb6c:	f001 fc2c 	bl	800d3c8 <__mcmp>
 800bb70:	2800      	cmp	r0, #0
 800bb72:	dd6c      	ble.n	800bc4e <_strtod_l+0x912>
 800bb74:	9907      	ldr	r1, [sp, #28]
 800bb76:	003b      	movs	r3, r7
 800bb78:	4a39      	ldr	r2, [pc, #228]	; (800bc60 <_strtod_l+0x924>)
 800bb7a:	2900      	cmp	r1, #0
 800bb7c:	d100      	bne.n	800bb80 <_strtod_l+0x844>
 800bb7e:	e094      	b.n	800bcaa <_strtod_l+0x96e>
 800bb80:	0011      	movs	r1, r2
 800bb82:	20d6      	movs	r0, #214	; 0xd6
 800bb84:	4039      	ands	r1, r7
 800bb86:	04c0      	lsls	r0, r0, #19
 800bb88:	4281      	cmp	r1, r0
 800bb8a:	dd00      	ble.n	800bb8e <_strtod_l+0x852>
 800bb8c:	e08d      	b.n	800bcaa <_strtod_l+0x96e>
 800bb8e:	23dc      	movs	r3, #220	; 0xdc
 800bb90:	049b      	lsls	r3, r3, #18
 800bb92:	4299      	cmp	r1, r3
 800bb94:	dc00      	bgt.n	800bb98 <_strtod_l+0x85c>
 800bb96:	e6a7      	b.n	800b8e8 <_strtod_l+0x5ac>
 800bb98:	0030      	movs	r0, r6
 800bb9a:	0039      	movs	r1, r7
 800bb9c:	4b31      	ldr	r3, [pc, #196]	; (800bc64 <_strtod_l+0x928>)
 800bb9e:	2200      	movs	r2, #0
 800bba0:	f7f5 fd64 	bl	800166c <__aeabi_dmul>
 800bba4:	4b2e      	ldr	r3, [pc, #184]	; (800bc60 <_strtod_l+0x924>)
 800bba6:	0006      	movs	r6, r0
 800bba8:	000f      	movs	r7, r1
 800bbaa:	420b      	tst	r3, r1
 800bbac:	d000      	beq.n	800bbb0 <_strtod_l+0x874>
 800bbae:	e631      	b.n	800b814 <_strtod_l+0x4d8>
 800bbb0:	2322      	movs	r3, #34	; 0x22
 800bbb2:	9a04      	ldr	r2, [sp, #16]
 800bbb4:	6013      	str	r3, [r2, #0]
 800bbb6:	e62d      	b.n	800b814 <_strtod_l+0x4d8>
 800bbb8:	234b      	movs	r3, #75	; 0x4b
 800bbba:	1a9a      	subs	r2, r3, r2
 800bbbc:	3b4c      	subs	r3, #76	; 0x4c
 800bbbe:	4093      	lsls	r3, r2
 800bbc0:	4019      	ands	r1, r3
 800bbc2:	000f      	movs	r7, r1
 800bbc4:	e6e3      	b.n	800b98e <_strtod_l+0x652>
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	4252      	negs	r2, r2
 800bbca:	409a      	lsls	r2, r3
 800bbcc:	4016      	ands	r6, r2
 800bbce:	e6de      	b.n	800b98e <_strtod_l+0x652>
 800bbd0:	4925      	ldr	r1, [pc, #148]	; (800bc68 <_strtod_l+0x92c>)
 800bbd2:	1acb      	subs	r3, r1, r3
 800bbd4:	0001      	movs	r1, r0
 800bbd6:	4099      	lsls	r1, r3
 800bbd8:	9114      	str	r1, [sp, #80]	; 0x50
 800bbda:	e743      	b.n	800ba64 <_strtod_l+0x728>
 800bbdc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbde:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bbe0:	9804      	ldr	r0, [sp, #16]
 800bbe2:	f001 fb83 	bl	800d2ec <__lshift>
 800bbe6:	901c      	str	r0, [sp, #112]	; 0x70
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	d000      	beq.n	800bbee <_strtod_l+0x8b2>
 800bbec:	e76e      	b.n	800bacc <_strtod_l+0x790>
 800bbee:	e608      	b.n	800b802 <_strtod_l+0x4c6>
 800bbf0:	970e      	str	r7, [sp, #56]	; 0x38
 800bbf2:	2800      	cmp	r0, #0
 800bbf4:	d177      	bne.n	800bce6 <_strtod_l+0x9aa>
 800bbf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bbf8:	033b      	lsls	r3, r7, #12
 800bbfa:	0b1b      	lsrs	r3, r3, #12
 800bbfc:	2a00      	cmp	r2, #0
 800bbfe:	d039      	beq.n	800bc74 <_strtod_l+0x938>
 800bc00:	4a1a      	ldr	r2, [pc, #104]	; (800bc6c <_strtod_l+0x930>)
 800bc02:	4293      	cmp	r3, r2
 800bc04:	d139      	bne.n	800bc7a <_strtod_l+0x93e>
 800bc06:	2101      	movs	r1, #1
 800bc08:	9b07      	ldr	r3, [sp, #28]
 800bc0a:	4249      	negs	r1, r1
 800bc0c:	0032      	movs	r2, r6
 800bc0e:	0008      	movs	r0, r1
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d00b      	beq.n	800bc2c <_strtod_l+0x8f0>
 800bc14:	24d4      	movs	r4, #212	; 0xd4
 800bc16:	4b12      	ldr	r3, [pc, #72]	; (800bc60 <_strtod_l+0x924>)
 800bc18:	0008      	movs	r0, r1
 800bc1a:	403b      	ands	r3, r7
 800bc1c:	04e4      	lsls	r4, r4, #19
 800bc1e:	42a3      	cmp	r3, r4
 800bc20:	d804      	bhi.n	800bc2c <_strtod_l+0x8f0>
 800bc22:	306c      	adds	r0, #108	; 0x6c
 800bc24:	0d1b      	lsrs	r3, r3, #20
 800bc26:	1ac3      	subs	r3, r0, r3
 800bc28:	4099      	lsls	r1, r3
 800bc2a:	0008      	movs	r0, r1
 800bc2c:	4282      	cmp	r2, r0
 800bc2e:	d124      	bne.n	800bc7a <_strtod_l+0x93e>
 800bc30:	4b0f      	ldr	r3, [pc, #60]	; (800bc70 <_strtod_l+0x934>)
 800bc32:	990e      	ldr	r1, [sp, #56]	; 0x38
 800bc34:	4299      	cmp	r1, r3
 800bc36:	d102      	bne.n	800bc3e <_strtod_l+0x902>
 800bc38:	3201      	adds	r2, #1
 800bc3a:	d100      	bne.n	800bc3e <_strtod_l+0x902>
 800bc3c:	e5e1      	b.n	800b802 <_strtod_l+0x4c6>
 800bc3e:	4b08      	ldr	r3, [pc, #32]	; (800bc60 <_strtod_l+0x924>)
 800bc40:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bc42:	2600      	movs	r6, #0
 800bc44:	401a      	ands	r2, r3
 800bc46:	0013      	movs	r3, r2
 800bc48:	2280      	movs	r2, #128	; 0x80
 800bc4a:	0352      	lsls	r2, r2, #13
 800bc4c:	189f      	adds	r7, r3, r2
 800bc4e:	9b07      	ldr	r3, [sp, #28]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d1a1      	bne.n	800bb98 <_strtod_l+0x85c>
 800bc54:	e5de      	b.n	800b814 <_strtod_l+0x4d8>
 800bc56:	46c0      	nop			; (mov r8, r8)
 800bc58:	08014918 	.word	0x08014918
 800bc5c:	fffffc02 	.word	0xfffffc02
 800bc60:	7ff00000 	.word	0x7ff00000
 800bc64:	39500000 	.word	0x39500000
 800bc68:	fffffbe2 	.word	0xfffffbe2
 800bc6c:	000fffff 	.word	0x000fffff
 800bc70:	7fefffff 	.word	0x7fefffff
 800bc74:	4333      	orrs	r3, r6
 800bc76:	d100      	bne.n	800bc7a <_strtod_l+0x93e>
 800bc78:	e77c      	b.n	800bb74 <_strtod_l+0x838>
 800bc7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d01d      	beq.n	800bcbc <_strtod_l+0x980>
 800bc80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bc82:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc84:	4213      	tst	r3, r2
 800bc86:	d0e2      	beq.n	800bc4e <_strtod_l+0x912>
 800bc88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc8a:	0030      	movs	r0, r6
 800bc8c:	0039      	movs	r1, r7
 800bc8e:	9a07      	ldr	r2, [sp, #28]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d017      	beq.n	800bcc4 <_strtod_l+0x988>
 800bc94:	f7ff fb3a 	bl	800b30c <sulp>
 800bc98:	0002      	movs	r2, r0
 800bc9a:	000b      	movs	r3, r1
 800bc9c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bc9e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bca0:	f7f4 fd8a 	bl	80007b8 <__aeabi_dadd>
 800bca4:	0006      	movs	r6, r0
 800bca6:	000f      	movs	r7, r1
 800bca8:	e7d1      	b.n	800bc4e <_strtod_l+0x912>
 800bcaa:	2601      	movs	r6, #1
 800bcac:	4013      	ands	r3, r2
 800bcae:	4a98      	ldr	r2, [pc, #608]	; (800bf10 <_strtod_l+0xbd4>)
 800bcb0:	4276      	negs	r6, r6
 800bcb2:	189b      	adds	r3, r3, r2
 800bcb4:	4a97      	ldr	r2, [pc, #604]	; (800bf14 <_strtod_l+0xbd8>)
 800bcb6:	431a      	orrs	r2, r3
 800bcb8:	0017      	movs	r7, r2
 800bcba:	e7c8      	b.n	800bc4e <_strtod_l+0x912>
 800bcbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bcbe:	4233      	tst	r3, r6
 800bcc0:	d0c5      	beq.n	800bc4e <_strtod_l+0x912>
 800bcc2:	e7e1      	b.n	800bc88 <_strtod_l+0x94c>
 800bcc4:	f7ff fb22 	bl	800b30c <sulp>
 800bcc8:	0002      	movs	r2, r0
 800bcca:	000b      	movs	r3, r1
 800bccc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bcce:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bcd0:	f7f5 ff8e 	bl	8001bf0 <__aeabi_dsub>
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	0006      	movs	r6, r0
 800bcda:	000f      	movs	r7, r1
 800bcdc:	f7f4 fbb4 	bl	8000448 <__aeabi_dcmpeq>
 800bce0:	2800      	cmp	r0, #0
 800bce2:	d0b4      	beq.n	800bc4e <_strtod_l+0x912>
 800bce4:	e600      	b.n	800b8e8 <_strtod_l+0x5ac>
 800bce6:	9906      	ldr	r1, [sp, #24]
 800bce8:	9805      	ldr	r0, [sp, #20]
 800bcea:	f001 fce9 	bl	800d6c0 <__ratio>
 800bcee:	2380      	movs	r3, #128	; 0x80
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	05db      	lsls	r3, r3, #23
 800bcf4:	0004      	movs	r4, r0
 800bcf6:	000d      	movs	r5, r1
 800bcf8:	f7f4 fbb6 	bl	8000468 <__aeabi_dcmple>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	d06d      	beq.n	800bddc <_strtod_l+0xaa0>
 800bd00:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d000      	beq.n	800bd08 <_strtod_l+0x9cc>
 800bd06:	e07e      	b.n	800be06 <_strtod_l+0xaca>
 800bd08:	2e00      	cmp	r6, #0
 800bd0a:	d158      	bne.n	800bdbe <_strtod_l+0xa82>
 800bd0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd0e:	031b      	lsls	r3, r3, #12
 800bd10:	d000      	beq.n	800bd14 <_strtod_l+0x9d8>
 800bd12:	e07f      	b.n	800be14 <_strtod_l+0xad8>
 800bd14:	2200      	movs	r2, #0
 800bd16:	0020      	movs	r0, r4
 800bd18:	0029      	movs	r1, r5
 800bd1a:	4b7f      	ldr	r3, [pc, #508]	; (800bf18 <_strtod_l+0xbdc>)
 800bd1c:	f7f4 fb9a 	bl	8000454 <__aeabi_dcmplt>
 800bd20:	2800      	cmp	r0, #0
 800bd22:	d158      	bne.n	800bdd6 <_strtod_l+0xa9a>
 800bd24:	0020      	movs	r0, r4
 800bd26:	0029      	movs	r1, r5
 800bd28:	2200      	movs	r2, #0
 800bd2a:	4b7c      	ldr	r3, [pc, #496]	; (800bf1c <_strtod_l+0xbe0>)
 800bd2c:	f7f5 fc9e 	bl	800166c <__aeabi_dmul>
 800bd30:	0004      	movs	r4, r0
 800bd32:	000d      	movs	r5, r1
 800bd34:	2380      	movs	r3, #128	; 0x80
 800bd36:	061b      	lsls	r3, r3, #24
 800bd38:	940a      	str	r4, [sp, #40]	; 0x28
 800bd3a:	18eb      	adds	r3, r5, r3
 800bd3c:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd42:	9212      	str	r2, [sp, #72]	; 0x48
 800bd44:	9313      	str	r3, [sp, #76]	; 0x4c
 800bd46:	4a76      	ldr	r2, [pc, #472]	; (800bf20 <_strtod_l+0xbe4>)
 800bd48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd4a:	4013      	ands	r3, r2
 800bd4c:	9314      	str	r3, [sp, #80]	; 0x50
 800bd4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd50:	4b74      	ldr	r3, [pc, #464]	; (800bf24 <_strtod_l+0xbe8>)
 800bd52:	429a      	cmp	r2, r3
 800bd54:	d000      	beq.n	800bd58 <_strtod_l+0xa1c>
 800bd56:	e091      	b.n	800be7c <_strtod_l+0xb40>
 800bd58:	4a73      	ldr	r2, [pc, #460]	; (800bf28 <_strtod_l+0xbec>)
 800bd5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bd5c:	4694      	mov	ip, r2
 800bd5e:	4463      	add	r3, ip
 800bd60:	001f      	movs	r7, r3
 800bd62:	0030      	movs	r0, r6
 800bd64:	0019      	movs	r1, r3
 800bd66:	f001 fbe3 	bl	800d530 <__ulp>
 800bd6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd6e:	f7f5 fc7d 	bl	800166c <__aeabi_dmul>
 800bd72:	0032      	movs	r2, r6
 800bd74:	003b      	movs	r3, r7
 800bd76:	f7f4 fd1f 	bl	80007b8 <__aeabi_dadd>
 800bd7a:	4a69      	ldr	r2, [pc, #420]	; (800bf20 <_strtod_l+0xbe4>)
 800bd7c:	4b6b      	ldr	r3, [pc, #428]	; (800bf2c <_strtod_l+0xbf0>)
 800bd7e:	0006      	movs	r6, r0
 800bd80:	400a      	ands	r2, r1
 800bd82:	429a      	cmp	r2, r3
 800bd84:	d949      	bls.n	800be1a <_strtod_l+0xade>
 800bd86:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bd88:	4b69      	ldr	r3, [pc, #420]	; (800bf30 <_strtod_l+0xbf4>)
 800bd8a:	429a      	cmp	r2, r3
 800bd8c:	d103      	bne.n	800bd96 <_strtod_l+0xa5a>
 800bd8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bd90:	3301      	adds	r3, #1
 800bd92:	d100      	bne.n	800bd96 <_strtod_l+0xa5a>
 800bd94:	e535      	b.n	800b802 <_strtod_l+0x4c6>
 800bd96:	2601      	movs	r6, #1
 800bd98:	4f65      	ldr	r7, [pc, #404]	; (800bf30 <_strtod_l+0xbf4>)
 800bd9a:	4276      	negs	r6, r6
 800bd9c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bd9e:	9804      	ldr	r0, [sp, #16]
 800bda0:	f001 f8b8 	bl	800cf14 <_Bfree>
 800bda4:	9908      	ldr	r1, [sp, #32]
 800bda6:	9804      	ldr	r0, [sp, #16]
 800bda8:	f001 f8b4 	bl	800cf14 <_Bfree>
 800bdac:	9906      	ldr	r1, [sp, #24]
 800bdae:	9804      	ldr	r0, [sp, #16]
 800bdb0:	f001 f8b0 	bl	800cf14 <_Bfree>
 800bdb4:	9905      	ldr	r1, [sp, #20]
 800bdb6:	9804      	ldr	r0, [sp, #16]
 800bdb8:	f001 f8ac 	bl	800cf14 <_Bfree>
 800bdbc:	e60b      	b.n	800b9d6 <_strtod_l+0x69a>
 800bdbe:	2e01      	cmp	r6, #1
 800bdc0:	d103      	bne.n	800bdca <_strtod_l+0xa8e>
 800bdc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d100      	bne.n	800bdca <_strtod_l+0xa8e>
 800bdc8:	e58e      	b.n	800b8e8 <_strtod_l+0x5ac>
 800bdca:	2300      	movs	r3, #0
 800bdcc:	4c59      	ldr	r4, [pc, #356]	; (800bf34 <_strtod_l+0xbf8>)
 800bdce:	930a      	str	r3, [sp, #40]	; 0x28
 800bdd0:	940b      	str	r4, [sp, #44]	; 0x2c
 800bdd2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bdd4:	e01c      	b.n	800be10 <_strtod_l+0xad4>
 800bdd6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bdd8:	4d50      	ldr	r5, [pc, #320]	; (800bf1c <_strtod_l+0xbe0>)
 800bdda:	e7ab      	b.n	800bd34 <_strtod_l+0x9f8>
 800bddc:	2200      	movs	r2, #0
 800bdde:	0020      	movs	r0, r4
 800bde0:	0029      	movs	r1, r5
 800bde2:	4b4e      	ldr	r3, [pc, #312]	; (800bf1c <_strtod_l+0xbe0>)
 800bde4:	f7f5 fc42 	bl	800166c <__aeabi_dmul>
 800bde8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bdea:	0004      	movs	r4, r0
 800bdec:	000b      	movs	r3, r1
 800bdee:	000d      	movs	r5, r1
 800bdf0:	2a00      	cmp	r2, #0
 800bdf2:	d104      	bne.n	800bdfe <_strtod_l+0xac2>
 800bdf4:	2280      	movs	r2, #128	; 0x80
 800bdf6:	0612      	lsls	r2, r2, #24
 800bdf8:	900a      	str	r0, [sp, #40]	; 0x28
 800bdfa:	188b      	adds	r3, r1, r2
 800bdfc:	e79e      	b.n	800bd3c <_strtod_l+0xa00>
 800bdfe:	0002      	movs	r2, r0
 800be00:	920a      	str	r2, [sp, #40]	; 0x28
 800be02:	930b      	str	r3, [sp, #44]	; 0x2c
 800be04:	e79b      	b.n	800bd3e <_strtod_l+0xa02>
 800be06:	2300      	movs	r3, #0
 800be08:	4c43      	ldr	r4, [pc, #268]	; (800bf18 <_strtod_l+0xbdc>)
 800be0a:	930a      	str	r3, [sp, #40]	; 0x28
 800be0c:	940b      	str	r4, [sp, #44]	; 0x2c
 800be0e:	2400      	movs	r4, #0
 800be10:	4d41      	ldr	r5, [pc, #260]	; (800bf18 <_strtod_l+0xbdc>)
 800be12:	e794      	b.n	800bd3e <_strtod_l+0xa02>
 800be14:	2300      	movs	r3, #0
 800be16:	4c47      	ldr	r4, [pc, #284]	; (800bf34 <_strtod_l+0xbf8>)
 800be18:	e7f7      	b.n	800be0a <_strtod_l+0xace>
 800be1a:	23d4      	movs	r3, #212	; 0xd4
 800be1c:	049b      	lsls	r3, r3, #18
 800be1e:	18cf      	adds	r7, r1, r3
 800be20:	9b07      	ldr	r3, [sp, #28]
 800be22:	970e      	str	r7, [sp, #56]	; 0x38
 800be24:	2b00      	cmp	r3, #0
 800be26:	d1b9      	bne.n	800bd9c <_strtod_l+0xa60>
 800be28:	4b3d      	ldr	r3, [pc, #244]	; (800bf20 <_strtod_l+0xbe4>)
 800be2a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800be2c:	403b      	ands	r3, r7
 800be2e:	429a      	cmp	r2, r3
 800be30:	d1b4      	bne.n	800bd9c <_strtod_l+0xa60>
 800be32:	0020      	movs	r0, r4
 800be34:	0029      	movs	r1, r5
 800be36:	f7f4 fba1 	bl	800057c <__aeabi_d2lz>
 800be3a:	f7f4 fbdb 	bl	80005f4 <__aeabi_l2d>
 800be3e:	0002      	movs	r2, r0
 800be40:	000b      	movs	r3, r1
 800be42:	0020      	movs	r0, r4
 800be44:	0029      	movs	r1, r5
 800be46:	f7f5 fed3 	bl	8001bf0 <__aeabi_dsub>
 800be4a:	033b      	lsls	r3, r7, #12
 800be4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800be4e:	0b1b      	lsrs	r3, r3, #12
 800be50:	4333      	orrs	r3, r6
 800be52:	4313      	orrs	r3, r2
 800be54:	0004      	movs	r4, r0
 800be56:	000d      	movs	r5, r1
 800be58:	4a37      	ldr	r2, [pc, #220]	; (800bf38 <_strtod_l+0xbfc>)
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d054      	beq.n	800bf08 <_strtod_l+0xbcc>
 800be5e:	4b37      	ldr	r3, [pc, #220]	; (800bf3c <_strtod_l+0xc00>)
 800be60:	f7f4 faf8 	bl	8000454 <__aeabi_dcmplt>
 800be64:	2800      	cmp	r0, #0
 800be66:	d000      	beq.n	800be6a <_strtod_l+0xb2e>
 800be68:	e4d4      	b.n	800b814 <_strtod_l+0x4d8>
 800be6a:	0020      	movs	r0, r4
 800be6c:	0029      	movs	r1, r5
 800be6e:	4a34      	ldr	r2, [pc, #208]	; (800bf40 <_strtod_l+0xc04>)
 800be70:	4b2a      	ldr	r3, [pc, #168]	; (800bf1c <_strtod_l+0xbe0>)
 800be72:	f7f4 fb03 	bl	800047c <__aeabi_dcmpgt>
 800be76:	2800      	cmp	r0, #0
 800be78:	d090      	beq.n	800bd9c <_strtod_l+0xa60>
 800be7a:	e4cb      	b.n	800b814 <_strtod_l+0x4d8>
 800be7c:	9b07      	ldr	r3, [sp, #28]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d02b      	beq.n	800beda <_strtod_l+0xb9e>
 800be82:	23d4      	movs	r3, #212	; 0xd4
 800be84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800be86:	04db      	lsls	r3, r3, #19
 800be88:	429a      	cmp	r2, r3
 800be8a:	d826      	bhi.n	800beda <_strtod_l+0xb9e>
 800be8c:	0020      	movs	r0, r4
 800be8e:	0029      	movs	r1, r5
 800be90:	4a2c      	ldr	r2, [pc, #176]	; (800bf44 <_strtod_l+0xc08>)
 800be92:	4b2d      	ldr	r3, [pc, #180]	; (800bf48 <_strtod_l+0xc0c>)
 800be94:	f7f4 fae8 	bl	8000468 <__aeabi_dcmple>
 800be98:	2800      	cmp	r0, #0
 800be9a:	d017      	beq.n	800becc <_strtod_l+0xb90>
 800be9c:	0020      	movs	r0, r4
 800be9e:	0029      	movs	r1, r5
 800bea0:	f7f4 fb4e 	bl	8000540 <__aeabi_d2uiz>
 800bea4:	2800      	cmp	r0, #0
 800bea6:	d100      	bne.n	800beaa <_strtod_l+0xb6e>
 800bea8:	3001      	adds	r0, #1
 800beaa:	f7f6 faa7 	bl	80023fc <__aeabi_ui2d>
 800beae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800beb0:	0004      	movs	r4, r0
 800beb2:	000b      	movs	r3, r1
 800beb4:	000d      	movs	r5, r1
 800beb6:	2a00      	cmp	r2, #0
 800beb8:	d122      	bne.n	800bf00 <_strtod_l+0xbc4>
 800beba:	2280      	movs	r2, #128	; 0x80
 800bebc:	0612      	lsls	r2, r2, #24
 800bebe:	188b      	adds	r3, r1, r2
 800bec0:	9016      	str	r0, [sp, #88]	; 0x58
 800bec2:	9317      	str	r3, [sp, #92]	; 0x5c
 800bec4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bec6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bec8:	9212      	str	r2, [sp, #72]	; 0x48
 800beca:	9313      	str	r3, [sp, #76]	; 0x4c
 800becc:	22d6      	movs	r2, #214	; 0xd6
 800bece:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bed0:	04d2      	lsls	r2, r2, #19
 800bed2:	189b      	adds	r3, r3, r2
 800bed4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bed6:	1a9b      	subs	r3, r3, r2
 800bed8:	9313      	str	r3, [sp, #76]	; 0x4c
 800beda:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bedc:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bede:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800bee0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800bee2:	f001 fb25 	bl	800d530 <__ulp>
 800bee6:	0002      	movs	r2, r0
 800bee8:	000b      	movs	r3, r1
 800beea:	0030      	movs	r0, r6
 800beec:	0039      	movs	r1, r7
 800beee:	f7f5 fbbd 	bl	800166c <__aeabi_dmul>
 800bef2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bef4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bef6:	f7f4 fc5f 	bl	80007b8 <__aeabi_dadd>
 800befa:	0006      	movs	r6, r0
 800befc:	000f      	movs	r7, r1
 800befe:	e78f      	b.n	800be20 <_strtod_l+0xae4>
 800bf00:	0002      	movs	r2, r0
 800bf02:	9216      	str	r2, [sp, #88]	; 0x58
 800bf04:	9317      	str	r3, [sp, #92]	; 0x5c
 800bf06:	e7dd      	b.n	800bec4 <_strtod_l+0xb88>
 800bf08:	4b10      	ldr	r3, [pc, #64]	; (800bf4c <_strtod_l+0xc10>)
 800bf0a:	f7f4 faa3 	bl	8000454 <__aeabi_dcmplt>
 800bf0e:	e7b2      	b.n	800be76 <_strtod_l+0xb3a>
 800bf10:	fff00000 	.word	0xfff00000
 800bf14:	000fffff 	.word	0x000fffff
 800bf18:	3ff00000 	.word	0x3ff00000
 800bf1c:	3fe00000 	.word	0x3fe00000
 800bf20:	7ff00000 	.word	0x7ff00000
 800bf24:	7fe00000 	.word	0x7fe00000
 800bf28:	fcb00000 	.word	0xfcb00000
 800bf2c:	7c9fffff 	.word	0x7c9fffff
 800bf30:	7fefffff 	.word	0x7fefffff
 800bf34:	bff00000 	.word	0xbff00000
 800bf38:	94a03595 	.word	0x94a03595
 800bf3c:	3fdfffff 	.word	0x3fdfffff
 800bf40:	35afe535 	.word	0x35afe535
 800bf44:	ffc00000 	.word	0xffc00000
 800bf48:	41dfffff 	.word	0x41dfffff
 800bf4c:	3fcfffff 	.word	0x3fcfffff

0800bf50 <_strtod_r>:
 800bf50:	b510      	push	{r4, lr}
 800bf52:	4b02      	ldr	r3, [pc, #8]	; (800bf5c <_strtod_r+0xc>)
 800bf54:	f7ff f9f2 	bl	800b33c <_strtod_l>
 800bf58:	bd10      	pop	{r4, pc}
 800bf5a:	46c0      	nop			; (mov r8, r8)
 800bf5c:	20000448 	.word	0x20000448

0800bf60 <strtod>:
 800bf60:	b510      	push	{r4, lr}
 800bf62:	4c04      	ldr	r4, [pc, #16]	; (800bf74 <strtod+0x14>)
 800bf64:	000a      	movs	r2, r1
 800bf66:	0001      	movs	r1, r0
 800bf68:	4b03      	ldr	r3, [pc, #12]	; (800bf78 <strtod+0x18>)
 800bf6a:	6820      	ldr	r0, [r4, #0]
 800bf6c:	f7ff f9e6 	bl	800b33c <_strtod_l>
 800bf70:	bd10      	pop	{r4, pc}
 800bf72:	46c0      	nop			; (mov r8, r8)
 800bf74:	200006d8 	.word	0x200006d8
 800bf78:	20000448 	.word	0x20000448

0800bf7c <_strtol_l.constprop.0>:
 800bf7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bf7e:	b087      	sub	sp, #28
 800bf80:	001e      	movs	r6, r3
 800bf82:	9005      	str	r0, [sp, #20]
 800bf84:	9101      	str	r1, [sp, #4]
 800bf86:	9202      	str	r2, [sp, #8]
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	d048      	beq.n	800c01e <_strtol_l.constprop.0+0xa2>
 800bf8c:	000b      	movs	r3, r1
 800bf8e:	2e24      	cmp	r6, #36	; 0x24
 800bf90:	d845      	bhi.n	800c01e <_strtol_l.constprop.0+0xa2>
 800bf92:	4a3b      	ldr	r2, [pc, #236]	; (800c080 <_strtol_l.constprop.0+0x104>)
 800bf94:	2108      	movs	r1, #8
 800bf96:	4694      	mov	ip, r2
 800bf98:	001a      	movs	r2, r3
 800bf9a:	4660      	mov	r0, ip
 800bf9c:	7814      	ldrb	r4, [r2, #0]
 800bf9e:	3301      	adds	r3, #1
 800bfa0:	5d00      	ldrb	r0, [r0, r4]
 800bfa2:	001d      	movs	r5, r3
 800bfa4:	0007      	movs	r7, r0
 800bfa6:	400f      	ands	r7, r1
 800bfa8:	4208      	tst	r0, r1
 800bfaa:	d1f5      	bne.n	800bf98 <_strtol_l.constprop.0+0x1c>
 800bfac:	2c2d      	cmp	r4, #45	; 0x2d
 800bfae:	d13d      	bne.n	800c02c <_strtol_l.constprop.0+0xb0>
 800bfb0:	2701      	movs	r7, #1
 800bfb2:	781c      	ldrb	r4, [r3, #0]
 800bfb4:	1c95      	adds	r5, r2, #2
 800bfb6:	2e00      	cmp	r6, #0
 800bfb8:	d05e      	beq.n	800c078 <_strtol_l.constprop.0+0xfc>
 800bfba:	2e10      	cmp	r6, #16
 800bfbc:	d109      	bne.n	800bfd2 <_strtol_l.constprop.0+0x56>
 800bfbe:	2c30      	cmp	r4, #48	; 0x30
 800bfc0:	d107      	bne.n	800bfd2 <_strtol_l.constprop.0+0x56>
 800bfc2:	2220      	movs	r2, #32
 800bfc4:	782b      	ldrb	r3, [r5, #0]
 800bfc6:	4393      	bics	r3, r2
 800bfc8:	2b58      	cmp	r3, #88	; 0x58
 800bfca:	d150      	bne.n	800c06e <_strtol_l.constprop.0+0xf2>
 800bfcc:	2610      	movs	r6, #16
 800bfce:	786c      	ldrb	r4, [r5, #1]
 800bfd0:	3502      	adds	r5, #2
 800bfd2:	4b2c      	ldr	r3, [pc, #176]	; (800c084 <_strtol_l.constprop.0+0x108>)
 800bfd4:	0031      	movs	r1, r6
 800bfd6:	18fb      	adds	r3, r7, r3
 800bfd8:	0018      	movs	r0, r3
 800bfda:	9303      	str	r3, [sp, #12]
 800bfdc:	f7f4 f934 	bl	8000248 <__aeabi_uidivmod>
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	9104      	str	r1, [sp, #16]
 800bfe4:	2101      	movs	r1, #1
 800bfe6:	4684      	mov	ip, r0
 800bfe8:	0010      	movs	r0, r2
 800bfea:	4249      	negs	r1, r1
 800bfec:	0023      	movs	r3, r4
 800bfee:	3b30      	subs	r3, #48	; 0x30
 800bff0:	2b09      	cmp	r3, #9
 800bff2:	d903      	bls.n	800bffc <_strtol_l.constprop.0+0x80>
 800bff4:	3b11      	subs	r3, #17
 800bff6:	2b19      	cmp	r3, #25
 800bff8:	d81d      	bhi.n	800c036 <_strtol_l.constprop.0+0xba>
 800bffa:	330a      	adds	r3, #10
 800bffc:	429e      	cmp	r6, r3
 800bffe:	dd1e      	ble.n	800c03e <_strtol_l.constprop.0+0xc2>
 800c000:	1c54      	adds	r4, r2, #1
 800c002:	d009      	beq.n	800c018 <_strtol_l.constprop.0+0x9c>
 800c004:	000a      	movs	r2, r1
 800c006:	4584      	cmp	ip, r0
 800c008:	d306      	bcc.n	800c018 <_strtol_l.constprop.0+0x9c>
 800c00a:	d102      	bne.n	800c012 <_strtol_l.constprop.0+0x96>
 800c00c:	9c04      	ldr	r4, [sp, #16]
 800c00e:	429c      	cmp	r4, r3
 800c010:	db02      	blt.n	800c018 <_strtol_l.constprop.0+0x9c>
 800c012:	2201      	movs	r2, #1
 800c014:	4370      	muls	r0, r6
 800c016:	1818      	adds	r0, r3, r0
 800c018:	782c      	ldrb	r4, [r5, #0]
 800c01a:	3501      	adds	r5, #1
 800c01c:	e7e6      	b.n	800bfec <_strtol_l.constprop.0+0x70>
 800c01e:	f000 fa7d 	bl	800c51c <__errno>
 800c022:	2316      	movs	r3, #22
 800c024:	6003      	str	r3, [r0, #0]
 800c026:	2000      	movs	r0, #0
 800c028:	b007      	add	sp, #28
 800c02a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c02c:	2c2b      	cmp	r4, #43	; 0x2b
 800c02e:	d1c2      	bne.n	800bfb6 <_strtol_l.constprop.0+0x3a>
 800c030:	781c      	ldrb	r4, [r3, #0]
 800c032:	1c95      	adds	r5, r2, #2
 800c034:	e7bf      	b.n	800bfb6 <_strtol_l.constprop.0+0x3a>
 800c036:	0023      	movs	r3, r4
 800c038:	3b61      	subs	r3, #97	; 0x61
 800c03a:	2b19      	cmp	r3, #25
 800c03c:	d9dd      	bls.n	800bffa <_strtol_l.constprop.0+0x7e>
 800c03e:	1c53      	adds	r3, r2, #1
 800c040:	d109      	bne.n	800c056 <_strtol_l.constprop.0+0xda>
 800c042:	2322      	movs	r3, #34	; 0x22
 800c044:	9a05      	ldr	r2, [sp, #20]
 800c046:	9803      	ldr	r0, [sp, #12]
 800c048:	6013      	str	r3, [r2, #0]
 800c04a:	9b02      	ldr	r3, [sp, #8]
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d0eb      	beq.n	800c028 <_strtol_l.constprop.0+0xac>
 800c050:	1e6b      	subs	r3, r5, #1
 800c052:	9301      	str	r3, [sp, #4]
 800c054:	e007      	b.n	800c066 <_strtol_l.constprop.0+0xea>
 800c056:	2f00      	cmp	r7, #0
 800c058:	d000      	beq.n	800c05c <_strtol_l.constprop.0+0xe0>
 800c05a:	4240      	negs	r0, r0
 800c05c:	9b02      	ldr	r3, [sp, #8]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d0e2      	beq.n	800c028 <_strtol_l.constprop.0+0xac>
 800c062:	2a00      	cmp	r2, #0
 800c064:	d1f4      	bne.n	800c050 <_strtol_l.constprop.0+0xd4>
 800c066:	9b02      	ldr	r3, [sp, #8]
 800c068:	9a01      	ldr	r2, [sp, #4]
 800c06a:	601a      	str	r2, [r3, #0]
 800c06c:	e7dc      	b.n	800c028 <_strtol_l.constprop.0+0xac>
 800c06e:	2430      	movs	r4, #48	; 0x30
 800c070:	2e00      	cmp	r6, #0
 800c072:	d1ae      	bne.n	800bfd2 <_strtol_l.constprop.0+0x56>
 800c074:	3608      	adds	r6, #8
 800c076:	e7ac      	b.n	800bfd2 <_strtol_l.constprop.0+0x56>
 800c078:	2c30      	cmp	r4, #48	; 0x30
 800c07a:	d0a2      	beq.n	800bfc2 <_strtol_l.constprop.0+0x46>
 800c07c:	260a      	movs	r6, #10
 800c07e:	e7a8      	b.n	800bfd2 <_strtol_l.constprop.0+0x56>
 800c080:	08014941 	.word	0x08014941
 800c084:	7fffffff 	.word	0x7fffffff

0800c088 <_strtol_r>:
 800c088:	b510      	push	{r4, lr}
 800c08a:	f7ff ff77 	bl	800bf7c <_strtol_l.constprop.0>
 800c08e:	bd10      	pop	{r4, pc}

0800c090 <strtol>:
 800c090:	b510      	push	{r4, lr}
 800c092:	4c04      	ldr	r4, [pc, #16]	; (800c0a4 <strtol+0x14>)
 800c094:	0013      	movs	r3, r2
 800c096:	000a      	movs	r2, r1
 800c098:	0001      	movs	r1, r0
 800c09a:	6820      	ldr	r0, [r4, #0]
 800c09c:	f7ff ff6e 	bl	800bf7c <_strtol_l.constprop.0>
 800c0a0:	bd10      	pop	{r4, pc}
 800c0a2:	46c0      	nop			; (mov r8, r8)
 800c0a4:	200006d8 	.word	0x200006d8

0800c0a8 <std>:
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	b510      	push	{r4, lr}
 800c0ac:	0004      	movs	r4, r0
 800c0ae:	6003      	str	r3, [r0, #0]
 800c0b0:	6043      	str	r3, [r0, #4]
 800c0b2:	6083      	str	r3, [r0, #8]
 800c0b4:	8181      	strh	r1, [r0, #12]
 800c0b6:	6643      	str	r3, [r0, #100]	; 0x64
 800c0b8:	81c2      	strh	r2, [r0, #14]
 800c0ba:	6103      	str	r3, [r0, #16]
 800c0bc:	6143      	str	r3, [r0, #20]
 800c0be:	6183      	str	r3, [r0, #24]
 800c0c0:	0019      	movs	r1, r3
 800c0c2:	2208      	movs	r2, #8
 800c0c4:	305c      	adds	r0, #92	; 0x5c
 800c0c6:	f000 f97d 	bl	800c3c4 <memset>
 800c0ca:	4b0b      	ldr	r3, [pc, #44]	; (800c0f8 <std+0x50>)
 800c0cc:	61e4      	str	r4, [r4, #28]
 800c0ce:	6223      	str	r3, [r4, #32]
 800c0d0:	4b0a      	ldr	r3, [pc, #40]	; (800c0fc <std+0x54>)
 800c0d2:	6263      	str	r3, [r4, #36]	; 0x24
 800c0d4:	4b0a      	ldr	r3, [pc, #40]	; (800c100 <std+0x58>)
 800c0d6:	62a3      	str	r3, [r4, #40]	; 0x28
 800c0d8:	4b0a      	ldr	r3, [pc, #40]	; (800c104 <std+0x5c>)
 800c0da:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c0dc:	4b0a      	ldr	r3, [pc, #40]	; (800c108 <std+0x60>)
 800c0de:	429c      	cmp	r4, r3
 800c0e0:	d005      	beq.n	800c0ee <std+0x46>
 800c0e2:	4b0a      	ldr	r3, [pc, #40]	; (800c10c <std+0x64>)
 800c0e4:	429c      	cmp	r4, r3
 800c0e6:	d002      	beq.n	800c0ee <std+0x46>
 800c0e8:	4b09      	ldr	r3, [pc, #36]	; (800c110 <std+0x68>)
 800c0ea:	429c      	cmp	r4, r3
 800c0ec:	d103      	bne.n	800c0f6 <std+0x4e>
 800c0ee:	0020      	movs	r0, r4
 800c0f0:	3058      	adds	r0, #88	; 0x58
 800c0f2:	f000 fa3d 	bl	800c570 <__retarget_lock_init_recursive>
 800c0f6:	bd10      	pop	{r4, pc}
 800c0f8:	0800c329 	.word	0x0800c329
 800c0fc:	0800c355 	.word	0x0800c355
 800c100:	0800c38d 	.word	0x0800c38d
 800c104:	0800c3b9 	.word	0x0800c3b9
 800c108:	20000be8 	.word	0x20000be8
 800c10c:	20000c50 	.word	0x20000c50
 800c110:	20000cb8 	.word	0x20000cb8

0800c114 <stdio_exit_handler>:
 800c114:	b510      	push	{r4, lr}
 800c116:	4a03      	ldr	r2, [pc, #12]	; (800c124 <stdio_exit_handler+0x10>)
 800c118:	4903      	ldr	r1, [pc, #12]	; (800c128 <stdio_exit_handler+0x14>)
 800c11a:	4804      	ldr	r0, [pc, #16]	; (800c12c <stdio_exit_handler+0x18>)
 800c11c:	f000 f86c 	bl	800c1f8 <_fwalk_sglue>
 800c120:	bd10      	pop	{r4, pc}
 800c122:	46c0      	nop			; (mov r8, r8)
 800c124:	2000043c 	.word	0x2000043c
 800c128:	08010071 	.word	0x08010071
 800c12c:	200005b8 	.word	0x200005b8

0800c130 <cleanup_stdio>:
 800c130:	6841      	ldr	r1, [r0, #4]
 800c132:	4b0b      	ldr	r3, [pc, #44]	; (800c160 <cleanup_stdio+0x30>)
 800c134:	b510      	push	{r4, lr}
 800c136:	0004      	movs	r4, r0
 800c138:	4299      	cmp	r1, r3
 800c13a:	d001      	beq.n	800c140 <cleanup_stdio+0x10>
 800c13c:	f003 ff98 	bl	8010070 <_fclose_r>
 800c140:	68a1      	ldr	r1, [r4, #8]
 800c142:	4b08      	ldr	r3, [pc, #32]	; (800c164 <cleanup_stdio+0x34>)
 800c144:	4299      	cmp	r1, r3
 800c146:	d002      	beq.n	800c14e <cleanup_stdio+0x1e>
 800c148:	0020      	movs	r0, r4
 800c14a:	f003 ff91 	bl	8010070 <_fclose_r>
 800c14e:	68e1      	ldr	r1, [r4, #12]
 800c150:	4b05      	ldr	r3, [pc, #20]	; (800c168 <cleanup_stdio+0x38>)
 800c152:	4299      	cmp	r1, r3
 800c154:	d002      	beq.n	800c15c <cleanup_stdio+0x2c>
 800c156:	0020      	movs	r0, r4
 800c158:	f003 ff8a 	bl	8010070 <_fclose_r>
 800c15c:	bd10      	pop	{r4, pc}
 800c15e:	46c0      	nop			; (mov r8, r8)
 800c160:	20000be8 	.word	0x20000be8
 800c164:	20000c50 	.word	0x20000c50
 800c168:	20000cb8 	.word	0x20000cb8

0800c16c <global_stdio_init.part.0>:
 800c16c:	b510      	push	{r4, lr}
 800c16e:	4b09      	ldr	r3, [pc, #36]	; (800c194 <global_stdio_init.part.0+0x28>)
 800c170:	4a09      	ldr	r2, [pc, #36]	; (800c198 <global_stdio_init.part.0+0x2c>)
 800c172:	2104      	movs	r1, #4
 800c174:	601a      	str	r2, [r3, #0]
 800c176:	4809      	ldr	r0, [pc, #36]	; (800c19c <global_stdio_init.part.0+0x30>)
 800c178:	2200      	movs	r2, #0
 800c17a:	f7ff ff95 	bl	800c0a8 <std>
 800c17e:	2201      	movs	r2, #1
 800c180:	2109      	movs	r1, #9
 800c182:	4807      	ldr	r0, [pc, #28]	; (800c1a0 <global_stdio_init.part.0+0x34>)
 800c184:	f7ff ff90 	bl	800c0a8 <std>
 800c188:	2202      	movs	r2, #2
 800c18a:	2112      	movs	r1, #18
 800c18c:	4805      	ldr	r0, [pc, #20]	; (800c1a4 <global_stdio_init.part.0+0x38>)
 800c18e:	f7ff ff8b 	bl	800c0a8 <std>
 800c192:	bd10      	pop	{r4, pc}
 800c194:	20000d20 	.word	0x20000d20
 800c198:	0800c115 	.word	0x0800c115
 800c19c:	20000be8 	.word	0x20000be8
 800c1a0:	20000c50 	.word	0x20000c50
 800c1a4:	20000cb8 	.word	0x20000cb8

0800c1a8 <__sfp_lock_acquire>:
 800c1a8:	b510      	push	{r4, lr}
 800c1aa:	4802      	ldr	r0, [pc, #8]	; (800c1b4 <__sfp_lock_acquire+0xc>)
 800c1ac:	f000 f9e2 	bl	800c574 <__retarget_lock_acquire_recursive>
 800c1b0:	bd10      	pop	{r4, pc}
 800c1b2:	46c0      	nop			; (mov r8, r8)
 800c1b4:	20000d2a 	.word	0x20000d2a

0800c1b8 <__sfp_lock_release>:
 800c1b8:	b510      	push	{r4, lr}
 800c1ba:	4802      	ldr	r0, [pc, #8]	; (800c1c4 <__sfp_lock_release+0xc>)
 800c1bc:	f000 f9db 	bl	800c576 <__retarget_lock_release_recursive>
 800c1c0:	bd10      	pop	{r4, pc}
 800c1c2:	46c0      	nop			; (mov r8, r8)
 800c1c4:	20000d2a 	.word	0x20000d2a

0800c1c8 <__sinit>:
 800c1c8:	b510      	push	{r4, lr}
 800c1ca:	0004      	movs	r4, r0
 800c1cc:	f7ff ffec 	bl	800c1a8 <__sfp_lock_acquire>
 800c1d0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d002      	beq.n	800c1dc <__sinit+0x14>
 800c1d6:	f7ff ffef 	bl	800c1b8 <__sfp_lock_release>
 800c1da:	bd10      	pop	{r4, pc}
 800c1dc:	4b04      	ldr	r3, [pc, #16]	; (800c1f0 <__sinit+0x28>)
 800c1de:	6363      	str	r3, [r4, #52]	; 0x34
 800c1e0:	4b04      	ldr	r3, [pc, #16]	; (800c1f4 <__sinit+0x2c>)
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d1f6      	bne.n	800c1d6 <__sinit+0xe>
 800c1e8:	f7ff ffc0 	bl	800c16c <global_stdio_init.part.0>
 800c1ec:	e7f3      	b.n	800c1d6 <__sinit+0xe>
 800c1ee:	46c0      	nop			; (mov r8, r8)
 800c1f0:	0800c131 	.word	0x0800c131
 800c1f4:	20000d20 	.word	0x20000d20

0800c1f8 <_fwalk_sglue>:
 800c1f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c1fa:	0014      	movs	r4, r2
 800c1fc:	2600      	movs	r6, #0
 800c1fe:	9000      	str	r0, [sp, #0]
 800c200:	9101      	str	r1, [sp, #4]
 800c202:	68a5      	ldr	r5, [r4, #8]
 800c204:	6867      	ldr	r7, [r4, #4]
 800c206:	3f01      	subs	r7, #1
 800c208:	d504      	bpl.n	800c214 <_fwalk_sglue+0x1c>
 800c20a:	6824      	ldr	r4, [r4, #0]
 800c20c:	2c00      	cmp	r4, #0
 800c20e:	d1f8      	bne.n	800c202 <_fwalk_sglue+0xa>
 800c210:	0030      	movs	r0, r6
 800c212:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c214:	89ab      	ldrh	r3, [r5, #12]
 800c216:	2b01      	cmp	r3, #1
 800c218:	d908      	bls.n	800c22c <_fwalk_sglue+0x34>
 800c21a:	220e      	movs	r2, #14
 800c21c:	5eab      	ldrsh	r3, [r5, r2]
 800c21e:	3301      	adds	r3, #1
 800c220:	d004      	beq.n	800c22c <_fwalk_sglue+0x34>
 800c222:	0029      	movs	r1, r5
 800c224:	9800      	ldr	r0, [sp, #0]
 800c226:	9b01      	ldr	r3, [sp, #4]
 800c228:	4798      	blx	r3
 800c22a:	4306      	orrs	r6, r0
 800c22c:	3568      	adds	r5, #104	; 0x68
 800c22e:	e7ea      	b.n	800c206 <_fwalk_sglue+0xe>

0800c230 <snprintf>:
 800c230:	b40c      	push	{r2, r3}
 800c232:	b530      	push	{r4, r5, lr}
 800c234:	4b17      	ldr	r3, [pc, #92]	; (800c294 <snprintf+0x64>)
 800c236:	000c      	movs	r4, r1
 800c238:	681d      	ldr	r5, [r3, #0]
 800c23a:	b09d      	sub	sp, #116	; 0x74
 800c23c:	2900      	cmp	r1, #0
 800c23e:	da08      	bge.n	800c252 <snprintf+0x22>
 800c240:	238b      	movs	r3, #139	; 0x8b
 800c242:	2001      	movs	r0, #1
 800c244:	602b      	str	r3, [r5, #0]
 800c246:	4240      	negs	r0, r0
 800c248:	b01d      	add	sp, #116	; 0x74
 800c24a:	bc30      	pop	{r4, r5}
 800c24c:	bc08      	pop	{r3}
 800c24e:	b002      	add	sp, #8
 800c250:	4718      	bx	r3
 800c252:	2382      	movs	r3, #130	; 0x82
 800c254:	466a      	mov	r2, sp
 800c256:	009b      	lsls	r3, r3, #2
 800c258:	8293      	strh	r3, [r2, #20]
 800c25a:	2300      	movs	r3, #0
 800c25c:	9002      	str	r0, [sp, #8]
 800c25e:	9006      	str	r0, [sp, #24]
 800c260:	4299      	cmp	r1, r3
 800c262:	d000      	beq.n	800c266 <snprintf+0x36>
 800c264:	1e4b      	subs	r3, r1, #1
 800c266:	9304      	str	r3, [sp, #16]
 800c268:	9307      	str	r3, [sp, #28]
 800c26a:	2301      	movs	r3, #1
 800c26c:	466a      	mov	r2, sp
 800c26e:	425b      	negs	r3, r3
 800c270:	82d3      	strh	r3, [r2, #22]
 800c272:	0028      	movs	r0, r5
 800c274:	ab21      	add	r3, sp, #132	; 0x84
 800c276:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c278:	a902      	add	r1, sp, #8
 800c27a:	9301      	str	r3, [sp, #4]
 800c27c:	f001 fa9a 	bl	800d7b4 <_svfprintf_r>
 800c280:	1c43      	adds	r3, r0, #1
 800c282:	da01      	bge.n	800c288 <snprintf+0x58>
 800c284:	238b      	movs	r3, #139	; 0x8b
 800c286:	602b      	str	r3, [r5, #0]
 800c288:	2c00      	cmp	r4, #0
 800c28a:	d0dd      	beq.n	800c248 <snprintf+0x18>
 800c28c:	2200      	movs	r2, #0
 800c28e:	9b02      	ldr	r3, [sp, #8]
 800c290:	701a      	strb	r2, [r3, #0]
 800c292:	e7d9      	b.n	800c248 <snprintf+0x18>
 800c294:	200006d8 	.word	0x200006d8

0800c298 <sprintf>:
 800c298:	b40e      	push	{r1, r2, r3}
 800c29a:	b500      	push	{lr}
 800c29c:	490b      	ldr	r1, [pc, #44]	; (800c2cc <sprintf+0x34>)
 800c29e:	b09c      	sub	sp, #112	; 0x70
 800c2a0:	ab1d      	add	r3, sp, #116	; 0x74
 800c2a2:	9002      	str	r0, [sp, #8]
 800c2a4:	9006      	str	r0, [sp, #24]
 800c2a6:	9107      	str	r1, [sp, #28]
 800c2a8:	9104      	str	r1, [sp, #16]
 800c2aa:	4809      	ldr	r0, [pc, #36]	; (800c2d0 <sprintf+0x38>)
 800c2ac:	4909      	ldr	r1, [pc, #36]	; (800c2d4 <sprintf+0x3c>)
 800c2ae:	cb04      	ldmia	r3!, {r2}
 800c2b0:	9105      	str	r1, [sp, #20]
 800c2b2:	6800      	ldr	r0, [r0, #0]
 800c2b4:	a902      	add	r1, sp, #8
 800c2b6:	9301      	str	r3, [sp, #4]
 800c2b8:	f001 fa7c 	bl	800d7b4 <_svfprintf_r>
 800c2bc:	2200      	movs	r2, #0
 800c2be:	9b02      	ldr	r3, [sp, #8]
 800c2c0:	701a      	strb	r2, [r3, #0]
 800c2c2:	b01c      	add	sp, #112	; 0x70
 800c2c4:	bc08      	pop	{r3}
 800c2c6:	b003      	add	sp, #12
 800c2c8:	4718      	bx	r3
 800c2ca:	46c0      	nop			; (mov r8, r8)
 800c2cc:	7fffffff 	.word	0x7fffffff
 800c2d0:	200006d8 	.word	0x200006d8
 800c2d4:	ffff0208 	.word	0xffff0208

0800c2d8 <sscanf>:
 800c2d8:	b40e      	push	{r1, r2, r3}
 800c2da:	b530      	push	{r4, r5, lr}
 800c2dc:	2381      	movs	r3, #129	; 0x81
 800c2de:	b09c      	sub	sp, #112	; 0x70
 800c2e0:	466a      	mov	r2, sp
 800c2e2:	ac1f      	add	r4, sp, #124	; 0x7c
 800c2e4:	009b      	lsls	r3, r3, #2
 800c2e6:	cc20      	ldmia	r4!, {r5}
 800c2e8:	8293      	strh	r3, [r2, #20]
 800c2ea:	9002      	str	r0, [sp, #8]
 800c2ec:	9006      	str	r0, [sp, #24]
 800c2ee:	f7f3 ff09 	bl	8000104 <strlen>
 800c2f2:	4b0b      	ldr	r3, [pc, #44]	; (800c320 <sscanf+0x48>)
 800c2f4:	466a      	mov	r2, sp
 800c2f6:	930a      	str	r3, [sp, #40]	; 0x28
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	9003      	str	r0, [sp, #12]
 800c2fc:	9007      	str	r0, [sp, #28]
 800c2fe:	4809      	ldr	r0, [pc, #36]	; (800c324 <sscanf+0x4c>)
 800c300:	930e      	str	r3, [sp, #56]	; 0x38
 800c302:	9313      	str	r3, [sp, #76]	; 0x4c
 800c304:	3b01      	subs	r3, #1
 800c306:	82d3      	strh	r3, [r2, #22]
 800c308:	a902      	add	r1, sp, #8
 800c30a:	0023      	movs	r3, r4
 800c30c:	002a      	movs	r2, r5
 800c30e:	6800      	ldr	r0, [r0, #0]
 800c310:	9401      	str	r4, [sp, #4]
 800c312:	f002 fc91 	bl	800ec38 <__ssvfscanf_r>
 800c316:	b01c      	add	sp, #112	; 0x70
 800c318:	bc30      	pop	{r4, r5}
 800c31a:	bc08      	pop	{r3}
 800c31c:	b003      	add	sp, #12
 800c31e:	4718      	bx	r3
 800c320:	0800c351 	.word	0x0800c351
 800c324:	200006d8 	.word	0x200006d8

0800c328 <__sread>:
 800c328:	b570      	push	{r4, r5, r6, lr}
 800c32a:	000c      	movs	r4, r1
 800c32c:	250e      	movs	r5, #14
 800c32e:	5f49      	ldrsh	r1, [r1, r5]
 800c330:	f000 f8ba 	bl	800c4a8 <_read_r>
 800c334:	2800      	cmp	r0, #0
 800c336:	db03      	blt.n	800c340 <__sread+0x18>
 800c338:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800c33a:	181b      	adds	r3, r3, r0
 800c33c:	6523      	str	r3, [r4, #80]	; 0x50
 800c33e:	bd70      	pop	{r4, r5, r6, pc}
 800c340:	89a3      	ldrh	r3, [r4, #12]
 800c342:	4a02      	ldr	r2, [pc, #8]	; (800c34c <__sread+0x24>)
 800c344:	4013      	ands	r3, r2
 800c346:	81a3      	strh	r3, [r4, #12]
 800c348:	e7f9      	b.n	800c33e <__sread+0x16>
 800c34a:	46c0      	nop			; (mov r8, r8)
 800c34c:	ffffefff 	.word	0xffffefff

0800c350 <__seofread>:
 800c350:	2000      	movs	r0, #0
 800c352:	4770      	bx	lr

0800c354 <__swrite>:
 800c354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c356:	001f      	movs	r7, r3
 800c358:	898b      	ldrh	r3, [r1, #12]
 800c35a:	0005      	movs	r5, r0
 800c35c:	000c      	movs	r4, r1
 800c35e:	0016      	movs	r6, r2
 800c360:	05db      	lsls	r3, r3, #23
 800c362:	d505      	bpl.n	800c370 <__swrite+0x1c>
 800c364:	230e      	movs	r3, #14
 800c366:	5ec9      	ldrsh	r1, [r1, r3]
 800c368:	2200      	movs	r2, #0
 800c36a:	2302      	movs	r3, #2
 800c36c:	f000 f888 	bl	800c480 <_lseek_r>
 800c370:	89a3      	ldrh	r3, [r4, #12]
 800c372:	4a05      	ldr	r2, [pc, #20]	; (800c388 <__swrite+0x34>)
 800c374:	0028      	movs	r0, r5
 800c376:	4013      	ands	r3, r2
 800c378:	81a3      	strh	r3, [r4, #12]
 800c37a:	0032      	movs	r2, r6
 800c37c:	230e      	movs	r3, #14
 800c37e:	5ee1      	ldrsh	r1, [r4, r3]
 800c380:	003b      	movs	r3, r7
 800c382:	f000 f8b7 	bl	800c4f4 <_write_r>
 800c386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c388:	ffffefff 	.word	0xffffefff

0800c38c <__sseek>:
 800c38c:	b570      	push	{r4, r5, r6, lr}
 800c38e:	000c      	movs	r4, r1
 800c390:	250e      	movs	r5, #14
 800c392:	5f49      	ldrsh	r1, [r1, r5]
 800c394:	f000 f874 	bl	800c480 <_lseek_r>
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	1c42      	adds	r2, r0, #1
 800c39c:	d103      	bne.n	800c3a6 <__sseek+0x1a>
 800c39e:	4a05      	ldr	r2, [pc, #20]	; (800c3b4 <__sseek+0x28>)
 800c3a0:	4013      	ands	r3, r2
 800c3a2:	81a3      	strh	r3, [r4, #12]
 800c3a4:	bd70      	pop	{r4, r5, r6, pc}
 800c3a6:	2280      	movs	r2, #128	; 0x80
 800c3a8:	0152      	lsls	r2, r2, #5
 800c3aa:	4313      	orrs	r3, r2
 800c3ac:	81a3      	strh	r3, [r4, #12]
 800c3ae:	6520      	str	r0, [r4, #80]	; 0x50
 800c3b0:	e7f8      	b.n	800c3a4 <__sseek+0x18>
 800c3b2:	46c0      	nop			; (mov r8, r8)
 800c3b4:	ffffefff 	.word	0xffffefff

0800c3b8 <__sclose>:
 800c3b8:	b510      	push	{r4, lr}
 800c3ba:	230e      	movs	r3, #14
 800c3bc:	5ec9      	ldrsh	r1, [r1, r3]
 800c3be:	f000 f84d 	bl	800c45c <_close_r>
 800c3c2:	bd10      	pop	{r4, pc}

0800c3c4 <memset>:
 800c3c4:	0003      	movs	r3, r0
 800c3c6:	1882      	adds	r2, r0, r2
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d100      	bne.n	800c3ce <memset+0xa>
 800c3cc:	4770      	bx	lr
 800c3ce:	7019      	strb	r1, [r3, #0]
 800c3d0:	3301      	adds	r3, #1
 800c3d2:	e7f9      	b.n	800c3c8 <memset+0x4>

0800c3d4 <strncmp>:
 800c3d4:	b530      	push	{r4, r5, lr}
 800c3d6:	0005      	movs	r5, r0
 800c3d8:	1e10      	subs	r0, r2, #0
 800c3da:	d00b      	beq.n	800c3f4 <strncmp+0x20>
 800c3dc:	2400      	movs	r4, #0
 800c3de:	3a01      	subs	r2, #1
 800c3e0:	5d2b      	ldrb	r3, [r5, r4]
 800c3e2:	5d08      	ldrb	r0, [r1, r4]
 800c3e4:	4283      	cmp	r3, r0
 800c3e6:	d104      	bne.n	800c3f2 <strncmp+0x1e>
 800c3e8:	42a2      	cmp	r2, r4
 800c3ea:	d002      	beq.n	800c3f2 <strncmp+0x1e>
 800c3ec:	3401      	adds	r4, #1
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d1f6      	bne.n	800c3e0 <strncmp+0xc>
 800c3f2:	1a18      	subs	r0, r3, r0
 800c3f4:	bd30      	pop	{r4, r5, pc}

0800c3f6 <strncpy>:
 800c3f6:	0003      	movs	r3, r0
 800c3f8:	b530      	push	{r4, r5, lr}
 800c3fa:	001d      	movs	r5, r3
 800c3fc:	2a00      	cmp	r2, #0
 800c3fe:	d006      	beq.n	800c40e <strncpy+0x18>
 800c400:	780c      	ldrb	r4, [r1, #0]
 800c402:	3a01      	subs	r2, #1
 800c404:	3301      	adds	r3, #1
 800c406:	702c      	strb	r4, [r5, #0]
 800c408:	3101      	adds	r1, #1
 800c40a:	2c00      	cmp	r4, #0
 800c40c:	d1f5      	bne.n	800c3fa <strncpy+0x4>
 800c40e:	2100      	movs	r1, #0
 800c410:	189a      	adds	r2, r3, r2
 800c412:	4293      	cmp	r3, r2
 800c414:	d100      	bne.n	800c418 <strncpy+0x22>
 800c416:	bd30      	pop	{r4, r5, pc}
 800c418:	7019      	strb	r1, [r3, #0]
 800c41a:	3301      	adds	r3, #1
 800c41c:	e7f9      	b.n	800c412 <strncpy+0x1c>

0800c41e <strstr>:
 800c41e:	780a      	ldrb	r2, [r1, #0]
 800c420:	b530      	push	{r4, r5, lr}
 800c422:	2a00      	cmp	r2, #0
 800c424:	d10c      	bne.n	800c440 <strstr+0x22>
 800c426:	bd30      	pop	{r4, r5, pc}
 800c428:	429a      	cmp	r2, r3
 800c42a:	d108      	bne.n	800c43e <strstr+0x20>
 800c42c:	2301      	movs	r3, #1
 800c42e:	5ccc      	ldrb	r4, [r1, r3]
 800c430:	2c00      	cmp	r4, #0
 800c432:	d0f8      	beq.n	800c426 <strstr+0x8>
 800c434:	5cc5      	ldrb	r5, [r0, r3]
 800c436:	42a5      	cmp	r5, r4
 800c438:	d101      	bne.n	800c43e <strstr+0x20>
 800c43a:	3301      	adds	r3, #1
 800c43c:	e7f7      	b.n	800c42e <strstr+0x10>
 800c43e:	3001      	adds	r0, #1
 800c440:	7803      	ldrb	r3, [r0, #0]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d1f0      	bne.n	800c428 <strstr+0xa>
 800c446:	0018      	movs	r0, r3
 800c448:	e7ed      	b.n	800c426 <strstr+0x8>
	...

0800c44c <__locale_mb_cur_max>:
 800c44c:	2294      	movs	r2, #148	; 0x94
 800c44e:	4b02      	ldr	r3, [pc, #8]	; (800c458 <__locale_mb_cur_max+0xc>)
 800c450:	0052      	lsls	r2, r2, #1
 800c452:	5c98      	ldrb	r0, [r3, r2]
 800c454:	4770      	bx	lr
 800c456:	46c0      	nop			; (mov r8, r8)
 800c458:	20000448 	.word	0x20000448

0800c45c <_close_r>:
 800c45c:	2300      	movs	r3, #0
 800c45e:	b570      	push	{r4, r5, r6, lr}
 800c460:	4d06      	ldr	r5, [pc, #24]	; (800c47c <_close_r+0x20>)
 800c462:	0004      	movs	r4, r0
 800c464:	0008      	movs	r0, r1
 800c466:	602b      	str	r3, [r5, #0]
 800c468:	f7f7 f9a9 	bl	80037be <_close>
 800c46c:	1c43      	adds	r3, r0, #1
 800c46e:	d103      	bne.n	800c478 <_close_r+0x1c>
 800c470:	682b      	ldr	r3, [r5, #0]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d000      	beq.n	800c478 <_close_r+0x1c>
 800c476:	6023      	str	r3, [r4, #0]
 800c478:	bd70      	pop	{r4, r5, r6, pc}
 800c47a:	46c0      	nop			; (mov r8, r8)
 800c47c:	20000d24 	.word	0x20000d24

0800c480 <_lseek_r>:
 800c480:	b570      	push	{r4, r5, r6, lr}
 800c482:	0004      	movs	r4, r0
 800c484:	0008      	movs	r0, r1
 800c486:	0011      	movs	r1, r2
 800c488:	001a      	movs	r2, r3
 800c48a:	2300      	movs	r3, #0
 800c48c:	4d05      	ldr	r5, [pc, #20]	; (800c4a4 <_lseek_r+0x24>)
 800c48e:	602b      	str	r3, [r5, #0]
 800c490:	f7f7 f9b6 	bl	8003800 <_lseek>
 800c494:	1c43      	adds	r3, r0, #1
 800c496:	d103      	bne.n	800c4a0 <_lseek_r+0x20>
 800c498:	682b      	ldr	r3, [r5, #0]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d000      	beq.n	800c4a0 <_lseek_r+0x20>
 800c49e:	6023      	str	r3, [r4, #0]
 800c4a0:	bd70      	pop	{r4, r5, r6, pc}
 800c4a2:	46c0      	nop			; (mov r8, r8)
 800c4a4:	20000d24 	.word	0x20000d24

0800c4a8 <_read_r>:
 800c4a8:	b570      	push	{r4, r5, r6, lr}
 800c4aa:	0004      	movs	r4, r0
 800c4ac:	0008      	movs	r0, r1
 800c4ae:	0011      	movs	r1, r2
 800c4b0:	001a      	movs	r2, r3
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	4d05      	ldr	r5, [pc, #20]	; (800c4cc <_read_r+0x24>)
 800c4b6:	602b      	str	r3, [r5, #0]
 800c4b8:	f7f7 f948 	bl	800374c <_read>
 800c4bc:	1c43      	adds	r3, r0, #1
 800c4be:	d103      	bne.n	800c4c8 <_read_r+0x20>
 800c4c0:	682b      	ldr	r3, [r5, #0]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d000      	beq.n	800c4c8 <_read_r+0x20>
 800c4c6:	6023      	str	r3, [r4, #0]
 800c4c8:	bd70      	pop	{r4, r5, r6, pc}
 800c4ca:	46c0      	nop			; (mov r8, r8)
 800c4cc:	20000d24 	.word	0x20000d24

0800c4d0 <_sbrk_r>:
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	b570      	push	{r4, r5, r6, lr}
 800c4d4:	4d06      	ldr	r5, [pc, #24]	; (800c4f0 <_sbrk_r+0x20>)
 800c4d6:	0004      	movs	r4, r0
 800c4d8:	0008      	movs	r0, r1
 800c4da:	602b      	str	r3, [r5, #0]
 800c4dc:	f7f7 f99c 	bl	8003818 <_sbrk>
 800c4e0:	1c43      	adds	r3, r0, #1
 800c4e2:	d103      	bne.n	800c4ec <_sbrk_r+0x1c>
 800c4e4:	682b      	ldr	r3, [r5, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d000      	beq.n	800c4ec <_sbrk_r+0x1c>
 800c4ea:	6023      	str	r3, [r4, #0]
 800c4ec:	bd70      	pop	{r4, r5, r6, pc}
 800c4ee:	46c0      	nop			; (mov r8, r8)
 800c4f0:	20000d24 	.word	0x20000d24

0800c4f4 <_write_r>:
 800c4f4:	b570      	push	{r4, r5, r6, lr}
 800c4f6:	0004      	movs	r4, r0
 800c4f8:	0008      	movs	r0, r1
 800c4fa:	0011      	movs	r1, r2
 800c4fc:	001a      	movs	r2, r3
 800c4fe:	2300      	movs	r3, #0
 800c500:	4d05      	ldr	r5, [pc, #20]	; (800c518 <_write_r+0x24>)
 800c502:	602b      	str	r3, [r5, #0]
 800c504:	f7f7 f93f 	bl	8003786 <_write>
 800c508:	1c43      	adds	r3, r0, #1
 800c50a:	d103      	bne.n	800c514 <_write_r+0x20>
 800c50c:	682b      	ldr	r3, [r5, #0]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d000      	beq.n	800c514 <_write_r+0x20>
 800c512:	6023      	str	r3, [r4, #0]
 800c514:	bd70      	pop	{r4, r5, r6, pc}
 800c516:	46c0      	nop			; (mov r8, r8)
 800c518:	20000d24 	.word	0x20000d24

0800c51c <__errno>:
 800c51c:	4b01      	ldr	r3, [pc, #4]	; (800c524 <__errno+0x8>)
 800c51e:	6818      	ldr	r0, [r3, #0]
 800c520:	4770      	bx	lr
 800c522:	46c0      	nop			; (mov r8, r8)
 800c524:	200006d8 	.word	0x200006d8

0800c528 <__libc_init_array>:
 800c528:	b570      	push	{r4, r5, r6, lr}
 800c52a:	2600      	movs	r6, #0
 800c52c:	4c0c      	ldr	r4, [pc, #48]	; (800c560 <__libc_init_array+0x38>)
 800c52e:	4d0d      	ldr	r5, [pc, #52]	; (800c564 <__libc_init_array+0x3c>)
 800c530:	1b64      	subs	r4, r4, r5
 800c532:	10a4      	asrs	r4, r4, #2
 800c534:	42a6      	cmp	r6, r4
 800c536:	d109      	bne.n	800c54c <__libc_init_array+0x24>
 800c538:	2600      	movs	r6, #0
 800c53a:	f006 fcc5 	bl	8012ec8 <_init>
 800c53e:	4c0a      	ldr	r4, [pc, #40]	; (800c568 <__libc_init_array+0x40>)
 800c540:	4d0a      	ldr	r5, [pc, #40]	; (800c56c <__libc_init_array+0x44>)
 800c542:	1b64      	subs	r4, r4, r5
 800c544:	10a4      	asrs	r4, r4, #2
 800c546:	42a6      	cmp	r6, r4
 800c548:	d105      	bne.n	800c556 <__libc_init_array+0x2e>
 800c54a:	bd70      	pop	{r4, r5, r6, pc}
 800c54c:	00b3      	lsls	r3, r6, #2
 800c54e:	58eb      	ldr	r3, [r5, r3]
 800c550:	4798      	blx	r3
 800c552:	3601      	adds	r6, #1
 800c554:	e7ee      	b.n	800c534 <__libc_init_array+0xc>
 800c556:	00b3      	lsls	r3, r6, #2
 800c558:	58eb      	ldr	r3, [r5, r3]
 800c55a:	4798      	blx	r3
 800c55c:	3601      	adds	r6, #1
 800c55e:	e7f2      	b.n	800c546 <__libc_init_array+0x1e>
 800c560:	08014d5c 	.word	0x08014d5c
 800c564:	08014d5c 	.word	0x08014d5c
 800c568:	08014d64 	.word	0x08014d64
 800c56c:	08014d5c 	.word	0x08014d5c

0800c570 <__retarget_lock_init_recursive>:
 800c570:	4770      	bx	lr

0800c572 <__retarget_lock_close_recursive>:
 800c572:	4770      	bx	lr

0800c574 <__retarget_lock_acquire_recursive>:
 800c574:	4770      	bx	lr

0800c576 <__retarget_lock_release_recursive>:
 800c576:	4770      	bx	lr

0800c578 <sysconf>:
 800c578:	2380      	movs	r3, #128	; 0x80
 800c57a:	b510      	push	{r4, lr}
 800c57c:	2808      	cmp	r0, #8
 800c57e:	d004      	beq.n	800c58a <sysconf+0x12>
 800c580:	f7ff ffcc 	bl	800c51c <__errno>
 800c584:	2316      	movs	r3, #22
 800c586:	6003      	str	r3, [r0, #0]
 800c588:	3b17      	subs	r3, #23
 800c58a:	0018      	movs	r0, r3
 800c58c:	bd10      	pop	{r4, pc}

0800c58e <memcpy>:
 800c58e:	2300      	movs	r3, #0
 800c590:	b510      	push	{r4, lr}
 800c592:	429a      	cmp	r2, r3
 800c594:	d100      	bne.n	800c598 <memcpy+0xa>
 800c596:	bd10      	pop	{r4, pc}
 800c598:	5ccc      	ldrb	r4, [r1, r3]
 800c59a:	54c4      	strb	r4, [r0, r3]
 800c59c:	3301      	adds	r3, #1
 800c59e:	e7f8      	b.n	800c592 <memcpy+0x4>

0800c5a0 <nan>:
 800c5a0:	2000      	movs	r0, #0
 800c5a2:	4901      	ldr	r1, [pc, #4]	; (800c5a8 <nan+0x8>)
 800c5a4:	4770      	bx	lr
 800c5a6:	46c0      	nop			; (mov r8, r8)
 800c5a8:	7ff80000 	.word	0x7ff80000

0800c5ac <nanf>:
 800c5ac:	4800      	ldr	r0, [pc, #0]	; (800c5b0 <nanf+0x4>)
 800c5ae:	4770      	bx	lr
 800c5b0:	7fc00000 	.word	0x7fc00000

0800c5b4 <register_fini>:
 800c5b4:	4b03      	ldr	r3, [pc, #12]	; (800c5c4 <register_fini+0x10>)
 800c5b6:	b510      	push	{r4, lr}
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d002      	beq.n	800c5c2 <register_fini+0xe>
 800c5bc:	4802      	ldr	r0, [pc, #8]	; (800c5c8 <register_fini+0x14>)
 800c5be:	f000 f805 	bl	800c5cc <atexit>
 800c5c2:	bd10      	pop	{r4, pc}
 800c5c4:	00000000 	.word	0x00000000
 800c5c8:	08010329 	.word	0x08010329

0800c5cc <atexit>:
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	b510      	push	{r4, lr}
 800c5d0:	0001      	movs	r1, r0
 800c5d2:	001a      	movs	r2, r3
 800c5d4:	0018      	movs	r0, r3
 800c5d6:	f003 fef9 	bl	80103cc <__register_exitproc>
 800c5da:	bd10      	pop	{r4, pc}

0800c5dc <_malloc_trim_r>:
 800c5dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5de:	0004      	movs	r4, r0
 800c5e0:	2008      	movs	r0, #8
 800c5e2:	000d      	movs	r5, r1
 800c5e4:	f7ff ffc8 	bl	800c578 <sysconf>
 800c5e8:	0006      	movs	r6, r0
 800c5ea:	0020      	movs	r0, r4
 800c5ec:	f7fe fe7e 	bl	800b2ec <__malloc_lock>
 800c5f0:	2203      	movs	r2, #3
 800c5f2:	4f21      	ldr	r7, [pc, #132]	; (800c678 <_malloc_trim_r+0x9c>)
 800c5f4:	0031      	movs	r1, r6
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	685b      	ldr	r3, [r3, #4]
 800c5fa:	4393      	bics	r3, r2
 800c5fc:	1b58      	subs	r0, r3, r5
 800c5fe:	3811      	subs	r0, #17
 800c600:	1980      	adds	r0, r0, r6
 800c602:	9301      	str	r3, [sp, #4]
 800c604:	f7f3 fd9a 	bl	800013c <__udivsi3>
 800c608:	1e45      	subs	r5, r0, #1
 800c60a:	4375      	muls	r5, r6
 800c60c:	42ae      	cmp	r6, r5
 800c60e:	dd04      	ble.n	800c61a <_malloc_trim_r+0x3e>
 800c610:	0020      	movs	r0, r4
 800c612:	f7fe fe73 	bl	800b2fc <__malloc_unlock>
 800c616:	2000      	movs	r0, #0
 800c618:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c61a:	2100      	movs	r1, #0
 800c61c:	0020      	movs	r0, r4
 800c61e:	f7ff ff57 	bl	800c4d0 <_sbrk_r>
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	9a01      	ldr	r2, [sp, #4]
 800c626:	189b      	adds	r3, r3, r2
 800c628:	4298      	cmp	r0, r3
 800c62a:	d1f1      	bne.n	800c610 <_malloc_trim_r+0x34>
 800c62c:	0020      	movs	r0, r4
 800c62e:	4269      	negs	r1, r5
 800c630:	f7ff ff4e 	bl	800c4d0 <_sbrk_r>
 800c634:	3001      	adds	r0, #1
 800c636:	d110      	bne.n	800c65a <_malloc_trim_r+0x7e>
 800c638:	2100      	movs	r1, #0
 800c63a:	0020      	movs	r0, r4
 800c63c:	f7ff ff48 	bl	800c4d0 <_sbrk_r>
 800c640:	68ba      	ldr	r2, [r7, #8]
 800c642:	1a81      	subs	r1, r0, r2
 800c644:	290f      	cmp	r1, #15
 800c646:	dde3      	ble.n	800c610 <_malloc_trim_r+0x34>
 800c648:	4d0c      	ldr	r5, [pc, #48]	; (800c67c <_malloc_trim_r+0xa0>)
 800c64a:	4b0d      	ldr	r3, [pc, #52]	; (800c680 <_malloc_trim_r+0xa4>)
 800c64c:	682d      	ldr	r5, [r5, #0]
 800c64e:	1b40      	subs	r0, r0, r5
 800c650:	6018      	str	r0, [r3, #0]
 800c652:	2301      	movs	r3, #1
 800c654:	430b      	orrs	r3, r1
 800c656:	6053      	str	r3, [r2, #4]
 800c658:	e7da      	b.n	800c610 <_malloc_trim_r+0x34>
 800c65a:	2601      	movs	r6, #1
 800c65c:	9b01      	ldr	r3, [sp, #4]
 800c65e:	68ba      	ldr	r2, [r7, #8]
 800c660:	1b5b      	subs	r3, r3, r5
 800c662:	4333      	orrs	r3, r6
 800c664:	6053      	str	r3, [r2, #4]
 800c666:	4a06      	ldr	r2, [pc, #24]	; (800c680 <_malloc_trim_r+0xa4>)
 800c668:	0020      	movs	r0, r4
 800c66a:	6813      	ldr	r3, [r2, #0]
 800c66c:	1b5b      	subs	r3, r3, r5
 800c66e:	6013      	str	r3, [r2, #0]
 800c670:	f7fe fe44 	bl	800b2fc <__malloc_unlock>
 800c674:	0030      	movs	r0, r6
 800c676:	e7cf      	b.n	800c618 <_malloc_trim_r+0x3c>
 800c678:	2000002c 	.word	0x2000002c
 800c67c:	20000434 	.word	0x20000434
 800c680:	20000bb4 	.word	0x20000bb4

0800c684 <_free_r>:
 800c684:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c686:	1e0d      	subs	r5, r1, #0
 800c688:	9001      	str	r0, [sp, #4]
 800c68a:	d02d      	beq.n	800c6e8 <_free_r+0x64>
 800c68c:	f7fe fe2e 	bl	800b2ec <__malloc_lock>
 800c690:	2301      	movs	r3, #1
 800c692:	0029      	movs	r1, r5
 800c694:	469c      	mov	ip, r3
 800c696:	3908      	subs	r1, #8
 800c698:	684f      	ldr	r7, [r1, #4]
 800c69a:	4662      	mov	r2, ip
 800c69c:	003b      	movs	r3, r7
 800c69e:	4664      	mov	r4, ip
 800c6a0:	4393      	bics	r3, r2
 800c6a2:	18c8      	adds	r0, r1, r3
 800c6a4:	6845      	ldr	r5, [r0, #4]
 800c6a6:	3202      	adds	r2, #2
 800c6a8:	4395      	bics	r5, r2
 800c6aa:	4a4a      	ldr	r2, [pc, #296]	; (800c7d4 <_free_r+0x150>)
 800c6ac:	4027      	ands	r7, r4
 800c6ae:	6896      	ldr	r6, [r2, #8]
 800c6b0:	4286      	cmp	r6, r0
 800c6b2:	d11a      	bne.n	800c6ea <_free_r+0x66>
 800c6b4:	195b      	adds	r3, r3, r5
 800c6b6:	2f00      	cmp	r7, #0
 800c6b8:	d106      	bne.n	800c6c8 <_free_r+0x44>
 800c6ba:	6808      	ldr	r0, [r1, #0]
 800c6bc:	1a09      	subs	r1, r1, r0
 800c6be:	688d      	ldr	r5, [r1, #8]
 800c6c0:	181b      	adds	r3, r3, r0
 800c6c2:	68c8      	ldr	r0, [r1, #12]
 800c6c4:	60e8      	str	r0, [r5, #12]
 800c6c6:	6085      	str	r5, [r0, #8]
 800c6c8:	2001      	movs	r0, #1
 800c6ca:	4318      	orrs	r0, r3
 800c6cc:	6048      	str	r0, [r1, #4]
 800c6ce:	6091      	str	r1, [r2, #8]
 800c6d0:	4a41      	ldr	r2, [pc, #260]	; (800c7d8 <_free_r+0x154>)
 800c6d2:	6812      	ldr	r2, [r2, #0]
 800c6d4:	429a      	cmp	r2, r3
 800c6d6:	d804      	bhi.n	800c6e2 <_free_r+0x5e>
 800c6d8:	4b40      	ldr	r3, [pc, #256]	; (800c7dc <_free_r+0x158>)
 800c6da:	9801      	ldr	r0, [sp, #4]
 800c6dc:	6819      	ldr	r1, [r3, #0]
 800c6de:	f7ff ff7d 	bl	800c5dc <_malloc_trim_r>
 800c6e2:	9801      	ldr	r0, [sp, #4]
 800c6e4:	f7fe fe0a 	bl	800b2fc <__malloc_unlock>
 800c6e8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c6ea:	2600      	movs	r6, #0
 800c6ec:	6045      	str	r5, [r0, #4]
 800c6ee:	42b7      	cmp	r7, r6
 800c6f0:	d109      	bne.n	800c706 <_free_r+0x82>
 800c6f2:	680f      	ldr	r7, [r1, #0]
 800c6f4:	4c3a      	ldr	r4, [pc, #232]	; (800c7e0 <_free_r+0x15c>)
 800c6f6:	1bc9      	subs	r1, r1, r7
 800c6f8:	19db      	adds	r3, r3, r7
 800c6fa:	688f      	ldr	r7, [r1, #8]
 800c6fc:	42a7      	cmp	r7, r4
 800c6fe:	d02c      	beq.n	800c75a <_free_r+0xd6>
 800c700:	68cc      	ldr	r4, [r1, #12]
 800c702:	60fc      	str	r4, [r7, #12]
 800c704:	60a7      	str	r7, [r4, #8]
 800c706:	1947      	adds	r7, r0, r5
 800c708:	687c      	ldr	r4, [r7, #4]
 800c70a:	2701      	movs	r7, #1
 800c70c:	423c      	tst	r4, r7
 800c70e:	d10b      	bne.n	800c728 <_free_r+0xa4>
 800c710:	195b      	adds	r3, r3, r5
 800c712:	6885      	ldr	r5, [r0, #8]
 800c714:	2e00      	cmp	r6, #0
 800c716:	d122      	bne.n	800c75e <_free_r+0xda>
 800c718:	4c31      	ldr	r4, [pc, #196]	; (800c7e0 <_free_r+0x15c>)
 800c71a:	42a5      	cmp	r5, r4
 800c71c:	d11f      	bne.n	800c75e <_free_r+0xda>
 800c71e:	003e      	movs	r6, r7
 800c720:	6151      	str	r1, [r2, #20]
 800c722:	6111      	str	r1, [r2, #16]
 800c724:	60cd      	str	r5, [r1, #12]
 800c726:	608d      	str	r5, [r1, #8]
 800c728:	2501      	movs	r5, #1
 800c72a:	0028      	movs	r0, r5
 800c72c:	4318      	orrs	r0, r3
 800c72e:	6048      	str	r0, [r1, #4]
 800c730:	50cb      	str	r3, [r1, r3]
 800c732:	2e00      	cmp	r6, #0
 800c734:	d1d5      	bne.n	800c6e2 <_free_r+0x5e>
 800c736:	2080      	movs	r0, #128	; 0x80
 800c738:	0080      	lsls	r0, r0, #2
 800c73a:	4283      	cmp	r3, r0
 800c73c:	d213      	bcs.n	800c766 <_free_r+0xe2>
 800c73e:	08d8      	lsrs	r0, r3, #3
 800c740:	095b      	lsrs	r3, r3, #5
 800c742:	409d      	lsls	r5, r3
 800c744:	6853      	ldr	r3, [r2, #4]
 800c746:	431d      	orrs	r5, r3
 800c748:	00c3      	lsls	r3, r0, #3
 800c74a:	189b      	adds	r3, r3, r2
 800c74c:	6055      	str	r5, [r2, #4]
 800c74e:	689a      	ldr	r2, [r3, #8]
 800c750:	60cb      	str	r3, [r1, #12]
 800c752:	608a      	str	r2, [r1, #8]
 800c754:	6099      	str	r1, [r3, #8]
 800c756:	60d1      	str	r1, [r2, #12]
 800c758:	e7c3      	b.n	800c6e2 <_free_r+0x5e>
 800c75a:	4666      	mov	r6, ip
 800c75c:	e7d3      	b.n	800c706 <_free_r+0x82>
 800c75e:	68c0      	ldr	r0, [r0, #12]
 800c760:	60e8      	str	r0, [r5, #12]
 800c762:	6085      	str	r5, [r0, #8]
 800c764:	e7e0      	b.n	800c728 <_free_r+0xa4>
 800c766:	0a5d      	lsrs	r5, r3, #9
 800c768:	2d04      	cmp	r5, #4
 800c76a:	d812      	bhi.n	800c792 <_free_r+0x10e>
 800c76c:	0998      	lsrs	r0, r3, #6
 800c76e:	3038      	adds	r0, #56	; 0x38
 800c770:	00c6      	lsls	r6, r0, #3
 800c772:	18b6      	adds	r6, r6, r2
 800c774:	68b5      	ldr	r5, [r6, #8]
 800c776:	2703      	movs	r7, #3
 800c778:	42ae      	cmp	r6, r5
 800c77a:	d125      	bne.n	800c7c8 <_free_r+0x144>
 800c77c:	2301      	movs	r3, #1
 800c77e:	1080      	asrs	r0, r0, #2
 800c780:	4083      	lsls	r3, r0
 800c782:	6850      	ldr	r0, [r2, #4]
 800c784:	4303      	orrs	r3, r0
 800c786:	6053      	str	r3, [r2, #4]
 800c788:	60ce      	str	r6, [r1, #12]
 800c78a:	608d      	str	r5, [r1, #8]
 800c78c:	60b1      	str	r1, [r6, #8]
 800c78e:	60e9      	str	r1, [r5, #12]
 800c790:	e7a7      	b.n	800c6e2 <_free_r+0x5e>
 800c792:	2d14      	cmp	r5, #20
 800c794:	d802      	bhi.n	800c79c <_free_r+0x118>
 800c796:	0028      	movs	r0, r5
 800c798:	305b      	adds	r0, #91	; 0x5b
 800c79a:	e7e9      	b.n	800c770 <_free_r+0xec>
 800c79c:	2d54      	cmp	r5, #84	; 0x54
 800c79e:	d802      	bhi.n	800c7a6 <_free_r+0x122>
 800c7a0:	0b18      	lsrs	r0, r3, #12
 800c7a2:	306e      	adds	r0, #110	; 0x6e
 800c7a4:	e7e4      	b.n	800c770 <_free_r+0xec>
 800c7a6:	20aa      	movs	r0, #170	; 0xaa
 800c7a8:	0040      	lsls	r0, r0, #1
 800c7aa:	4285      	cmp	r5, r0
 800c7ac:	d802      	bhi.n	800c7b4 <_free_r+0x130>
 800c7ae:	0bd8      	lsrs	r0, r3, #15
 800c7b0:	3077      	adds	r0, #119	; 0x77
 800c7b2:	e7dd      	b.n	800c770 <_free_r+0xec>
 800c7b4:	4e0b      	ldr	r6, [pc, #44]	; (800c7e4 <_free_r+0x160>)
 800c7b6:	207e      	movs	r0, #126	; 0x7e
 800c7b8:	42b5      	cmp	r5, r6
 800c7ba:	d8d9      	bhi.n	800c770 <_free_r+0xec>
 800c7bc:	0c98      	lsrs	r0, r3, #18
 800c7be:	307c      	adds	r0, #124	; 0x7c
 800c7c0:	e7d6      	b.n	800c770 <_free_r+0xec>
 800c7c2:	68ad      	ldr	r5, [r5, #8]
 800c7c4:	42ae      	cmp	r6, r5
 800c7c6:	d003      	beq.n	800c7d0 <_free_r+0x14c>
 800c7c8:	686a      	ldr	r2, [r5, #4]
 800c7ca:	43ba      	bics	r2, r7
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d8f8      	bhi.n	800c7c2 <_free_r+0x13e>
 800c7d0:	68ee      	ldr	r6, [r5, #12]
 800c7d2:	e7d9      	b.n	800c788 <_free_r+0x104>
 800c7d4:	2000002c 	.word	0x2000002c
 800c7d8:	20000438 	.word	0x20000438
 800c7dc:	20000be4 	.word	0x20000be4
 800c7e0:	20000034 	.word	0x20000034
 800c7e4:	00000554 	.word	0x00000554

0800c7e8 <rshift>:
 800c7e8:	0002      	movs	r2, r0
 800c7ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7ec:	6904      	ldr	r4, [r0, #16]
 800c7ee:	114b      	asrs	r3, r1, #5
 800c7f0:	b085      	sub	sp, #20
 800c7f2:	3214      	adds	r2, #20
 800c7f4:	9302      	str	r3, [sp, #8]
 800c7f6:	114d      	asrs	r5, r1, #5
 800c7f8:	0013      	movs	r3, r2
 800c7fa:	42ac      	cmp	r4, r5
 800c7fc:	dd32      	ble.n	800c864 <rshift+0x7c>
 800c7fe:	261f      	movs	r6, #31
 800c800:	000f      	movs	r7, r1
 800c802:	114b      	asrs	r3, r1, #5
 800c804:	009b      	lsls	r3, r3, #2
 800c806:	00a5      	lsls	r5, r4, #2
 800c808:	18d3      	adds	r3, r2, r3
 800c80a:	4037      	ands	r7, r6
 800c80c:	1955      	adds	r5, r2, r5
 800c80e:	9300      	str	r3, [sp, #0]
 800c810:	9701      	str	r7, [sp, #4]
 800c812:	4231      	tst	r1, r6
 800c814:	d10d      	bne.n	800c832 <rshift+0x4a>
 800c816:	0016      	movs	r6, r2
 800c818:	0019      	movs	r1, r3
 800c81a:	428d      	cmp	r5, r1
 800c81c:	d836      	bhi.n	800c88c <rshift+0xa4>
 800c81e:	9900      	ldr	r1, [sp, #0]
 800c820:	2300      	movs	r3, #0
 800c822:	3903      	subs	r1, #3
 800c824:	428d      	cmp	r5, r1
 800c826:	d302      	bcc.n	800c82e <rshift+0x46>
 800c828:	9b02      	ldr	r3, [sp, #8]
 800c82a:	1ae4      	subs	r4, r4, r3
 800c82c:	00a3      	lsls	r3, r4, #2
 800c82e:	18d3      	adds	r3, r2, r3
 800c830:	e018      	b.n	800c864 <rshift+0x7c>
 800c832:	2120      	movs	r1, #32
 800c834:	9e01      	ldr	r6, [sp, #4]
 800c836:	9f01      	ldr	r7, [sp, #4]
 800c838:	1b89      	subs	r1, r1, r6
 800c83a:	9e00      	ldr	r6, [sp, #0]
 800c83c:	9103      	str	r1, [sp, #12]
 800c83e:	ce02      	ldmia	r6!, {r1}
 800c840:	4694      	mov	ip, r2
 800c842:	40f9      	lsrs	r1, r7
 800c844:	42b5      	cmp	r5, r6
 800c846:	d816      	bhi.n	800c876 <rshift+0x8e>
 800c848:	9e00      	ldr	r6, [sp, #0]
 800c84a:	2300      	movs	r3, #0
 800c84c:	3601      	adds	r6, #1
 800c84e:	42b5      	cmp	r5, r6
 800c850:	d303      	bcc.n	800c85a <rshift+0x72>
 800c852:	9b02      	ldr	r3, [sp, #8]
 800c854:	1ae3      	subs	r3, r4, r3
 800c856:	009b      	lsls	r3, r3, #2
 800c858:	3b04      	subs	r3, #4
 800c85a:	18d3      	adds	r3, r2, r3
 800c85c:	6019      	str	r1, [r3, #0]
 800c85e:	2900      	cmp	r1, #0
 800c860:	d000      	beq.n	800c864 <rshift+0x7c>
 800c862:	3304      	adds	r3, #4
 800c864:	1a99      	subs	r1, r3, r2
 800c866:	1089      	asrs	r1, r1, #2
 800c868:	6101      	str	r1, [r0, #16]
 800c86a:	4293      	cmp	r3, r2
 800c86c:	d101      	bne.n	800c872 <rshift+0x8a>
 800c86e:	2300      	movs	r3, #0
 800c870:	6143      	str	r3, [r0, #20]
 800c872:	b005      	add	sp, #20
 800c874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c876:	6837      	ldr	r7, [r6, #0]
 800c878:	9b03      	ldr	r3, [sp, #12]
 800c87a:	409f      	lsls	r7, r3
 800c87c:	430f      	orrs	r7, r1
 800c87e:	4661      	mov	r1, ip
 800c880:	c180      	stmia	r1!, {r7}
 800c882:	468c      	mov	ip, r1
 800c884:	9b01      	ldr	r3, [sp, #4]
 800c886:	ce02      	ldmia	r6!, {r1}
 800c888:	40d9      	lsrs	r1, r3
 800c88a:	e7db      	b.n	800c844 <rshift+0x5c>
 800c88c:	c980      	ldmia	r1!, {r7}
 800c88e:	c680      	stmia	r6!, {r7}
 800c890:	e7c3      	b.n	800c81a <rshift+0x32>

0800c892 <__hexdig_fun>:
 800c892:	0002      	movs	r2, r0
 800c894:	3a30      	subs	r2, #48	; 0x30
 800c896:	0003      	movs	r3, r0
 800c898:	2a09      	cmp	r2, #9
 800c89a:	d802      	bhi.n	800c8a2 <__hexdig_fun+0x10>
 800c89c:	3b20      	subs	r3, #32
 800c89e:	b2d8      	uxtb	r0, r3
 800c8a0:	4770      	bx	lr
 800c8a2:	0002      	movs	r2, r0
 800c8a4:	3a61      	subs	r2, #97	; 0x61
 800c8a6:	2a05      	cmp	r2, #5
 800c8a8:	d801      	bhi.n	800c8ae <__hexdig_fun+0x1c>
 800c8aa:	3b47      	subs	r3, #71	; 0x47
 800c8ac:	e7f7      	b.n	800c89e <__hexdig_fun+0xc>
 800c8ae:	001a      	movs	r2, r3
 800c8b0:	3a41      	subs	r2, #65	; 0x41
 800c8b2:	2000      	movs	r0, #0
 800c8b4:	2a05      	cmp	r2, #5
 800c8b6:	d8f3      	bhi.n	800c8a0 <__hexdig_fun+0xe>
 800c8b8:	3b27      	subs	r3, #39	; 0x27
 800c8ba:	e7f0      	b.n	800c89e <__hexdig_fun+0xc>

0800c8bc <__gethex>:
 800c8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8be:	b089      	sub	sp, #36	; 0x24
 800c8c0:	9307      	str	r3, [sp, #28]
 800c8c2:	2302      	movs	r3, #2
 800c8c4:	9201      	str	r2, [sp, #4]
 800c8c6:	680a      	ldr	r2, [r1, #0]
 800c8c8:	425b      	negs	r3, r3
 800c8ca:	9003      	str	r0, [sp, #12]
 800c8cc:	9106      	str	r1, [sp, #24]
 800c8ce:	1c96      	adds	r6, r2, #2
 800c8d0:	1a9b      	subs	r3, r3, r2
 800c8d2:	199a      	adds	r2, r3, r6
 800c8d4:	9600      	str	r6, [sp, #0]
 800c8d6:	9205      	str	r2, [sp, #20]
 800c8d8:	9a00      	ldr	r2, [sp, #0]
 800c8da:	3601      	adds	r6, #1
 800c8dc:	7810      	ldrb	r0, [r2, #0]
 800c8de:	2830      	cmp	r0, #48	; 0x30
 800c8e0:	d0f7      	beq.n	800c8d2 <__gethex+0x16>
 800c8e2:	f7ff ffd6 	bl	800c892 <__hexdig_fun>
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	001d      	movs	r5, r3
 800c8ea:	9302      	str	r3, [sp, #8]
 800c8ec:	4298      	cmp	r0, r3
 800c8ee:	d11d      	bne.n	800c92c <__gethex+0x70>
 800c8f0:	2201      	movs	r2, #1
 800c8f2:	49a6      	ldr	r1, [pc, #664]	; (800cb8c <__gethex+0x2d0>)
 800c8f4:	9800      	ldr	r0, [sp, #0]
 800c8f6:	f7ff fd6d 	bl	800c3d4 <strncmp>
 800c8fa:	0007      	movs	r7, r0
 800c8fc:	42a8      	cmp	r0, r5
 800c8fe:	d169      	bne.n	800c9d4 <__gethex+0x118>
 800c900:	9b00      	ldr	r3, [sp, #0]
 800c902:	0034      	movs	r4, r6
 800c904:	7858      	ldrb	r0, [r3, #1]
 800c906:	f7ff ffc4 	bl	800c892 <__hexdig_fun>
 800c90a:	2301      	movs	r3, #1
 800c90c:	9302      	str	r3, [sp, #8]
 800c90e:	42a8      	cmp	r0, r5
 800c910:	d02f      	beq.n	800c972 <__gethex+0xb6>
 800c912:	9600      	str	r6, [sp, #0]
 800c914:	9b00      	ldr	r3, [sp, #0]
 800c916:	7818      	ldrb	r0, [r3, #0]
 800c918:	2830      	cmp	r0, #48	; 0x30
 800c91a:	d009      	beq.n	800c930 <__gethex+0x74>
 800c91c:	f7ff ffb9 	bl	800c892 <__hexdig_fun>
 800c920:	4242      	negs	r2, r0
 800c922:	4142      	adcs	r2, r0
 800c924:	2301      	movs	r3, #1
 800c926:	0035      	movs	r5, r6
 800c928:	9202      	str	r2, [sp, #8]
 800c92a:	9305      	str	r3, [sp, #20]
 800c92c:	9c00      	ldr	r4, [sp, #0]
 800c92e:	e004      	b.n	800c93a <__gethex+0x7e>
 800c930:	9b00      	ldr	r3, [sp, #0]
 800c932:	3301      	adds	r3, #1
 800c934:	9300      	str	r3, [sp, #0]
 800c936:	e7ed      	b.n	800c914 <__gethex+0x58>
 800c938:	3401      	adds	r4, #1
 800c93a:	7820      	ldrb	r0, [r4, #0]
 800c93c:	f7ff ffa9 	bl	800c892 <__hexdig_fun>
 800c940:	1e07      	subs	r7, r0, #0
 800c942:	d1f9      	bne.n	800c938 <__gethex+0x7c>
 800c944:	2201      	movs	r2, #1
 800c946:	0020      	movs	r0, r4
 800c948:	4990      	ldr	r1, [pc, #576]	; (800cb8c <__gethex+0x2d0>)
 800c94a:	f7ff fd43 	bl	800c3d4 <strncmp>
 800c94e:	2800      	cmp	r0, #0
 800c950:	d10d      	bne.n	800c96e <__gethex+0xb2>
 800c952:	2d00      	cmp	r5, #0
 800c954:	d106      	bne.n	800c964 <__gethex+0xa8>
 800c956:	3401      	adds	r4, #1
 800c958:	0025      	movs	r5, r4
 800c95a:	7820      	ldrb	r0, [r4, #0]
 800c95c:	f7ff ff99 	bl	800c892 <__hexdig_fun>
 800c960:	2800      	cmp	r0, #0
 800c962:	d102      	bne.n	800c96a <__gethex+0xae>
 800c964:	1b2d      	subs	r5, r5, r4
 800c966:	00af      	lsls	r7, r5, #2
 800c968:	e003      	b.n	800c972 <__gethex+0xb6>
 800c96a:	3401      	adds	r4, #1
 800c96c:	e7f5      	b.n	800c95a <__gethex+0x9e>
 800c96e:	2d00      	cmp	r5, #0
 800c970:	d1f8      	bne.n	800c964 <__gethex+0xa8>
 800c972:	2220      	movs	r2, #32
 800c974:	7823      	ldrb	r3, [r4, #0]
 800c976:	0026      	movs	r6, r4
 800c978:	4393      	bics	r3, r2
 800c97a:	2b50      	cmp	r3, #80	; 0x50
 800c97c:	d11d      	bne.n	800c9ba <__gethex+0xfe>
 800c97e:	7863      	ldrb	r3, [r4, #1]
 800c980:	2b2b      	cmp	r3, #43	; 0x2b
 800c982:	d02c      	beq.n	800c9de <__gethex+0x122>
 800c984:	2b2d      	cmp	r3, #45	; 0x2d
 800c986:	d02e      	beq.n	800c9e6 <__gethex+0x12a>
 800c988:	2300      	movs	r3, #0
 800c98a:	1c66      	adds	r6, r4, #1
 800c98c:	9304      	str	r3, [sp, #16]
 800c98e:	7830      	ldrb	r0, [r6, #0]
 800c990:	f7ff ff7f 	bl	800c892 <__hexdig_fun>
 800c994:	1e43      	subs	r3, r0, #1
 800c996:	b2db      	uxtb	r3, r3
 800c998:	2b18      	cmp	r3, #24
 800c99a:	d82b      	bhi.n	800c9f4 <__gethex+0x138>
 800c99c:	3810      	subs	r0, #16
 800c99e:	0005      	movs	r5, r0
 800c9a0:	7870      	ldrb	r0, [r6, #1]
 800c9a2:	f7ff ff76 	bl	800c892 <__hexdig_fun>
 800c9a6:	1e43      	subs	r3, r0, #1
 800c9a8:	b2db      	uxtb	r3, r3
 800c9aa:	3601      	adds	r6, #1
 800c9ac:	2b18      	cmp	r3, #24
 800c9ae:	d91c      	bls.n	800c9ea <__gethex+0x12e>
 800c9b0:	9b04      	ldr	r3, [sp, #16]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d000      	beq.n	800c9b8 <__gethex+0xfc>
 800c9b6:	426d      	negs	r5, r5
 800c9b8:	197f      	adds	r7, r7, r5
 800c9ba:	9b06      	ldr	r3, [sp, #24]
 800c9bc:	601e      	str	r6, [r3, #0]
 800c9be:	9b02      	ldr	r3, [sp, #8]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d019      	beq.n	800c9f8 <__gethex+0x13c>
 800c9c4:	2600      	movs	r6, #0
 800c9c6:	9b05      	ldr	r3, [sp, #20]
 800c9c8:	42b3      	cmp	r3, r6
 800c9ca:	d100      	bne.n	800c9ce <__gethex+0x112>
 800c9cc:	3606      	adds	r6, #6
 800c9ce:	0030      	movs	r0, r6
 800c9d0:	b009      	add	sp, #36	; 0x24
 800c9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	2700      	movs	r7, #0
 800c9d8:	9c00      	ldr	r4, [sp, #0]
 800c9da:	9302      	str	r3, [sp, #8]
 800c9dc:	e7c9      	b.n	800c972 <__gethex+0xb6>
 800c9de:	2300      	movs	r3, #0
 800c9e0:	9304      	str	r3, [sp, #16]
 800c9e2:	1ca6      	adds	r6, r4, #2
 800c9e4:	e7d3      	b.n	800c98e <__gethex+0xd2>
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	e7fa      	b.n	800c9e0 <__gethex+0x124>
 800c9ea:	230a      	movs	r3, #10
 800c9ec:	435d      	muls	r5, r3
 800c9ee:	182d      	adds	r5, r5, r0
 800c9f0:	3d10      	subs	r5, #16
 800c9f2:	e7d5      	b.n	800c9a0 <__gethex+0xe4>
 800c9f4:	0026      	movs	r6, r4
 800c9f6:	e7e0      	b.n	800c9ba <__gethex+0xfe>
 800c9f8:	9b00      	ldr	r3, [sp, #0]
 800c9fa:	9902      	ldr	r1, [sp, #8]
 800c9fc:	1ae3      	subs	r3, r4, r3
 800c9fe:	3b01      	subs	r3, #1
 800ca00:	2b07      	cmp	r3, #7
 800ca02:	dc0a      	bgt.n	800ca1a <__gethex+0x15e>
 800ca04:	9803      	ldr	r0, [sp, #12]
 800ca06:	f000 fa5d 	bl	800cec4 <_Balloc>
 800ca0a:	1e05      	subs	r5, r0, #0
 800ca0c:	d108      	bne.n	800ca20 <__gethex+0x164>
 800ca0e:	002a      	movs	r2, r5
 800ca10:	21e4      	movs	r1, #228	; 0xe4
 800ca12:	4b5f      	ldr	r3, [pc, #380]	; (800cb90 <__gethex+0x2d4>)
 800ca14:	485f      	ldr	r0, [pc, #380]	; (800cb94 <__gethex+0x2d8>)
 800ca16:	f003 fd19 	bl	801044c <__assert_func>
 800ca1a:	3101      	adds	r1, #1
 800ca1c:	105b      	asrs	r3, r3, #1
 800ca1e:	e7ef      	b.n	800ca00 <__gethex+0x144>
 800ca20:	0003      	movs	r3, r0
 800ca22:	3314      	adds	r3, #20
 800ca24:	9302      	str	r3, [sp, #8]
 800ca26:	9305      	str	r3, [sp, #20]
 800ca28:	2300      	movs	r3, #0
 800ca2a:	001e      	movs	r6, r3
 800ca2c:	9304      	str	r3, [sp, #16]
 800ca2e:	9b00      	ldr	r3, [sp, #0]
 800ca30:	42a3      	cmp	r3, r4
 800ca32:	d33f      	bcc.n	800cab4 <__gethex+0x1f8>
 800ca34:	9c05      	ldr	r4, [sp, #20]
 800ca36:	9b02      	ldr	r3, [sp, #8]
 800ca38:	c440      	stmia	r4!, {r6}
 800ca3a:	1ae4      	subs	r4, r4, r3
 800ca3c:	10a4      	asrs	r4, r4, #2
 800ca3e:	0030      	movs	r0, r6
 800ca40:	612c      	str	r4, [r5, #16]
 800ca42:	f000 fb01 	bl	800d048 <__hi0bits>
 800ca46:	9b01      	ldr	r3, [sp, #4]
 800ca48:	0164      	lsls	r4, r4, #5
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	1a26      	subs	r6, r4, r0
 800ca4e:	9300      	str	r3, [sp, #0]
 800ca50:	429e      	cmp	r6, r3
 800ca52:	dd51      	ble.n	800caf8 <__gethex+0x23c>
 800ca54:	1af6      	subs	r6, r6, r3
 800ca56:	0031      	movs	r1, r6
 800ca58:	0028      	movs	r0, r5
 800ca5a:	f000 fe7b 	bl	800d754 <__any_on>
 800ca5e:	1e04      	subs	r4, r0, #0
 800ca60:	d016      	beq.n	800ca90 <__gethex+0x1d4>
 800ca62:	2401      	movs	r4, #1
 800ca64:	231f      	movs	r3, #31
 800ca66:	0020      	movs	r0, r4
 800ca68:	1e72      	subs	r2, r6, #1
 800ca6a:	4013      	ands	r3, r2
 800ca6c:	4098      	lsls	r0, r3
 800ca6e:	0003      	movs	r3, r0
 800ca70:	1151      	asrs	r1, r2, #5
 800ca72:	9802      	ldr	r0, [sp, #8]
 800ca74:	0089      	lsls	r1, r1, #2
 800ca76:	5809      	ldr	r1, [r1, r0]
 800ca78:	4219      	tst	r1, r3
 800ca7a:	d009      	beq.n	800ca90 <__gethex+0x1d4>
 800ca7c:	42a2      	cmp	r2, r4
 800ca7e:	dd06      	ble.n	800ca8e <__gethex+0x1d2>
 800ca80:	0028      	movs	r0, r5
 800ca82:	1eb1      	subs	r1, r6, #2
 800ca84:	f000 fe66 	bl	800d754 <__any_on>
 800ca88:	3402      	adds	r4, #2
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d100      	bne.n	800ca90 <__gethex+0x1d4>
 800ca8e:	2402      	movs	r4, #2
 800ca90:	0031      	movs	r1, r6
 800ca92:	0028      	movs	r0, r5
 800ca94:	f7ff fea8 	bl	800c7e8 <rshift>
 800ca98:	19bf      	adds	r7, r7, r6
 800ca9a:	9b01      	ldr	r3, [sp, #4]
 800ca9c:	689b      	ldr	r3, [r3, #8]
 800ca9e:	42bb      	cmp	r3, r7
 800caa0:	da3a      	bge.n	800cb18 <__gethex+0x25c>
 800caa2:	0029      	movs	r1, r5
 800caa4:	9803      	ldr	r0, [sp, #12]
 800caa6:	f000 fa35 	bl	800cf14 <_Bfree>
 800caaa:	2300      	movs	r3, #0
 800caac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800caae:	26a3      	movs	r6, #163	; 0xa3
 800cab0:	6013      	str	r3, [r2, #0]
 800cab2:	e78c      	b.n	800c9ce <__gethex+0x112>
 800cab4:	3c01      	subs	r4, #1
 800cab6:	7823      	ldrb	r3, [r4, #0]
 800cab8:	2b2e      	cmp	r3, #46	; 0x2e
 800caba:	d012      	beq.n	800cae2 <__gethex+0x226>
 800cabc:	9b04      	ldr	r3, [sp, #16]
 800cabe:	2b20      	cmp	r3, #32
 800cac0:	d104      	bne.n	800cacc <__gethex+0x210>
 800cac2:	9b05      	ldr	r3, [sp, #20]
 800cac4:	c340      	stmia	r3!, {r6}
 800cac6:	2600      	movs	r6, #0
 800cac8:	9305      	str	r3, [sp, #20]
 800caca:	9604      	str	r6, [sp, #16]
 800cacc:	7820      	ldrb	r0, [r4, #0]
 800cace:	f7ff fee0 	bl	800c892 <__hexdig_fun>
 800cad2:	230f      	movs	r3, #15
 800cad4:	4018      	ands	r0, r3
 800cad6:	9b04      	ldr	r3, [sp, #16]
 800cad8:	4098      	lsls	r0, r3
 800cada:	3304      	adds	r3, #4
 800cadc:	4306      	orrs	r6, r0
 800cade:	9304      	str	r3, [sp, #16]
 800cae0:	e7a5      	b.n	800ca2e <__gethex+0x172>
 800cae2:	9b00      	ldr	r3, [sp, #0]
 800cae4:	42a3      	cmp	r3, r4
 800cae6:	d8e9      	bhi.n	800cabc <__gethex+0x200>
 800cae8:	2201      	movs	r2, #1
 800caea:	0020      	movs	r0, r4
 800caec:	4927      	ldr	r1, [pc, #156]	; (800cb8c <__gethex+0x2d0>)
 800caee:	f7ff fc71 	bl	800c3d4 <strncmp>
 800caf2:	2800      	cmp	r0, #0
 800caf4:	d1e2      	bne.n	800cabc <__gethex+0x200>
 800caf6:	e79a      	b.n	800ca2e <__gethex+0x172>
 800caf8:	9b00      	ldr	r3, [sp, #0]
 800cafa:	2400      	movs	r4, #0
 800cafc:	429e      	cmp	r6, r3
 800cafe:	dacc      	bge.n	800ca9a <__gethex+0x1de>
 800cb00:	1b9e      	subs	r6, r3, r6
 800cb02:	0029      	movs	r1, r5
 800cb04:	0032      	movs	r2, r6
 800cb06:	9803      	ldr	r0, [sp, #12]
 800cb08:	f000 fbf0 	bl	800d2ec <__lshift>
 800cb0c:	0003      	movs	r3, r0
 800cb0e:	3314      	adds	r3, #20
 800cb10:	0005      	movs	r5, r0
 800cb12:	1bbf      	subs	r7, r7, r6
 800cb14:	9302      	str	r3, [sp, #8]
 800cb16:	e7c0      	b.n	800ca9a <__gethex+0x1de>
 800cb18:	9b01      	ldr	r3, [sp, #4]
 800cb1a:	685e      	ldr	r6, [r3, #4]
 800cb1c:	42be      	cmp	r6, r7
 800cb1e:	dd70      	ble.n	800cc02 <__gethex+0x346>
 800cb20:	9b00      	ldr	r3, [sp, #0]
 800cb22:	1bf6      	subs	r6, r6, r7
 800cb24:	42b3      	cmp	r3, r6
 800cb26:	dc37      	bgt.n	800cb98 <__gethex+0x2dc>
 800cb28:	9b01      	ldr	r3, [sp, #4]
 800cb2a:	68db      	ldr	r3, [r3, #12]
 800cb2c:	2b02      	cmp	r3, #2
 800cb2e:	d024      	beq.n	800cb7a <__gethex+0x2be>
 800cb30:	2b03      	cmp	r3, #3
 800cb32:	d026      	beq.n	800cb82 <__gethex+0x2c6>
 800cb34:	2b01      	cmp	r3, #1
 800cb36:	d117      	bne.n	800cb68 <__gethex+0x2ac>
 800cb38:	9b00      	ldr	r3, [sp, #0]
 800cb3a:	42b3      	cmp	r3, r6
 800cb3c:	d114      	bne.n	800cb68 <__gethex+0x2ac>
 800cb3e:	2b01      	cmp	r3, #1
 800cb40:	d10b      	bne.n	800cb5a <__gethex+0x29e>
 800cb42:	9b01      	ldr	r3, [sp, #4]
 800cb44:	9a07      	ldr	r2, [sp, #28]
 800cb46:	685b      	ldr	r3, [r3, #4]
 800cb48:	2662      	movs	r6, #98	; 0x62
 800cb4a:	6013      	str	r3, [r2, #0]
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	9a02      	ldr	r2, [sp, #8]
 800cb50:	612b      	str	r3, [r5, #16]
 800cb52:	6013      	str	r3, [r2, #0]
 800cb54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb56:	601d      	str	r5, [r3, #0]
 800cb58:	e739      	b.n	800c9ce <__gethex+0x112>
 800cb5a:	9900      	ldr	r1, [sp, #0]
 800cb5c:	0028      	movs	r0, r5
 800cb5e:	3901      	subs	r1, #1
 800cb60:	f000 fdf8 	bl	800d754 <__any_on>
 800cb64:	2800      	cmp	r0, #0
 800cb66:	d1ec      	bne.n	800cb42 <__gethex+0x286>
 800cb68:	0029      	movs	r1, r5
 800cb6a:	9803      	ldr	r0, [sp, #12]
 800cb6c:	f000 f9d2 	bl	800cf14 <_Bfree>
 800cb70:	2300      	movs	r3, #0
 800cb72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cb74:	2650      	movs	r6, #80	; 0x50
 800cb76:	6013      	str	r3, [r2, #0]
 800cb78:	e729      	b.n	800c9ce <__gethex+0x112>
 800cb7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d1f3      	bne.n	800cb68 <__gethex+0x2ac>
 800cb80:	e7df      	b.n	800cb42 <__gethex+0x286>
 800cb82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d1dc      	bne.n	800cb42 <__gethex+0x286>
 800cb88:	e7ee      	b.n	800cb68 <__gethex+0x2ac>
 800cb8a:	46c0      	nop			; (mov r8, r8)
 800cb8c:	080148ec 	.word	0x080148ec
 800cb90:	08014a49 	.word	0x08014a49
 800cb94:	08014a5a 	.word	0x08014a5a
 800cb98:	1e77      	subs	r7, r6, #1
 800cb9a:	2c00      	cmp	r4, #0
 800cb9c:	d12f      	bne.n	800cbfe <__gethex+0x342>
 800cb9e:	2f00      	cmp	r7, #0
 800cba0:	d004      	beq.n	800cbac <__gethex+0x2f0>
 800cba2:	0039      	movs	r1, r7
 800cba4:	0028      	movs	r0, r5
 800cba6:	f000 fdd5 	bl	800d754 <__any_on>
 800cbaa:	0004      	movs	r4, r0
 800cbac:	231f      	movs	r3, #31
 800cbae:	117a      	asrs	r2, r7, #5
 800cbb0:	401f      	ands	r7, r3
 800cbb2:	3b1e      	subs	r3, #30
 800cbb4:	40bb      	lsls	r3, r7
 800cbb6:	9902      	ldr	r1, [sp, #8]
 800cbb8:	0092      	lsls	r2, r2, #2
 800cbba:	5852      	ldr	r2, [r2, r1]
 800cbbc:	421a      	tst	r2, r3
 800cbbe:	d001      	beq.n	800cbc4 <__gethex+0x308>
 800cbc0:	2302      	movs	r3, #2
 800cbc2:	431c      	orrs	r4, r3
 800cbc4:	9b00      	ldr	r3, [sp, #0]
 800cbc6:	0031      	movs	r1, r6
 800cbc8:	1b9b      	subs	r3, r3, r6
 800cbca:	2602      	movs	r6, #2
 800cbcc:	0028      	movs	r0, r5
 800cbce:	9300      	str	r3, [sp, #0]
 800cbd0:	f7ff fe0a 	bl	800c7e8 <rshift>
 800cbd4:	9b01      	ldr	r3, [sp, #4]
 800cbd6:	685f      	ldr	r7, [r3, #4]
 800cbd8:	2c00      	cmp	r4, #0
 800cbda:	d041      	beq.n	800cc60 <__gethex+0x3a4>
 800cbdc:	9b01      	ldr	r3, [sp, #4]
 800cbde:	68db      	ldr	r3, [r3, #12]
 800cbe0:	2b02      	cmp	r3, #2
 800cbe2:	d010      	beq.n	800cc06 <__gethex+0x34a>
 800cbe4:	2b03      	cmp	r3, #3
 800cbe6:	d012      	beq.n	800cc0e <__gethex+0x352>
 800cbe8:	2b01      	cmp	r3, #1
 800cbea:	d106      	bne.n	800cbfa <__gethex+0x33e>
 800cbec:	07a2      	lsls	r2, r4, #30
 800cbee:	d504      	bpl.n	800cbfa <__gethex+0x33e>
 800cbf0:	9a02      	ldr	r2, [sp, #8]
 800cbf2:	6812      	ldr	r2, [r2, #0]
 800cbf4:	4314      	orrs	r4, r2
 800cbf6:	421c      	tst	r4, r3
 800cbf8:	d10c      	bne.n	800cc14 <__gethex+0x358>
 800cbfa:	2310      	movs	r3, #16
 800cbfc:	e02f      	b.n	800cc5e <__gethex+0x3a2>
 800cbfe:	2401      	movs	r4, #1
 800cc00:	e7d4      	b.n	800cbac <__gethex+0x2f0>
 800cc02:	2601      	movs	r6, #1
 800cc04:	e7e8      	b.n	800cbd8 <__gethex+0x31c>
 800cc06:	2301      	movs	r3, #1
 800cc08:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cc0a:	1a9b      	subs	r3, r3, r2
 800cc0c:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d0f2      	beq.n	800cbfa <__gethex+0x33e>
 800cc14:	692b      	ldr	r3, [r5, #16]
 800cc16:	2000      	movs	r0, #0
 800cc18:	9302      	str	r3, [sp, #8]
 800cc1a:	009b      	lsls	r3, r3, #2
 800cc1c:	9304      	str	r3, [sp, #16]
 800cc1e:	002b      	movs	r3, r5
 800cc20:	9a04      	ldr	r2, [sp, #16]
 800cc22:	3314      	adds	r3, #20
 800cc24:	1899      	adds	r1, r3, r2
 800cc26:	681a      	ldr	r2, [r3, #0]
 800cc28:	1c54      	adds	r4, r2, #1
 800cc2a:	d01e      	beq.n	800cc6a <__gethex+0x3ae>
 800cc2c:	3201      	adds	r2, #1
 800cc2e:	601a      	str	r2, [r3, #0]
 800cc30:	002b      	movs	r3, r5
 800cc32:	3314      	adds	r3, #20
 800cc34:	2e02      	cmp	r6, #2
 800cc36:	d141      	bne.n	800ccbc <__gethex+0x400>
 800cc38:	9a01      	ldr	r2, [sp, #4]
 800cc3a:	9900      	ldr	r1, [sp, #0]
 800cc3c:	6812      	ldr	r2, [r2, #0]
 800cc3e:	3a01      	subs	r2, #1
 800cc40:	428a      	cmp	r2, r1
 800cc42:	d10b      	bne.n	800cc5c <__gethex+0x3a0>
 800cc44:	221f      	movs	r2, #31
 800cc46:	9800      	ldr	r0, [sp, #0]
 800cc48:	1149      	asrs	r1, r1, #5
 800cc4a:	4002      	ands	r2, r0
 800cc4c:	2001      	movs	r0, #1
 800cc4e:	0004      	movs	r4, r0
 800cc50:	4094      	lsls	r4, r2
 800cc52:	0089      	lsls	r1, r1, #2
 800cc54:	58cb      	ldr	r3, [r1, r3]
 800cc56:	4223      	tst	r3, r4
 800cc58:	d000      	beq.n	800cc5c <__gethex+0x3a0>
 800cc5a:	2601      	movs	r6, #1
 800cc5c:	2320      	movs	r3, #32
 800cc5e:	431e      	orrs	r6, r3
 800cc60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc62:	601d      	str	r5, [r3, #0]
 800cc64:	9b07      	ldr	r3, [sp, #28]
 800cc66:	601f      	str	r7, [r3, #0]
 800cc68:	e6b1      	b.n	800c9ce <__gethex+0x112>
 800cc6a:	c301      	stmia	r3!, {r0}
 800cc6c:	4299      	cmp	r1, r3
 800cc6e:	d8da      	bhi.n	800cc26 <__gethex+0x36a>
 800cc70:	68ab      	ldr	r3, [r5, #8]
 800cc72:	9a02      	ldr	r2, [sp, #8]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	db18      	blt.n	800ccaa <__gethex+0x3ee>
 800cc78:	6869      	ldr	r1, [r5, #4]
 800cc7a:	9803      	ldr	r0, [sp, #12]
 800cc7c:	3101      	adds	r1, #1
 800cc7e:	f000 f921 	bl	800cec4 <_Balloc>
 800cc82:	1e04      	subs	r4, r0, #0
 800cc84:	d104      	bne.n	800cc90 <__gethex+0x3d4>
 800cc86:	0022      	movs	r2, r4
 800cc88:	2184      	movs	r1, #132	; 0x84
 800cc8a:	4b1c      	ldr	r3, [pc, #112]	; (800ccfc <__gethex+0x440>)
 800cc8c:	481c      	ldr	r0, [pc, #112]	; (800cd00 <__gethex+0x444>)
 800cc8e:	e6c2      	b.n	800ca16 <__gethex+0x15a>
 800cc90:	0029      	movs	r1, r5
 800cc92:	692a      	ldr	r2, [r5, #16]
 800cc94:	310c      	adds	r1, #12
 800cc96:	3202      	adds	r2, #2
 800cc98:	0092      	lsls	r2, r2, #2
 800cc9a:	300c      	adds	r0, #12
 800cc9c:	f7ff fc77 	bl	800c58e <memcpy>
 800cca0:	0029      	movs	r1, r5
 800cca2:	9803      	ldr	r0, [sp, #12]
 800cca4:	f000 f936 	bl	800cf14 <_Bfree>
 800cca8:	0025      	movs	r5, r4
 800ccaa:	692b      	ldr	r3, [r5, #16]
 800ccac:	1c5a      	adds	r2, r3, #1
 800ccae:	612a      	str	r2, [r5, #16]
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	3304      	adds	r3, #4
 800ccb4:	009b      	lsls	r3, r3, #2
 800ccb6:	18eb      	adds	r3, r5, r3
 800ccb8:	605a      	str	r2, [r3, #4]
 800ccba:	e7b9      	b.n	800cc30 <__gethex+0x374>
 800ccbc:	692a      	ldr	r2, [r5, #16]
 800ccbe:	9902      	ldr	r1, [sp, #8]
 800ccc0:	428a      	cmp	r2, r1
 800ccc2:	dd09      	ble.n	800ccd8 <__gethex+0x41c>
 800ccc4:	2101      	movs	r1, #1
 800ccc6:	0028      	movs	r0, r5
 800ccc8:	f7ff fd8e 	bl	800c7e8 <rshift>
 800cccc:	9b01      	ldr	r3, [sp, #4]
 800ccce:	3701      	adds	r7, #1
 800ccd0:	689b      	ldr	r3, [r3, #8]
 800ccd2:	42bb      	cmp	r3, r7
 800ccd4:	dac1      	bge.n	800cc5a <__gethex+0x39e>
 800ccd6:	e6e4      	b.n	800caa2 <__gethex+0x1e6>
 800ccd8:	221f      	movs	r2, #31
 800ccda:	9c00      	ldr	r4, [sp, #0]
 800ccdc:	9900      	ldr	r1, [sp, #0]
 800ccde:	2601      	movs	r6, #1
 800cce0:	4014      	ands	r4, r2
 800cce2:	4211      	tst	r1, r2
 800cce4:	d0ba      	beq.n	800cc5c <__gethex+0x3a0>
 800cce6:	9a04      	ldr	r2, [sp, #16]
 800cce8:	189b      	adds	r3, r3, r2
 800ccea:	3b04      	subs	r3, #4
 800ccec:	6818      	ldr	r0, [r3, #0]
 800ccee:	f000 f9ab 	bl	800d048 <__hi0bits>
 800ccf2:	2320      	movs	r3, #32
 800ccf4:	1b1b      	subs	r3, r3, r4
 800ccf6:	4298      	cmp	r0, r3
 800ccf8:	dbe4      	blt.n	800ccc4 <__gethex+0x408>
 800ccfa:	e7af      	b.n	800cc5c <__gethex+0x3a0>
 800ccfc:	08014a49 	.word	0x08014a49
 800cd00:	08014a5a 	.word	0x08014a5a

0800cd04 <L_shift>:
 800cd04:	2308      	movs	r3, #8
 800cd06:	b570      	push	{r4, r5, r6, lr}
 800cd08:	2520      	movs	r5, #32
 800cd0a:	1a9a      	subs	r2, r3, r2
 800cd0c:	0092      	lsls	r2, r2, #2
 800cd0e:	1aad      	subs	r5, r5, r2
 800cd10:	6843      	ldr	r3, [r0, #4]
 800cd12:	6804      	ldr	r4, [r0, #0]
 800cd14:	001e      	movs	r6, r3
 800cd16:	40ae      	lsls	r6, r5
 800cd18:	40d3      	lsrs	r3, r2
 800cd1a:	4334      	orrs	r4, r6
 800cd1c:	6004      	str	r4, [r0, #0]
 800cd1e:	6043      	str	r3, [r0, #4]
 800cd20:	3004      	adds	r0, #4
 800cd22:	4288      	cmp	r0, r1
 800cd24:	d3f4      	bcc.n	800cd10 <L_shift+0xc>
 800cd26:	bd70      	pop	{r4, r5, r6, pc}

0800cd28 <__match>:
 800cd28:	b530      	push	{r4, r5, lr}
 800cd2a:	6803      	ldr	r3, [r0, #0]
 800cd2c:	780c      	ldrb	r4, [r1, #0]
 800cd2e:	3301      	adds	r3, #1
 800cd30:	2c00      	cmp	r4, #0
 800cd32:	d102      	bne.n	800cd3a <__match+0x12>
 800cd34:	6003      	str	r3, [r0, #0]
 800cd36:	2001      	movs	r0, #1
 800cd38:	bd30      	pop	{r4, r5, pc}
 800cd3a:	781a      	ldrb	r2, [r3, #0]
 800cd3c:	0015      	movs	r5, r2
 800cd3e:	3d41      	subs	r5, #65	; 0x41
 800cd40:	2d19      	cmp	r5, #25
 800cd42:	d800      	bhi.n	800cd46 <__match+0x1e>
 800cd44:	3220      	adds	r2, #32
 800cd46:	3101      	adds	r1, #1
 800cd48:	42a2      	cmp	r2, r4
 800cd4a:	d0ef      	beq.n	800cd2c <__match+0x4>
 800cd4c:	2000      	movs	r0, #0
 800cd4e:	e7f3      	b.n	800cd38 <__match+0x10>

0800cd50 <__hexnan>:
 800cd50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd52:	680b      	ldr	r3, [r1, #0]
 800cd54:	b08b      	sub	sp, #44	; 0x2c
 800cd56:	9201      	str	r2, [sp, #4]
 800cd58:	9901      	ldr	r1, [sp, #4]
 800cd5a:	115a      	asrs	r2, r3, #5
 800cd5c:	0092      	lsls	r2, r2, #2
 800cd5e:	188a      	adds	r2, r1, r2
 800cd60:	9202      	str	r2, [sp, #8]
 800cd62:	0019      	movs	r1, r3
 800cd64:	221f      	movs	r2, #31
 800cd66:	4011      	ands	r1, r2
 800cd68:	9008      	str	r0, [sp, #32]
 800cd6a:	9106      	str	r1, [sp, #24]
 800cd6c:	4213      	tst	r3, r2
 800cd6e:	d002      	beq.n	800cd76 <__hexnan+0x26>
 800cd70:	9b02      	ldr	r3, [sp, #8]
 800cd72:	3304      	adds	r3, #4
 800cd74:	9302      	str	r3, [sp, #8]
 800cd76:	9b02      	ldr	r3, [sp, #8]
 800cd78:	2500      	movs	r5, #0
 800cd7a:	1f1f      	subs	r7, r3, #4
 800cd7c:	003e      	movs	r6, r7
 800cd7e:	003c      	movs	r4, r7
 800cd80:	9b08      	ldr	r3, [sp, #32]
 800cd82:	603d      	str	r5, [r7, #0]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	9507      	str	r5, [sp, #28]
 800cd88:	9305      	str	r3, [sp, #20]
 800cd8a:	9503      	str	r5, [sp, #12]
 800cd8c:	9b05      	ldr	r3, [sp, #20]
 800cd8e:	3301      	adds	r3, #1
 800cd90:	9309      	str	r3, [sp, #36]	; 0x24
 800cd92:	9b05      	ldr	r3, [sp, #20]
 800cd94:	785b      	ldrb	r3, [r3, #1]
 800cd96:	9304      	str	r3, [sp, #16]
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d028      	beq.n	800cdee <__hexnan+0x9e>
 800cd9c:	9804      	ldr	r0, [sp, #16]
 800cd9e:	f7ff fd78 	bl	800c892 <__hexdig_fun>
 800cda2:	2800      	cmp	r0, #0
 800cda4:	d154      	bne.n	800ce50 <__hexnan+0x100>
 800cda6:	9b04      	ldr	r3, [sp, #16]
 800cda8:	2b20      	cmp	r3, #32
 800cdaa:	d819      	bhi.n	800cde0 <__hexnan+0x90>
 800cdac:	9b03      	ldr	r3, [sp, #12]
 800cdae:	9a07      	ldr	r2, [sp, #28]
 800cdb0:	4293      	cmp	r3, r2
 800cdb2:	dd12      	ble.n	800cdda <__hexnan+0x8a>
 800cdb4:	42b4      	cmp	r4, r6
 800cdb6:	d206      	bcs.n	800cdc6 <__hexnan+0x76>
 800cdb8:	2d07      	cmp	r5, #7
 800cdba:	dc04      	bgt.n	800cdc6 <__hexnan+0x76>
 800cdbc:	002a      	movs	r2, r5
 800cdbe:	0031      	movs	r1, r6
 800cdc0:	0020      	movs	r0, r4
 800cdc2:	f7ff ff9f 	bl	800cd04 <L_shift>
 800cdc6:	9b01      	ldr	r3, [sp, #4]
 800cdc8:	2508      	movs	r5, #8
 800cdca:	429c      	cmp	r4, r3
 800cdcc:	d905      	bls.n	800cdda <__hexnan+0x8a>
 800cdce:	1f26      	subs	r6, r4, #4
 800cdd0:	2500      	movs	r5, #0
 800cdd2:	0034      	movs	r4, r6
 800cdd4:	9b03      	ldr	r3, [sp, #12]
 800cdd6:	6035      	str	r5, [r6, #0]
 800cdd8:	9307      	str	r3, [sp, #28]
 800cdda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cddc:	9305      	str	r3, [sp, #20]
 800cdde:	e7d5      	b.n	800cd8c <__hexnan+0x3c>
 800cde0:	9b04      	ldr	r3, [sp, #16]
 800cde2:	2b29      	cmp	r3, #41	; 0x29
 800cde4:	d159      	bne.n	800ce9a <__hexnan+0x14a>
 800cde6:	9b05      	ldr	r3, [sp, #20]
 800cde8:	9a08      	ldr	r2, [sp, #32]
 800cdea:	3302      	adds	r3, #2
 800cdec:	6013      	str	r3, [r2, #0]
 800cdee:	9b03      	ldr	r3, [sp, #12]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d052      	beq.n	800ce9a <__hexnan+0x14a>
 800cdf4:	42b4      	cmp	r4, r6
 800cdf6:	d206      	bcs.n	800ce06 <__hexnan+0xb6>
 800cdf8:	2d07      	cmp	r5, #7
 800cdfa:	dc04      	bgt.n	800ce06 <__hexnan+0xb6>
 800cdfc:	002a      	movs	r2, r5
 800cdfe:	0031      	movs	r1, r6
 800ce00:	0020      	movs	r0, r4
 800ce02:	f7ff ff7f 	bl	800cd04 <L_shift>
 800ce06:	9b01      	ldr	r3, [sp, #4]
 800ce08:	429c      	cmp	r4, r3
 800ce0a:	d935      	bls.n	800ce78 <__hexnan+0x128>
 800ce0c:	001a      	movs	r2, r3
 800ce0e:	0023      	movs	r3, r4
 800ce10:	cb02      	ldmia	r3!, {r1}
 800ce12:	c202      	stmia	r2!, {r1}
 800ce14:	429f      	cmp	r7, r3
 800ce16:	d2fb      	bcs.n	800ce10 <__hexnan+0xc0>
 800ce18:	9b02      	ldr	r3, [sp, #8]
 800ce1a:	1c62      	adds	r2, r4, #1
 800ce1c:	1ed9      	subs	r1, r3, #3
 800ce1e:	2304      	movs	r3, #4
 800ce20:	4291      	cmp	r1, r2
 800ce22:	d305      	bcc.n	800ce30 <__hexnan+0xe0>
 800ce24:	9b02      	ldr	r3, [sp, #8]
 800ce26:	3b04      	subs	r3, #4
 800ce28:	1b1b      	subs	r3, r3, r4
 800ce2a:	089b      	lsrs	r3, r3, #2
 800ce2c:	3301      	adds	r3, #1
 800ce2e:	009b      	lsls	r3, r3, #2
 800ce30:	9a01      	ldr	r2, [sp, #4]
 800ce32:	18d3      	adds	r3, r2, r3
 800ce34:	2200      	movs	r2, #0
 800ce36:	c304      	stmia	r3!, {r2}
 800ce38:	429f      	cmp	r7, r3
 800ce3a:	d2fc      	bcs.n	800ce36 <__hexnan+0xe6>
 800ce3c:	683b      	ldr	r3, [r7, #0]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d104      	bne.n	800ce4c <__hexnan+0xfc>
 800ce42:	9b01      	ldr	r3, [sp, #4]
 800ce44:	429f      	cmp	r7, r3
 800ce46:	d126      	bne.n	800ce96 <__hexnan+0x146>
 800ce48:	2301      	movs	r3, #1
 800ce4a:	603b      	str	r3, [r7, #0]
 800ce4c:	2005      	movs	r0, #5
 800ce4e:	e025      	b.n	800ce9c <__hexnan+0x14c>
 800ce50:	9b03      	ldr	r3, [sp, #12]
 800ce52:	3501      	adds	r5, #1
 800ce54:	3301      	adds	r3, #1
 800ce56:	9303      	str	r3, [sp, #12]
 800ce58:	2d08      	cmp	r5, #8
 800ce5a:	dd06      	ble.n	800ce6a <__hexnan+0x11a>
 800ce5c:	9b01      	ldr	r3, [sp, #4]
 800ce5e:	429c      	cmp	r4, r3
 800ce60:	d9bb      	bls.n	800cdda <__hexnan+0x8a>
 800ce62:	2300      	movs	r3, #0
 800ce64:	2501      	movs	r5, #1
 800ce66:	3c04      	subs	r4, #4
 800ce68:	6023      	str	r3, [r4, #0]
 800ce6a:	220f      	movs	r2, #15
 800ce6c:	6823      	ldr	r3, [r4, #0]
 800ce6e:	4010      	ands	r0, r2
 800ce70:	011b      	lsls	r3, r3, #4
 800ce72:	4303      	orrs	r3, r0
 800ce74:	6023      	str	r3, [r4, #0]
 800ce76:	e7b0      	b.n	800cdda <__hexnan+0x8a>
 800ce78:	9b06      	ldr	r3, [sp, #24]
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d0de      	beq.n	800ce3c <__hexnan+0xec>
 800ce7e:	2320      	movs	r3, #32
 800ce80:	9a06      	ldr	r2, [sp, #24]
 800ce82:	9902      	ldr	r1, [sp, #8]
 800ce84:	1a9b      	subs	r3, r3, r2
 800ce86:	2201      	movs	r2, #1
 800ce88:	4252      	negs	r2, r2
 800ce8a:	40da      	lsrs	r2, r3
 800ce8c:	3904      	subs	r1, #4
 800ce8e:	680b      	ldr	r3, [r1, #0]
 800ce90:	4013      	ands	r3, r2
 800ce92:	600b      	str	r3, [r1, #0]
 800ce94:	e7d2      	b.n	800ce3c <__hexnan+0xec>
 800ce96:	3f04      	subs	r7, #4
 800ce98:	e7d0      	b.n	800ce3c <__hexnan+0xec>
 800ce9a:	2004      	movs	r0, #4
 800ce9c:	b00b      	add	sp, #44	; 0x2c
 800ce9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cea0 <__ascii_mbtowc>:
 800cea0:	b082      	sub	sp, #8
 800cea2:	2900      	cmp	r1, #0
 800cea4:	d100      	bne.n	800cea8 <__ascii_mbtowc+0x8>
 800cea6:	a901      	add	r1, sp, #4
 800cea8:	1e10      	subs	r0, r2, #0
 800ceaa:	d006      	beq.n	800ceba <__ascii_mbtowc+0x1a>
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d006      	beq.n	800cebe <__ascii_mbtowc+0x1e>
 800ceb0:	7813      	ldrb	r3, [r2, #0]
 800ceb2:	600b      	str	r3, [r1, #0]
 800ceb4:	7810      	ldrb	r0, [r2, #0]
 800ceb6:	1e43      	subs	r3, r0, #1
 800ceb8:	4198      	sbcs	r0, r3
 800ceba:	b002      	add	sp, #8
 800cebc:	4770      	bx	lr
 800cebe:	2002      	movs	r0, #2
 800cec0:	4240      	negs	r0, r0
 800cec2:	e7fa      	b.n	800ceba <__ascii_mbtowc+0x1a>

0800cec4 <_Balloc>:
 800cec4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cec6:	b570      	push	{r4, r5, r6, lr}
 800cec8:	0006      	movs	r6, r0
 800ceca:	000c      	movs	r4, r1
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d012      	beq.n	800cef6 <_Balloc+0x32>
 800ced0:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800ced2:	00a2      	lsls	r2, r4, #2
 800ced4:	189b      	adds	r3, r3, r2
 800ced6:	6818      	ldr	r0, [r3, #0]
 800ced8:	2800      	cmp	r0, #0
 800ceda:	d115      	bne.n	800cf08 <_Balloc+0x44>
 800cedc:	2101      	movs	r1, #1
 800cede:	000d      	movs	r5, r1
 800cee0:	40a5      	lsls	r5, r4
 800cee2:	1d6a      	adds	r2, r5, #5
 800cee4:	0030      	movs	r0, r6
 800cee6:	0092      	lsls	r2, r2, #2
 800cee8:	f003 face 	bl	8010488 <_calloc_r>
 800ceec:	2800      	cmp	r0, #0
 800ceee:	d009      	beq.n	800cf04 <_Balloc+0x40>
 800cef0:	6044      	str	r4, [r0, #4]
 800cef2:	6085      	str	r5, [r0, #8]
 800cef4:	e00a      	b.n	800cf0c <_Balloc+0x48>
 800cef6:	2221      	movs	r2, #33	; 0x21
 800cef8:	2104      	movs	r1, #4
 800cefa:	f003 fac5 	bl	8010488 <_calloc_r>
 800cefe:	6470      	str	r0, [r6, #68]	; 0x44
 800cf00:	2800      	cmp	r0, #0
 800cf02:	d1e5      	bne.n	800ced0 <_Balloc+0xc>
 800cf04:	2000      	movs	r0, #0
 800cf06:	bd70      	pop	{r4, r5, r6, pc}
 800cf08:	6802      	ldr	r2, [r0, #0]
 800cf0a:	601a      	str	r2, [r3, #0]
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	6103      	str	r3, [r0, #16]
 800cf10:	60c3      	str	r3, [r0, #12]
 800cf12:	e7f8      	b.n	800cf06 <_Balloc+0x42>

0800cf14 <_Bfree>:
 800cf14:	2900      	cmp	r1, #0
 800cf16:	d006      	beq.n	800cf26 <_Bfree+0x12>
 800cf18:	684a      	ldr	r2, [r1, #4]
 800cf1a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cf1c:	0092      	lsls	r2, r2, #2
 800cf1e:	189b      	adds	r3, r3, r2
 800cf20:	681a      	ldr	r2, [r3, #0]
 800cf22:	600a      	str	r2, [r1, #0]
 800cf24:	6019      	str	r1, [r3, #0]
 800cf26:	4770      	bx	lr

0800cf28 <__multadd>:
 800cf28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cf2a:	000e      	movs	r6, r1
 800cf2c:	9001      	str	r0, [sp, #4]
 800cf2e:	000c      	movs	r4, r1
 800cf30:	001d      	movs	r5, r3
 800cf32:	2000      	movs	r0, #0
 800cf34:	690f      	ldr	r7, [r1, #16]
 800cf36:	3614      	adds	r6, #20
 800cf38:	6833      	ldr	r3, [r6, #0]
 800cf3a:	3001      	adds	r0, #1
 800cf3c:	b299      	uxth	r1, r3
 800cf3e:	4351      	muls	r1, r2
 800cf40:	0c1b      	lsrs	r3, r3, #16
 800cf42:	4353      	muls	r3, r2
 800cf44:	1949      	adds	r1, r1, r5
 800cf46:	0c0d      	lsrs	r5, r1, #16
 800cf48:	195b      	adds	r3, r3, r5
 800cf4a:	0c1d      	lsrs	r5, r3, #16
 800cf4c:	b289      	uxth	r1, r1
 800cf4e:	041b      	lsls	r3, r3, #16
 800cf50:	185b      	adds	r3, r3, r1
 800cf52:	c608      	stmia	r6!, {r3}
 800cf54:	4287      	cmp	r7, r0
 800cf56:	dcef      	bgt.n	800cf38 <__multadd+0x10>
 800cf58:	2d00      	cmp	r5, #0
 800cf5a:	d022      	beq.n	800cfa2 <__multadd+0x7a>
 800cf5c:	68a3      	ldr	r3, [r4, #8]
 800cf5e:	42bb      	cmp	r3, r7
 800cf60:	dc19      	bgt.n	800cf96 <__multadd+0x6e>
 800cf62:	6861      	ldr	r1, [r4, #4]
 800cf64:	9801      	ldr	r0, [sp, #4]
 800cf66:	3101      	adds	r1, #1
 800cf68:	f7ff ffac 	bl	800cec4 <_Balloc>
 800cf6c:	1e06      	subs	r6, r0, #0
 800cf6e:	d105      	bne.n	800cf7c <__multadd+0x54>
 800cf70:	0032      	movs	r2, r6
 800cf72:	21ba      	movs	r1, #186	; 0xba
 800cf74:	4b0c      	ldr	r3, [pc, #48]	; (800cfa8 <__multadd+0x80>)
 800cf76:	480d      	ldr	r0, [pc, #52]	; (800cfac <__multadd+0x84>)
 800cf78:	f003 fa68 	bl	801044c <__assert_func>
 800cf7c:	0021      	movs	r1, r4
 800cf7e:	6922      	ldr	r2, [r4, #16]
 800cf80:	310c      	adds	r1, #12
 800cf82:	3202      	adds	r2, #2
 800cf84:	0092      	lsls	r2, r2, #2
 800cf86:	300c      	adds	r0, #12
 800cf88:	f7ff fb01 	bl	800c58e <memcpy>
 800cf8c:	0021      	movs	r1, r4
 800cf8e:	9801      	ldr	r0, [sp, #4]
 800cf90:	f7ff ffc0 	bl	800cf14 <_Bfree>
 800cf94:	0034      	movs	r4, r6
 800cf96:	1d3b      	adds	r3, r7, #4
 800cf98:	009b      	lsls	r3, r3, #2
 800cf9a:	18e3      	adds	r3, r4, r3
 800cf9c:	605d      	str	r5, [r3, #4]
 800cf9e:	1c7b      	adds	r3, r7, #1
 800cfa0:	6123      	str	r3, [r4, #16]
 800cfa2:	0020      	movs	r0, r4
 800cfa4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cfa6:	46c0      	nop			; (mov r8, r8)
 800cfa8:	08014a49 	.word	0x08014a49
 800cfac:	08014aba 	.word	0x08014aba

0800cfb0 <__s2b>:
 800cfb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfb2:	0006      	movs	r6, r0
 800cfb4:	0018      	movs	r0, r3
 800cfb6:	000c      	movs	r4, r1
 800cfb8:	3008      	adds	r0, #8
 800cfba:	2109      	movs	r1, #9
 800cfbc:	9301      	str	r3, [sp, #4]
 800cfbe:	0015      	movs	r5, r2
 800cfc0:	f7f3 f946 	bl	8000250 <__divsi3>
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	2100      	movs	r1, #0
 800cfc8:	4283      	cmp	r3, r0
 800cfca:	db0a      	blt.n	800cfe2 <__s2b+0x32>
 800cfcc:	0030      	movs	r0, r6
 800cfce:	f7ff ff79 	bl	800cec4 <_Balloc>
 800cfd2:	1e01      	subs	r1, r0, #0
 800cfd4:	d108      	bne.n	800cfe8 <__s2b+0x38>
 800cfd6:	000a      	movs	r2, r1
 800cfd8:	4b19      	ldr	r3, [pc, #100]	; (800d040 <__s2b+0x90>)
 800cfda:	481a      	ldr	r0, [pc, #104]	; (800d044 <__s2b+0x94>)
 800cfdc:	31d3      	adds	r1, #211	; 0xd3
 800cfde:	f003 fa35 	bl	801044c <__assert_func>
 800cfe2:	005b      	lsls	r3, r3, #1
 800cfe4:	3101      	adds	r1, #1
 800cfe6:	e7ef      	b.n	800cfc8 <__s2b+0x18>
 800cfe8:	9b08      	ldr	r3, [sp, #32]
 800cfea:	6143      	str	r3, [r0, #20]
 800cfec:	2301      	movs	r3, #1
 800cfee:	6103      	str	r3, [r0, #16]
 800cff0:	2d09      	cmp	r5, #9
 800cff2:	dd18      	ble.n	800d026 <__s2b+0x76>
 800cff4:	0023      	movs	r3, r4
 800cff6:	3309      	adds	r3, #9
 800cff8:	001f      	movs	r7, r3
 800cffa:	9300      	str	r3, [sp, #0]
 800cffc:	1964      	adds	r4, r4, r5
 800cffe:	783b      	ldrb	r3, [r7, #0]
 800d000:	220a      	movs	r2, #10
 800d002:	0030      	movs	r0, r6
 800d004:	3b30      	subs	r3, #48	; 0x30
 800d006:	f7ff ff8f 	bl	800cf28 <__multadd>
 800d00a:	3701      	adds	r7, #1
 800d00c:	0001      	movs	r1, r0
 800d00e:	42a7      	cmp	r7, r4
 800d010:	d1f5      	bne.n	800cffe <__s2b+0x4e>
 800d012:	002c      	movs	r4, r5
 800d014:	9b00      	ldr	r3, [sp, #0]
 800d016:	3c08      	subs	r4, #8
 800d018:	191c      	adds	r4, r3, r4
 800d01a:	002f      	movs	r7, r5
 800d01c:	9b01      	ldr	r3, [sp, #4]
 800d01e:	429f      	cmp	r7, r3
 800d020:	db04      	blt.n	800d02c <__s2b+0x7c>
 800d022:	0008      	movs	r0, r1
 800d024:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d026:	2509      	movs	r5, #9
 800d028:	340a      	adds	r4, #10
 800d02a:	e7f6      	b.n	800d01a <__s2b+0x6a>
 800d02c:	1b63      	subs	r3, r4, r5
 800d02e:	5ddb      	ldrb	r3, [r3, r7]
 800d030:	220a      	movs	r2, #10
 800d032:	0030      	movs	r0, r6
 800d034:	3b30      	subs	r3, #48	; 0x30
 800d036:	f7ff ff77 	bl	800cf28 <__multadd>
 800d03a:	3701      	adds	r7, #1
 800d03c:	0001      	movs	r1, r0
 800d03e:	e7ed      	b.n	800d01c <__s2b+0x6c>
 800d040:	08014a49 	.word	0x08014a49
 800d044:	08014aba 	.word	0x08014aba

0800d048 <__hi0bits>:
 800d048:	0003      	movs	r3, r0
 800d04a:	0c02      	lsrs	r2, r0, #16
 800d04c:	2000      	movs	r0, #0
 800d04e:	4282      	cmp	r2, r0
 800d050:	d101      	bne.n	800d056 <__hi0bits+0xe>
 800d052:	041b      	lsls	r3, r3, #16
 800d054:	3010      	adds	r0, #16
 800d056:	0e1a      	lsrs	r2, r3, #24
 800d058:	d101      	bne.n	800d05e <__hi0bits+0x16>
 800d05a:	3008      	adds	r0, #8
 800d05c:	021b      	lsls	r3, r3, #8
 800d05e:	0f1a      	lsrs	r2, r3, #28
 800d060:	d101      	bne.n	800d066 <__hi0bits+0x1e>
 800d062:	3004      	adds	r0, #4
 800d064:	011b      	lsls	r3, r3, #4
 800d066:	0f9a      	lsrs	r2, r3, #30
 800d068:	d101      	bne.n	800d06e <__hi0bits+0x26>
 800d06a:	3002      	adds	r0, #2
 800d06c:	009b      	lsls	r3, r3, #2
 800d06e:	2b00      	cmp	r3, #0
 800d070:	db03      	blt.n	800d07a <__hi0bits+0x32>
 800d072:	3001      	adds	r0, #1
 800d074:	005b      	lsls	r3, r3, #1
 800d076:	d400      	bmi.n	800d07a <__hi0bits+0x32>
 800d078:	2020      	movs	r0, #32
 800d07a:	4770      	bx	lr

0800d07c <__lo0bits>:
 800d07c:	6803      	ldr	r3, [r0, #0]
 800d07e:	0001      	movs	r1, r0
 800d080:	2207      	movs	r2, #7
 800d082:	0018      	movs	r0, r3
 800d084:	4010      	ands	r0, r2
 800d086:	4213      	tst	r3, r2
 800d088:	d00d      	beq.n	800d0a6 <__lo0bits+0x2a>
 800d08a:	3a06      	subs	r2, #6
 800d08c:	2000      	movs	r0, #0
 800d08e:	4213      	tst	r3, r2
 800d090:	d105      	bne.n	800d09e <__lo0bits+0x22>
 800d092:	3002      	adds	r0, #2
 800d094:	4203      	tst	r3, r0
 800d096:	d003      	beq.n	800d0a0 <__lo0bits+0x24>
 800d098:	40d3      	lsrs	r3, r2
 800d09a:	0010      	movs	r0, r2
 800d09c:	600b      	str	r3, [r1, #0]
 800d09e:	4770      	bx	lr
 800d0a0:	089b      	lsrs	r3, r3, #2
 800d0a2:	600b      	str	r3, [r1, #0]
 800d0a4:	e7fb      	b.n	800d09e <__lo0bits+0x22>
 800d0a6:	b29a      	uxth	r2, r3
 800d0a8:	2a00      	cmp	r2, #0
 800d0aa:	d101      	bne.n	800d0b0 <__lo0bits+0x34>
 800d0ac:	2010      	movs	r0, #16
 800d0ae:	0c1b      	lsrs	r3, r3, #16
 800d0b0:	b2da      	uxtb	r2, r3
 800d0b2:	2a00      	cmp	r2, #0
 800d0b4:	d101      	bne.n	800d0ba <__lo0bits+0x3e>
 800d0b6:	3008      	adds	r0, #8
 800d0b8:	0a1b      	lsrs	r3, r3, #8
 800d0ba:	071a      	lsls	r2, r3, #28
 800d0bc:	d101      	bne.n	800d0c2 <__lo0bits+0x46>
 800d0be:	3004      	adds	r0, #4
 800d0c0:	091b      	lsrs	r3, r3, #4
 800d0c2:	079a      	lsls	r2, r3, #30
 800d0c4:	d101      	bne.n	800d0ca <__lo0bits+0x4e>
 800d0c6:	3002      	adds	r0, #2
 800d0c8:	089b      	lsrs	r3, r3, #2
 800d0ca:	07da      	lsls	r2, r3, #31
 800d0cc:	d4e9      	bmi.n	800d0a2 <__lo0bits+0x26>
 800d0ce:	3001      	adds	r0, #1
 800d0d0:	085b      	lsrs	r3, r3, #1
 800d0d2:	d1e6      	bne.n	800d0a2 <__lo0bits+0x26>
 800d0d4:	2020      	movs	r0, #32
 800d0d6:	e7e2      	b.n	800d09e <__lo0bits+0x22>

0800d0d8 <__i2b>:
 800d0d8:	b510      	push	{r4, lr}
 800d0da:	000c      	movs	r4, r1
 800d0dc:	2101      	movs	r1, #1
 800d0de:	f7ff fef1 	bl	800cec4 <_Balloc>
 800d0e2:	2800      	cmp	r0, #0
 800d0e4:	d107      	bne.n	800d0f6 <__i2b+0x1e>
 800d0e6:	2146      	movs	r1, #70	; 0x46
 800d0e8:	4c05      	ldr	r4, [pc, #20]	; (800d100 <__i2b+0x28>)
 800d0ea:	0002      	movs	r2, r0
 800d0ec:	4b05      	ldr	r3, [pc, #20]	; (800d104 <__i2b+0x2c>)
 800d0ee:	0020      	movs	r0, r4
 800d0f0:	31ff      	adds	r1, #255	; 0xff
 800d0f2:	f003 f9ab 	bl	801044c <__assert_func>
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	6144      	str	r4, [r0, #20]
 800d0fa:	6103      	str	r3, [r0, #16]
 800d0fc:	bd10      	pop	{r4, pc}
 800d0fe:	46c0      	nop			; (mov r8, r8)
 800d100:	08014aba 	.word	0x08014aba
 800d104:	08014a49 	.word	0x08014a49

0800d108 <__multiply>:
 800d108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d10a:	0015      	movs	r5, r2
 800d10c:	690a      	ldr	r2, [r1, #16]
 800d10e:	692b      	ldr	r3, [r5, #16]
 800d110:	000c      	movs	r4, r1
 800d112:	b08b      	sub	sp, #44	; 0x2c
 800d114:	429a      	cmp	r2, r3
 800d116:	da01      	bge.n	800d11c <__multiply+0x14>
 800d118:	002c      	movs	r4, r5
 800d11a:	000d      	movs	r5, r1
 800d11c:	6927      	ldr	r7, [r4, #16]
 800d11e:	692e      	ldr	r6, [r5, #16]
 800d120:	6861      	ldr	r1, [r4, #4]
 800d122:	19bb      	adds	r3, r7, r6
 800d124:	9303      	str	r3, [sp, #12]
 800d126:	68a3      	ldr	r3, [r4, #8]
 800d128:	19ba      	adds	r2, r7, r6
 800d12a:	4293      	cmp	r3, r2
 800d12c:	da00      	bge.n	800d130 <__multiply+0x28>
 800d12e:	3101      	adds	r1, #1
 800d130:	f7ff fec8 	bl	800cec4 <_Balloc>
 800d134:	9002      	str	r0, [sp, #8]
 800d136:	2800      	cmp	r0, #0
 800d138:	d106      	bne.n	800d148 <__multiply+0x40>
 800d13a:	21b1      	movs	r1, #177	; 0xb1
 800d13c:	4b48      	ldr	r3, [pc, #288]	; (800d260 <__multiply+0x158>)
 800d13e:	4849      	ldr	r0, [pc, #292]	; (800d264 <__multiply+0x15c>)
 800d140:	9a02      	ldr	r2, [sp, #8]
 800d142:	0049      	lsls	r1, r1, #1
 800d144:	f003 f982 	bl	801044c <__assert_func>
 800d148:	9b02      	ldr	r3, [sp, #8]
 800d14a:	2200      	movs	r2, #0
 800d14c:	3314      	adds	r3, #20
 800d14e:	469c      	mov	ip, r3
 800d150:	19bb      	adds	r3, r7, r6
 800d152:	009b      	lsls	r3, r3, #2
 800d154:	4463      	add	r3, ip
 800d156:	9304      	str	r3, [sp, #16]
 800d158:	4663      	mov	r3, ip
 800d15a:	9904      	ldr	r1, [sp, #16]
 800d15c:	428b      	cmp	r3, r1
 800d15e:	d32a      	bcc.n	800d1b6 <__multiply+0xae>
 800d160:	0023      	movs	r3, r4
 800d162:	00bf      	lsls	r7, r7, #2
 800d164:	3314      	adds	r3, #20
 800d166:	3514      	adds	r5, #20
 800d168:	9308      	str	r3, [sp, #32]
 800d16a:	00b6      	lsls	r6, r6, #2
 800d16c:	19db      	adds	r3, r3, r7
 800d16e:	9305      	str	r3, [sp, #20]
 800d170:	19ab      	adds	r3, r5, r6
 800d172:	9309      	str	r3, [sp, #36]	; 0x24
 800d174:	2304      	movs	r3, #4
 800d176:	9306      	str	r3, [sp, #24]
 800d178:	0023      	movs	r3, r4
 800d17a:	9a05      	ldr	r2, [sp, #20]
 800d17c:	3315      	adds	r3, #21
 800d17e:	9501      	str	r5, [sp, #4]
 800d180:	429a      	cmp	r2, r3
 800d182:	d305      	bcc.n	800d190 <__multiply+0x88>
 800d184:	1b13      	subs	r3, r2, r4
 800d186:	3b15      	subs	r3, #21
 800d188:	089b      	lsrs	r3, r3, #2
 800d18a:	3301      	adds	r3, #1
 800d18c:	009b      	lsls	r3, r3, #2
 800d18e:	9306      	str	r3, [sp, #24]
 800d190:	9b01      	ldr	r3, [sp, #4]
 800d192:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d194:	4293      	cmp	r3, r2
 800d196:	d310      	bcc.n	800d1ba <__multiply+0xb2>
 800d198:	9b03      	ldr	r3, [sp, #12]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	dd05      	ble.n	800d1aa <__multiply+0xa2>
 800d19e:	9b04      	ldr	r3, [sp, #16]
 800d1a0:	3b04      	subs	r3, #4
 800d1a2:	9304      	str	r3, [sp, #16]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d056      	beq.n	800d258 <__multiply+0x150>
 800d1aa:	9b02      	ldr	r3, [sp, #8]
 800d1ac:	9a03      	ldr	r2, [sp, #12]
 800d1ae:	0018      	movs	r0, r3
 800d1b0:	611a      	str	r2, [r3, #16]
 800d1b2:	b00b      	add	sp, #44	; 0x2c
 800d1b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1b6:	c304      	stmia	r3!, {r2}
 800d1b8:	e7cf      	b.n	800d15a <__multiply+0x52>
 800d1ba:	9b01      	ldr	r3, [sp, #4]
 800d1bc:	6818      	ldr	r0, [r3, #0]
 800d1be:	b280      	uxth	r0, r0
 800d1c0:	2800      	cmp	r0, #0
 800d1c2:	d01e      	beq.n	800d202 <__multiply+0xfa>
 800d1c4:	4667      	mov	r7, ip
 800d1c6:	2500      	movs	r5, #0
 800d1c8:	9e08      	ldr	r6, [sp, #32]
 800d1ca:	ce02      	ldmia	r6!, {r1}
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	9307      	str	r3, [sp, #28]
 800d1d0:	b28b      	uxth	r3, r1
 800d1d2:	4343      	muls	r3, r0
 800d1d4:	001a      	movs	r2, r3
 800d1d6:	466b      	mov	r3, sp
 800d1d8:	8b9b      	ldrh	r3, [r3, #28]
 800d1da:	18d3      	adds	r3, r2, r3
 800d1dc:	195b      	adds	r3, r3, r5
 800d1de:	0c0d      	lsrs	r5, r1, #16
 800d1e0:	4345      	muls	r5, r0
 800d1e2:	9a07      	ldr	r2, [sp, #28]
 800d1e4:	0c11      	lsrs	r1, r2, #16
 800d1e6:	1869      	adds	r1, r5, r1
 800d1e8:	0c1a      	lsrs	r2, r3, #16
 800d1ea:	188a      	adds	r2, r1, r2
 800d1ec:	b29b      	uxth	r3, r3
 800d1ee:	0c15      	lsrs	r5, r2, #16
 800d1f0:	0412      	lsls	r2, r2, #16
 800d1f2:	431a      	orrs	r2, r3
 800d1f4:	9b05      	ldr	r3, [sp, #20]
 800d1f6:	c704      	stmia	r7!, {r2}
 800d1f8:	42b3      	cmp	r3, r6
 800d1fa:	d8e6      	bhi.n	800d1ca <__multiply+0xc2>
 800d1fc:	4663      	mov	r3, ip
 800d1fe:	9a06      	ldr	r2, [sp, #24]
 800d200:	509d      	str	r5, [r3, r2]
 800d202:	9b01      	ldr	r3, [sp, #4]
 800d204:	6818      	ldr	r0, [r3, #0]
 800d206:	0c00      	lsrs	r0, r0, #16
 800d208:	d020      	beq.n	800d24c <__multiply+0x144>
 800d20a:	4663      	mov	r3, ip
 800d20c:	0025      	movs	r5, r4
 800d20e:	4661      	mov	r1, ip
 800d210:	2700      	movs	r7, #0
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	3514      	adds	r5, #20
 800d216:	682a      	ldr	r2, [r5, #0]
 800d218:	680e      	ldr	r6, [r1, #0]
 800d21a:	b292      	uxth	r2, r2
 800d21c:	4342      	muls	r2, r0
 800d21e:	0c36      	lsrs	r6, r6, #16
 800d220:	1992      	adds	r2, r2, r6
 800d222:	19d2      	adds	r2, r2, r7
 800d224:	0416      	lsls	r6, r2, #16
 800d226:	b29b      	uxth	r3, r3
 800d228:	431e      	orrs	r6, r3
 800d22a:	600e      	str	r6, [r1, #0]
 800d22c:	cd40      	ldmia	r5!, {r6}
 800d22e:	684b      	ldr	r3, [r1, #4]
 800d230:	0c36      	lsrs	r6, r6, #16
 800d232:	4346      	muls	r6, r0
 800d234:	b29b      	uxth	r3, r3
 800d236:	0c12      	lsrs	r2, r2, #16
 800d238:	18f3      	adds	r3, r6, r3
 800d23a:	189b      	adds	r3, r3, r2
 800d23c:	9a05      	ldr	r2, [sp, #20]
 800d23e:	0c1f      	lsrs	r7, r3, #16
 800d240:	3104      	adds	r1, #4
 800d242:	42aa      	cmp	r2, r5
 800d244:	d8e7      	bhi.n	800d216 <__multiply+0x10e>
 800d246:	4662      	mov	r2, ip
 800d248:	9906      	ldr	r1, [sp, #24]
 800d24a:	5053      	str	r3, [r2, r1]
 800d24c:	9b01      	ldr	r3, [sp, #4]
 800d24e:	3304      	adds	r3, #4
 800d250:	9301      	str	r3, [sp, #4]
 800d252:	2304      	movs	r3, #4
 800d254:	449c      	add	ip, r3
 800d256:	e79b      	b.n	800d190 <__multiply+0x88>
 800d258:	9b03      	ldr	r3, [sp, #12]
 800d25a:	3b01      	subs	r3, #1
 800d25c:	9303      	str	r3, [sp, #12]
 800d25e:	e79b      	b.n	800d198 <__multiply+0x90>
 800d260:	08014a49 	.word	0x08014a49
 800d264:	08014aba 	.word	0x08014aba

0800d268 <__pow5mult>:
 800d268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d26a:	2303      	movs	r3, #3
 800d26c:	0015      	movs	r5, r2
 800d26e:	0007      	movs	r7, r0
 800d270:	000e      	movs	r6, r1
 800d272:	401a      	ands	r2, r3
 800d274:	421d      	tst	r5, r3
 800d276:	d008      	beq.n	800d28a <__pow5mult+0x22>
 800d278:	491a      	ldr	r1, [pc, #104]	; (800d2e4 <__pow5mult+0x7c>)
 800d27a:	3a01      	subs	r2, #1
 800d27c:	0092      	lsls	r2, r2, #2
 800d27e:	5852      	ldr	r2, [r2, r1]
 800d280:	2300      	movs	r3, #0
 800d282:	0031      	movs	r1, r6
 800d284:	f7ff fe50 	bl	800cf28 <__multadd>
 800d288:	0006      	movs	r6, r0
 800d28a:	10ad      	asrs	r5, r5, #2
 800d28c:	d027      	beq.n	800d2de <__pow5mult+0x76>
 800d28e:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800d290:	2c00      	cmp	r4, #0
 800d292:	d107      	bne.n	800d2a4 <__pow5mult+0x3c>
 800d294:	0038      	movs	r0, r7
 800d296:	4914      	ldr	r1, [pc, #80]	; (800d2e8 <__pow5mult+0x80>)
 800d298:	f7ff ff1e 	bl	800d0d8 <__i2b>
 800d29c:	2300      	movs	r3, #0
 800d29e:	0004      	movs	r4, r0
 800d2a0:	6438      	str	r0, [r7, #64]	; 0x40
 800d2a2:	6003      	str	r3, [r0, #0]
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	421d      	tst	r5, r3
 800d2a8:	d00a      	beq.n	800d2c0 <__pow5mult+0x58>
 800d2aa:	0031      	movs	r1, r6
 800d2ac:	0022      	movs	r2, r4
 800d2ae:	0038      	movs	r0, r7
 800d2b0:	f7ff ff2a 	bl	800d108 <__multiply>
 800d2b4:	0031      	movs	r1, r6
 800d2b6:	9001      	str	r0, [sp, #4]
 800d2b8:	0038      	movs	r0, r7
 800d2ba:	f7ff fe2b 	bl	800cf14 <_Bfree>
 800d2be:	9e01      	ldr	r6, [sp, #4]
 800d2c0:	106d      	asrs	r5, r5, #1
 800d2c2:	d00c      	beq.n	800d2de <__pow5mult+0x76>
 800d2c4:	6820      	ldr	r0, [r4, #0]
 800d2c6:	2800      	cmp	r0, #0
 800d2c8:	d107      	bne.n	800d2da <__pow5mult+0x72>
 800d2ca:	0022      	movs	r2, r4
 800d2cc:	0021      	movs	r1, r4
 800d2ce:	0038      	movs	r0, r7
 800d2d0:	f7ff ff1a 	bl	800d108 <__multiply>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	6020      	str	r0, [r4, #0]
 800d2d8:	6003      	str	r3, [r0, #0]
 800d2da:	0004      	movs	r4, r0
 800d2dc:	e7e2      	b.n	800d2a4 <__pow5mult+0x3c>
 800d2de:	0030      	movs	r0, r6
 800d2e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d2e2:	46c0      	nop			; (mov r8, r8)
 800d2e4:	08014c08 	.word	0x08014c08
 800d2e8:	00000271 	.word	0x00000271

0800d2ec <__lshift>:
 800d2ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2ee:	000c      	movs	r4, r1
 800d2f0:	0017      	movs	r7, r2
 800d2f2:	6923      	ldr	r3, [r4, #16]
 800d2f4:	1155      	asrs	r5, r2, #5
 800d2f6:	b087      	sub	sp, #28
 800d2f8:	18eb      	adds	r3, r5, r3
 800d2fa:	9302      	str	r3, [sp, #8]
 800d2fc:	3301      	adds	r3, #1
 800d2fe:	9301      	str	r3, [sp, #4]
 800d300:	6849      	ldr	r1, [r1, #4]
 800d302:	68a3      	ldr	r3, [r4, #8]
 800d304:	9004      	str	r0, [sp, #16]
 800d306:	9a01      	ldr	r2, [sp, #4]
 800d308:	4293      	cmp	r3, r2
 800d30a:	db10      	blt.n	800d32e <__lshift+0x42>
 800d30c:	9804      	ldr	r0, [sp, #16]
 800d30e:	f7ff fdd9 	bl	800cec4 <_Balloc>
 800d312:	2300      	movs	r3, #0
 800d314:	0002      	movs	r2, r0
 800d316:	0006      	movs	r6, r0
 800d318:	0019      	movs	r1, r3
 800d31a:	3214      	adds	r2, #20
 800d31c:	4298      	cmp	r0, r3
 800d31e:	d10c      	bne.n	800d33a <__lshift+0x4e>
 800d320:	31df      	adds	r1, #223	; 0xdf
 800d322:	0032      	movs	r2, r6
 800d324:	4b26      	ldr	r3, [pc, #152]	; (800d3c0 <__lshift+0xd4>)
 800d326:	4827      	ldr	r0, [pc, #156]	; (800d3c4 <__lshift+0xd8>)
 800d328:	31ff      	adds	r1, #255	; 0xff
 800d32a:	f003 f88f 	bl	801044c <__assert_func>
 800d32e:	3101      	adds	r1, #1
 800d330:	005b      	lsls	r3, r3, #1
 800d332:	e7e8      	b.n	800d306 <__lshift+0x1a>
 800d334:	0098      	lsls	r0, r3, #2
 800d336:	5011      	str	r1, [r2, r0]
 800d338:	3301      	adds	r3, #1
 800d33a:	42ab      	cmp	r3, r5
 800d33c:	dbfa      	blt.n	800d334 <__lshift+0x48>
 800d33e:	43eb      	mvns	r3, r5
 800d340:	17db      	asrs	r3, r3, #31
 800d342:	401d      	ands	r5, r3
 800d344:	211f      	movs	r1, #31
 800d346:	0023      	movs	r3, r4
 800d348:	0038      	movs	r0, r7
 800d34a:	00ad      	lsls	r5, r5, #2
 800d34c:	1955      	adds	r5, r2, r5
 800d34e:	6922      	ldr	r2, [r4, #16]
 800d350:	3314      	adds	r3, #20
 800d352:	0092      	lsls	r2, r2, #2
 800d354:	4008      	ands	r0, r1
 800d356:	4684      	mov	ip, r0
 800d358:	189a      	adds	r2, r3, r2
 800d35a:	420f      	tst	r7, r1
 800d35c:	d02a      	beq.n	800d3b4 <__lshift+0xc8>
 800d35e:	3101      	adds	r1, #1
 800d360:	1a09      	subs	r1, r1, r0
 800d362:	9105      	str	r1, [sp, #20]
 800d364:	2100      	movs	r1, #0
 800d366:	9503      	str	r5, [sp, #12]
 800d368:	4667      	mov	r7, ip
 800d36a:	6818      	ldr	r0, [r3, #0]
 800d36c:	40b8      	lsls	r0, r7
 800d36e:	4308      	orrs	r0, r1
 800d370:	9903      	ldr	r1, [sp, #12]
 800d372:	c101      	stmia	r1!, {r0}
 800d374:	9103      	str	r1, [sp, #12]
 800d376:	9805      	ldr	r0, [sp, #20]
 800d378:	cb02      	ldmia	r3!, {r1}
 800d37a:	40c1      	lsrs	r1, r0
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d8f3      	bhi.n	800d368 <__lshift+0x7c>
 800d380:	0020      	movs	r0, r4
 800d382:	3015      	adds	r0, #21
 800d384:	2304      	movs	r3, #4
 800d386:	4282      	cmp	r2, r0
 800d388:	d304      	bcc.n	800d394 <__lshift+0xa8>
 800d38a:	1b13      	subs	r3, r2, r4
 800d38c:	3b15      	subs	r3, #21
 800d38e:	089b      	lsrs	r3, r3, #2
 800d390:	3301      	adds	r3, #1
 800d392:	009b      	lsls	r3, r3, #2
 800d394:	50e9      	str	r1, [r5, r3]
 800d396:	2900      	cmp	r1, #0
 800d398:	d002      	beq.n	800d3a0 <__lshift+0xb4>
 800d39a:	9b02      	ldr	r3, [sp, #8]
 800d39c:	3302      	adds	r3, #2
 800d39e:	9301      	str	r3, [sp, #4]
 800d3a0:	9b01      	ldr	r3, [sp, #4]
 800d3a2:	9804      	ldr	r0, [sp, #16]
 800d3a4:	3b01      	subs	r3, #1
 800d3a6:	0021      	movs	r1, r4
 800d3a8:	6133      	str	r3, [r6, #16]
 800d3aa:	f7ff fdb3 	bl	800cf14 <_Bfree>
 800d3ae:	0030      	movs	r0, r6
 800d3b0:	b007      	add	sp, #28
 800d3b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3b4:	cb02      	ldmia	r3!, {r1}
 800d3b6:	c502      	stmia	r5!, {r1}
 800d3b8:	429a      	cmp	r2, r3
 800d3ba:	d8fb      	bhi.n	800d3b4 <__lshift+0xc8>
 800d3bc:	e7f0      	b.n	800d3a0 <__lshift+0xb4>
 800d3be:	46c0      	nop			; (mov r8, r8)
 800d3c0:	08014a49 	.word	0x08014a49
 800d3c4:	08014aba 	.word	0x08014aba

0800d3c8 <__mcmp>:
 800d3c8:	b530      	push	{r4, r5, lr}
 800d3ca:	690b      	ldr	r3, [r1, #16]
 800d3cc:	6904      	ldr	r4, [r0, #16]
 800d3ce:	0002      	movs	r2, r0
 800d3d0:	1ae0      	subs	r0, r4, r3
 800d3d2:	429c      	cmp	r4, r3
 800d3d4:	d10e      	bne.n	800d3f4 <__mcmp+0x2c>
 800d3d6:	3214      	adds	r2, #20
 800d3d8:	009b      	lsls	r3, r3, #2
 800d3da:	3114      	adds	r1, #20
 800d3dc:	0014      	movs	r4, r2
 800d3de:	18c9      	adds	r1, r1, r3
 800d3e0:	18d2      	adds	r2, r2, r3
 800d3e2:	3a04      	subs	r2, #4
 800d3e4:	3904      	subs	r1, #4
 800d3e6:	6815      	ldr	r5, [r2, #0]
 800d3e8:	680b      	ldr	r3, [r1, #0]
 800d3ea:	429d      	cmp	r5, r3
 800d3ec:	d003      	beq.n	800d3f6 <__mcmp+0x2e>
 800d3ee:	2001      	movs	r0, #1
 800d3f0:	429d      	cmp	r5, r3
 800d3f2:	d303      	bcc.n	800d3fc <__mcmp+0x34>
 800d3f4:	bd30      	pop	{r4, r5, pc}
 800d3f6:	4294      	cmp	r4, r2
 800d3f8:	d3f3      	bcc.n	800d3e2 <__mcmp+0x1a>
 800d3fa:	e7fb      	b.n	800d3f4 <__mcmp+0x2c>
 800d3fc:	4240      	negs	r0, r0
 800d3fe:	e7f9      	b.n	800d3f4 <__mcmp+0x2c>

0800d400 <__mdiff>:
 800d400:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d402:	000e      	movs	r6, r1
 800d404:	0007      	movs	r7, r0
 800d406:	0011      	movs	r1, r2
 800d408:	0030      	movs	r0, r6
 800d40a:	b087      	sub	sp, #28
 800d40c:	0014      	movs	r4, r2
 800d40e:	f7ff ffdb 	bl	800d3c8 <__mcmp>
 800d412:	1e05      	subs	r5, r0, #0
 800d414:	d110      	bne.n	800d438 <__mdiff+0x38>
 800d416:	0001      	movs	r1, r0
 800d418:	0038      	movs	r0, r7
 800d41a:	f7ff fd53 	bl	800cec4 <_Balloc>
 800d41e:	1e02      	subs	r2, r0, #0
 800d420:	d104      	bne.n	800d42c <__mdiff+0x2c>
 800d422:	4b3f      	ldr	r3, [pc, #252]	; (800d520 <__mdiff+0x120>)
 800d424:	483f      	ldr	r0, [pc, #252]	; (800d524 <__mdiff+0x124>)
 800d426:	4940      	ldr	r1, [pc, #256]	; (800d528 <__mdiff+0x128>)
 800d428:	f003 f810 	bl	801044c <__assert_func>
 800d42c:	2301      	movs	r3, #1
 800d42e:	6145      	str	r5, [r0, #20]
 800d430:	6103      	str	r3, [r0, #16]
 800d432:	0010      	movs	r0, r2
 800d434:	b007      	add	sp, #28
 800d436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d438:	2301      	movs	r3, #1
 800d43a:	9301      	str	r3, [sp, #4]
 800d43c:	2800      	cmp	r0, #0
 800d43e:	db04      	blt.n	800d44a <__mdiff+0x4a>
 800d440:	0023      	movs	r3, r4
 800d442:	0034      	movs	r4, r6
 800d444:	001e      	movs	r6, r3
 800d446:	2300      	movs	r3, #0
 800d448:	9301      	str	r3, [sp, #4]
 800d44a:	0038      	movs	r0, r7
 800d44c:	6861      	ldr	r1, [r4, #4]
 800d44e:	f7ff fd39 	bl	800cec4 <_Balloc>
 800d452:	1e02      	subs	r2, r0, #0
 800d454:	d103      	bne.n	800d45e <__mdiff+0x5e>
 800d456:	4b32      	ldr	r3, [pc, #200]	; (800d520 <__mdiff+0x120>)
 800d458:	4832      	ldr	r0, [pc, #200]	; (800d524 <__mdiff+0x124>)
 800d45a:	4934      	ldr	r1, [pc, #208]	; (800d52c <__mdiff+0x12c>)
 800d45c:	e7e4      	b.n	800d428 <__mdiff+0x28>
 800d45e:	9b01      	ldr	r3, [sp, #4]
 800d460:	2700      	movs	r7, #0
 800d462:	60c3      	str	r3, [r0, #12]
 800d464:	6920      	ldr	r0, [r4, #16]
 800d466:	3414      	adds	r4, #20
 800d468:	0083      	lsls	r3, r0, #2
 800d46a:	18e3      	adds	r3, r4, r3
 800d46c:	0021      	movs	r1, r4
 800d46e:	9401      	str	r4, [sp, #4]
 800d470:	0034      	movs	r4, r6
 800d472:	9302      	str	r3, [sp, #8]
 800d474:	6933      	ldr	r3, [r6, #16]
 800d476:	3414      	adds	r4, #20
 800d478:	009b      	lsls	r3, r3, #2
 800d47a:	18e3      	adds	r3, r4, r3
 800d47c:	9303      	str	r3, [sp, #12]
 800d47e:	0013      	movs	r3, r2
 800d480:	3314      	adds	r3, #20
 800d482:	469c      	mov	ip, r3
 800d484:	9305      	str	r3, [sp, #20]
 800d486:	9104      	str	r1, [sp, #16]
 800d488:	9b04      	ldr	r3, [sp, #16]
 800d48a:	cc02      	ldmia	r4!, {r1}
 800d48c:	cb20      	ldmia	r3!, {r5}
 800d48e:	9304      	str	r3, [sp, #16]
 800d490:	b2ab      	uxth	r3, r5
 800d492:	19df      	adds	r7, r3, r7
 800d494:	b28b      	uxth	r3, r1
 800d496:	1afb      	subs	r3, r7, r3
 800d498:	0c09      	lsrs	r1, r1, #16
 800d49a:	0c2d      	lsrs	r5, r5, #16
 800d49c:	1a6d      	subs	r5, r5, r1
 800d49e:	1419      	asrs	r1, r3, #16
 800d4a0:	1869      	adds	r1, r5, r1
 800d4a2:	b29b      	uxth	r3, r3
 800d4a4:	140f      	asrs	r7, r1, #16
 800d4a6:	0409      	lsls	r1, r1, #16
 800d4a8:	4319      	orrs	r1, r3
 800d4aa:	4663      	mov	r3, ip
 800d4ac:	c302      	stmia	r3!, {r1}
 800d4ae:	469c      	mov	ip, r3
 800d4b0:	9b03      	ldr	r3, [sp, #12]
 800d4b2:	42a3      	cmp	r3, r4
 800d4b4:	d8e8      	bhi.n	800d488 <__mdiff+0x88>
 800d4b6:	0031      	movs	r1, r6
 800d4b8:	9c03      	ldr	r4, [sp, #12]
 800d4ba:	3115      	adds	r1, #21
 800d4bc:	2304      	movs	r3, #4
 800d4be:	428c      	cmp	r4, r1
 800d4c0:	d304      	bcc.n	800d4cc <__mdiff+0xcc>
 800d4c2:	1ba3      	subs	r3, r4, r6
 800d4c4:	3b15      	subs	r3, #21
 800d4c6:	089b      	lsrs	r3, r3, #2
 800d4c8:	3301      	adds	r3, #1
 800d4ca:	009b      	lsls	r3, r3, #2
 800d4cc:	9901      	ldr	r1, [sp, #4]
 800d4ce:	18cd      	adds	r5, r1, r3
 800d4d0:	9905      	ldr	r1, [sp, #20]
 800d4d2:	002e      	movs	r6, r5
 800d4d4:	18cb      	adds	r3, r1, r3
 800d4d6:	469c      	mov	ip, r3
 800d4d8:	9902      	ldr	r1, [sp, #8]
 800d4da:	428e      	cmp	r6, r1
 800d4dc:	d310      	bcc.n	800d500 <__mdiff+0x100>
 800d4de:	9e02      	ldr	r6, [sp, #8]
 800d4e0:	1ee9      	subs	r1, r5, #3
 800d4e2:	2400      	movs	r4, #0
 800d4e4:	428e      	cmp	r6, r1
 800d4e6:	d304      	bcc.n	800d4f2 <__mdiff+0xf2>
 800d4e8:	0031      	movs	r1, r6
 800d4ea:	3103      	adds	r1, #3
 800d4ec:	1b49      	subs	r1, r1, r5
 800d4ee:	0889      	lsrs	r1, r1, #2
 800d4f0:	008c      	lsls	r4, r1, #2
 800d4f2:	191b      	adds	r3, r3, r4
 800d4f4:	3b04      	subs	r3, #4
 800d4f6:	6819      	ldr	r1, [r3, #0]
 800d4f8:	2900      	cmp	r1, #0
 800d4fa:	d00f      	beq.n	800d51c <__mdiff+0x11c>
 800d4fc:	6110      	str	r0, [r2, #16]
 800d4fe:	e798      	b.n	800d432 <__mdiff+0x32>
 800d500:	ce02      	ldmia	r6!, {r1}
 800d502:	b28c      	uxth	r4, r1
 800d504:	19e4      	adds	r4, r4, r7
 800d506:	0c0f      	lsrs	r7, r1, #16
 800d508:	1421      	asrs	r1, r4, #16
 800d50a:	1879      	adds	r1, r7, r1
 800d50c:	b2a4      	uxth	r4, r4
 800d50e:	140f      	asrs	r7, r1, #16
 800d510:	0409      	lsls	r1, r1, #16
 800d512:	4321      	orrs	r1, r4
 800d514:	4664      	mov	r4, ip
 800d516:	c402      	stmia	r4!, {r1}
 800d518:	46a4      	mov	ip, r4
 800d51a:	e7dd      	b.n	800d4d8 <__mdiff+0xd8>
 800d51c:	3801      	subs	r0, #1
 800d51e:	e7e9      	b.n	800d4f4 <__mdiff+0xf4>
 800d520:	08014a49 	.word	0x08014a49
 800d524:	08014aba 	.word	0x08014aba
 800d528:	00000237 	.word	0x00000237
 800d52c:	00000245 	.word	0x00000245

0800d530 <__ulp>:
 800d530:	2000      	movs	r0, #0
 800d532:	4b0b      	ldr	r3, [pc, #44]	; (800d560 <__ulp+0x30>)
 800d534:	4019      	ands	r1, r3
 800d536:	4b0b      	ldr	r3, [pc, #44]	; (800d564 <__ulp+0x34>)
 800d538:	18c9      	adds	r1, r1, r3
 800d53a:	4281      	cmp	r1, r0
 800d53c:	dc06      	bgt.n	800d54c <__ulp+0x1c>
 800d53e:	4249      	negs	r1, r1
 800d540:	150b      	asrs	r3, r1, #20
 800d542:	2b13      	cmp	r3, #19
 800d544:	dc03      	bgt.n	800d54e <__ulp+0x1e>
 800d546:	2180      	movs	r1, #128	; 0x80
 800d548:	0309      	lsls	r1, r1, #12
 800d54a:	4119      	asrs	r1, r3
 800d54c:	4770      	bx	lr
 800d54e:	3b14      	subs	r3, #20
 800d550:	2001      	movs	r0, #1
 800d552:	2b1e      	cmp	r3, #30
 800d554:	dc02      	bgt.n	800d55c <__ulp+0x2c>
 800d556:	2080      	movs	r0, #128	; 0x80
 800d558:	0600      	lsls	r0, r0, #24
 800d55a:	40d8      	lsrs	r0, r3
 800d55c:	2100      	movs	r1, #0
 800d55e:	e7f5      	b.n	800d54c <__ulp+0x1c>
 800d560:	7ff00000 	.word	0x7ff00000
 800d564:	fcc00000 	.word	0xfcc00000

0800d568 <__b2d>:
 800d568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d56a:	0006      	movs	r6, r0
 800d56c:	6903      	ldr	r3, [r0, #16]
 800d56e:	3614      	adds	r6, #20
 800d570:	009b      	lsls	r3, r3, #2
 800d572:	18f3      	adds	r3, r6, r3
 800d574:	1f1d      	subs	r5, r3, #4
 800d576:	682c      	ldr	r4, [r5, #0]
 800d578:	000f      	movs	r7, r1
 800d57a:	0020      	movs	r0, r4
 800d57c:	9301      	str	r3, [sp, #4]
 800d57e:	f7ff fd63 	bl	800d048 <__hi0bits>
 800d582:	2220      	movs	r2, #32
 800d584:	1a12      	subs	r2, r2, r0
 800d586:	603a      	str	r2, [r7, #0]
 800d588:	0003      	movs	r3, r0
 800d58a:	4a1c      	ldr	r2, [pc, #112]	; (800d5fc <__b2d+0x94>)
 800d58c:	280a      	cmp	r0, #10
 800d58e:	dc15      	bgt.n	800d5bc <__b2d+0x54>
 800d590:	210b      	movs	r1, #11
 800d592:	0027      	movs	r7, r4
 800d594:	1a09      	subs	r1, r1, r0
 800d596:	40cf      	lsrs	r7, r1
 800d598:	433a      	orrs	r2, r7
 800d59a:	468c      	mov	ip, r1
 800d59c:	0011      	movs	r1, r2
 800d59e:	2200      	movs	r2, #0
 800d5a0:	42ae      	cmp	r6, r5
 800d5a2:	d202      	bcs.n	800d5aa <__b2d+0x42>
 800d5a4:	9a01      	ldr	r2, [sp, #4]
 800d5a6:	3a08      	subs	r2, #8
 800d5a8:	6812      	ldr	r2, [r2, #0]
 800d5aa:	3315      	adds	r3, #21
 800d5ac:	409c      	lsls	r4, r3
 800d5ae:	4663      	mov	r3, ip
 800d5b0:	0027      	movs	r7, r4
 800d5b2:	40da      	lsrs	r2, r3
 800d5b4:	4317      	orrs	r7, r2
 800d5b6:	0038      	movs	r0, r7
 800d5b8:	b003      	add	sp, #12
 800d5ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5bc:	2700      	movs	r7, #0
 800d5be:	42ae      	cmp	r6, r5
 800d5c0:	d202      	bcs.n	800d5c8 <__b2d+0x60>
 800d5c2:	9d01      	ldr	r5, [sp, #4]
 800d5c4:	3d08      	subs	r5, #8
 800d5c6:	682f      	ldr	r7, [r5, #0]
 800d5c8:	210b      	movs	r1, #11
 800d5ca:	4249      	negs	r1, r1
 800d5cc:	468c      	mov	ip, r1
 800d5ce:	449c      	add	ip, r3
 800d5d0:	2b0b      	cmp	r3, #11
 800d5d2:	d010      	beq.n	800d5f6 <__b2d+0x8e>
 800d5d4:	4661      	mov	r1, ip
 800d5d6:	2320      	movs	r3, #32
 800d5d8:	408c      	lsls	r4, r1
 800d5da:	1a5b      	subs	r3, r3, r1
 800d5dc:	0039      	movs	r1, r7
 800d5de:	40d9      	lsrs	r1, r3
 800d5e0:	430c      	orrs	r4, r1
 800d5e2:	4322      	orrs	r2, r4
 800d5e4:	0011      	movs	r1, r2
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	42b5      	cmp	r5, r6
 800d5ea:	d901      	bls.n	800d5f0 <__b2d+0x88>
 800d5ec:	3d04      	subs	r5, #4
 800d5ee:	682a      	ldr	r2, [r5, #0]
 800d5f0:	4664      	mov	r4, ip
 800d5f2:	40a7      	lsls	r7, r4
 800d5f4:	e7dd      	b.n	800d5b2 <__b2d+0x4a>
 800d5f6:	4322      	orrs	r2, r4
 800d5f8:	0011      	movs	r1, r2
 800d5fa:	e7dc      	b.n	800d5b6 <__b2d+0x4e>
 800d5fc:	3ff00000 	.word	0x3ff00000

0800d600 <__d2b>:
 800d600:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d602:	2101      	movs	r1, #1
 800d604:	0014      	movs	r4, r2
 800d606:	001d      	movs	r5, r3
 800d608:	9f08      	ldr	r7, [sp, #32]
 800d60a:	f7ff fc5b 	bl	800cec4 <_Balloc>
 800d60e:	1e06      	subs	r6, r0, #0
 800d610:	d105      	bne.n	800d61e <__d2b+0x1e>
 800d612:	0032      	movs	r2, r6
 800d614:	4b24      	ldr	r3, [pc, #144]	; (800d6a8 <__d2b+0xa8>)
 800d616:	4825      	ldr	r0, [pc, #148]	; (800d6ac <__d2b+0xac>)
 800d618:	4925      	ldr	r1, [pc, #148]	; (800d6b0 <__d2b+0xb0>)
 800d61a:	f002 ff17 	bl	801044c <__assert_func>
 800d61e:	032b      	lsls	r3, r5, #12
 800d620:	006d      	lsls	r5, r5, #1
 800d622:	0b1b      	lsrs	r3, r3, #12
 800d624:	0d6d      	lsrs	r5, r5, #21
 800d626:	d125      	bne.n	800d674 <__d2b+0x74>
 800d628:	9301      	str	r3, [sp, #4]
 800d62a:	2c00      	cmp	r4, #0
 800d62c:	d028      	beq.n	800d680 <__d2b+0x80>
 800d62e:	4668      	mov	r0, sp
 800d630:	9400      	str	r4, [sp, #0]
 800d632:	f7ff fd23 	bl	800d07c <__lo0bits>
 800d636:	9b01      	ldr	r3, [sp, #4]
 800d638:	9900      	ldr	r1, [sp, #0]
 800d63a:	2800      	cmp	r0, #0
 800d63c:	d01e      	beq.n	800d67c <__d2b+0x7c>
 800d63e:	2220      	movs	r2, #32
 800d640:	001c      	movs	r4, r3
 800d642:	1a12      	subs	r2, r2, r0
 800d644:	4094      	lsls	r4, r2
 800d646:	0022      	movs	r2, r4
 800d648:	40c3      	lsrs	r3, r0
 800d64a:	430a      	orrs	r2, r1
 800d64c:	6172      	str	r2, [r6, #20]
 800d64e:	9301      	str	r3, [sp, #4]
 800d650:	9c01      	ldr	r4, [sp, #4]
 800d652:	61b4      	str	r4, [r6, #24]
 800d654:	1e63      	subs	r3, r4, #1
 800d656:	419c      	sbcs	r4, r3
 800d658:	3401      	adds	r4, #1
 800d65a:	6134      	str	r4, [r6, #16]
 800d65c:	2d00      	cmp	r5, #0
 800d65e:	d017      	beq.n	800d690 <__d2b+0x90>
 800d660:	2435      	movs	r4, #53	; 0x35
 800d662:	4b14      	ldr	r3, [pc, #80]	; (800d6b4 <__d2b+0xb4>)
 800d664:	18ed      	adds	r5, r5, r3
 800d666:	182d      	adds	r5, r5, r0
 800d668:	603d      	str	r5, [r7, #0]
 800d66a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d66c:	1a24      	subs	r4, r4, r0
 800d66e:	601c      	str	r4, [r3, #0]
 800d670:	0030      	movs	r0, r6
 800d672:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d674:	2280      	movs	r2, #128	; 0x80
 800d676:	0352      	lsls	r2, r2, #13
 800d678:	4313      	orrs	r3, r2
 800d67a:	e7d5      	b.n	800d628 <__d2b+0x28>
 800d67c:	6171      	str	r1, [r6, #20]
 800d67e:	e7e7      	b.n	800d650 <__d2b+0x50>
 800d680:	a801      	add	r0, sp, #4
 800d682:	f7ff fcfb 	bl	800d07c <__lo0bits>
 800d686:	9b01      	ldr	r3, [sp, #4]
 800d688:	2401      	movs	r4, #1
 800d68a:	6173      	str	r3, [r6, #20]
 800d68c:	3020      	adds	r0, #32
 800d68e:	e7e4      	b.n	800d65a <__d2b+0x5a>
 800d690:	4b09      	ldr	r3, [pc, #36]	; (800d6b8 <__d2b+0xb8>)
 800d692:	18c0      	adds	r0, r0, r3
 800d694:	4b09      	ldr	r3, [pc, #36]	; (800d6bc <__d2b+0xbc>)
 800d696:	6038      	str	r0, [r7, #0]
 800d698:	18e3      	adds	r3, r4, r3
 800d69a:	009b      	lsls	r3, r3, #2
 800d69c:	18f3      	adds	r3, r6, r3
 800d69e:	6958      	ldr	r0, [r3, #20]
 800d6a0:	f7ff fcd2 	bl	800d048 <__hi0bits>
 800d6a4:	0164      	lsls	r4, r4, #5
 800d6a6:	e7e0      	b.n	800d66a <__d2b+0x6a>
 800d6a8:	08014a49 	.word	0x08014a49
 800d6ac:	08014aba 	.word	0x08014aba
 800d6b0:	0000030f 	.word	0x0000030f
 800d6b4:	fffffbcd 	.word	0xfffffbcd
 800d6b8:	fffffbce 	.word	0xfffffbce
 800d6bc:	3fffffff 	.word	0x3fffffff

0800d6c0 <__ratio>:
 800d6c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d6c2:	b087      	sub	sp, #28
 800d6c4:	000f      	movs	r7, r1
 800d6c6:	a904      	add	r1, sp, #16
 800d6c8:	0006      	movs	r6, r0
 800d6ca:	f7ff ff4d 	bl	800d568 <__b2d>
 800d6ce:	9000      	str	r0, [sp, #0]
 800d6d0:	9101      	str	r1, [sp, #4]
 800d6d2:	9c00      	ldr	r4, [sp, #0]
 800d6d4:	9d01      	ldr	r5, [sp, #4]
 800d6d6:	0038      	movs	r0, r7
 800d6d8:	a905      	add	r1, sp, #20
 800d6da:	f7ff ff45 	bl	800d568 <__b2d>
 800d6de:	9002      	str	r0, [sp, #8]
 800d6e0:	9103      	str	r1, [sp, #12]
 800d6e2:	9a02      	ldr	r2, [sp, #8]
 800d6e4:	9b03      	ldr	r3, [sp, #12]
 800d6e6:	6930      	ldr	r0, [r6, #16]
 800d6e8:	6939      	ldr	r1, [r7, #16]
 800d6ea:	9e04      	ldr	r6, [sp, #16]
 800d6ec:	1a40      	subs	r0, r0, r1
 800d6ee:	9905      	ldr	r1, [sp, #20]
 800d6f0:	0140      	lsls	r0, r0, #5
 800d6f2:	1a71      	subs	r1, r6, r1
 800d6f4:	1841      	adds	r1, r0, r1
 800d6f6:	0508      	lsls	r0, r1, #20
 800d6f8:	2900      	cmp	r1, #0
 800d6fa:	dd07      	ble.n	800d70c <__ratio+0x4c>
 800d6fc:	9901      	ldr	r1, [sp, #4]
 800d6fe:	1845      	adds	r5, r0, r1
 800d700:	0020      	movs	r0, r4
 800d702:	0029      	movs	r1, r5
 800d704:	f7f3 fbb8 	bl	8000e78 <__aeabi_ddiv>
 800d708:	b007      	add	sp, #28
 800d70a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d70c:	9903      	ldr	r1, [sp, #12]
 800d70e:	1a0b      	subs	r3, r1, r0
 800d710:	e7f6      	b.n	800d700 <__ratio+0x40>

0800d712 <__copybits>:
 800d712:	b570      	push	{r4, r5, r6, lr}
 800d714:	0014      	movs	r4, r2
 800d716:	0005      	movs	r5, r0
 800d718:	3901      	subs	r1, #1
 800d71a:	6913      	ldr	r3, [r2, #16]
 800d71c:	1149      	asrs	r1, r1, #5
 800d71e:	3101      	adds	r1, #1
 800d720:	0089      	lsls	r1, r1, #2
 800d722:	3414      	adds	r4, #20
 800d724:	009b      	lsls	r3, r3, #2
 800d726:	1841      	adds	r1, r0, r1
 800d728:	18e3      	adds	r3, r4, r3
 800d72a:	42a3      	cmp	r3, r4
 800d72c:	d80d      	bhi.n	800d74a <__copybits+0x38>
 800d72e:	0014      	movs	r4, r2
 800d730:	3411      	adds	r4, #17
 800d732:	2500      	movs	r5, #0
 800d734:	429c      	cmp	r4, r3
 800d736:	d803      	bhi.n	800d740 <__copybits+0x2e>
 800d738:	1a9b      	subs	r3, r3, r2
 800d73a:	3b11      	subs	r3, #17
 800d73c:	089b      	lsrs	r3, r3, #2
 800d73e:	009d      	lsls	r5, r3, #2
 800d740:	2300      	movs	r3, #0
 800d742:	1940      	adds	r0, r0, r5
 800d744:	4281      	cmp	r1, r0
 800d746:	d803      	bhi.n	800d750 <__copybits+0x3e>
 800d748:	bd70      	pop	{r4, r5, r6, pc}
 800d74a:	cc40      	ldmia	r4!, {r6}
 800d74c:	c540      	stmia	r5!, {r6}
 800d74e:	e7ec      	b.n	800d72a <__copybits+0x18>
 800d750:	c008      	stmia	r0!, {r3}
 800d752:	e7f7      	b.n	800d744 <__copybits+0x32>

0800d754 <__any_on>:
 800d754:	0002      	movs	r2, r0
 800d756:	6900      	ldr	r0, [r0, #16]
 800d758:	b510      	push	{r4, lr}
 800d75a:	3214      	adds	r2, #20
 800d75c:	114b      	asrs	r3, r1, #5
 800d75e:	4298      	cmp	r0, r3
 800d760:	db13      	blt.n	800d78a <__any_on+0x36>
 800d762:	dd0c      	ble.n	800d77e <__any_on+0x2a>
 800d764:	241f      	movs	r4, #31
 800d766:	0008      	movs	r0, r1
 800d768:	4020      	ands	r0, r4
 800d76a:	4221      	tst	r1, r4
 800d76c:	d007      	beq.n	800d77e <__any_on+0x2a>
 800d76e:	0099      	lsls	r1, r3, #2
 800d770:	588c      	ldr	r4, [r1, r2]
 800d772:	0021      	movs	r1, r4
 800d774:	40c1      	lsrs	r1, r0
 800d776:	4081      	lsls	r1, r0
 800d778:	2001      	movs	r0, #1
 800d77a:	428c      	cmp	r4, r1
 800d77c:	d104      	bne.n	800d788 <__any_on+0x34>
 800d77e:	009b      	lsls	r3, r3, #2
 800d780:	18d3      	adds	r3, r2, r3
 800d782:	4293      	cmp	r3, r2
 800d784:	d803      	bhi.n	800d78e <__any_on+0x3a>
 800d786:	2000      	movs	r0, #0
 800d788:	bd10      	pop	{r4, pc}
 800d78a:	0003      	movs	r3, r0
 800d78c:	e7f7      	b.n	800d77e <__any_on+0x2a>
 800d78e:	3b04      	subs	r3, #4
 800d790:	6819      	ldr	r1, [r3, #0]
 800d792:	2900      	cmp	r1, #0
 800d794:	d0f5      	beq.n	800d782 <__any_on+0x2e>
 800d796:	2001      	movs	r0, #1
 800d798:	e7f6      	b.n	800d788 <__any_on+0x34>

0800d79a <__ascii_wctomb>:
 800d79a:	0003      	movs	r3, r0
 800d79c:	1e08      	subs	r0, r1, #0
 800d79e:	d005      	beq.n	800d7ac <__ascii_wctomb+0x12>
 800d7a0:	2aff      	cmp	r2, #255	; 0xff
 800d7a2:	d904      	bls.n	800d7ae <__ascii_wctomb+0x14>
 800d7a4:	228a      	movs	r2, #138	; 0x8a
 800d7a6:	2001      	movs	r0, #1
 800d7a8:	601a      	str	r2, [r3, #0]
 800d7aa:	4240      	negs	r0, r0
 800d7ac:	4770      	bx	lr
 800d7ae:	2001      	movs	r0, #1
 800d7b0:	700a      	strb	r2, [r1, #0]
 800d7b2:	e7fb      	b.n	800d7ac <__ascii_wctomb+0x12>

0800d7b4 <_svfprintf_r>:
 800d7b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7b6:	b0d9      	sub	sp, #356	; 0x164
 800d7b8:	001c      	movs	r4, r3
 800d7ba:	910b      	str	r1, [sp, #44]	; 0x2c
 800d7bc:	9208      	str	r2, [sp, #32]
 800d7be:	900a      	str	r0, [sp, #40]	; 0x28
 800d7c0:	f002 fdae 	bl	8010320 <_localeconv_r>
 800d7c4:	6803      	ldr	r3, [r0, #0]
 800d7c6:	0018      	movs	r0, r3
 800d7c8:	931c      	str	r3, [sp, #112]	; 0x70
 800d7ca:	f7f2 fc9b 	bl	8000104 <strlen>
 800d7ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7d0:	9016      	str	r0, [sp, #88]	; 0x58
 800d7d2:	899b      	ldrh	r3, [r3, #12]
 800d7d4:	061b      	lsls	r3, r3, #24
 800d7d6:	d517      	bpl.n	800d808 <_svfprintf_r+0x54>
 800d7d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d113      	bne.n	800d808 <_svfprintf_r+0x54>
 800d7e0:	2140      	movs	r1, #64	; 0x40
 800d7e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d7e4:	f7fd fb6e 	bl	800aec4 <_malloc_r>
 800d7e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7ea:	6018      	str	r0, [r3, #0]
 800d7ec:	6118      	str	r0, [r3, #16]
 800d7ee:	2800      	cmp	r0, #0
 800d7f0:	d107      	bne.n	800d802 <_svfprintf_r+0x4e>
 800d7f2:	230c      	movs	r3, #12
 800d7f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d7f6:	6013      	str	r3, [r2, #0]
 800d7f8:	3b0d      	subs	r3, #13
 800d7fa:	9317      	str	r3, [sp, #92]	; 0x5c
 800d7fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d7fe:	b059      	add	sp, #356	; 0x164
 800d800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d802:	2340      	movs	r3, #64	; 0x40
 800d804:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d806:	6153      	str	r3, [r2, #20]
 800d808:	2300      	movs	r3, #0
 800d80a:	2200      	movs	r2, #0
 800d80c:	932e      	str	r3, [sp, #184]	; 0xb8
 800d80e:	932d      	str	r3, [sp, #180]	; 0xb4
 800d810:	930e      	str	r3, [sp, #56]	; 0x38
 800d812:	2300      	movs	r3, #0
 800d814:	9214      	str	r2, [sp, #80]	; 0x50
 800d816:	9315      	str	r3, [sp, #84]	; 0x54
 800d818:	2300      	movs	r3, #0
 800d81a:	af2f      	add	r7, sp, #188	; 0xbc
 800d81c:	972c      	str	r7, [sp, #176]	; 0xb0
 800d81e:	931f      	str	r3, [sp, #124]	; 0x7c
 800d820:	931e      	str	r3, [sp, #120]	; 0x78
 800d822:	9312      	str	r3, [sp, #72]	; 0x48
 800d824:	931b      	str	r3, [sp, #108]	; 0x6c
 800d826:	931d      	str	r3, [sp, #116]	; 0x74
 800d828:	9317      	str	r3, [sp, #92]	; 0x5c
 800d82a:	9d08      	ldr	r5, [sp, #32]
 800d82c:	782b      	ldrb	r3, [r5, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d002      	beq.n	800d838 <_svfprintf_r+0x84>
 800d832:	2b25      	cmp	r3, #37	; 0x25
 800d834:	d000      	beq.n	800d838 <_svfprintf_r+0x84>
 800d836:	e091      	b.n	800d95c <_svfprintf_r+0x1a8>
 800d838:	9b08      	ldr	r3, [sp, #32]
 800d83a:	1aee      	subs	r6, r5, r3
 800d83c:	429d      	cmp	r5, r3
 800d83e:	d016      	beq.n	800d86e <_svfprintf_r+0xba>
 800d840:	603b      	str	r3, [r7, #0]
 800d842:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d844:	607e      	str	r6, [r7, #4]
 800d846:	199b      	adds	r3, r3, r6
 800d848:	932e      	str	r3, [sp, #184]	; 0xb8
 800d84a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d84c:	3708      	adds	r7, #8
 800d84e:	3301      	adds	r3, #1
 800d850:	932d      	str	r3, [sp, #180]	; 0xb4
 800d852:	2b07      	cmp	r3, #7
 800d854:	dd08      	ble.n	800d868 <_svfprintf_r+0xb4>
 800d856:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d858:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d85a:	aa2c      	add	r2, sp, #176	; 0xb0
 800d85c:	f004 f8c0 	bl	80119e0 <__ssprint_r>
 800d860:	2800      	cmp	r0, #0
 800d862:	d000      	beq.n	800d866 <_svfprintf_r+0xb2>
 800d864:	e1cf      	b.n	800dc06 <_svfprintf_r+0x452>
 800d866:	af2f      	add	r7, sp, #188	; 0xbc
 800d868:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d86a:	199b      	adds	r3, r3, r6
 800d86c:	9317      	str	r3, [sp, #92]	; 0x5c
 800d86e:	782b      	ldrb	r3, [r5, #0]
 800d870:	2b00      	cmp	r3, #0
 800d872:	d101      	bne.n	800d878 <_svfprintf_r+0xc4>
 800d874:	f001 f99e 	bl	800ebb4 <_svfprintf_r+0x1400>
 800d878:	221b      	movs	r2, #27
 800d87a:	2300      	movs	r3, #0
 800d87c:	a91e      	add	r1, sp, #120	; 0x78
 800d87e:	1852      	adds	r2, r2, r1
 800d880:	7013      	strb	r3, [r2, #0]
 800d882:	2201      	movs	r2, #1
 800d884:	001e      	movs	r6, r3
 800d886:	4252      	negs	r2, r2
 800d888:	3501      	adds	r5, #1
 800d88a:	9209      	str	r2, [sp, #36]	; 0x24
 800d88c:	9318      	str	r3, [sp, #96]	; 0x60
 800d88e:	1c6b      	adds	r3, r5, #1
 800d890:	9313      	str	r3, [sp, #76]	; 0x4c
 800d892:	782b      	ldrb	r3, [r5, #0]
 800d894:	930f      	str	r3, [sp, #60]	; 0x3c
 800d896:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d898:	3820      	subs	r0, #32
 800d89a:	285a      	cmp	r0, #90	; 0x5a
 800d89c:	d901      	bls.n	800d8a2 <_svfprintf_r+0xee>
 800d89e:	f000 fe20 	bl	800e4e2 <_svfprintf_r+0xd2e>
 800d8a2:	f7f2 fc41 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d8a6:	0078      	.short	0x0078
 800d8a8:	061e061e 	.word	0x061e061e
 800d8ac:	061e0082 	.word	0x061e0082
 800d8b0:	061e061e 	.word	0x061e061e
 800d8b4:	061e005d 	.word	0x061e005d
 800d8b8:	0084061e 	.word	0x0084061e
 800d8bc:	061e008c 	.word	0x061e008c
 800d8c0:	0091008a 	.word	0x0091008a
 800d8c4:	00b2061e 	.word	0x00b2061e
 800d8c8:	00b400b4 	.word	0x00b400b4
 800d8cc:	00b400b4 	.word	0x00b400b4
 800d8d0:	00b400b4 	.word	0x00b400b4
 800d8d4:	00b400b4 	.word	0x00b400b4
 800d8d8:	061e00b4 	.word	0x061e00b4
 800d8dc:	061e061e 	.word	0x061e061e
 800d8e0:	061e061e 	.word	0x061e061e
 800d8e4:	061e061e 	.word	0x061e061e
 800d8e8:	061e013b 	.word	0x061e013b
 800d8ec:	00f400e0 	.word	0x00f400e0
 800d8f0:	013b013b 	.word	0x013b013b
 800d8f4:	061e013b 	.word	0x061e013b
 800d8f8:	061e061e 	.word	0x061e061e
 800d8fc:	00c7061e 	.word	0x00c7061e
 800d900:	061e061e 	.word	0x061e061e
 800d904:	061e04c7 	.word	0x061e04c7
 800d908:	061e061e 	.word	0x061e061e
 800d90c:	061e050a 	.word	0x061e050a
 800d910:	061e052a 	.word	0x061e052a
 800d914:	055c061e 	.word	0x055c061e
 800d918:	061e061e 	.word	0x061e061e
 800d91c:	061e061e 	.word	0x061e061e
 800d920:	061e061e 	.word	0x061e061e
 800d924:	061e061e 	.word	0x061e061e
 800d928:	061e013b 	.word	0x061e013b
 800d92c:	00f600e0 	.word	0x00f600e0
 800d930:	013b013b 	.word	0x013b013b
 800d934:	00c9013b 	.word	0x00c9013b
 800d938:	00dc00f6 	.word	0x00dc00f6
 800d93c:	00d5061e 	.word	0x00d5061e
 800d940:	04a7061e 	.word	0x04a7061e
 800d944:	04fa04c9 	.word	0x04fa04c9
 800d948:	061e00dc 	.word	0x061e00dc
 800d94c:	0080050a 	.word	0x0080050a
 800d950:	061e052c 	.word	0x061e052c
 800d954:	057c061e 	.word	0x057c061e
 800d958:	0080061e 	.word	0x0080061e
 800d95c:	3501      	adds	r5, #1
 800d95e:	e765      	b.n	800d82c <_svfprintf_r+0x78>
 800d960:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d962:	f002 fcdd 	bl	8010320 <_localeconv_r>
 800d966:	6843      	ldr	r3, [r0, #4]
 800d968:	0018      	movs	r0, r3
 800d96a:	931d      	str	r3, [sp, #116]	; 0x74
 800d96c:	f7f2 fbca 	bl	8000104 <strlen>
 800d970:	901b      	str	r0, [sp, #108]	; 0x6c
 800d972:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d974:	f002 fcd4 	bl	8010320 <_localeconv_r>
 800d978:	6883      	ldr	r3, [r0, #8]
 800d97a:	9312      	str	r3, [sp, #72]	; 0x48
 800d97c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d011      	beq.n	800d9a6 <_svfprintf_r+0x1f2>
 800d982:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d984:	2b00      	cmp	r3, #0
 800d986:	d00e      	beq.n	800d9a6 <_svfprintf_r+0x1f2>
 800d988:	781b      	ldrb	r3, [r3, #0]
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d00b      	beq.n	800d9a6 <_svfprintf_r+0x1f2>
 800d98e:	2380      	movs	r3, #128	; 0x80
 800d990:	00db      	lsls	r3, r3, #3
 800d992:	431e      	orrs	r6, r3
 800d994:	e007      	b.n	800d9a6 <_svfprintf_r+0x1f2>
 800d996:	231b      	movs	r3, #27
 800d998:	aa1e      	add	r2, sp, #120	; 0x78
 800d99a:	189b      	adds	r3, r3, r2
 800d99c:	781a      	ldrb	r2, [r3, #0]
 800d99e:	2a00      	cmp	r2, #0
 800d9a0:	d101      	bne.n	800d9a6 <_svfprintf_r+0x1f2>
 800d9a2:	3220      	adds	r2, #32
 800d9a4:	701a      	strb	r2, [r3, #0]
 800d9a6:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800d9a8:	e771      	b.n	800d88e <_svfprintf_r+0xda>
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	e7f1      	b.n	800d992 <_svfprintf_r+0x1de>
 800d9ae:	cc08      	ldmia	r4!, {r3}
 800d9b0:	9318      	str	r3, [sp, #96]	; 0x60
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	daf7      	bge.n	800d9a6 <_svfprintf_r+0x1f2>
 800d9b6:	425b      	negs	r3, r3
 800d9b8:	9318      	str	r3, [sp, #96]	; 0x60
 800d9ba:	2304      	movs	r3, #4
 800d9bc:	e7e9      	b.n	800d992 <_svfprintf_r+0x1de>
 800d9be:	231b      	movs	r3, #27
 800d9c0:	aa1e      	add	r2, sp, #120	; 0x78
 800d9c2:	189b      	adds	r3, r3, r2
 800d9c4:	222b      	movs	r2, #43	; 0x2b
 800d9c6:	e7ed      	b.n	800d9a4 <_svfprintf_r+0x1f0>
 800d9c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d9ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d9cc:	7812      	ldrb	r2, [r2, #0]
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	920f      	str	r2, [sp, #60]	; 0x3c
 800d9d2:	2a2a      	cmp	r2, #42	; 0x2a
 800d9d4:	d010      	beq.n	800d9f8 <_svfprintf_r+0x244>
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	9209      	str	r2, [sp, #36]	; 0x24
 800d9da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d9dc:	9313      	str	r3, [sp, #76]	; 0x4c
 800d9de:	3a30      	subs	r2, #48	; 0x30
 800d9e0:	2a09      	cmp	r2, #9
 800d9e2:	d900      	bls.n	800d9e6 <_svfprintf_r+0x232>
 800d9e4:	e757      	b.n	800d896 <_svfprintf_r+0xe2>
 800d9e6:	200a      	movs	r0, #10
 800d9e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d9ea:	4341      	muls	r1, r0
 800d9ec:	188a      	adds	r2, r1, r2
 800d9ee:	9209      	str	r2, [sp, #36]	; 0x24
 800d9f0:	781a      	ldrb	r2, [r3, #0]
 800d9f2:	3301      	adds	r3, #1
 800d9f4:	920f      	str	r2, [sp, #60]	; 0x3c
 800d9f6:	e7f0      	b.n	800d9da <_svfprintf_r+0x226>
 800d9f8:	cc04      	ldmia	r4!, {r2}
 800d9fa:	9209      	str	r2, [sp, #36]	; 0x24
 800d9fc:	2a00      	cmp	r2, #0
 800d9fe:	da02      	bge.n	800da06 <_svfprintf_r+0x252>
 800da00:	2201      	movs	r2, #1
 800da02:	4252      	negs	r2, r2
 800da04:	9209      	str	r2, [sp, #36]	; 0x24
 800da06:	9313      	str	r3, [sp, #76]	; 0x4c
 800da08:	e7cd      	b.n	800d9a6 <_svfprintf_r+0x1f2>
 800da0a:	2380      	movs	r3, #128	; 0x80
 800da0c:	e7c1      	b.n	800d992 <_svfprintf_r+0x1de>
 800da0e:	2200      	movs	r2, #0
 800da10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800da12:	9218      	str	r2, [sp, #96]	; 0x60
 800da14:	210a      	movs	r1, #10
 800da16:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800da18:	434a      	muls	r2, r1
 800da1a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800da1c:	3930      	subs	r1, #48	; 0x30
 800da1e:	188a      	adds	r2, r1, r2
 800da20:	9218      	str	r2, [sp, #96]	; 0x60
 800da22:	001a      	movs	r2, r3
 800da24:	7812      	ldrb	r2, [r2, #0]
 800da26:	3301      	adds	r3, #1
 800da28:	920f      	str	r2, [sp, #60]	; 0x3c
 800da2a:	3a30      	subs	r2, #48	; 0x30
 800da2c:	9313      	str	r3, [sp, #76]	; 0x4c
 800da2e:	2a09      	cmp	r2, #9
 800da30:	d9f0      	bls.n	800da14 <_svfprintf_r+0x260>
 800da32:	e730      	b.n	800d896 <_svfprintf_r+0xe2>
 800da34:	2308      	movs	r3, #8
 800da36:	e7ac      	b.n	800d992 <_svfprintf_r+0x1de>
 800da38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	2b68      	cmp	r3, #104	; 0x68
 800da3e:	d105      	bne.n	800da4c <_svfprintf_r+0x298>
 800da40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800da42:	3301      	adds	r3, #1
 800da44:	9313      	str	r3, [sp, #76]	; 0x4c
 800da46:	2380      	movs	r3, #128	; 0x80
 800da48:	009b      	lsls	r3, r3, #2
 800da4a:	e7a2      	b.n	800d992 <_svfprintf_r+0x1de>
 800da4c:	2340      	movs	r3, #64	; 0x40
 800da4e:	e7a0      	b.n	800d992 <_svfprintf_r+0x1de>
 800da50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800da52:	781b      	ldrb	r3, [r3, #0]
 800da54:	2b6c      	cmp	r3, #108	; 0x6c
 800da56:	d104      	bne.n	800da62 <_svfprintf_r+0x2ae>
 800da58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800da5a:	3301      	adds	r3, #1
 800da5c:	9313      	str	r3, [sp, #76]	; 0x4c
 800da5e:	2320      	movs	r3, #32
 800da60:	e797      	b.n	800d992 <_svfprintf_r+0x1de>
 800da62:	2310      	movs	r3, #16
 800da64:	e795      	b.n	800d992 <_svfprintf_r+0x1de>
 800da66:	0021      	movs	r1, r4
 800da68:	c904      	ldmia	r1!, {r2}
 800da6a:	ab3f      	add	r3, sp, #252	; 0xfc
 800da6c:	910d      	str	r1, [sp, #52]	; 0x34
 800da6e:	211b      	movs	r1, #27
 800da70:	701a      	strb	r2, [r3, #0]
 800da72:	2200      	movs	r2, #0
 800da74:	a81e      	add	r0, sp, #120	; 0x78
 800da76:	1809      	adds	r1, r1, r0
 800da78:	700a      	strb	r2, [r1, #0]
 800da7a:	920c      	str	r2, [sp, #48]	; 0x30
 800da7c:	3201      	adds	r2, #1
 800da7e:	9209      	str	r2, [sp, #36]	; 0x24
 800da80:	2200      	movs	r2, #0
 800da82:	9308      	str	r3, [sp, #32]
 800da84:	0015      	movs	r5, r2
 800da86:	9219      	str	r2, [sp, #100]	; 0x64
 800da88:	9210      	str	r2, [sp, #64]	; 0x40
 800da8a:	9211      	str	r2, [sp, #68]	; 0x44
 800da8c:	e1f1      	b.n	800de72 <_svfprintf_r+0x6be>
 800da8e:	2310      	movs	r3, #16
 800da90:	431e      	orrs	r6, r3
 800da92:	06b3      	lsls	r3, r6, #26
 800da94:	d531      	bpl.n	800dafa <_svfprintf_r+0x346>
 800da96:	2307      	movs	r3, #7
 800da98:	3407      	adds	r4, #7
 800da9a:	439c      	bics	r4, r3
 800da9c:	0022      	movs	r2, r4
 800da9e:	ca18      	ldmia	r2!, {r3, r4}
 800daa0:	9306      	str	r3, [sp, #24]
 800daa2:	9407      	str	r4, [sp, #28]
 800daa4:	920d      	str	r2, [sp, #52]	; 0x34
 800daa6:	9a07      	ldr	r2, [sp, #28]
 800daa8:	2301      	movs	r3, #1
 800daaa:	2a00      	cmp	r2, #0
 800daac:	da0b      	bge.n	800dac6 <_svfprintf_r+0x312>
 800daae:	9c06      	ldr	r4, [sp, #24]
 800dab0:	9d07      	ldr	r5, [sp, #28]
 800dab2:	2200      	movs	r2, #0
 800dab4:	4261      	negs	r1, r4
 800dab6:	41aa      	sbcs	r2, r5
 800dab8:	9106      	str	r1, [sp, #24]
 800daba:	9207      	str	r2, [sp, #28]
 800dabc:	221b      	movs	r2, #27
 800dabe:	a91e      	add	r1, sp, #120	; 0x78
 800dac0:	1852      	adds	r2, r2, r1
 800dac2:	212d      	movs	r1, #45	; 0x2d
 800dac4:	7011      	strb	r1, [r2, #0]
 800dac6:	9907      	ldr	r1, [sp, #28]
 800dac8:	9a06      	ldr	r2, [sp, #24]
 800daca:	430a      	orrs	r2, r1
 800dacc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dace:	3101      	adds	r1, #1
 800dad0:	d101      	bne.n	800dad6 <_svfprintf_r+0x322>
 800dad2:	f001 f87b 	bl	800ebcc <_svfprintf_r+0x1418>
 800dad6:	2180      	movs	r1, #128	; 0x80
 800dad8:	0034      	movs	r4, r6
 800dada:	438c      	bics	r4, r1
 800dadc:	2a00      	cmp	r2, #0
 800dade:	d001      	beq.n	800dae4 <_svfprintf_r+0x330>
 800dae0:	f001 f879 	bl	800ebd6 <_svfprintf_r+0x1422>
 800dae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dae6:	2a00      	cmp	r2, #0
 800dae8:	d101      	bne.n	800daee <_svfprintf_r+0x33a>
 800daea:	f000 fcef 	bl	800e4cc <_svfprintf_r+0xd18>
 800daee:	2b01      	cmp	r3, #1
 800daf0:	d001      	beq.n	800daf6 <_svfprintf_r+0x342>
 800daf2:	f001 f874 	bl	800ebde <_svfprintf_r+0x142a>
 800daf6:	f000 fc79 	bl	800e3ec <_svfprintf_r+0xc38>
 800dafa:	0022      	movs	r2, r4
 800dafc:	ca08      	ldmia	r2!, {r3}
 800dafe:	920d      	str	r2, [sp, #52]	; 0x34
 800db00:	06f2      	lsls	r2, r6, #27
 800db02:	d503      	bpl.n	800db0c <_svfprintf_r+0x358>
 800db04:	9306      	str	r3, [sp, #24]
 800db06:	17db      	asrs	r3, r3, #31
 800db08:	9307      	str	r3, [sp, #28]
 800db0a:	e7cc      	b.n	800daa6 <_svfprintf_r+0x2f2>
 800db0c:	0672      	lsls	r2, r6, #25
 800db0e:	d501      	bpl.n	800db14 <_svfprintf_r+0x360>
 800db10:	b21b      	sxth	r3, r3
 800db12:	e7f7      	b.n	800db04 <_svfprintf_r+0x350>
 800db14:	05b2      	lsls	r2, r6, #22
 800db16:	d5f5      	bpl.n	800db04 <_svfprintf_r+0x350>
 800db18:	b25b      	sxtb	r3, r3
 800db1a:	e7f3      	b.n	800db04 <_svfprintf_r+0x350>
 800db1c:	2307      	movs	r3, #7
 800db1e:	3407      	adds	r4, #7
 800db20:	439c      	bics	r4, r3
 800db22:	0022      	movs	r2, r4
 800db24:	ca18      	ldmia	r2!, {r3, r4}
 800db26:	920d      	str	r2, [sp, #52]	; 0x34
 800db28:	2201      	movs	r2, #1
 800db2a:	9314      	str	r3, [sp, #80]	; 0x50
 800db2c:	9415      	str	r4, [sp, #84]	; 0x54
 800db2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db30:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800db32:	005c      	lsls	r4, r3, #1
 800db34:	0864      	lsrs	r4, r4, #1
 800db36:	0028      	movs	r0, r5
 800db38:	0021      	movs	r1, r4
 800db3a:	4b3e      	ldr	r3, [pc, #248]	; (800dc34 <_svfprintf_r+0x480>)
 800db3c:	4252      	negs	r2, r2
 800db3e:	f7f4 fbd9 	bl	80022f4 <__aeabi_dcmpun>
 800db42:	2800      	cmp	r0, #0
 800db44:	d126      	bne.n	800db94 <_svfprintf_r+0x3e0>
 800db46:	2201      	movs	r2, #1
 800db48:	0028      	movs	r0, r5
 800db4a:	0021      	movs	r1, r4
 800db4c:	4b39      	ldr	r3, [pc, #228]	; (800dc34 <_svfprintf_r+0x480>)
 800db4e:	4252      	negs	r2, r2
 800db50:	f7f2 fc8a 	bl	8000468 <__aeabi_dcmple>
 800db54:	2800      	cmp	r0, #0
 800db56:	d11d      	bne.n	800db94 <_svfprintf_r+0x3e0>
 800db58:	9814      	ldr	r0, [sp, #80]	; 0x50
 800db5a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800db5c:	2200      	movs	r2, #0
 800db5e:	2300      	movs	r3, #0
 800db60:	f7f2 fc78 	bl	8000454 <__aeabi_dcmplt>
 800db64:	2800      	cmp	r0, #0
 800db66:	d004      	beq.n	800db72 <_svfprintf_r+0x3be>
 800db68:	231b      	movs	r3, #27
 800db6a:	aa1e      	add	r2, sp, #120	; 0x78
 800db6c:	189b      	adds	r3, r3, r2
 800db6e:	222d      	movs	r2, #45	; 0x2d
 800db70:	701a      	strb	r2, [r3, #0]
 800db72:	4b31      	ldr	r3, [pc, #196]	; (800dc38 <_svfprintf_r+0x484>)
 800db74:	9308      	str	r3, [sp, #32]
 800db76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db78:	2b47      	cmp	r3, #71	; 0x47
 800db7a:	dd01      	ble.n	800db80 <_svfprintf_r+0x3cc>
 800db7c:	4b2f      	ldr	r3, [pc, #188]	; (800dc3c <_svfprintf_r+0x488>)
 800db7e:	9308      	str	r3, [sp, #32]
 800db80:	2380      	movs	r3, #128	; 0x80
 800db82:	439e      	bics	r6, r3
 800db84:	2300      	movs	r3, #0
 800db86:	930c      	str	r3, [sp, #48]	; 0x30
 800db88:	3303      	adds	r3, #3
 800db8a:	9309      	str	r3, [sp, #36]	; 0x24
 800db8c:	2300      	movs	r3, #0
 800db8e:	9319      	str	r3, [sp, #100]	; 0x64
 800db90:	f000 fc78 	bl	800e484 <_svfprintf_r+0xcd0>
 800db94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800db96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800db98:	0010      	movs	r0, r2
 800db9a:	0019      	movs	r1, r3
 800db9c:	f7f4 fbaa 	bl	80022f4 <__aeabi_dcmpun>
 800dba0:	2800      	cmp	r0, #0
 800dba2:	d00e      	beq.n	800dbc2 <_svfprintf_r+0x40e>
 800dba4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	da04      	bge.n	800dbb4 <_svfprintf_r+0x400>
 800dbaa:	231b      	movs	r3, #27
 800dbac:	aa1e      	add	r2, sp, #120	; 0x78
 800dbae:	189b      	adds	r3, r3, r2
 800dbb0:	222d      	movs	r2, #45	; 0x2d
 800dbb2:	701a      	strb	r2, [r3, #0]
 800dbb4:	4b22      	ldr	r3, [pc, #136]	; (800dc40 <_svfprintf_r+0x48c>)
 800dbb6:	9308      	str	r3, [sp, #32]
 800dbb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dbba:	2b47      	cmp	r3, #71	; 0x47
 800dbbc:	dde0      	ble.n	800db80 <_svfprintf_r+0x3cc>
 800dbbe:	4b21      	ldr	r3, [pc, #132]	; (800dc44 <_svfprintf_r+0x490>)
 800dbc0:	e7dd      	b.n	800db7e <_svfprintf_r+0x3ca>
 800dbc2:	2320      	movs	r3, #32
 800dbc4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dbc6:	439a      	bics	r2, r3
 800dbc8:	9210      	str	r2, [sp, #64]	; 0x40
 800dbca:	2a41      	cmp	r2, #65	; 0x41
 800dbcc:	d123      	bne.n	800dc16 <_svfprintf_r+0x462>
 800dbce:	2230      	movs	r2, #48	; 0x30
 800dbd0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dbd2:	ab25      	add	r3, sp, #148	; 0x94
 800dbd4:	701a      	strb	r2, [r3, #0]
 800dbd6:	3248      	adds	r2, #72	; 0x48
 800dbd8:	2961      	cmp	r1, #97	; 0x61
 800dbda:	d000      	beq.n	800dbde <_svfprintf_r+0x42a>
 800dbdc:	3a20      	subs	r2, #32
 800dbde:	705a      	strb	r2, [r3, #1]
 800dbe0:	2302      	movs	r3, #2
 800dbe2:	431e      	orrs	r6, r3
 800dbe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbe6:	2b63      	cmp	r3, #99	; 0x63
 800dbe8:	dd2e      	ble.n	800dc48 <_svfprintf_r+0x494>
 800dbea:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dbec:	1c59      	adds	r1, r3, #1
 800dbee:	f7fd f969 	bl	800aec4 <_malloc_r>
 800dbf2:	9008      	str	r0, [sp, #32]
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	d000      	beq.n	800dbfa <_svfprintf_r+0x446>
 800dbf8:	e216      	b.n	800e028 <_svfprintf_r+0x874>
 800dbfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dbfc:	899a      	ldrh	r2, [r3, #12]
 800dbfe:	2340      	movs	r3, #64	; 0x40
 800dc00:	4313      	orrs	r3, r2
 800dc02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800dc04:	8193      	strh	r3, [r2, #12]
 800dc06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc08:	899b      	ldrh	r3, [r3, #12]
 800dc0a:	065b      	lsls	r3, r3, #25
 800dc0c:	d400      	bmi.n	800dc10 <_svfprintf_r+0x45c>
 800dc0e:	e5f5      	b.n	800d7fc <_svfprintf_r+0x48>
 800dc10:	2301      	movs	r3, #1
 800dc12:	425b      	negs	r3, r3
 800dc14:	e5f1      	b.n	800d7fa <_svfprintf_r+0x46>
 800dc16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc18:	900c      	str	r0, [sp, #48]	; 0x30
 800dc1a:	3301      	adds	r3, #1
 800dc1c:	d100      	bne.n	800dc20 <_svfprintf_r+0x46c>
 800dc1e:	e206      	b.n	800e02e <_svfprintf_r+0x87a>
 800dc20:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc22:	2b47      	cmp	r3, #71	; 0x47
 800dc24:	d114      	bne.n	800dc50 <_svfprintf_r+0x49c>
 800dc26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d111      	bne.n	800dc50 <_svfprintf_r+0x49c>
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	9309      	str	r3, [sp, #36]	; 0x24
 800dc30:	e00e      	b.n	800dc50 <_svfprintf_r+0x49c>
 800dc32:	46c0      	nop			; (mov r8, r8)
 800dc34:	7fefffff 	.word	0x7fefffff
 800dc38:	08014c14 	.word	0x08014c14
 800dc3c:	08014c18 	.word	0x08014c18
 800dc40:	08014c1c 	.word	0x08014c1c
 800dc44:	08014c20 	.word	0x08014c20
 800dc48:	2300      	movs	r3, #0
 800dc4a:	930c      	str	r3, [sp, #48]	; 0x30
 800dc4c:	ab3f      	add	r3, sp, #252	; 0xfc
 800dc4e:	9308      	str	r3, [sp, #32]
 800dc50:	2380      	movs	r3, #128	; 0x80
 800dc52:	005b      	lsls	r3, r3, #1
 800dc54:	4333      	orrs	r3, r6
 800dc56:	931a      	str	r3, [sp, #104]	; 0x68
 800dc58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc5a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	db00      	blt.n	800dc62 <_svfprintf_r+0x4ae>
 800dc60:	e1e7      	b.n	800e032 <_svfprintf_r+0x87e>
 800dc62:	2280      	movs	r2, #128	; 0x80
 800dc64:	0612      	lsls	r2, r2, #24
 800dc66:	4694      	mov	ip, r2
 800dc68:	4463      	add	r3, ip
 800dc6a:	930e      	str	r3, [sp, #56]	; 0x38
 800dc6c:	232d      	movs	r3, #45	; 0x2d
 800dc6e:	9322      	str	r3, [sp, #136]	; 0x88
 800dc70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc72:	2b41      	cmp	r3, #65	; 0x41
 800dc74:	d000      	beq.n	800dc78 <_svfprintf_r+0x4c4>
 800dc76:	e1f5      	b.n	800e064 <_svfprintf_r+0x8b0>
 800dc78:	0028      	movs	r0, r5
 800dc7a:	aa26      	add	r2, sp, #152	; 0x98
 800dc7c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dc7e:	f002 fb73 	bl	8010368 <frexp>
 800dc82:	23ff      	movs	r3, #255	; 0xff
 800dc84:	2200      	movs	r2, #0
 800dc86:	059b      	lsls	r3, r3, #22
 800dc88:	f7f3 fcf0 	bl	800166c <__aeabi_dmul>
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	2300      	movs	r3, #0
 800dc90:	0004      	movs	r4, r0
 800dc92:	000d      	movs	r5, r1
 800dc94:	f7f2 fbd8 	bl	8000448 <__aeabi_dcmpeq>
 800dc98:	2800      	cmp	r0, #0
 800dc9a:	d001      	beq.n	800dca0 <_svfprintf_r+0x4ec>
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	9326      	str	r3, [sp, #152]	; 0x98
 800dca0:	4bda      	ldr	r3, [pc, #872]	; (800e00c <_svfprintf_r+0x858>)
 800dca2:	9319      	str	r3, [sp, #100]	; 0x64
 800dca4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dca6:	2b61      	cmp	r3, #97	; 0x61
 800dca8:	d001      	beq.n	800dcae <_svfprintf_r+0x4fa>
 800dcaa:	4bd9      	ldr	r3, [pc, #868]	; (800e010 <_svfprintf_r+0x85c>)
 800dcac:	9319      	str	r3, [sp, #100]	; 0x64
 800dcae:	9b08      	ldr	r3, [sp, #32]
 800dcb0:	930e      	str	r3, [sp, #56]	; 0x38
 800dcb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcb4:	3b01      	subs	r3, #1
 800dcb6:	9311      	str	r3, [sp, #68]	; 0x44
 800dcb8:	2200      	movs	r2, #0
 800dcba:	4bd6      	ldr	r3, [pc, #856]	; (800e014 <_svfprintf_r+0x860>)
 800dcbc:	0020      	movs	r0, r4
 800dcbe:	0029      	movs	r1, r5
 800dcc0:	f7f3 fcd4 	bl	800166c <__aeabi_dmul>
 800dcc4:	000d      	movs	r5, r1
 800dcc6:	0004      	movs	r4, r0
 800dcc8:	f7f4 fb32 	bl	8002330 <__aeabi_d2iz>
 800dccc:	9021      	str	r0, [sp, #132]	; 0x84
 800dcce:	f7f4 fb65 	bl	800239c <__aeabi_i2d>
 800dcd2:	0002      	movs	r2, r0
 800dcd4:	000b      	movs	r3, r1
 800dcd6:	0020      	movs	r0, r4
 800dcd8:	0029      	movs	r1, r5
 800dcda:	f7f3 ff89 	bl	8001bf0 <__aeabi_dsub>
 800dcde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dce0:	000d      	movs	r5, r1
 800dce2:	001a      	movs	r2, r3
 800dce4:	3201      	adds	r2, #1
 800dce6:	9921      	ldr	r1, [sp, #132]	; 0x84
 800dce8:	920e      	str	r2, [sp, #56]	; 0x38
 800dcea:	9223      	str	r2, [sp, #140]	; 0x8c
 800dcec:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dcee:	0004      	movs	r4, r0
 800dcf0:	5c52      	ldrb	r2, [r2, r1]
 800dcf2:	701a      	strb	r2, [r3, #0]
 800dcf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dcf6:	9320      	str	r3, [sp, #128]	; 0x80
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	d00a      	beq.n	800dd12 <_svfprintf_r+0x55e>
 800dcfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dcfe:	2200      	movs	r2, #0
 800dd00:	3b01      	subs	r3, #1
 800dd02:	9311      	str	r3, [sp, #68]	; 0x44
 800dd04:	0020      	movs	r0, r4
 800dd06:	2300      	movs	r3, #0
 800dd08:	0029      	movs	r1, r5
 800dd0a:	f7f2 fb9d 	bl	8000448 <__aeabi_dcmpeq>
 800dd0e:	2800      	cmp	r0, #0
 800dd10:	d0d2      	beq.n	800dcb8 <_svfprintf_r+0x504>
 800dd12:	2200      	movs	r2, #0
 800dd14:	0020      	movs	r0, r4
 800dd16:	0029      	movs	r1, r5
 800dd18:	4bbf      	ldr	r3, [pc, #764]	; (800e018 <_svfprintf_r+0x864>)
 800dd1a:	f7f2 fbaf 	bl	800047c <__aeabi_dcmpgt>
 800dd1e:	2800      	cmp	r0, #0
 800dd20:	d10c      	bne.n	800dd3c <_svfprintf_r+0x588>
 800dd22:	2200      	movs	r2, #0
 800dd24:	0020      	movs	r0, r4
 800dd26:	0029      	movs	r1, r5
 800dd28:	4bbb      	ldr	r3, [pc, #748]	; (800e018 <_svfprintf_r+0x864>)
 800dd2a:	f7f2 fb8d 	bl	8000448 <__aeabi_dcmpeq>
 800dd2e:	2800      	cmp	r0, #0
 800dd30:	d100      	bne.n	800dd34 <_svfprintf_r+0x580>
 800dd32:	e191      	b.n	800e058 <_svfprintf_r+0x8a4>
 800dd34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dd36:	07db      	lsls	r3, r3, #31
 800dd38:	d400      	bmi.n	800dd3c <_svfprintf_r+0x588>
 800dd3a:	e18d      	b.n	800e058 <_svfprintf_r+0x8a4>
 800dd3c:	2030      	movs	r0, #48	; 0x30
 800dd3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd40:	932a      	str	r3, [sp, #168]	; 0xa8
 800dd42:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dd44:	7bdb      	ldrb	r3, [r3, #15]
 800dd46:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800dd48:	3a01      	subs	r2, #1
 800dd4a:	922a      	str	r2, [sp, #168]	; 0xa8
 800dd4c:	7811      	ldrb	r1, [r2, #0]
 800dd4e:	4299      	cmp	r1, r3
 800dd50:	d100      	bne.n	800dd54 <_svfprintf_r+0x5a0>
 800dd52:	e171      	b.n	800e038 <_svfprintf_r+0x884>
 800dd54:	1c4b      	adds	r3, r1, #1
 800dd56:	b2db      	uxtb	r3, r3
 800dd58:	2939      	cmp	r1, #57	; 0x39
 800dd5a:	d101      	bne.n	800dd60 <_svfprintf_r+0x5ac>
 800dd5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dd5e:	7a9b      	ldrb	r3, [r3, #10]
 800dd60:	7013      	strb	r3, [r2, #0]
 800dd62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dd64:	9a08      	ldr	r2, [sp, #32]
 800dd66:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800dd68:	1a9b      	subs	r3, r3, r2
 800dd6a:	930e      	str	r3, [sp, #56]	; 0x38
 800dd6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dd6e:	2b47      	cmp	r3, #71	; 0x47
 800dd70:	d000      	beq.n	800dd74 <_svfprintf_r+0x5c0>
 800dd72:	e1c4      	b.n	800e0fe <_svfprintf_r+0x94a>
 800dd74:	1ceb      	adds	r3, r5, #3
 800dd76:	db03      	blt.n	800dd80 <_svfprintf_r+0x5cc>
 800dd78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dd7a:	42ab      	cmp	r3, r5
 800dd7c:	db00      	blt.n	800dd80 <_svfprintf_r+0x5cc>
 800dd7e:	e1e6      	b.n	800e14e <_svfprintf_r+0x99a>
 800dd80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd82:	3b02      	subs	r3, #2
 800dd84:	930f      	str	r3, [sp, #60]	; 0x3c
 800dd86:	223c      	movs	r2, #60	; 0x3c
 800dd88:	466b      	mov	r3, sp
 800dd8a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dd8c:	189b      	adds	r3, r3, r2
 800dd8e:	1e6c      	subs	r4, r5, #1
 800dd90:	3a1c      	subs	r2, #28
 800dd92:	2000      	movs	r0, #0
 800dd94:	781b      	ldrb	r3, [r3, #0]
 800dd96:	9426      	str	r4, [sp, #152]	; 0x98
 800dd98:	4391      	bics	r1, r2
 800dd9a:	2941      	cmp	r1, #65	; 0x41
 800dd9c:	d102      	bne.n	800dda4 <_svfprintf_r+0x5f0>
 800dd9e:	330f      	adds	r3, #15
 800dda0:	b2db      	uxtb	r3, r3
 800dda2:	3001      	adds	r0, #1
 800dda4:	a928      	add	r1, sp, #160	; 0xa0
 800dda6:	700b      	strb	r3, [r1, #0]
 800dda8:	232b      	movs	r3, #43	; 0x2b
 800ddaa:	2c00      	cmp	r4, #0
 800ddac:	da02      	bge.n	800ddb4 <_svfprintf_r+0x600>
 800ddae:	2401      	movs	r4, #1
 800ddb0:	3302      	adds	r3, #2
 800ddb2:	1b64      	subs	r4, r4, r5
 800ddb4:	704b      	strb	r3, [r1, #1]
 800ddb6:	2c09      	cmp	r4, #9
 800ddb8:	dc00      	bgt.n	800ddbc <_svfprintf_r+0x608>
 800ddba:	e1ba      	b.n	800e132 <_svfprintf_r+0x97e>
 800ddbc:	2337      	movs	r3, #55	; 0x37
 800ddbe:	250a      	movs	r5, #10
 800ddc0:	aa1e      	add	r2, sp, #120	; 0x78
 800ddc2:	189b      	adds	r3, r3, r2
 800ddc4:	9310      	str	r3, [sp, #64]	; 0x40
 800ddc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ddc8:	0020      	movs	r0, r4
 800ddca:	9309      	str	r3, [sp, #36]	; 0x24
 800ddcc:	0029      	movs	r1, r5
 800ddce:	3b01      	subs	r3, #1
 800ddd0:	9310      	str	r3, [sp, #64]	; 0x40
 800ddd2:	f7f2 fb23 	bl	800041c <__aeabi_idivmod>
 800ddd6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ddd8:	3130      	adds	r1, #48	; 0x30
 800ddda:	7019      	strb	r1, [r3, #0]
 800dddc:	0020      	movs	r0, r4
 800ddde:	0029      	movs	r1, r5
 800dde0:	9411      	str	r4, [sp, #68]	; 0x44
 800dde2:	f7f2 fa35 	bl	8000250 <__divsi3>
 800dde6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dde8:	0004      	movs	r4, r0
 800ddea:	2b63      	cmp	r3, #99	; 0x63
 800ddec:	dceb      	bgt.n	800ddc6 <_svfprintf_r+0x612>
 800ddee:	222a      	movs	r2, #42	; 0x2a
 800ddf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddf2:	a81e      	add	r0, sp, #120	; 0x78
 800ddf4:	1e99      	subs	r1, r3, #2
 800ddf6:	1812      	adds	r2, r2, r0
 800ddf8:	2037      	movs	r0, #55	; 0x37
 800ddfa:	000b      	movs	r3, r1
 800ddfc:	3430      	adds	r4, #48	; 0x30
 800ddfe:	700c      	strb	r4, [r1, #0]
 800de00:	ac1e      	add	r4, sp, #120	; 0x78
 800de02:	1900      	adds	r0, r0, r4
 800de04:	4283      	cmp	r3, r0
 800de06:	d200      	bcs.n	800de0a <_svfprintf_r+0x656>
 800de08:	e18e      	b.n	800e128 <_svfprintf_r+0x974>
 800de0a:	2300      	movs	r3, #0
 800de0c:	4281      	cmp	r1, r0
 800de0e:	d804      	bhi.n	800de1a <_svfprintf_r+0x666>
 800de10:	aa1e      	add	r2, sp, #120	; 0x78
 800de12:	3339      	adds	r3, #57	; 0x39
 800de14:	189b      	adds	r3, r3, r2
 800de16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de18:	1a9b      	subs	r3, r3, r2
 800de1a:	222a      	movs	r2, #42	; 0x2a
 800de1c:	a91e      	add	r1, sp, #120	; 0x78
 800de1e:	1852      	adds	r2, r2, r1
 800de20:	18d3      	adds	r3, r2, r3
 800de22:	aa28      	add	r2, sp, #160	; 0xa0
 800de24:	1a9b      	subs	r3, r3, r2
 800de26:	931e      	str	r3, [sp, #120]	; 0x78
 800de28:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800de2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de2c:	4694      	mov	ip, r2
 800de2e:	4463      	add	r3, ip
 800de30:	9309      	str	r3, [sp, #36]	; 0x24
 800de32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de34:	2b01      	cmp	r3, #1
 800de36:	dc01      	bgt.n	800de3c <_svfprintf_r+0x688>
 800de38:	07f3      	lsls	r3, r6, #31
 800de3a:	d504      	bpl.n	800de46 <_svfprintf_r+0x692>
 800de3c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800de3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de40:	4694      	mov	ip, r2
 800de42:	4463      	add	r3, ip
 800de44:	9309      	str	r3, [sp, #36]	; 0x24
 800de46:	2280      	movs	r2, #128	; 0x80
 800de48:	4b74      	ldr	r3, [pc, #464]	; (800e01c <_svfprintf_r+0x868>)
 800de4a:	0052      	lsls	r2, r2, #1
 800de4c:	4033      	ands	r3, r6
 800de4e:	431a      	orrs	r2, r3
 800de50:	2300      	movs	r3, #0
 800de52:	001d      	movs	r5, r3
 800de54:	921a      	str	r2, [sp, #104]	; 0x68
 800de56:	9310      	str	r3, [sp, #64]	; 0x40
 800de58:	9311      	str	r3, [sp, #68]	; 0x44
 800de5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800de5c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800de5e:	9319      	str	r3, [sp, #100]	; 0x64
 800de60:	2b00      	cmp	r3, #0
 800de62:	d006      	beq.n	800de72 <_svfprintf_r+0x6be>
 800de64:	231b      	movs	r3, #27
 800de66:	aa1e      	add	r2, sp, #120	; 0x78
 800de68:	189b      	adds	r3, r3, r2
 800de6a:	222d      	movs	r2, #45	; 0x2d
 800de6c:	701a      	strb	r2, [r3, #0]
 800de6e:	2300      	movs	r3, #0
 800de70:	9319      	str	r3, [sp, #100]	; 0x64
 800de72:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800de74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de76:	931a      	str	r3, [sp, #104]	; 0x68
 800de78:	4293      	cmp	r3, r2
 800de7a:	da00      	bge.n	800de7e <_svfprintf_r+0x6ca>
 800de7c:	921a      	str	r2, [sp, #104]	; 0x68
 800de7e:	231b      	movs	r3, #27
 800de80:	aa1e      	add	r2, sp, #120	; 0x78
 800de82:	189b      	adds	r3, r3, r2
 800de84:	781b      	ldrb	r3, [r3, #0]
 800de86:	1e5a      	subs	r2, r3, #1
 800de88:	4193      	sbcs	r3, r2
 800de8a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800de8c:	18d3      	adds	r3, r2, r3
 800de8e:	931a      	str	r3, [sp, #104]	; 0x68
 800de90:	0032      	movs	r2, r6
 800de92:	2302      	movs	r3, #2
 800de94:	401a      	ands	r2, r3
 800de96:	9220      	str	r2, [sp, #128]	; 0x80
 800de98:	421e      	tst	r6, r3
 800de9a:	d002      	beq.n	800dea2 <_svfprintf_r+0x6ee>
 800de9c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800de9e:	3302      	adds	r3, #2
 800dea0:	931a      	str	r3, [sp, #104]	; 0x68
 800dea2:	2384      	movs	r3, #132	; 0x84
 800dea4:	0032      	movs	r2, r6
 800dea6:	401a      	ands	r2, r3
 800dea8:	9221      	str	r2, [sp, #132]	; 0x84
 800deaa:	421e      	tst	r6, r3
 800deac:	d11f      	bne.n	800deee <_svfprintf_r+0x73a>
 800deae:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800deb0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800deb2:	1a9c      	subs	r4, r3, r2
 800deb4:	2c00      	cmp	r4, #0
 800deb6:	dd1a      	ble.n	800deee <_svfprintf_r+0x73a>
 800deb8:	0039      	movs	r1, r7
 800deba:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800debc:	4858      	ldr	r0, [pc, #352]	; (800e020 <_svfprintf_r+0x86c>)
 800debe:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dec0:	3301      	adds	r3, #1
 800dec2:	3108      	adds	r1, #8
 800dec4:	6038      	str	r0, [r7, #0]
 800dec6:	2c10      	cmp	r4, #16
 800dec8:	dd00      	ble.n	800decc <_svfprintf_r+0x718>
 800deca:	e31c      	b.n	800e506 <_svfprintf_r+0xd52>
 800decc:	607c      	str	r4, [r7, #4]
 800dece:	18a4      	adds	r4, r4, r2
 800ded0:	000f      	movs	r7, r1
 800ded2:	942e      	str	r4, [sp, #184]	; 0xb8
 800ded4:	932d      	str	r3, [sp, #180]	; 0xb4
 800ded6:	2b07      	cmp	r3, #7
 800ded8:	dd09      	ble.n	800deee <_svfprintf_r+0x73a>
 800deda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dedc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dede:	aa2c      	add	r2, sp, #176	; 0xb0
 800dee0:	f003 fd7e 	bl	80119e0 <__ssprint_r>
 800dee4:	2800      	cmp	r0, #0
 800dee6:	d001      	beq.n	800deec <_svfprintf_r+0x738>
 800dee8:	f000 fe43 	bl	800eb72 <_svfprintf_r+0x13be>
 800deec:	af2f      	add	r7, sp, #188	; 0xbc
 800deee:	221b      	movs	r2, #27
 800def0:	a91e      	add	r1, sp, #120	; 0x78
 800def2:	1852      	adds	r2, r2, r1
 800def4:	7811      	ldrb	r1, [r2, #0]
 800def6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800def8:	2900      	cmp	r1, #0
 800defa:	d014      	beq.n	800df26 <_svfprintf_r+0x772>
 800defc:	603a      	str	r2, [r7, #0]
 800defe:	2201      	movs	r2, #1
 800df00:	189b      	adds	r3, r3, r2
 800df02:	932e      	str	r3, [sp, #184]	; 0xb8
 800df04:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df06:	607a      	str	r2, [r7, #4]
 800df08:	189b      	adds	r3, r3, r2
 800df0a:	932d      	str	r3, [sp, #180]	; 0xb4
 800df0c:	3708      	adds	r7, #8
 800df0e:	2b07      	cmp	r3, #7
 800df10:	dd09      	ble.n	800df26 <_svfprintf_r+0x772>
 800df12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df14:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df16:	aa2c      	add	r2, sp, #176	; 0xb0
 800df18:	f003 fd62 	bl	80119e0 <__ssprint_r>
 800df1c:	2800      	cmp	r0, #0
 800df1e:	d001      	beq.n	800df24 <_svfprintf_r+0x770>
 800df20:	f000 fe27 	bl	800eb72 <_svfprintf_r+0x13be>
 800df24:	af2f      	add	r7, sp, #188	; 0xbc
 800df26:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800df28:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800df2a:	2a00      	cmp	r2, #0
 800df2c:	d015      	beq.n	800df5a <_svfprintf_r+0x7a6>
 800df2e:	aa25      	add	r2, sp, #148	; 0x94
 800df30:	603a      	str	r2, [r7, #0]
 800df32:	2202      	movs	r2, #2
 800df34:	189b      	adds	r3, r3, r2
 800df36:	932e      	str	r3, [sp, #184]	; 0xb8
 800df38:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df3a:	607a      	str	r2, [r7, #4]
 800df3c:	3301      	adds	r3, #1
 800df3e:	932d      	str	r3, [sp, #180]	; 0xb4
 800df40:	3708      	adds	r7, #8
 800df42:	2b07      	cmp	r3, #7
 800df44:	dd09      	ble.n	800df5a <_svfprintf_r+0x7a6>
 800df46:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df48:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df4a:	aa2c      	add	r2, sp, #176	; 0xb0
 800df4c:	f003 fd48 	bl	80119e0 <__ssprint_r>
 800df50:	2800      	cmp	r0, #0
 800df52:	d001      	beq.n	800df58 <_svfprintf_r+0x7a4>
 800df54:	f000 fe0d 	bl	800eb72 <_svfprintf_r+0x13be>
 800df58:	af2f      	add	r7, sp, #188	; 0xbc
 800df5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800df5c:	2b80      	cmp	r3, #128	; 0x80
 800df5e:	d11f      	bne.n	800dfa0 <_svfprintf_r+0x7ec>
 800df60:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800df62:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800df64:	1a9c      	subs	r4, r3, r2
 800df66:	2c00      	cmp	r4, #0
 800df68:	dd1a      	ble.n	800dfa0 <_svfprintf_r+0x7ec>
 800df6a:	0039      	movs	r1, r7
 800df6c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800df6e:	482d      	ldr	r0, [pc, #180]	; (800e024 <_svfprintf_r+0x870>)
 800df70:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800df72:	3301      	adds	r3, #1
 800df74:	3108      	adds	r1, #8
 800df76:	6038      	str	r0, [r7, #0]
 800df78:	2c10      	cmp	r4, #16
 800df7a:	dd00      	ble.n	800df7e <_svfprintf_r+0x7ca>
 800df7c:	e2d6      	b.n	800e52c <_svfprintf_r+0xd78>
 800df7e:	607c      	str	r4, [r7, #4]
 800df80:	18a4      	adds	r4, r4, r2
 800df82:	000f      	movs	r7, r1
 800df84:	942e      	str	r4, [sp, #184]	; 0xb8
 800df86:	932d      	str	r3, [sp, #180]	; 0xb4
 800df88:	2b07      	cmp	r3, #7
 800df8a:	dd09      	ble.n	800dfa0 <_svfprintf_r+0x7ec>
 800df8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800df8e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df90:	aa2c      	add	r2, sp, #176	; 0xb0
 800df92:	f003 fd25 	bl	80119e0 <__ssprint_r>
 800df96:	2800      	cmp	r0, #0
 800df98:	d001      	beq.n	800df9e <_svfprintf_r+0x7ea>
 800df9a:	f000 fdea 	bl	800eb72 <_svfprintf_r+0x13be>
 800df9e:	af2f      	add	r7, sp, #188	; 0xbc
 800dfa0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dfa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfa4:	1a9c      	subs	r4, r3, r2
 800dfa6:	2c00      	cmp	r4, #0
 800dfa8:	dd1a      	ble.n	800dfe0 <_svfprintf_r+0x82c>
 800dfaa:	0039      	movs	r1, r7
 800dfac:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dfae:	481d      	ldr	r0, [pc, #116]	; (800e024 <_svfprintf_r+0x870>)
 800dfb0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dfb2:	3301      	adds	r3, #1
 800dfb4:	3108      	adds	r1, #8
 800dfb6:	6038      	str	r0, [r7, #0]
 800dfb8:	2c10      	cmp	r4, #16
 800dfba:	dd00      	ble.n	800dfbe <_svfprintf_r+0x80a>
 800dfbc:	e2c9      	b.n	800e552 <_svfprintf_r+0xd9e>
 800dfbe:	18a2      	adds	r2, r4, r2
 800dfc0:	607c      	str	r4, [r7, #4]
 800dfc2:	922e      	str	r2, [sp, #184]	; 0xb8
 800dfc4:	000f      	movs	r7, r1
 800dfc6:	932d      	str	r3, [sp, #180]	; 0xb4
 800dfc8:	2b07      	cmp	r3, #7
 800dfca:	dd09      	ble.n	800dfe0 <_svfprintf_r+0x82c>
 800dfcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dfce:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dfd0:	aa2c      	add	r2, sp, #176	; 0xb0
 800dfd2:	f003 fd05 	bl	80119e0 <__ssprint_r>
 800dfd6:	2800      	cmp	r0, #0
 800dfd8:	d001      	beq.n	800dfde <_svfprintf_r+0x82a>
 800dfda:	f000 fdca 	bl	800eb72 <_svfprintf_r+0x13be>
 800dfde:	af2f      	add	r7, sp, #188	; 0xbc
 800dfe0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dfe2:	9319      	str	r3, [sp, #100]	; 0x64
 800dfe4:	05f3      	lsls	r3, r6, #23
 800dfe6:	d500      	bpl.n	800dfea <_svfprintf_r+0x836>
 800dfe8:	e2ce      	b.n	800e588 <_svfprintf_r+0xdd4>
 800dfea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfec:	9b08      	ldr	r3, [sp, #32]
 800dfee:	4694      	mov	ip, r2
 800dff0:	603b      	str	r3, [r7, #0]
 800dff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dff4:	607b      	str	r3, [r7, #4]
 800dff6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dff8:	4463      	add	r3, ip
 800dffa:	932e      	str	r3, [sp, #184]	; 0xb8
 800dffc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dffe:	3301      	adds	r3, #1
 800e000:	932d      	str	r3, [sp, #180]	; 0xb4
 800e002:	2b07      	cmp	r3, #7
 800e004:	dd00      	ble.n	800e008 <_svfprintf_r+0x854>
 800e006:	e3a3      	b.n	800e750 <_svfprintf_r+0xf9c>
 800e008:	3708      	adds	r7, #8
 800e00a:	e301      	b.n	800e610 <_svfprintf_r+0xe5c>
 800e00c:	08014c24 	.word	0x08014c24
 800e010:	08014c35 	.word	0x08014c35
 800e014:	40300000 	.word	0x40300000
 800e018:	3fe00000 	.word	0x3fe00000
 800e01c:	fffffbff 	.word	0xfffffbff
 800e020:	08014c48 	.word	0x08014c48
 800e024:	08014c58 	.word	0x08014c58
 800e028:	9b08      	ldr	r3, [sp, #32]
 800e02a:	930c      	str	r3, [sp, #48]	; 0x30
 800e02c:	e610      	b.n	800dc50 <_svfprintf_r+0x49c>
 800e02e:	2306      	movs	r3, #6
 800e030:	e5fd      	b.n	800dc2e <_svfprintf_r+0x47a>
 800e032:	930e      	str	r3, [sp, #56]	; 0x38
 800e034:	2300      	movs	r3, #0
 800e036:	e61a      	b.n	800dc6e <_svfprintf_r+0x4ba>
 800e038:	7010      	strb	r0, [r2, #0]
 800e03a:	e684      	b.n	800dd46 <_svfprintf_r+0x592>
 800e03c:	7018      	strb	r0, [r3, #0]
 800e03e:	3301      	adds	r3, #1
 800e040:	1aca      	subs	r2, r1, r3
 800e042:	d5fb      	bpl.n	800e03c <_svfprintf_r+0x888>
 800e044:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e046:	2300      	movs	r3, #0
 800e048:	3201      	adds	r2, #1
 800e04a:	db01      	blt.n	800e050 <_svfprintf_r+0x89c>
 800e04c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800e04e:	3301      	adds	r3, #1
 800e050:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e052:	18d3      	adds	r3, r2, r3
 800e054:	9323      	str	r3, [sp, #140]	; 0x8c
 800e056:	e684      	b.n	800dd62 <_svfprintf_r+0x5ae>
 800e058:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e05a:	9920      	ldr	r1, [sp, #128]	; 0x80
 800e05c:	2030      	movs	r0, #48	; 0x30
 800e05e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e060:	1851      	adds	r1, r2, r1
 800e062:	e7ed      	b.n	800e040 <_svfprintf_r+0x88c>
 800e064:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e066:	2303      	movs	r3, #3
 800e068:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e06a:	2a46      	cmp	r2, #70	; 0x46
 800e06c:	d006      	beq.n	800e07c <_svfprintf_r+0x8c8>
 800e06e:	0014      	movs	r4, r2
 800e070:	3c45      	subs	r4, #69	; 0x45
 800e072:	4262      	negs	r2, r4
 800e074:	4154      	adcs	r4, r2
 800e076:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e078:	3b01      	subs	r3, #1
 800e07a:	1914      	adds	r4, r2, r4
 800e07c:	aa2a      	add	r2, sp, #168	; 0xa8
 800e07e:	9204      	str	r2, [sp, #16]
 800e080:	aa27      	add	r2, sp, #156	; 0x9c
 800e082:	9203      	str	r2, [sp, #12]
 800e084:	aa26      	add	r2, sp, #152	; 0x98
 800e086:	9202      	str	r2, [sp, #8]
 800e088:	9300      	str	r3, [sp, #0]
 800e08a:	002a      	movs	r2, r5
 800e08c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e08e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e090:	9401      	str	r4, [sp, #4]
 800e092:	f002 fad7 	bl	8010644 <_dtoa_r>
 800e096:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e098:	9008      	str	r0, [sp, #32]
 800e09a:	2b47      	cmp	r3, #71	; 0x47
 800e09c:	d103      	bne.n	800e0a6 <_svfprintf_r+0x8f2>
 800e09e:	07f3      	lsls	r3, r6, #31
 800e0a0:	d401      	bmi.n	800e0a6 <_svfprintf_r+0x8f2>
 800e0a2:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800e0a4:	e65e      	b.n	800dd64 <_svfprintf_r+0x5b0>
 800e0a6:	9b08      	ldr	r3, [sp, #32]
 800e0a8:	191b      	adds	r3, r3, r4
 800e0aa:	9311      	str	r3, [sp, #68]	; 0x44
 800e0ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e0ae:	2b46      	cmp	r3, #70	; 0x46
 800e0b0:	d112      	bne.n	800e0d8 <_svfprintf_r+0x924>
 800e0b2:	9b08      	ldr	r3, [sp, #32]
 800e0b4:	781b      	ldrb	r3, [r3, #0]
 800e0b6:	2b30      	cmp	r3, #48	; 0x30
 800e0b8:	d10a      	bne.n	800e0d0 <_svfprintf_r+0x91c>
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	2300      	movs	r3, #0
 800e0be:	0028      	movs	r0, r5
 800e0c0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e0c2:	f7f2 f9c1 	bl	8000448 <__aeabi_dcmpeq>
 800e0c6:	2800      	cmp	r0, #0
 800e0c8:	d102      	bne.n	800e0d0 <_svfprintf_r+0x91c>
 800e0ca:	2301      	movs	r3, #1
 800e0cc:	1b1b      	subs	r3, r3, r4
 800e0ce:	9326      	str	r3, [sp, #152]	; 0x98
 800e0d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e0d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e0d4:	18d3      	adds	r3, r2, r3
 800e0d6:	9311      	str	r3, [sp, #68]	; 0x44
 800e0d8:	2200      	movs	r2, #0
 800e0da:	2300      	movs	r3, #0
 800e0dc:	0028      	movs	r0, r5
 800e0de:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e0e0:	f7f2 f9b2 	bl	8000448 <__aeabi_dcmpeq>
 800e0e4:	2800      	cmp	r0, #0
 800e0e6:	d001      	beq.n	800e0ec <_svfprintf_r+0x938>
 800e0e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e0ea:	932a      	str	r3, [sp, #168]	; 0xa8
 800e0ec:	2230      	movs	r2, #48	; 0x30
 800e0ee:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800e0f0:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e0f2:	4299      	cmp	r1, r3
 800e0f4:	d9d5      	bls.n	800e0a2 <_svfprintf_r+0x8ee>
 800e0f6:	1c59      	adds	r1, r3, #1
 800e0f8:	912a      	str	r1, [sp, #168]	; 0xa8
 800e0fa:	701a      	strb	r2, [r3, #0]
 800e0fc:	e7f7      	b.n	800e0ee <_svfprintf_r+0x93a>
 800e0fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e100:	2b46      	cmp	r3, #70	; 0x46
 800e102:	d000      	beq.n	800e106 <_svfprintf_r+0x952>
 800e104:	e63f      	b.n	800dd86 <_svfprintf_r+0x5d2>
 800e106:	2201      	movs	r2, #1
 800e108:	0033      	movs	r3, r6
 800e10a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e10c:	4013      	ands	r3, r2
 800e10e:	430b      	orrs	r3, r1
 800e110:	2d00      	cmp	r5, #0
 800e112:	dd2c      	ble.n	800e16e <_svfprintf_r+0x9ba>
 800e114:	2b00      	cmp	r3, #0
 800e116:	d046      	beq.n	800e1a6 <_svfprintf_r+0x9f2>
 800e118:	000a      	movs	r2, r1
 800e11a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e11c:	18eb      	adds	r3, r5, r3
 800e11e:	18d3      	adds	r3, r2, r3
 800e120:	9309      	str	r3, [sp, #36]	; 0x24
 800e122:	2366      	movs	r3, #102	; 0x66
 800e124:	930f      	str	r3, [sp, #60]	; 0x3c
 800e126:	e030      	b.n	800e18a <_svfprintf_r+0x9d6>
 800e128:	781c      	ldrb	r4, [r3, #0]
 800e12a:	3301      	adds	r3, #1
 800e12c:	7014      	strb	r4, [r2, #0]
 800e12e:	3201      	adds	r2, #1
 800e130:	e668      	b.n	800de04 <_svfprintf_r+0x650>
 800e132:	222a      	movs	r2, #42	; 0x2a
 800e134:	ab1e      	add	r3, sp, #120	; 0x78
 800e136:	18d2      	adds	r2, r2, r3
 800e138:	2800      	cmp	r0, #0
 800e13a:	d104      	bne.n	800e146 <_svfprintf_r+0x992>
 800e13c:	2330      	movs	r3, #48	; 0x30
 800e13e:	222b      	movs	r2, #43	; 0x2b
 800e140:	708b      	strb	r3, [r1, #2]
 800e142:	ab1e      	add	r3, sp, #120	; 0x78
 800e144:	18d2      	adds	r2, r2, r3
 800e146:	3430      	adds	r4, #48	; 0x30
 800e148:	1c53      	adds	r3, r2, #1
 800e14a:	7014      	strb	r4, [r2, #0]
 800e14c:	e669      	b.n	800de22 <_svfprintf_r+0x66e>
 800e14e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e150:	42ab      	cmp	r3, r5
 800e152:	dd12      	ble.n	800e17a <_svfprintf_r+0x9c6>
 800e154:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e156:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e158:	4694      	mov	ip, r2
 800e15a:	4463      	add	r3, ip
 800e15c:	9309      	str	r3, [sp, #36]	; 0x24
 800e15e:	2367      	movs	r3, #103	; 0x67
 800e160:	930f      	str	r3, [sp, #60]	; 0x3c
 800e162:	2d00      	cmp	r5, #0
 800e164:	dc11      	bgt.n	800e18a <_svfprintf_r+0x9d6>
 800e166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e168:	1b5b      	subs	r3, r3, r5
 800e16a:	3301      	adds	r3, #1
 800e16c:	e00c      	b.n	800e188 <_svfprintf_r+0x9d4>
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d01b      	beq.n	800e1aa <_svfprintf_r+0x9f6>
 800e172:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e174:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e176:	3301      	adds	r3, #1
 800e178:	e7d1      	b.n	800e11e <_svfprintf_r+0x96a>
 800e17a:	2367      	movs	r3, #103	; 0x67
 800e17c:	9509      	str	r5, [sp, #36]	; 0x24
 800e17e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e180:	07f3      	lsls	r3, r6, #31
 800e182:	d502      	bpl.n	800e18a <_svfprintf_r+0x9d6>
 800e184:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e186:	18eb      	adds	r3, r5, r3
 800e188:	9309      	str	r3, [sp, #36]	; 0x24
 800e18a:	2380      	movs	r3, #128	; 0x80
 800e18c:	0032      	movs	r2, r6
 800e18e:	00db      	lsls	r3, r3, #3
 800e190:	401a      	ands	r2, r3
 800e192:	9211      	str	r2, [sp, #68]	; 0x44
 800e194:	2200      	movs	r2, #0
 800e196:	9210      	str	r2, [sp, #64]	; 0x40
 800e198:	421e      	tst	r6, r3
 800e19a:	d100      	bne.n	800e19e <_svfprintf_r+0x9ea>
 800e19c:	e65d      	b.n	800de5a <_svfprintf_r+0x6a6>
 800e19e:	4295      	cmp	r5, r2
 800e1a0:	dc25      	bgt.n	800e1ee <_svfprintf_r+0xa3a>
 800e1a2:	9211      	str	r2, [sp, #68]	; 0x44
 800e1a4:	e659      	b.n	800de5a <_svfprintf_r+0x6a6>
 800e1a6:	9509      	str	r5, [sp, #36]	; 0x24
 800e1a8:	e7bb      	b.n	800e122 <_svfprintf_r+0x96e>
 800e1aa:	2366      	movs	r3, #102	; 0x66
 800e1ac:	9209      	str	r2, [sp, #36]	; 0x24
 800e1ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800e1b0:	e7eb      	b.n	800e18a <_svfprintf_r+0x9d6>
 800e1b2:	42ab      	cmp	r3, r5
 800e1b4:	da0e      	bge.n	800e1d4 <_svfprintf_r+0xa20>
 800e1b6:	1aed      	subs	r5, r5, r3
 800e1b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e1ba:	785b      	ldrb	r3, [r3, #1]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d012      	beq.n	800e1e6 <_svfprintf_r+0xa32>
 800e1c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e1c2:	3301      	adds	r3, #1
 800e1c4:	9311      	str	r3, [sp, #68]	; 0x44
 800e1c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e1c8:	3301      	adds	r3, #1
 800e1ca:	9312      	str	r3, [sp, #72]	; 0x48
 800e1cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e1ce:	781b      	ldrb	r3, [r3, #0]
 800e1d0:	2bff      	cmp	r3, #255	; 0xff
 800e1d2:	d1ee      	bne.n	800e1b2 <_svfprintf_r+0x9fe>
 800e1d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e1d6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e1d8:	189b      	adds	r3, r3, r2
 800e1da:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e1dc:	4353      	muls	r3, r2
 800e1de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e1e0:	189b      	adds	r3, r3, r2
 800e1e2:	9309      	str	r3, [sp, #36]	; 0x24
 800e1e4:	e639      	b.n	800de5a <_svfprintf_r+0x6a6>
 800e1e6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e1e8:	3301      	adds	r3, #1
 800e1ea:	9310      	str	r3, [sp, #64]	; 0x40
 800e1ec:	e7ee      	b.n	800e1cc <_svfprintf_r+0xa18>
 800e1ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e1f0:	9311      	str	r3, [sp, #68]	; 0x44
 800e1f2:	e7eb      	b.n	800e1cc <_svfprintf_r+0xa18>
 800e1f4:	1d23      	adds	r3, r4, #4
 800e1f6:	930d      	str	r3, [sp, #52]	; 0x34
 800e1f8:	06b3      	lsls	r3, r6, #26
 800e1fa:	d509      	bpl.n	800e210 <_svfprintf_r+0xa5c>
 800e1fc:	6823      	ldr	r3, [r4, #0]
 800e1fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e200:	601a      	str	r2, [r3, #0]
 800e202:	17d2      	asrs	r2, r2, #31
 800e204:	605a      	str	r2, [r3, #4]
 800e206:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e208:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e20a:	9308      	str	r3, [sp, #32]
 800e20c:	f7ff fb0d 	bl	800d82a <_svfprintf_r+0x76>
 800e210:	06f3      	lsls	r3, r6, #27
 800e212:	d503      	bpl.n	800e21c <_svfprintf_r+0xa68>
 800e214:	6823      	ldr	r3, [r4, #0]
 800e216:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e218:	601a      	str	r2, [r3, #0]
 800e21a:	e7f4      	b.n	800e206 <_svfprintf_r+0xa52>
 800e21c:	0673      	lsls	r3, r6, #25
 800e21e:	d503      	bpl.n	800e228 <_svfprintf_r+0xa74>
 800e220:	6823      	ldr	r3, [r4, #0]
 800e222:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e224:	801a      	strh	r2, [r3, #0]
 800e226:	e7ee      	b.n	800e206 <_svfprintf_r+0xa52>
 800e228:	05b6      	lsls	r6, r6, #22
 800e22a:	d5f3      	bpl.n	800e214 <_svfprintf_r+0xa60>
 800e22c:	6823      	ldr	r3, [r4, #0]
 800e22e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e230:	701a      	strb	r2, [r3, #0]
 800e232:	e7e8      	b.n	800e206 <_svfprintf_r+0xa52>
 800e234:	2310      	movs	r3, #16
 800e236:	431e      	orrs	r6, r3
 800e238:	2320      	movs	r3, #32
 800e23a:	0030      	movs	r0, r6
 800e23c:	4018      	ands	r0, r3
 800e23e:	421e      	tst	r6, r3
 800e240:	d00f      	beq.n	800e262 <_svfprintf_r+0xaae>
 800e242:	3b19      	subs	r3, #25
 800e244:	3407      	adds	r4, #7
 800e246:	439c      	bics	r4, r3
 800e248:	0022      	movs	r2, r4
 800e24a:	ca18      	ldmia	r2!, {r3, r4}
 800e24c:	9306      	str	r3, [sp, #24]
 800e24e:	9407      	str	r4, [sp, #28]
 800e250:	920d      	str	r2, [sp, #52]	; 0x34
 800e252:	4bc9      	ldr	r3, [pc, #804]	; (800e578 <_svfprintf_r+0xdc4>)
 800e254:	401e      	ands	r6, r3
 800e256:	2300      	movs	r3, #0
 800e258:	221b      	movs	r2, #27
 800e25a:	a91e      	add	r1, sp, #120	; 0x78
 800e25c:	1852      	adds	r2, r2, r1
 800e25e:	2100      	movs	r1, #0
 800e260:	e430      	b.n	800dac4 <_svfprintf_r+0x310>
 800e262:	0022      	movs	r2, r4
 800e264:	ca08      	ldmia	r2!, {r3}
 800e266:	0031      	movs	r1, r6
 800e268:	920d      	str	r2, [sp, #52]	; 0x34
 800e26a:	2210      	movs	r2, #16
 800e26c:	4011      	ands	r1, r2
 800e26e:	4216      	tst	r6, r2
 800e270:	d002      	beq.n	800e278 <_svfprintf_r+0xac4>
 800e272:	9306      	str	r3, [sp, #24]
 800e274:	9007      	str	r0, [sp, #28]
 800e276:	e7ec      	b.n	800e252 <_svfprintf_r+0xa9e>
 800e278:	2240      	movs	r2, #64	; 0x40
 800e27a:	0030      	movs	r0, r6
 800e27c:	4010      	ands	r0, r2
 800e27e:	4216      	tst	r6, r2
 800e280:	d003      	beq.n	800e28a <_svfprintf_r+0xad6>
 800e282:	b29b      	uxth	r3, r3
 800e284:	9306      	str	r3, [sp, #24]
 800e286:	9107      	str	r1, [sp, #28]
 800e288:	e7e3      	b.n	800e252 <_svfprintf_r+0xa9e>
 800e28a:	2280      	movs	r2, #128	; 0x80
 800e28c:	0031      	movs	r1, r6
 800e28e:	0092      	lsls	r2, r2, #2
 800e290:	4011      	ands	r1, r2
 800e292:	4216      	tst	r6, r2
 800e294:	d0f6      	beq.n	800e284 <_svfprintf_r+0xad0>
 800e296:	b2db      	uxtb	r3, r3
 800e298:	e7eb      	b.n	800e272 <_svfprintf_r+0xabe>
 800e29a:	0023      	movs	r3, r4
 800e29c:	cb04      	ldmia	r3!, {r2}
 800e29e:	49b7      	ldr	r1, [pc, #732]	; (800e57c <_svfprintf_r+0xdc8>)
 800e2a0:	9206      	str	r2, [sp, #24]
 800e2a2:	aa25      	add	r2, sp, #148	; 0x94
 800e2a4:	8011      	strh	r1, [r2, #0]
 800e2a6:	4ab6      	ldr	r2, [pc, #728]	; (800e580 <_svfprintf_r+0xdcc>)
 800e2a8:	930d      	str	r3, [sp, #52]	; 0x34
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	921f      	str	r2, [sp, #124]	; 0x7c
 800e2ae:	2278      	movs	r2, #120	; 0x78
 800e2b0:	9307      	str	r3, [sp, #28]
 800e2b2:	3302      	adds	r3, #2
 800e2b4:	431e      	orrs	r6, r3
 800e2b6:	920f      	str	r2, [sp, #60]	; 0x3c
 800e2b8:	e7ce      	b.n	800e258 <_svfprintf_r+0xaa4>
 800e2ba:	0023      	movs	r3, r4
 800e2bc:	cb04      	ldmia	r3!, {r2}
 800e2be:	2400      	movs	r4, #0
 800e2c0:	930d      	str	r3, [sp, #52]	; 0x34
 800e2c2:	231b      	movs	r3, #27
 800e2c4:	9208      	str	r2, [sp, #32]
 800e2c6:	aa1e      	add	r2, sp, #120	; 0x78
 800e2c8:	189b      	adds	r3, r3, r2
 800e2ca:	701c      	strb	r4, [r3, #0]
 800e2cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2ce:	3301      	adds	r3, #1
 800e2d0:	d00e      	beq.n	800e2f0 <_svfprintf_r+0xb3c>
 800e2d2:	0021      	movs	r1, r4
 800e2d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2d6:	9808      	ldr	r0, [sp, #32]
 800e2d8:	f002 f83a 	bl	8010350 <memchr>
 800e2dc:	900c      	str	r0, [sp, #48]	; 0x30
 800e2de:	42a0      	cmp	r0, r4
 800e2e0:	d100      	bne.n	800e2e4 <_svfprintf_r+0xb30>
 800e2e2:	e10d      	b.n	800e500 <_svfprintf_r+0xd4c>
 800e2e4:	9a08      	ldr	r2, [sp, #32]
 800e2e6:	1a83      	subs	r3, r0, r2
 800e2e8:	9309      	str	r3, [sp, #36]	; 0x24
 800e2ea:	0023      	movs	r3, r4
 800e2ec:	940c      	str	r4, [sp, #48]	; 0x30
 800e2ee:	e44e      	b.n	800db8e <_svfprintf_r+0x3da>
 800e2f0:	9808      	ldr	r0, [sp, #32]
 800e2f2:	f7f1 ff07 	bl	8000104 <strlen>
 800e2f6:	9009      	str	r0, [sp, #36]	; 0x24
 800e2f8:	e7f7      	b.n	800e2ea <_svfprintf_r+0xb36>
 800e2fa:	2310      	movs	r3, #16
 800e2fc:	431e      	orrs	r6, r3
 800e2fe:	2320      	movs	r3, #32
 800e300:	0030      	movs	r0, r6
 800e302:	4018      	ands	r0, r3
 800e304:	421e      	tst	r6, r3
 800e306:	d009      	beq.n	800e31c <_svfprintf_r+0xb68>
 800e308:	3b19      	subs	r3, #25
 800e30a:	3407      	adds	r4, #7
 800e30c:	439c      	bics	r4, r3
 800e30e:	0022      	movs	r2, r4
 800e310:	ca18      	ldmia	r2!, {r3, r4}
 800e312:	9306      	str	r3, [sp, #24]
 800e314:	9407      	str	r4, [sp, #28]
 800e316:	920d      	str	r2, [sp, #52]	; 0x34
 800e318:	2301      	movs	r3, #1
 800e31a:	e79d      	b.n	800e258 <_svfprintf_r+0xaa4>
 800e31c:	0023      	movs	r3, r4
 800e31e:	cb04      	ldmia	r3!, {r2}
 800e320:	0031      	movs	r1, r6
 800e322:	930d      	str	r3, [sp, #52]	; 0x34
 800e324:	2310      	movs	r3, #16
 800e326:	4019      	ands	r1, r3
 800e328:	421e      	tst	r6, r3
 800e32a:	d003      	beq.n	800e334 <_svfprintf_r+0xb80>
 800e32c:	9206      	str	r2, [sp, #24]
 800e32e:	9007      	str	r0, [sp, #28]
 800e330:	3b0f      	subs	r3, #15
 800e332:	e791      	b.n	800e258 <_svfprintf_r+0xaa4>
 800e334:	2340      	movs	r3, #64	; 0x40
 800e336:	0030      	movs	r0, r6
 800e338:	4018      	ands	r0, r3
 800e33a:	421e      	tst	r6, r3
 800e33c:	d003      	beq.n	800e346 <_svfprintf_r+0xb92>
 800e33e:	b293      	uxth	r3, r2
 800e340:	9306      	str	r3, [sp, #24]
 800e342:	9107      	str	r1, [sp, #28]
 800e344:	e7e8      	b.n	800e318 <_svfprintf_r+0xb64>
 800e346:	2380      	movs	r3, #128	; 0x80
 800e348:	0031      	movs	r1, r6
 800e34a:	009b      	lsls	r3, r3, #2
 800e34c:	4019      	ands	r1, r3
 800e34e:	421e      	tst	r6, r3
 800e350:	d003      	beq.n	800e35a <_svfprintf_r+0xba6>
 800e352:	b2d3      	uxtb	r3, r2
 800e354:	9306      	str	r3, [sp, #24]
 800e356:	9007      	str	r0, [sp, #28]
 800e358:	e7de      	b.n	800e318 <_svfprintf_r+0xb64>
 800e35a:	9206      	str	r2, [sp, #24]
 800e35c:	e7f1      	b.n	800e342 <_svfprintf_r+0xb8e>
 800e35e:	4b89      	ldr	r3, [pc, #548]	; (800e584 <_svfprintf_r+0xdd0>)
 800e360:	0030      	movs	r0, r6
 800e362:	931f      	str	r3, [sp, #124]	; 0x7c
 800e364:	2320      	movs	r3, #32
 800e366:	4018      	ands	r0, r3
 800e368:	421e      	tst	r6, r3
 800e36a:	d01a      	beq.n	800e3a2 <_svfprintf_r+0xbee>
 800e36c:	3b19      	subs	r3, #25
 800e36e:	3407      	adds	r4, #7
 800e370:	439c      	bics	r4, r3
 800e372:	0022      	movs	r2, r4
 800e374:	ca18      	ldmia	r2!, {r3, r4}
 800e376:	9306      	str	r3, [sp, #24]
 800e378:	9407      	str	r4, [sp, #28]
 800e37a:	920d      	str	r2, [sp, #52]	; 0x34
 800e37c:	07f3      	lsls	r3, r6, #31
 800e37e:	d50a      	bpl.n	800e396 <_svfprintf_r+0xbe2>
 800e380:	9b06      	ldr	r3, [sp, #24]
 800e382:	9a07      	ldr	r2, [sp, #28]
 800e384:	4313      	orrs	r3, r2
 800e386:	d006      	beq.n	800e396 <_svfprintf_r+0xbe2>
 800e388:	2230      	movs	r2, #48	; 0x30
 800e38a:	ab25      	add	r3, sp, #148	; 0x94
 800e38c:	701a      	strb	r2, [r3, #0]
 800e38e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e390:	705a      	strb	r2, [r3, #1]
 800e392:	2302      	movs	r3, #2
 800e394:	431e      	orrs	r6, r3
 800e396:	4b78      	ldr	r3, [pc, #480]	; (800e578 <_svfprintf_r+0xdc4>)
 800e398:	401e      	ands	r6, r3
 800e39a:	2302      	movs	r3, #2
 800e39c:	e75c      	b.n	800e258 <_svfprintf_r+0xaa4>
 800e39e:	4b78      	ldr	r3, [pc, #480]	; (800e580 <_svfprintf_r+0xdcc>)
 800e3a0:	e7de      	b.n	800e360 <_svfprintf_r+0xbac>
 800e3a2:	0023      	movs	r3, r4
 800e3a4:	cb04      	ldmia	r3!, {r2}
 800e3a6:	0031      	movs	r1, r6
 800e3a8:	930d      	str	r3, [sp, #52]	; 0x34
 800e3aa:	2310      	movs	r3, #16
 800e3ac:	4019      	ands	r1, r3
 800e3ae:	421e      	tst	r6, r3
 800e3b0:	d002      	beq.n	800e3b8 <_svfprintf_r+0xc04>
 800e3b2:	9206      	str	r2, [sp, #24]
 800e3b4:	9007      	str	r0, [sp, #28]
 800e3b6:	e7e1      	b.n	800e37c <_svfprintf_r+0xbc8>
 800e3b8:	2340      	movs	r3, #64	; 0x40
 800e3ba:	0030      	movs	r0, r6
 800e3bc:	4018      	ands	r0, r3
 800e3be:	421e      	tst	r6, r3
 800e3c0:	d003      	beq.n	800e3ca <_svfprintf_r+0xc16>
 800e3c2:	b293      	uxth	r3, r2
 800e3c4:	9306      	str	r3, [sp, #24]
 800e3c6:	9107      	str	r1, [sp, #28]
 800e3c8:	e7d8      	b.n	800e37c <_svfprintf_r+0xbc8>
 800e3ca:	2380      	movs	r3, #128	; 0x80
 800e3cc:	0031      	movs	r1, r6
 800e3ce:	009b      	lsls	r3, r3, #2
 800e3d0:	4019      	ands	r1, r3
 800e3d2:	421e      	tst	r6, r3
 800e3d4:	d002      	beq.n	800e3dc <_svfprintf_r+0xc28>
 800e3d6:	b2d3      	uxtb	r3, r2
 800e3d8:	9306      	str	r3, [sp, #24]
 800e3da:	e7eb      	b.n	800e3b4 <_svfprintf_r+0xc00>
 800e3dc:	9206      	str	r2, [sp, #24]
 800e3de:	e7f2      	b.n	800e3c6 <_svfprintf_r+0xc12>
 800e3e0:	9b07      	ldr	r3, [sp, #28]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d10a      	bne.n	800e3fc <_svfprintf_r+0xc48>
 800e3e6:	9b06      	ldr	r3, [sp, #24]
 800e3e8:	2b09      	cmp	r3, #9
 800e3ea:	d807      	bhi.n	800e3fc <_svfprintf_r+0xc48>
 800e3ec:	23e7      	movs	r3, #231	; 0xe7
 800e3ee:	aa1e      	add	r2, sp, #120	; 0x78
 800e3f0:	189b      	adds	r3, r3, r2
 800e3f2:	9a06      	ldr	r2, [sp, #24]
 800e3f4:	3230      	adds	r2, #48	; 0x30
 800e3f6:	701a      	strb	r2, [r3, #0]
 800e3f8:	f000 fc18 	bl	800ec2c <_svfprintf_r+0x1478>
 800e3fc:	2680      	movs	r6, #128	; 0x80
 800e3fe:	2300      	movs	r3, #0
 800e400:	00f6      	lsls	r6, r6, #3
 800e402:	930e      	str	r3, [sp, #56]	; 0x38
 800e404:	ad58      	add	r5, sp, #352	; 0x160
 800e406:	4026      	ands	r6, r4
 800e408:	220a      	movs	r2, #10
 800e40a:	9806      	ldr	r0, [sp, #24]
 800e40c:	9907      	ldr	r1, [sp, #28]
 800e40e:	2300      	movs	r3, #0
 800e410:	f7f2 f848 	bl	80004a4 <__aeabi_uldivmod>
 800e414:	1e6b      	subs	r3, r5, #1
 800e416:	3230      	adds	r2, #48	; 0x30
 800e418:	9308      	str	r3, [sp, #32]
 800e41a:	701a      	strb	r2, [r3, #0]
 800e41c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e41e:	900c      	str	r0, [sp, #48]	; 0x30
 800e420:	3301      	adds	r3, #1
 800e422:	9110      	str	r1, [sp, #64]	; 0x40
 800e424:	930e      	str	r3, [sp, #56]	; 0x38
 800e426:	2e00      	cmp	r6, #0
 800e428:	d01d      	beq.n	800e466 <_svfprintf_r+0xcb2>
 800e42a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e42c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e42e:	781b      	ldrb	r3, [r3, #0]
 800e430:	429a      	cmp	r2, r3
 800e432:	d118      	bne.n	800e466 <_svfprintf_r+0xcb2>
 800e434:	2aff      	cmp	r2, #255	; 0xff
 800e436:	d016      	beq.n	800e466 <_svfprintf_r+0xcb2>
 800e438:	9b07      	ldr	r3, [sp, #28]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d102      	bne.n	800e444 <_svfprintf_r+0xc90>
 800e43e:	9b06      	ldr	r3, [sp, #24]
 800e440:	2b09      	cmp	r3, #9
 800e442:	d910      	bls.n	800e466 <_svfprintf_r+0xcb2>
 800e444:	9b08      	ldr	r3, [sp, #32]
 800e446:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e448:	991d      	ldr	r1, [sp, #116]	; 0x74
 800e44a:	1a9b      	subs	r3, r3, r2
 800e44c:	0018      	movs	r0, r3
 800e44e:	9308      	str	r3, [sp, #32]
 800e450:	f7fd ffd1 	bl	800c3f6 <strncpy>
 800e454:	2200      	movs	r2, #0
 800e456:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e458:	920e      	str	r2, [sp, #56]	; 0x38
 800e45a:	785b      	ldrb	r3, [r3, #1]
 800e45c:	1e5a      	subs	r2, r3, #1
 800e45e:	4193      	sbcs	r3, r2
 800e460:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e462:	18d3      	adds	r3, r2, r3
 800e464:	9312      	str	r3, [sp, #72]	; 0x48
 800e466:	9b07      	ldr	r3, [sp, #28]
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d10f      	bne.n	800e48c <_svfprintf_r+0xcd8>
 800e46c:	9b06      	ldr	r3, [sp, #24]
 800e46e:	2b09      	cmp	r3, #9
 800e470:	d80c      	bhi.n	800e48c <_svfprintf_r+0xcd8>
 800e472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e474:	9a08      	ldr	r2, [sp, #32]
 800e476:	9319      	str	r3, [sp, #100]	; 0x64
 800e478:	ab58      	add	r3, sp, #352	; 0x160
 800e47a:	1a9b      	subs	r3, r3, r2
 800e47c:	9309      	str	r3, [sp, #36]	; 0x24
 800e47e:	2300      	movs	r3, #0
 800e480:	0026      	movs	r6, r4
 800e482:	930c      	str	r3, [sp, #48]	; 0x30
 800e484:	001d      	movs	r5, r3
 800e486:	9310      	str	r3, [sp, #64]	; 0x40
 800e488:	9311      	str	r3, [sp, #68]	; 0x44
 800e48a:	e4f2      	b.n	800de72 <_svfprintf_r+0x6be>
 800e48c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e48e:	9d08      	ldr	r5, [sp, #32]
 800e490:	9306      	str	r3, [sp, #24]
 800e492:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e494:	9307      	str	r3, [sp, #28]
 800e496:	e7b7      	b.n	800e408 <_svfprintf_r+0xc54>
 800e498:	200f      	movs	r0, #15
 800e49a:	ab58      	add	r3, sp, #352	; 0x160
 800e49c:	9308      	str	r3, [sp, #32]
 800e49e:	9b08      	ldr	r3, [sp, #32]
 800e4a0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e4a2:	3b01      	subs	r3, #1
 800e4a4:	9308      	str	r3, [sp, #32]
 800e4a6:	9b06      	ldr	r3, [sp, #24]
 800e4a8:	4003      	ands	r3, r0
 800e4aa:	5cd3      	ldrb	r3, [r2, r3]
 800e4ac:	9a08      	ldr	r2, [sp, #32]
 800e4ae:	7013      	strb	r3, [r2, #0]
 800e4b0:	9b07      	ldr	r3, [sp, #28]
 800e4b2:	0719      	lsls	r1, r3, #28
 800e4b4:	9b06      	ldr	r3, [sp, #24]
 800e4b6:	091a      	lsrs	r2, r3, #4
 800e4b8:	9b07      	ldr	r3, [sp, #28]
 800e4ba:	4311      	orrs	r1, r2
 800e4bc:	091b      	lsrs	r3, r3, #4
 800e4be:	9307      	str	r3, [sp, #28]
 800e4c0:	000b      	movs	r3, r1
 800e4c2:	9a07      	ldr	r2, [sp, #28]
 800e4c4:	9106      	str	r1, [sp, #24]
 800e4c6:	4313      	orrs	r3, r2
 800e4c8:	d1e9      	bne.n	800e49e <_svfprintf_r+0xcea>
 800e4ca:	e7d2      	b.n	800e472 <_svfprintf_r+0xcbe>
 800e4cc:	aa58      	add	r2, sp, #352	; 0x160
 800e4ce:	9208      	str	r2, [sp, #32]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d1ce      	bne.n	800e472 <_svfprintf_r+0xcbe>
 800e4d4:	07f6      	lsls	r6, r6, #31
 800e4d6:	d5cc      	bpl.n	800e472 <_svfprintf_r+0xcbe>
 800e4d8:	aa1e      	add	r2, sp, #120	; 0x78
 800e4da:	33e7      	adds	r3, #231	; 0xe7
 800e4dc:	189b      	adds	r3, r3, r2
 800e4de:	2230      	movs	r2, #48	; 0x30
 800e4e0:	e789      	b.n	800e3f6 <_svfprintf_r+0xc42>
 800e4e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d100      	bne.n	800e4ea <_svfprintf_r+0xd36>
 800e4e8:	e364      	b.n	800ebb4 <_svfprintf_r+0x1400>
 800e4ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e4ec:	211b      	movs	r1, #27
 800e4ee:	ab3f      	add	r3, sp, #252	; 0xfc
 800e4f0:	701a      	strb	r2, [r3, #0]
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	a81e      	add	r0, sp, #120	; 0x78
 800e4f6:	1809      	adds	r1, r1, r0
 800e4f8:	700a      	strb	r2, [r1, #0]
 800e4fa:	940d      	str	r4, [sp, #52]	; 0x34
 800e4fc:	f7ff fabd 	bl	800da7a <_svfprintf_r+0x2c6>
 800e500:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e502:	f7ff fb44 	bl	800db8e <_svfprintf_r+0x3da>
 800e506:	2010      	movs	r0, #16
 800e508:	1812      	adds	r2, r2, r0
 800e50a:	6078      	str	r0, [r7, #4]
 800e50c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e50e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e510:	2b07      	cmp	r3, #7
 800e512:	dd08      	ble.n	800e526 <_svfprintf_r+0xd72>
 800e514:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e516:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e518:	aa2c      	add	r2, sp, #176	; 0xb0
 800e51a:	f003 fa61 	bl	80119e0 <__ssprint_r>
 800e51e:	2800      	cmp	r0, #0
 800e520:	d000      	beq.n	800e524 <_svfprintf_r+0xd70>
 800e522:	e326      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e524:	a92f      	add	r1, sp, #188	; 0xbc
 800e526:	000f      	movs	r7, r1
 800e528:	3c10      	subs	r4, #16
 800e52a:	e4c5      	b.n	800deb8 <_svfprintf_r+0x704>
 800e52c:	2010      	movs	r0, #16
 800e52e:	1812      	adds	r2, r2, r0
 800e530:	6078      	str	r0, [r7, #4]
 800e532:	922e      	str	r2, [sp, #184]	; 0xb8
 800e534:	932d      	str	r3, [sp, #180]	; 0xb4
 800e536:	2b07      	cmp	r3, #7
 800e538:	dd08      	ble.n	800e54c <_svfprintf_r+0xd98>
 800e53a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e53c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e53e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e540:	f003 fa4e 	bl	80119e0 <__ssprint_r>
 800e544:	2800      	cmp	r0, #0
 800e546:	d000      	beq.n	800e54a <_svfprintf_r+0xd96>
 800e548:	e313      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e54a:	a92f      	add	r1, sp, #188	; 0xbc
 800e54c:	000f      	movs	r7, r1
 800e54e:	3c10      	subs	r4, #16
 800e550:	e50b      	b.n	800df6a <_svfprintf_r+0x7b6>
 800e552:	2010      	movs	r0, #16
 800e554:	1812      	adds	r2, r2, r0
 800e556:	6078      	str	r0, [r7, #4]
 800e558:	922e      	str	r2, [sp, #184]	; 0xb8
 800e55a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e55c:	2b07      	cmp	r3, #7
 800e55e:	dd08      	ble.n	800e572 <_svfprintf_r+0xdbe>
 800e560:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e562:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e564:	aa2c      	add	r2, sp, #176	; 0xb0
 800e566:	f003 fa3b 	bl	80119e0 <__ssprint_r>
 800e56a:	2800      	cmp	r0, #0
 800e56c:	d000      	beq.n	800e570 <_svfprintf_r+0xdbc>
 800e56e:	e300      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e570:	a92f      	add	r1, sp, #188	; 0xbc
 800e572:	000f      	movs	r7, r1
 800e574:	3c10      	subs	r4, #16
 800e576:	e518      	b.n	800dfaa <_svfprintf_r+0x7f6>
 800e578:	fffffbff 	.word	0xfffffbff
 800e57c:	00007830 	.word	0x00007830
 800e580:	08014c24 	.word	0x08014c24
 800e584:	08014c35 	.word	0x08014c35
 800e588:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e58a:	2b65      	cmp	r3, #101	; 0x65
 800e58c:	dc00      	bgt.n	800e590 <_svfprintf_r+0xddc>
 800e58e:	e241      	b.n	800ea14 <_svfprintf_r+0x1260>
 800e590:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e592:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e594:	2200      	movs	r2, #0
 800e596:	2300      	movs	r3, #0
 800e598:	f7f1 ff56 	bl	8000448 <__aeabi_dcmpeq>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	d077      	beq.n	800e690 <_svfprintf_r+0xedc>
 800e5a0:	4bca      	ldr	r3, [pc, #808]	; (800e8cc <_svfprintf_r+0x1118>)
 800e5a2:	603b      	str	r3, [r7, #0]
 800e5a4:	2301      	movs	r3, #1
 800e5a6:	607b      	str	r3, [r7, #4]
 800e5a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e5aa:	3708      	adds	r7, #8
 800e5ac:	3301      	adds	r3, #1
 800e5ae:	932e      	str	r3, [sp, #184]	; 0xb8
 800e5b0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e5b2:	3301      	adds	r3, #1
 800e5b4:	932d      	str	r3, [sp, #180]	; 0xb4
 800e5b6:	2b07      	cmp	r3, #7
 800e5b8:	dd08      	ble.n	800e5cc <_svfprintf_r+0xe18>
 800e5ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5be:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5c0:	f003 fa0e 	bl	80119e0 <__ssprint_r>
 800e5c4:	2800      	cmp	r0, #0
 800e5c6:	d000      	beq.n	800e5ca <_svfprintf_r+0xe16>
 800e5c8:	e2d3      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e5ca:	af2f      	add	r7, sp, #188	; 0xbc
 800e5cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e5ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e5d0:	4293      	cmp	r3, r2
 800e5d2:	db01      	blt.n	800e5d8 <_svfprintf_r+0xe24>
 800e5d4:	07f3      	lsls	r3, r6, #31
 800e5d6:	d51b      	bpl.n	800e610 <_svfprintf_r+0xe5c>
 800e5d8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e5da:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e5dc:	603b      	str	r3, [r7, #0]
 800e5de:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e5e0:	607b      	str	r3, [r7, #4]
 800e5e2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e5e4:	3708      	adds	r7, #8
 800e5e6:	189b      	adds	r3, r3, r2
 800e5e8:	932e      	str	r3, [sp, #184]	; 0xb8
 800e5ea:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e5ec:	3301      	adds	r3, #1
 800e5ee:	932d      	str	r3, [sp, #180]	; 0xb4
 800e5f0:	2b07      	cmp	r3, #7
 800e5f2:	dd08      	ble.n	800e606 <_svfprintf_r+0xe52>
 800e5f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5f8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5fa:	f003 f9f1 	bl	80119e0 <__ssprint_r>
 800e5fe:	2800      	cmp	r0, #0
 800e600:	d000      	beq.n	800e604 <_svfprintf_r+0xe50>
 800e602:	e2b6      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e604:	af2f      	add	r7, sp, #188	; 0xbc
 800e606:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e608:	2510      	movs	r5, #16
 800e60a:	1e5c      	subs	r4, r3, #1
 800e60c:	2c00      	cmp	r4, #0
 800e60e:	dc2e      	bgt.n	800e66e <_svfprintf_r+0xeba>
 800e610:	0776      	lsls	r6, r6, #29
 800e612:	d500      	bpl.n	800e616 <_svfprintf_r+0xe62>
 800e614:	e290      	b.n	800eb38 <_svfprintf_r+0x1384>
 800e616:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e618:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e61a:	4293      	cmp	r3, r2
 800e61c:	da00      	bge.n	800e620 <_svfprintf_r+0xe6c>
 800e61e:	0013      	movs	r3, r2
 800e620:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e622:	18d3      	adds	r3, r2, r3
 800e624:	9317      	str	r3, [sp, #92]	; 0x5c
 800e626:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d007      	beq.n	800e63c <_svfprintf_r+0xe88>
 800e62c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e62e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e630:	aa2c      	add	r2, sp, #176	; 0xb0
 800e632:	f003 f9d5 	bl	80119e0 <__ssprint_r>
 800e636:	2800      	cmp	r0, #0
 800e638:	d000      	beq.n	800e63c <_svfprintf_r+0xe88>
 800e63a:	e29a      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e63c:	2300      	movs	r3, #0
 800e63e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e640:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e642:	2b00      	cmp	r3, #0
 800e644:	d000      	beq.n	800e648 <_svfprintf_r+0xe94>
 800e646:	e2b0      	b.n	800ebaa <_svfprintf_r+0x13f6>
 800e648:	af2f      	add	r7, sp, #188	; 0xbc
 800e64a:	e5dc      	b.n	800e206 <_svfprintf_r+0xa52>
 800e64c:	3210      	adds	r2, #16
 800e64e:	607d      	str	r5, [r7, #4]
 800e650:	922e      	str	r2, [sp, #184]	; 0xb8
 800e652:	932d      	str	r3, [sp, #180]	; 0xb4
 800e654:	2b07      	cmp	r3, #7
 800e656:	dd08      	ble.n	800e66a <_svfprintf_r+0xeb6>
 800e658:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e65a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e65c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e65e:	f003 f9bf 	bl	80119e0 <__ssprint_r>
 800e662:	2800      	cmp	r0, #0
 800e664:	d000      	beq.n	800e668 <_svfprintf_r+0xeb4>
 800e666:	e284      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e668:	a92f      	add	r1, sp, #188	; 0xbc
 800e66a:	000f      	movs	r7, r1
 800e66c:	3c10      	subs	r4, #16
 800e66e:	0039      	movs	r1, r7
 800e670:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e672:	4897      	ldr	r0, [pc, #604]	; (800e8d0 <_svfprintf_r+0x111c>)
 800e674:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e676:	3301      	adds	r3, #1
 800e678:	3108      	adds	r1, #8
 800e67a:	6038      	str	r0, [r7, #0]
 800e67c:	2c10      	cmp	r4, #16
 800e67e:	dce5      	bgt.n	800e64c <_svfprintf_r+0xe98>
 800e680:	607c      	str	r4, [r7, #4]
 800e682:	18a4      	adds	r4, r4, r2
 800e684:	942e      	str	r4, [sp, #184]	; 0xb8
 800e686:	000f      	movs	r7, r1
 800e688:	932d      	str	r3, [sp, #180]	; 0xb4
 800e68a:	2b07      	cmp	r3, #7
 800e68c:	ddc0      	ble.n	800e610 <_svfprintf_r+0xe5c>
 800e68e:	e05f      	b.n	800e750 <_svfprintf_r+0xf9c>
 800e690:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e692:	2b00      	cmp	r3, #0
 800e694:	dc78      	bgt.n	800e788 <_svfprintf_r+0xfd4>
 800e696:	4b8d      	ldr	r3, [pc, #564]	; (800e8cc <_svfprintf_r+0x1118>)
 800e698:	603b      	str	r3, [r7, #0]
 800e69a:	2301      	movs	r3, #1
 800e69c:	607b      	str	r3, [r7, #4]
 800e69e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e6a0:	3708      	adds	r7, #8
 800e6a2:	3301      	adds	r3, #1
 800e6a4:	932e      	str	r3, [sp, #184]	; 0xb8
 800e6a6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e6a8:	3301      	adds	r3, #1
 800e6aa:	932d      	str	r3, [sp, #180]	; 0xb4
 800e6ac:	2b07      	cmp	r3, #7
 800e6ae:	dd08      	ble.n	800e6c2 <_svfprintf_r+0xf0e>
 800e6b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6b2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e6b4:	aa2c      	add	r2, sp, #176	; 0xb0
 800e6b6:	f003 f993 	bl	80119e0 <__ssprint_r>
 800e6ba:	2800      	cmp	r0, #0
 800e6bc:	d000      	beq.n	800e6c0 <_svfprintf_r+0xf0c>
 800e6be:	e258      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e6c0:	af2f      	add	r7, sp, #188	; 0xbc
 800e6c2:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e6c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e6c6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e6c8:	430b      	orrs	r3, r1
 800e6ca:	2101      	movs	r1, #1
 800e6cc:	4031      	ands	r1, r6
 800e6ce:	430b      	orrs	r3, r1
 800e6d0:	d09e      	beq.n	800e610 <_svfprintf_r+0xe5c>
 800e6d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e6d4:	603b      	str	r3, [r7, #0]
 800e6d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e6d8:	607b      	str	r3, [r7, #4]
 800e6da:	189a      	adds	r2, r3, r2
 800e6dc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e6de:	922e      	str	r2, [sp, #184]	; 0xb8
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	932d      	str	r3, [sp, #180]	; 0xb4
 800e6e4:	3708      	adds	r7, #8
 800e6e6:	2b07      	cmp	r3, #7
 800e6e8:	dd08      	ble.n	800e6fc <_svfprintf_r+0xf48>
 800e6ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e6ee:	aa2c      	add	r2, sp, #176	; 0xb0
 800e6f0:	f003 f976 	bl	80119e0 <__ssprint_r>
 800e6f4:	2800      	cmp	r0, #0
 800e6f6:	d000      	beq.n	800e6fa <_svfprintf_r+0xf46>
 800e6f8:	e23b      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e6fa:	af2f      	add	r7, sp, #188	; 0xbc
 800e6fc:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e6fe:	2c00      	cmp	r4, #0
 800e700:	da19      	bge.n	800e736 <_svfprintf_r+0xf82>
 800e702:	0038      	movs	r0, r7
 800e704:	2510      	movs	r5, #16
 800e706:	4264      	negs	r4, r4
 800e708:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800e70a:	4a71      	ldr	r2, [pc, #452]	; (800e8d0 <_svfprintf_r+0x111c>)
 800e70c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e70e:	3101      	adds	r1, #1
 800e710:	3708      	adds	r7, #8
 800e712:	6002      	str	r2, [r0, #0]
 800e714:	2c10      	cmp	r4, #16
 800e716:	dc25      	bgt.n	800e764 <_svfprintf_r+0xfb0>
 800e718:	6044      	str	r4, [r0, #4]
 800e71a:	18e4      	adds	r4, r4, r3
 800e71c:	942e      	str	r4, [sp, #184]	; 0xb8
 800e71e:	912d      	str	r1, [sp, #180]	; 0xb4
 800e720:	2907      	cmp	r1, #7
 800e722:	dd08      	ble.n	800e736 <_svfprintf_r+0xf82>
 800e724:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e726:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e728:	aa2c      	add	r2, sp, #176	; 0xb0
 800e72a:	f003 f959 	bl	80119e0 <__ssprint_r>
 800e72e:	2800      	cmp	r0, #0
 800e730:	d000      	beq.n	800e734 <_svfprintf_r+0xf80>
 800e732:	e21e      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e734:	af2f      	add	r7, sp, #188	; 0xbc
 800e736:	9b08      	ldr	r3, [sp, #32]
 800e738:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e73a:	603b      	str	r3, [r7, #0]
 800e73c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e73e:	18d2      	adds	r2, r2, r3
 800e740:	922e      	str	r2, [sp, #184]	; 0xb8
 800e742:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800e744:	607b      	str	r3, [r7, #4]
 800e746:	3201      	adds	r2, #1
 800e748:	922d      	str	r2, [sp, #180]	; 0xb4
 800e74a:	2a07      	cmp	r2, #7
 800e74c:	dc00      	bgt.n	800e750 <_svfprintf_r+0xf9c>
 800e74e:	e45b      	b.n	800e008 <_svfprintf_r+0x854>
 800e750:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e752:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e754:	aa2c      	add	r2, sp, #176	; 0xb0
 800e756:	f003 f943 	bl	80119e0 <__ssprint_r>
 800e75a:	2800      	cmp	r0, #0
 800e75c:	d000      	beq.n	800e760 <_svfprintf_r+0xfac>
 800e75e:	e208      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e760:	af2f      	add	r7, sp, #188	; 0xbc
 800e762:	e755      	b.n	800e610 <_svfprintf_r+0xe5c>
 800e764:	3310      	adds	r3, #16
 800e766:	6045      	str	r5, [r0, #4]
 800e768:	932e      	str	r3, [sp, #184]	; 0xb8
 800e76a:	912d      	str	r1, [sp, #180]	; 0xb4
 800e76c:	2907      	cmp	r1, #7
 800e76e:	dd08      	ble.n	800e782 <_svfprintf_r+0xfce>
 800e770:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e772:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e774:	aa2c      	add	r2, sp, #176	; 0xb0
 800e776:	f003 f933 	bl	80119e0 <__ssprint_r>
 800e77a:	2800      	cmp	r0, #0
 800e77c:	d000      	beq.n	800e780 <_svfprintf_r+0xfcc>
 800e77e:	e1f8      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e780:	af2f      	add	r7, sp, #188	; 0xbc
 800e782:	0038      	movs	r0, r7
 800e784:	3c10      	subs	r4, #16
 800e786:	e7bf      	b.n	800e708 <_svfprintf_r+0xf54>
 800e788:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e78a:	002c      	movs	r4, r5
 800e78c:	429d      	cmp	r5, r3
 800e78e:	dd00      	ble.n	800e792 <_svfprintf_r+0xfde>
 800e790:	001c      	movs	r4, r3
 800e792:	2c00      	cmp	r4, #0
 800e794:	dd14      	ble.n	800e7c0 <_svfprintf_r+0x100c>
 800e796:	9b08      	ldr	r3, [sp, #32]
 800e798:	607c      	str	r4, [r7, #4]
 800e79a:	603b      	str	r3, [r7, #0]
 800e79c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e79e:	3708      	adds	r7, #8
 800e7a0:	18e3      	adds	r3, r4, r3
 800e7a2:	932e      	str	r3, [sp, #184]	; 0xb8
 800e7a4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	932d      	str	r3, [sp, #180]	; 0xb4
 800e7aa:	2b07      	cmp	r3, #7
 800e7ac:	dd08      	ble.n	800e7c0 <_svfprintf_r+0x100c>
 800e7ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7b0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e7b2:	aa2c      	add	r2, sp, #176	; 0xb0
 800e7b4:	f003 f914 	bl	80119e0 <__ssprint_r>
 800e7b8:	2800      	cmp	r0, #0
 800e7ba:	d000      	beq.n	800e7be <_svfprintf_r+0x100a>
 800e7bc:	e1d9      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e7be:	af2f      	add	r7, sp, #188	; 0xbc
 800e7c0:	43e3      	mvns	r3, r4
 800e7c2:	17db      	asrs	r3, r3, #31
 800e7c4:	401c      	ands	r4, r3
 800e7c6:	1b2c      	subs	r4, r5, r4
 800e7c8:	2c00      	cmp	r4, #0
 800e7ca:	dd18      	ble.n	800e7fe <_svfprintf_r+0x104a>
 800e7cc:	0039      	movs	r1, r7
 800e7ce:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e7d0:	483f      	ldr	r0, [pc, #252]	; (800e8d0 <_svfprintf_r+0x111c>)
 800e7d2:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e7d4:	3301      	adds	r3, #1
 800e7d6:	3108      	adds	r1, #8
 800e7d8:	6038      	str	r0, [r7, #0]
 800e7da:	2c10      	cmp	r4, #16
 800e7dc:	dc7a      	bgt.n	800e8d4 <_svfprintf_r+0x1120>
 800e7de:	607c      	str	r4, [r7, #4]
 800e7e0:	18a4      	adds	r4, r4, r2
 800e7e2:	000f      	movs	r7, r1
 800e7e4:	942e      	str	r4, [sp, #184]	; 0xb8
 800e7e6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e7e8:	2b07      	cmp	r3, #7
 800e7ea:	dd08      	ble.n	800e7fe <_svfprintf_r+0x104a>
 800e7ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7ee:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e7f0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e7f2:	f003 f8f5 	bl	80119e0 <__ssprint_r>
 800e7f6:	2800      	cmp	r0, #0
 800e7f8:	d000      	beq.n	800e7fc <_svfprintf_r+0x1048>
 800e7fa:	e1ba      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e7fc:	af2f      	add	r7, sp, #188	; 0xbc
 800e7fe:	9b08      	ldr	r3, [sp, #32]
 800e800:	195d      	adds	r5, r3, r5
 800e802:	0573      	lsls	r3, r6, #21
 800e804:	d50b      	bpl.n	800e81e <_svfprintf_r+0x106a>
 800e806:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d176      	bne.n	800e8fa <_svfprintf_r+0x1146>
 800e80c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d176      	bne.n	800e900 <_svfprintf_r+0x114c>
 800e812:	9b08      	ldr	r3, [sp, #32]
 800e814:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e816:	189b      	adds	r3, r3, r2
 800e818:	429d      	cmp	r5, r3
 800e81a:	d900      	bls.n	800e81e <_svfprintf_r+0x106a>
 800e81c:	001d      	movs	r5, r3
 800e81e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e820:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e822:	4293      	cmp	r3, r2
 800e824:	db01      	blt.n	800e82a <_svfprintf_r+0x1076>
 800e826:	07f3      	lsls	r3, r6, #31
 800e828:	d516      	bpl.n	800e858 <_svfprintf_r+0x10a4>
 800e82a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e82c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e82e:	603b      	str	r3, [r7, #0]
 800e830:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e832:	607b      	str	r3, [r7, #4]
 800e834:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e836:	3708      	adds	r7, #8
 800e838:	189b      	adds	r3, r3, r2
 800e83a:	932e      	str	r3, [sp, #184]	; 0xb8
 800e83c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e83e:	3301      	adds	r3, #1
 800e840:	932d      	str	r3, [sp, #180]	; 0xb4
 800e842:	2b07      	cmp	r3, #7
 800e844:	dd08      	ble.n	800e858 <_svfprintf_r+0x10a4>
 800e846:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e848:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e84a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e84c:	f003 f8c8 	bl	80119e0 <__ssprint_r>
 800e850:	2800      	cmp	r0, #0
 800e852:	d000      	beq.n	800e856 <_svfprintf_r+0x10a2>
 800e854:	e18d      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e856:	af2f      	add	r7, sp, #188	; 0xbc
 800e858:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e85a:	9b08      	ldr	r3, [sp, #32]
 800e85c:	4694      	mov	ip, r2
 800e85e:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e860:	4463      	add	r3, ip
 800e862:	1b5b      	subs	r3, r3, r5
 800e864:	1b14      	subs	r4, r2, r4
 800e866:	429c      	cmp	r4, r3
 800e868:	dd00      	ble.n	800e86c <_svfprintf_r+0x10b8>
 800e86a:	001c      	movs	r4, r3
 800e86c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e86e:	2c00      	cmp	r4, #0
 800e870:	dd12      	ble.n	800e898 <_svfprintf_r+0x10e4>
 800e872:	18e3      	adds	r3, r4, r3
 800e874:	932e      	str	r3, [sp, #184]	; 0xb8
 800e876:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e878:	603d      	str	r5, [r7, #0]
 800e87a:	3301      	adds	r3, #1
 800e87c:	607c      	str	r4, [r7, #4]
 800e87e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e880:	3708      	adds	r7, #8
 800e882:	2b07      	cmp	r3, #7
 800e884:	dd08      	ble.n	800e898 <_svfprintf_r+0x10e4>
 800e886:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e888:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e88a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e88c:	f003 f8a8 	bl	80119e0 <__ssprint_r>
 800e890:	2800      	cmp	r0, #0
 800e892:	d000      	beq.n	800e896 <_svfprintf_r+0x10e2>
 800e894:	e16d      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e896:	af2f      	add	r7, sp, #188	; 0xbc
 800e898:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e89a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e89c:	2510      	movs	r5, #16
 800e89e:	1ad3      	subs	r3, r2, r3
 800e8a0:	43e2      	mvns	r2, r4
 800e8a2:	17d2      	asrs	r2, r2, #31
 800e8a4:	4014      	ands	r4, r2
 800e8a6:	1b1c      	subs	r4, r3, r4
 800e8a8:	2c00      	cmp	r4, #0
 800e8aa:	dc00      	bgt.n	800e8ae <_svfprintf_r+0x10fa>
 800e8ac:	e6b0      	b.n	800e610 <_svfprintf_r+0xe5c>
 800e8ae:	0039      	movs	r1, r7
 800e8b0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e8b2:	4807      	ldr	r0, [pc, #28]	; (800e8d0 <_svfprintf_r+0x111c>)
 800e8b4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e8b6:	3301      	adds	r3, #1
 800e8b8:	3108      	adds	r1, #8
 800e8ba:	6038      	str	r0, [r7, #0]
 800e8bc:	2c10      	cmp	r4, #16
 800e8be:	dd00      	ble.n	800e8c2 <_svfprintf_r+0x110e>
 800e8c0:	e096      	b.n	800e9f0 <_svfprintf_r+0x123c>
 800e8c2:	1912      	adds	r2, r2, r4
 800e8c4:	607c      	str	r4, [r7, #4]
 800e8c6:	922e      	str	r2, [sp, #184]	; 0xb8
 800e8c8:	e6dd      	b.n	800e686 <_svfprintf_r+0xed2>
 800e8ca:	46c0      	nop			; (mov r8, r8)
 800e8cc:	08014c46 	.word	0x08014c46
 800e8d0:	08014c58 	.word	0x08014c58
 800e8d4:	2010      	movs	r0, #16
 800e8d6:	1812      	adds	r2, r2, r0
 800e8d8:	6078      	str	r0, [r7, #4]
 800e8da:	922e      	str	r2, [sp, #184]	; 0xb8
 800e8dc:	932d      	str	r3, [sp, #180]	; 0xb4
 800e8de:	2b07      	cmp	r3, #7
 800e8e0:	dd08      	ble.n	800e8f4 <_svfprintf_r+0x1140>
 800e8e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8e6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e8e8:	f003 f87a 	bl	80119e0 <__ssprint_r>
 800e8ec:	2800      	cmp	r0, #0
 800e8ee:	d000      	beq.n	800e8f2 <_svfprintf_r+0x113e>
 800e8f0:	e13f      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e8f2:	a92f      	add	r1, sp, #188	; 0xbc
 800e8f4:	000f      	movs	r7, r1
 800e8f6:	3c10      	subs	r4, #16
 800e8f8:	e768      	b.n	800e7cc <_svfprintf_r+0x1018>
 800e8fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d05d      	beq.n	800e9bc <_svfprintf_r+0x1208>
 800e900:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e902:	3b01      	subs	r3, #1
 800e904:	9310      	str	r3, [sp, #64]	; 0x40
 800e906:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e908:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e90a:	603b      	str	r3, [r7, #0]
 800e90c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e90e:	607b      	str	r3, [r7, #4]
 800e910:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e912:	3708      	adds	r7, #8
 800e914:	189b      	adds	r3, r3, r2
 800e916:	932e      	str	r3, [sp, #184]	; 0xb8
 800e918:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e91a:	3301      	adds	r3, #1
 800e91c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e91e:	2b07      	cmp	r3, #7
 800e920:	dd08      	ble.n	800e934 <_svfprintf_r+0x1180>
 800e922:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e924:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e926:	aa2c      	add	r2, sp, #176	; 0xb0
 800e928:	f003 f85a 	bl	80119e0 <__ssprint_r>
 800e92c:	2800      	cmp	r0, #0
 800e92e:	d000      	beq.n	800e932 <_svfprintf_r+0x117e>
 800e930:	e11f      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e932:	af2f      	add	r7, sp, #188	; 0xbc
 800e934:	9b08      	ldr	r3, [sp, #32]
 800e936:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e938:	189c      	adds	r4, r3, r2
 800e93a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e93c:	1b64      	subs	r4, r4, r5
 800e93e:	781b      	ldrb	r3, [r3, #0]
 800e940:	429c      	cmp	r4, r3
 800e942:	dd00      	ble.n	800e946 <_svfprintf_r+0x1192>
 800e944:	001c      	movs	r4, r3
 800e946:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e948:	2c00      	cmp	r4, #0
 800e94a:	dd12      	ble.n	800e972 <_svfprintf_r+0x11be>
 800e94c:	18e3      	adds	r3, r4, r3
 800e94e:	932e      	str	r3, [sp, #184]	; 0xb8
 800e950:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e952:	603d      	str	r5, [r7, #0]
 800e954:	3301      	adds	r3, #1
 800e956:	607c      	str	r4, [r7, #4]
 800e958:	932d      	str	r3, [sp, #180]	; 0xb4
 800e95a:	3708      	adds	r7, #8
 800e95c:	2b07      	cmp	r3, #7
 800e95e:	dd08      	ble.n	800e972 <_svfprintf_r+0x11be>
 800e960:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e962:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e964:	aa2c      	add	r2, sp, #176	; 0xb0
 800e966:	f003 f83b 	bl	80119e0 <__ssprint_r>
 800e96a:	2800      	cmp	r0, #0
 800e96c:	d000      	beq.n	800e970 <_svfprintf_r+0x11bc>
 800e96e:	e100      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e970:	af2f      	add	r7, sp, #188	; 0xbc
 800e972:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e974:	781a      	ldrb	r2, [r3, #0]
 800e976:	43e3      	mvns	r3, r4
 800e978:	17db      	asrs	r3, r3, #31
 800e97a:	401c      	ands	r4, r3
 800e97c:	1b14      	subs	r4, r2, r4
 800e97e:	2c00      	cmp	r4, #0
 800e980:	dd18      	ble.n	800e9b4 <_svfprintf_r+0x1200>
 800e982:	0039      	movs	r1, r7
 800e984:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e986:	48aa      	ldr	r0, [pc, #680]	; (800ec30 <_svfprintf_r+0x147c>)
 800e988:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e98a:	3301      	adds	r3, #1
 800e98c:	3108      	adds	r1, #8
 800e98e:	6038      	str	r0, [r7, #0]
 800e990:	2c10      	cmp	r4, #16
 800e992:	dc1a      	bgt.n	800e9ca <_svfprintf_r+0x1216>
 800e994:	1912      	adds	r2, r2, r4
 800e996:	607c      	str	r4, [r7, #4]
 800e998:	922e      	str	r2, [sp, #184]	; 0xb8
 800e99a:	000f      	movs	r7, r1
 800e99c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e99e:	2b07      	cmp	r3, #7
 800e9a0:	dd08      	ble.n	800e9b4 <_svfprintf_r+0x1200>
 800e9a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e9a6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e9a8:	f003 f81a 	bl	80119e0 <__ssprint_r>
 800e9ac:	2800      	cmp	r0, #0
 800e9ae:	d000      	beq.n	800e9b2 <_svfprintf_r+0x11fe>
 800e9b0:	e0df      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e9b2:	af2f      	add	r7, sp, #188	; 0xbc
 800e9b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e9b6:	781b      	ldrb	r3, [r3, #0]
 800e9b8:	18ed      	adds	r5, r5, r3
 800e9ba:	e724      	b.n	800e806 <_svfprintf_r+0x1052>
 800e9bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e9be:	3b01      	subs	r3, #1
 800e9c0:	9312      	str	r3, [sp, #72]	; 0x48
 800e9c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e9c4:	3b01      	subs	r3, #1
 800e9c6:	9311      	str	r3, [sp, #68]	; 0x44
 800e9c8:	e79d      	b.n	800e906 <_svfprintf_r+0x1152>
 800e9ca:	2010      	movs	r0, #16
 800e9cc:	1812      	adds	r2, r2, r0
 800e9ce:	6078      	str	r0, [r7, #4]
 800e9d0:	922e      	str	r2, [sp, #184]	; 0xb8
 800e9d2:	932d      	str	r3, [sp, #180]	; 0xb4
 800e9d4:	2b07      	cmp	r3, #7
 800e9d6:	dd08      	ble.n	800e9ea <_svfprintf_r+0x1236>
 800e9d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9da:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e9dc:	aa2c      	add	r2, sp, #176	; 0xb0
 800e9de:	f002 ffff 	bl	80119e0 <__ssprint_r>
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	d000      	beq.n	800e9e8 <_svfprintf_r+0x1234>
 800e9e6:	e0c4      	b.n	800eb72 <_svfprintf_r+0x13be>
 800e9e8:	a92f      	add	r1, sp, #188	; 0xbc
 800e9ea:	000f      	movs	r7, r1
 800e9ec:	3c10      	subs	r4, #16
 800e9ee:	e7c8      	b.n	800e982 <_svfprintf_r+0x11ce>
 800e9f0:	3210      	adds	r2, #16
 800e9f2:	607d      	str	r5, [r7, #4]
 800e9f4:	922e      	str	r2, [sp, #184]	; 0xb8
 800e9f6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e9f8:	2b07      	cmp	r3, #7
 800e9fa:	dd08      	ble.n	800ea0e <_svfprintf_r+0x125a>
 800e9fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9fe:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea00:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea02:	f002 ffed 	bl	80119e0 <__ssprint_r>
 800ea06:	2800      	cmp	r0, #0
 800ea08:	d000      	beq.n	800ea0c <_svfprintf_r+0x1258>
 800ea0a:	e0b2      	b.n	800eb72 <_svfprintf_r+0x13be>
 800ea0c:	a92f      	add	r1, sp, #188	; 0xbc
 800ea0e:	000f      	movs	r7, r1
 800ea10:	3c10      	subs	r4, #16
 800ea12:	e74c      	b.n	800e8ae <_svfprintf_r+0x10fa>
 800ea14:	003c      	movs	r4, r7
 800ea16:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ea18:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ea1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ea1c:	3101      	adds	r1, #1
 800ea1e:	3301      	adds	r3, #1
 800ea20:	3408      	adds	r4, #8
 800ea22:	2a01      	cmp	r2, #1
 800ea24:	dc03      	bgt.n	800ea2e <_svfprintf_r+0x127a>
 800ea26:	2201      	movs	r2, #1
 800ea28:	4216      	tst	r6, r2
 800ea2a:	d100      	bne.n	800ea2e <_svfprintf_r+0x127a>
 800ea2c:	e07f      	b.n	800eb2e <_svfprintf_r+0x137a>
 800ea2e:	9a08      	ldr	r2, [sp, #32]
 800ea30:	912e      	str	r1, [sp, #184]	; 0xb8
 800ea32:	603a      	str	r2, [r7, #0]
 800ea34:	2201      	movs	r2, #1
 800ea36:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea38:	607a      	str	r2, [r7, #4]
 800ea3a:	2b07      	cmp	r3, #7
 800ea3c:	dd08      	ble.n	800ea50 <_svfprintf_r+0x129c>
 800ea3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea40:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea42:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea44:	f002 ffcc 	bl	80119e0 <__ssprint_r>
 800ea48:	2800      	cmp	r0, #0
 800ea4a:	d000      	beq.n	800ea4e <_svfprintf_r+0x129a>
 800ea4c:	e091      	b.n	800eb72 <_svfprintf_r+0x13be>
 800ea4e:	ac2f      	add	r4, sp, #188	; 0xbc
 800ea50:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ea52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ea54:	6023      	str	r3, [r4, #0]
 800ea56:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ea58:	6063      	str	r3, [r4, #4]
 800ea5a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ea5c:	3408      	adds	r4, #8
 800ea5e:	189b      	adds	r3, r3, r2
 800ea60:	932e      	str	r3, [sp, #184]	; 0xb8
 800ea62:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ea64:	3301      	adds	r3, #1
 800ea66:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea68:	2b07      	cmp	r3, #7
 800ea6a:	dd07      	ble.n	800ea7c <_svfprintf_r+0x12c8>
 800ea6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea6e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea70:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea72:	f002 ffb5 	bl	80119e0 <__ssprint_r>
 800ea76:	2800      	cmp	r0, #0
 800ea78:	d17b      	bne.n	800eb72 <_svfprintf_r+0x13be>
 800ea7a:	ac2f      	add	r4, sp, #188	; 0xbc
 800ea7c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ea7e:	2200      	movs	r2, #0
 800ea80:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ea82:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ea84:	9309      	str	r3, [sp, #36]	; 0x24
 800ea86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ea88:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800ea8a:	1e5d      	subs	r5, r3, #1
 800ea8c:	2300      	movs	r3, #0
 800ea8e:	f7f1 fcdb 	bl	8000448 <__aeabi_dcmpeq>
 800ea92:	2800      	cmp	r0, #0
 800ea94:	d126      	bne.n	800eae4 <_svfprintf_r+0x1330>
 800ea96:	9b08      	ldr	r3, [sp, #32]
 800ea98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea9a:	3301      	adds	r3, #1
 800ea9c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ea9e:	6023      	str	r3, [r4, #0]
 800eaa0:	1e7b      	subs	r3, r7, #1
 800eaa2:	3201      	adds	r2, #1
 800eaa4:	185b      	adds	r3, r3, r1
 800eaa6:	6065      	str	r5, [r4, #4]
 800eaa8:	932e      	str	r3, [sp, #184]	; 0xb8
 800eaaa:	922d      	str	r2, [sp, #180]	; 0xb4
 800eaac:	3408      	adds	r4, #8
 800eaae:	2a07      	cmp	r2, #7
 800eab0:	dd07      	ble.n	800eac2 <_svfprintf_r+0x130e>
 800eab2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eab4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eab6:	aa2c      	add	r2, sp, #176	; 0xb0
 800eab8:	f002 ff92 	bl	80119e0 <__ssprint_r>
 800eabc:	2800      	cmp	r0, #0
 800eabe:	d158      	bne.n	800eb72 <_svfprintf_r+0x13be>
 800eac0:	ac2f      	add	r4, sp, #188	; 0xbc
 800eac2:	ab28      	add	r3, sp, #160	; 0xa0
 800eac4:	6023      	str	r3, [r4, #0]
 800eac6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800eac8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800eaca:	6063      	str	r3, [r4, #4]
 800eacc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800eace:	189b      	adds	r3, r3, r2
 800ead0:	932e      	str	r3, [sp, #184]	; 0xb8
 800ead2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ead4:	3301      	adds	r3, #1
 800ead6:	932d      	str	r3, [sp, #180]	; 0xb4
 800ead8:	2b07      	cmp	r3, #7
 800eada:	dd00      	ble.n	800eade <_svfprintf_r+0x132a>
 800eadc:	e638      	b.n	800e750 <_svfprintf_r+0xf9c>
 800eade:	3408      	adds	r4, #8
 800eae0:	0027      	movs	r7, r4
 800eae2:	e595      	b.n	800e610 <_svfprintf_r+0xe5c>
 800eae4:	2710      	movs	r7, #16
 800eae6:	2d00      	cmp	r5, #0
 800eae8:	ddeb      	ble.n	800eac2 <_svfprintf_r+0x130e>
 800eaea:	0021      	movs	r1, r4
 800eaec:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800eaee:	4850      	ldr	r0, [pc, #320]	; (800ec30 <_svfprintf_r+0x147c>)
 800eaf0:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800eaf2:	3301      	adds	r3, #1
 800eaf4:	3108      	adds	r1, #8
 800eaf6:	6020      	str	r0, [r4, #0]
 800eaf8:	2d10      	cmp	r5, #16
 800eafa:	dc07      	bgt.n	800eb0c <_svfprintf_r+0x1358>
 800eafc:	6065      	str	r5, [r4, #4]
 800eafe:	000c      	movs	r4, r1
 800eb00:	18ad      	adds	r5, r5, r2
 800eb02:	952e      	str	r5, [sp, #184]	; 0xb8
 800eb04:	932d      	str	r3, [sp, #180]	; 0xb4
 800eb06:	2b07      	cmp	r3, #7
 800eb08:	dddb      	ble.n	800eac2 <_svfprintf_r+0x130e>
 800eb0a:	e7d2      	b.n	800eab2 <_svfprintf_r+0x12fe>
 800eb0c:	3210      	adds	r2, #16
 800eb0e:	6067      	str	r7, [r4, #4]
 800eb10:	922e      	str	r2, [sp, #184]	; 0xb8
 800eb12:	932d      	str	r3, [sp, #180]	; 0xb4
 800eb14:	2b07      	cmp	r3, #7
 800eb16:	dd07      	ble.n	800eb28 <_svfprintf_r+0x1374>
 800eb18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb1a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eb1c:	aa2c      	add	r2, sp, #176	; 0xb0
 800eb1e:	f002 ff5f 	bl	80119e0 <__ssprint_r>
 800eb22:	2800      	cmp	r0, #0
 800eb24:	d125      	bne.n	800eb72 <_svfprintf_r+0x13be>
 800eb26:	a92f      	add	r1, sp, #188	; 0xbc
 800eb28:	000c      	movs	r4, r1
 800eb2a:	3d10      	subs	r5, #16
 800eb2c:	e7dd      	b.n	800eaea <_svfprintf_r+0x1336>
 800eb2e:	9808      	ldr	r0, [sp, #32]
 800eb30:	912e      	str	r1, [sp, #184]	; 0xb8
 800eb32:	c705      	stmia	r7!, {r0, r2}
 800eb34:	932d      	str	r3, [sp, #180]	; 0xb4
 800eb36:	e7e6      	b.n	800eb06 <_svfprintf_r+0x1352>
 800eb38:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800eb3a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800eb3c:	2510      	movs	r5, #16
 800eb3e:	1a9c      	subs	r4, r3, r2
 800eb40:	2c00      	cmp	r4, #0
 800eb42:	dc00      	bgt.n	800eb46 <_svfprintf_r+0x1392>
 800eb44:	e567      	b.n	800e616 <_svfprintf_r+0xe62>
 800eb46:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800eb48:	493a      	ldr	r1, [pc, #232]	; (800ec34 <_svfprintf_r+0x1480>)
 800eb4a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800eb4c:	3301      	adds	r3, #1
 800eb4e:	6039      	str	r1, [r7, #0]
 800eb50:	2c10      	cmp	r4, #16
 800eb52:	dc19      	bgt.n	800eb88 <_svfprintf_r+0x13d4>
 800eb54:	607c      	str	r4, [r7, #4]
 800eb56:	18a4      	adds	r4, r4, r2
 800eb58:	942e      	str	r4, [sp, #184]	; 0xb8
 800eb5a:	932d      	str	r3, [sp, #180]	; 0xb4
 800eb5c:	2b07      	cmp	r3, #7
 800eb5e:	dc00      	bgt.n	800eb62 <_svfprintf_r+0x13ae>
 800eb60:	e559      	b.n	800e616 <_svfprintf_r+0xe62>
 800eb62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb64:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eb66:	aa2c      	add	r2, sp, #176	; 0xb0
 800eb68:	f002 ff3a 	bl	80119e0 <__ssprint_r>
 800eb6c:	2800      	cmp	r0, #0
 800eb6e:	d100      	bne.n	800eb72 <_svfprintf_r+0x13be>
 800eb70:	e551      	b.n	800e616 <_svfprintf_r+0xe62>
 800eb72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800eb74:	2b00      	cmp	r3, #0
 800eb76:	d101      	bne.n	800eb7c <_svfprintf_r+0x13c8>
 800eb78:	f7ff f845 	bl	800dc06 <_svfprintf_r+0x452>
 800eb7c:	0019      	movs	r1, r3
 800eb7e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eb80:	f7fd fd80 	bl	800c684 <_free_r>
 800eb84:	f7ff f83f 	bl	800dc06 <_svfprintf_r+0x452>
 800eb88:	3210      	adds	r2, #16
 800eb8a:	607d      	str	r5, [r7, #4]
 800eb8c:	922e      	str	r2, [sp, #184]	; 0xb8
 800eb8e:	932d      	str	r3, [sp, #180]	; 0xb4
 800eb90:	3708      	adds	r7, #8
 800eb92:	2b07      	cmp	r3, #7
 800eb94:	dd07      	ble.n	800eba6 <_svfprintf_r+0x13f2>
 800eb96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eb98:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eb9a:	aa2c      	add	r2, sp, #176	; 0xb0
 800eb9c:	f002 ff20 	bl	80119e0 <__ssprint_r>
 800eba0:	2800      	cmp	r0, #0
 800eba2:	d1e6      	bne.n	800eb72 <_svfprintf_r+0x13be>
 800eba4:	af2f      	add	r7, sp, #188	; 0xbc
 800eba6:	3c10      	subs	r4, #16
 800eba8:	e7cd      	b.n	800eb46 <_svfprintf_r+0x1392>
 800ebaa:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ebac:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ebae:	f7fd fd69 	bl	800c684 <_free_r>
 800ebb2:	e549      	b.n	800e648 <_svfprintf_r+0xe94>
 800ebb4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d101      	bne.n	800ebbe <_svfprintf_r+0x140a>
 800ebba:	f7ff f824 	bl	800dc06 <_svfprintf_r+0x452>
 800ebbe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ebc0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ebc2:	aa2c      	add	r2, sp, #176	; 0xb0
 800ebc4:	f002 ff0c 	bl	80119e0 <__ssprint_r>
 800ebc8:	f7ff f81d 	bl	800dc06 <_svfprintf_r+0x452>
 800ebcc:	0034      	movs	r4, r6
 800ebce:	2a00      	cmp	r2, #0
 800ebd0:	d101      	bne.n	800ebd6 <_svfprintf_r+0x1422>
 800ebd2:	f7fe ff8c 	bl	800daee <_svfprintf_r+0x33a>
 800ebd6:	2b01      	cmp	r3, #1
 800ebd8:	d101      	bne.n	800ebde <_svfprintf_r+0x142a>
 800ebda:	f7ff fc01 	bl	800e3e0 <_svfprintf_r+0xc2c>
 800ebde:	2b02      	cmp	r3, #2
 800ebe0:	d100      	bne.n	800ebe4 <_svfprintf_r+0x1430>
 800ebe2:	e459      	b.n	800e498 <_svfprintf_r+0xce4>
 800ebe4:	2507      	movs	r5, #7
 800ebe6:	ab58      	add	r3, sp, #352	; 0x160
 800ebe8:	9308      	str	r3, [sp, #32]
 800ebea:	9a08      	ldr	r2, [sp, #32]
 800ebec:	0013      	movs	r3, r2
 800ebee:	3b01      	subs	r3, #1
 800ebf0:	9308      	str	r3, [sp, #32]
 800ebf2:	9b06      	ldr	r3, [sp, #24]
 800ebf4:	9908      	ldr	r1, [sp, #32]
 800ebf6:	402b      	ands	r3, r5
 800ebf8:	3330      	adds	r3, #48	; 0x30
 800ebfa:	700b      	strb	r3, [r1, #0]
 800ebfc:	9907      	ldr	r1, [sp, #28]
 800ebfe:	074e      	lsls	r6, r1, #29
 800ec00:	9906      	ldr	r1, [sp, #24]
 800ec02:	08c8      	lsrs	r0, r1, #3
 800ec04:	9907      	ldr	r1, [sp, #28]
 800ec06:	4306      	orrs	r6, r0
 800ec08:	08c9      	lsrs	r1, r1, #3
 800ec0a:	9107      	str	r1, [sp, #28]
 800ec0c:	0031      	movs	r1, r6
 800ec0e:	9807      	ldr	r0, [sp, #28]
 800ec10:	9606      	str	r6, [sp, #24]
 800ec12:	4301      	orrs	r1, r0
 800ec14:	d1e9      	bne.n	800ebea <_svfprintf_r+0x1436>
 800ec16:	07e1      	lsls	r1, r4, #31
 800ec18:	d400      	bmi.n	800ec1c <_svfprintf_r+0x1468>
 800ec1a:	e42a      	b.n	800e472 <_svfprintf_r+0xcbe>
 800ec1c:	2b30      	cmp	r3, #48	; 0x30
 800ec1e:	d100      	bne.n	800ec22 <_svfprintf_r+0x146e>
 800ec20:	e427      	b.n	800e472 <_svfprintf_r+0xcbe>
 800ec22:	2130      	movs	r1, #48	; 0x30
 800ec24:	9b08      	ldr	r3, [sp, #32]
 800ec26:	3b01      	subs	r3, #1
 800ec28:	7019      	strb	r1, [r3, #0]
 800ec2a:	1e93      	subs	r3, r2, #2
 800ec2c:	9308      	str	r3, [sp, #32]
 800ec2e:	e420      	b.n	800e472 <_svfprintf_r+0xcbe>
 800ec30:	08014c58 	.word	0x08014c58
 800ec34:	08014c48 	.word	0x08014c48

0800ec38 <__ssvfscanf_r>:
 800ec38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec3a:	4ca7      	ldr	r4, [pc, #668]	; (800eed8 <__ssvfscanf_r+0x2a0>)
 800ec3c:	44a5      	add	sp, r4
 800ec3e:	af02      	add	r7, sp, #8
 800ec40:	633b      	str	r3, [r7, #48]	; 0x30
 800ec42:	000b      	movs	r3, r1
 800ec44:	6378      	str	r0, [r7, #52]	; 0x34
 800ec46:	6479      	str	r1, [r7, #68]	; 0x44
 800ec48:	61ba      	str	r2, [r7, #24]
 800ec4a:	220c      	movs	r2, #12
 800ec4c:	5e9a      	ldrsh	r2, [r3, r2]
 800ec4e:	2380      	movs	r3, #128	; 0x80
 800ec50:	019b      	lsls	r3, r3, #6
 800ec52:	421a      	tst	r2, r3
 800ec54:	d105      	bne.n	800ec62 <__ssvfscanf_r+0x2a>
 800ec56:	4313      	orrs	r3, r2
 800ec58:	818b      	strh	r3, [r1, #12]
 800ec5a:	4aa0      	ldr	r2, [pc, #640]	; (800eedc <__ssvfscanf_r+0x2a4>)
 800ec5c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ec5e:	4013      	ands	r3, r2
 800ec60:	664b      	str	r3, [r1, #100]	; 0x64
 800ec62:	2300      	movs	r3, #0
 800ec64:	617b      	str	r3, [r7, #20]
 800ec66:	643b      	str	r3, [r7, #64]	; 0x40
 800ec68:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec6a:	627b      	str	r3, [r7, #36]	; 0x24
 800ec6c:	63bb      	str	r3, [r7, #56]	; 0x38
 800ec6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ec70:	69bb      	ldr	r3, [r7, #24]
 800ec72:	69ba      	ldr	r2, [r7, #24]
 800ec74:	781b      	ldrb	r3, [r3, #0]
 800ec76:	3201      	adds	r2, #1
 800ec78:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ec7a:	61ba      	str	r2, [r7, #24]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d100      	bne.n	800ec82 <__ssvfscanf_r+0x4a>
 800ec80:	e0d7      	b.n	800ee32 <__ssvfscanf_r+0x1fa>
 800ec82:	2608      	movs	r6, #8
 800ec84:	2108      	movs	r1, #8
 800ec86:	4a96      	ldr	r2, [pc, #600]	; (800eee0 <__ssvfscanf_r+0x2a8>)
 800ec88:	5cd2      	ldrb	r2, [r2, r3]
 800ec8a:	4016      	ands	r6, r2
 800ec8c:	420a      	tst	r2, r1
 800ec8e:	d01d      	beq.n	800eccc <__ssvfscanf_r+0x94>
 800ec90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec92:	685b      	ldr	r3, [r3, #4]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	dd12      	ble.n	800ecbe <__ssvfscanf_r+0x86>
 800ec98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec9a:	4991      	ldr	r1, [pc, #580]	; (800eee0 <__ssvfscanf_r+0x2a8>)
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	781a      	ldrb	r2, [r3, #0]
 800eca0:	5c8a      	ldrb	r2, [r1, r2]
 800eca2:	2108      	movs	r1, #8
 800eca4:	420a      	tst	r2, r1
 800eca6:	d0e3      	beq.n	800ec70 <__ssvfscanf_r+0x38>
 800eca8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ecaa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ecac:	3201      	adds	r2, #1
 800ecae:	63ba      	str	r2, [r7, #56]	; 0x38
 800ecb0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	6852      	ldr	r2, [r2, #4]
 800ecb6:	600b      	str	r3, [r1, #0]
 800ecb8:	3a01      	subs	r2, #1
 800ecba:	604a      	str	r2, [r1, #4]
 800ecbc:	e7e8      	b.n	800ec90 <__ssvfscanf_r+0x58>
 800ecbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ecc0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ecc2:	f002 ff4d 	bl	8011b60 <__ssrefill_r>
 800ecc6:	2800      	cmp	r0, #0
 800ecc8:	d0e6      	beq.n	800ec98 <__ssvfscanf_r+0x60>
 800ecca:	e7d1      	b.n	800ec70 <__ssvfscanf_r+0x38>
 800eccc:	2b25      	cmp	r3, #37	; 0x25
 800ecce:	d165      	bne.n	800ed9c <__ssvfscanf_r+0x164>
 800ecd0:	250a      	movs	r5, #10
 800ecd2:	2480      	movs	r4, #128	; 0x80
 800ecd4:	69ba      	ldr	r2, [r7, #24]
 800ecd6:	63fe      	str	r6, [r7, #60]	; 0x3c
 800ecd8:	3b16      	subs	r3, #22
 800ecda:	69b9      	ldr	r1, [r7, #24]
 800ecdc:	3101      	adds	r1, #1
 800ecde:	61b9      	str	r1, [r7, #24]
 800ece0:	7811      	ldrb	r1, [r2, #0]
 800ece2:	0008      	movs	r0, r1
 800ece4:	3825      	subs	r0, #37	; 0x25
 800ece6:	2855      	cmp	r0, #85	; 0x55
 800ece8:	d900      	bls.n	800ecec <__ssvfscanf_r+0xb4>
 800ecea:	e170      	b.n	800efce <__ssvfscanf_r+0x396>
 800ecec:	f7f1 fa1c 	bl	8000128 <__gnu_thumb1_case_uhi>
 800ecf0:	016f0056 	.word	0x016f0056
 800ecf4:	016f016f 	.word	0x016f016f
 800ecf8:	0081016f 	.word	0x0081016f
 800ecfc:	016f016f 	.word	0x016f016f
 800ed00:	016f016f 	.word	0x016f016f
 800ed04:	00b8016f 	.word	0x00b8016f
 800ed08:	00b800b8 	.word	0x00b800b8
 800ed0c:	00b800b8 	.word	0x00b800b8
 800ed10:	00b800b8 	.word	0x00b800b8
 800ed14:	00b800b8 	.word	0x00b800b8
 800ed18:	016f00b8 	.word	0x016f00b8
 800ed1c:	016f016f 	.word	0x016f016f
 800ed20:	016f016f 	.word	0x016f016f
 800ed24:	016f016f 	.word	0x016f016f
 800ed28:	016f00d8 	.word	0x016f00d8
 800ed2c:	00c1010a 	.word	0x00c1010a
 800ed30:	00d800d8 	.word	0x00d800d8
 800ed34:	016f00d8 	.word	0x016f00d8
 800ed38:	016f016f 	.word	0x016f016f
 800ed3c:	009f016f 	.word	0x009f016f
 800ed40:	016f016f 	.word	0x016f016f
 800ed44:	016f00c9 	.word	0x016f00c9
 800ed48:	016f016f 	.word	0x016f016f
 800ed4c:	016f00f0 	.word	0x016f00f0
 800ed50:	016f016f 	.word	0x016f016f
 800ed54:	00d1016f 	.word	0x00d1016f
 800ed58:	016f016f 	.word	0x016f016f
 800ed5c:	016f00fe 	.word	0x016f00fe
 800ed60:	016f016f 	.word	0x016f016f
 800ed64:	016f016f 	.word	0x016f016f
 800ed68:	016f00d8 	.word	0x016f00d8
 800ed6c:	00c3010c 	.word	0x00c3010c
 800ed70:	00d800d8 	.word	0x00d800d8
 800ed74:	009400d8 	.word	0x009400d8
 800ed78:	009f012f 	.word	0x009f012f
 800ed7c:	0088016f 	.word	0x0088016f
 800ed80:	011200a9 	.word	0x011200a9
 800ed84:	011000cb 	.word	0x011000cb
 800ed88:	016f016f 	.word	0x016f016f
 800ed8c:	00a600f2 	.word	0x00a600f2
 800ed90:	016f00cf 	.word	0x016f00cf
 800ed94:	00d1016f 	.word	0x00d1016f
 800ed98:	00a6016f 	.word	0x00a6016f
 800ed9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed9e:	685b      	ldr	r3, [r3, #4]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	dd12      	ble.n	800edca <__ssvfscanf_r+0x192>
 800eda4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eda6:	69ba      	ldr	r2, [r7, #24]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	3a01      	subs	r2, #1
 800edac:	7819      	ldrb	r1, [r3, #0]
 800edae:	7812      	ldrb	r2, [r2, #0]
 800edb0:	4291      	cmp	r1, r2
 800edb2:	d13e      	bne.n	800ee32 <__ssvfscanf_r+0x1fa>
 800edb4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800edb6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edb8:	6852      	ldr	r2, [r2, #4]
 800edba:	3301      	adds	r3, #1
 800edbc:	600b      	str	r3, [r1, #0]
 800edbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800edc0:	3a01      	subs	r2, #1
 800edc2:	604a      	str	r2, [r1, #4]
 800edc4:	3301      	adds	r3, #1
 800edc6:	63bb      	str	r3, [r7, #56]	; 0x38
 800edc8:	e752      	b.n	800ec70 <__ssvfscanf_r+0x38>
 800edca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edcc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800edce:	f002 fec7 	bl	8011b60 <__ssrefill_r>
 800edd2:	2800      	cmp	r0, #0
 800edd4:	d0e6      	beq.n	800eda4 <__ssvfscanf_r+0x16c>
 800edd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d003      	beq.n	800ede4 <__ssvfscanf_r+0x1ac>
 800eddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800edde:	899b      	ldrh	r3, [r3, #12]
 800ede0:	065b      	lsls	r3, r3, #25
 800ede2:	d526      	bpl.n	800ee32 <__ssvfscanf_r+0x1fa>
 800ede4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d000      	beq.n	800edec <__ssvfscanf_r+0x1b4>
 800edea:	e0f6      	b.n	800efda <__ssvfscanf_r+0x3a2>
 800edec:	3b01      	subs	r3, #1
 800edee:	62fb      	str	r3, [r7, #44]	; 0x2c
 800edf0:	e104      	b.n	800effc <__ssvfscanf_r+0x3c4>
 800edf2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800edf4:	4332      	orrs	r2, r6
 800edf6:	63fa      	str	r2, [r7, #60]	; 0x3c
 800edf8:	d11b      	bne.n	800ee32 <__ssvfscanf_r+0x1fa>
 800edfa:	2610      	movs	r6, #16
 800edfc:	69ba      	ldr	r2, [r7, #24]
 800edfe:	e76c      	b.n	800ecda <__ssvfscanf_r+0xa2>
 800ee00:	421e      	tst	r6, r3
 800ee02:	d116      	bne.n	800ee32 <__ssvfscanf_r+0x1fa>
 800ee04:	7851      	ldrb	r1, [r2, #1]
 800ee06:	296c      	cmp	r1, #108	; 0x6c
 800ee08:	d103      	bne.n	800ee12 <__ssvfscanf_r+0x1da>
 800ee0a:	3202      	adds	r2, #2
 800ee0c:	61ba      	str	r2, [r7, #24]
 800ee0e:	2202      	movs	r2, #2
 800ee10:	e000      	b.n	800ee14 <__ssvfscanf_r+0x1dc>
 800ee12:	2201      	movs	r2, #1
 800ee14:	4316      	orrs	r6, r2
 800ee16:	e7f1      	b.n	800edfc <__ssvfscanf_r+0x1c4>
 800ee18:	421e      	tst	r6, r3
 800ee1a:	d10a      	bne.n	800ee32 <__ssvfscanf_r+0x1fa>
 800ee1c:	7851      	ldrb	r1, [r2, #1]
 800ee1e:	2968      	cmp	r1, #104	; 0x68
 800ee20:	d103      	bne.n	800ee2a <__ssvfscanf_r+0x1f2>
 800ee22:	3202      	adds	r2, #2
 800ee24:	61ba      	str	r2, [r7, #24]
 800ee26:	2208      	movs	r2, #8
 800ee28:	e7f4      	b.n	800ee14 <__ssvfscanf_r+0x1dc>
 800ee2a:	2204      	movs	r2, #4
 800ee2c:	e7f2      	b.n	800ee14 <__ssvfscanf_r+0x1dc>
 800ee2e:	421e      	tst	r6, r3
 800ee30:	d0ed      	beq.n	800ee0e <__ssvfscanf_r+0x1d6>
 800ee32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d000      	beq.n	800ee3a <__ssvfscanf_r+0x202>
 800ee38:	e0da      	b.n	800eff0 <__ssvfscanf_r+0x3b8>
 800ee3a:	e0df      	b.n	800effc <__ssvfscanf_r+0x3c4>
 800ee3c:	421e      	tst	r6, r3
 800ee3e:	d0dd      	beq.n	800edfc <__ssvfscanf_r+0x1c4>
 800ee40:	e7f7      	b.n	800ee32 <__ssvfscanf_r+0x1fa>
 800ee42:	228f      	movs	r2, #143	; 0x8f
 800ee44:	218f      	movs	r1, #143	; 0x8f
 800ee46:	4032      	ands	r2, r6
 800ee48:	420e      	tst	r6, r1
 800ee4a:	d1f2      	bne.n	800ee32 <__ssvfscanf_r+0x1fa>
 800ee4c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ee4e:	2900      	cmp	r1, #0
 800ee50:	d104      	bne.n	800ee5c <__ssvfscanf_r+0x224>
 800ee52:	b082      	sub	sp, #8
 800ee54:	a902      	add	r1, sp, #8
 800ee56:	6439      	str	r1, [r7, #64]	; 0x40
 800ee58:	600a      	str	r2, [r1, #0]
 800ee5a:	604a      	str	r2, [r1, #4]
 800ee5c:	4326      	orrs	r6, r4
 800ee5e:	e7cd      	b.n	800edfc <__ssvfscanf_r+0x1c4>
 800ee60:	228f      	movs	r2, #143	; 0x8f
 800ee62:	4216      	tst	r6, r2
 800ee64:	d1e5      	bne.n	800ee32 <__ssvfscanf_r+0x1fa>
 800ee66:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ee68:	436a      	muls	r2, r5
 800ee6a:	3a30      	subs	r2, #48	; 0x30
 800ee6c:	188a      	adds	r2, r1, r2
 800ee6e:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ee70:	e7c4      	b.n	800edfc <__ssvfscanf_r+0x1c4>
 800ee72:	2301      	movs	r3, #1
 800ee74:	431e      	orrs	r6, r3
 800ee76:	4b1b      	ldr	r3, [pc, #108]	; (800eee4 <__ssvfscanf_r+0x2ac>)
 800ee78:	617b      	str	r3, [r7, #20]
 800ee7a:	230a      	movs	r3, #10
 800ee7c:	2403      	movs	r4, #3
 800ee7e:	627b      	str	r3, [r7, #36]	; 0x24
 800ee80:	e00f      	b.n	800eea2 <__ssvfscanf_r+0x26a>
 800ee82:	2301      	movs	r3, #1
 800ee84:	431e      	orrs	r6, r3
 800ee86:	4b18      	ldr	r3, [pc, #96]	; (800eee8 <__ssvfscanf_r+0x2b0>)
 800ee88:	617b      	str	r3, [r7, #20]
 800ee8a:	2308      	movs	r3, #8
 800ee8c:	e7f6      	b.n	800ee7c <__ssvfscanf_r+0x244>
 800ee8e:	4b16      	ldr	r3, [pc, #88]	; (800eee8 <__ssvfscanf_r+0x2b0>)
 800ee90:	e7f2      	b.n	800ee78 <__ssvfscanf_r+0x240>
 800ee92:	2380      	movs	r3, #128	; 0x80
 800ee94:	009b      	lsls	r3, r3, #2
 800ee96:	431e      	orrs	r6, r3
 800ee98:	4b13      	ldr	r3, [pc, #76]	; (800eee8 <__ssvfscanf_r+0x2b0>)
 800ee9a:	617b      	str	r3, [r7, #20]
 800ee9c:	2310      	movs	r3, #16
 800ee9e:	e7ed      	b.n	800ee7c <__ssvfscanf_r+0x244>
 800eea0:	2404      	movs	r4, #4
 800eea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eea4:	685b      	ldr	r3, [r3, #4]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	dd55      	ble.n	800ef56 <__ssvfscanf_r+0x31e>
 800eeaa:	0673      	lsls	r3, r6, #25
 800eeac:	d407      	bmi.n	800eebe <__ssvfscanf_r+0x286>
 800eeae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eeb0:	490b      	ldr	r1, [pc, #44]	; (800eee0 <__ssvfscanf_r+0x2a8>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	781a      	ldrb	r2, [r3, #0]
 800eeb6:	5c8a      	ldrb	r2, [r1, r2]
 800eeb8:	2108      	movs	r1, #8
 800eeba:	420a      	tst	r2, r1
 800eebc:	d152      	bne.n	800ef64 <__ssvfscanf_r+0x32c>
 800eebe:	1e60      	subs	r0, r4, #1
 800eec0:	2803      	cmp	r0, #3
 800eec2:	d863      	bhi.n	800ef8c <__ssvfscanf_r+0x354>
 800eec4:	f7f1 f930 	bl	8000128 <__gnu_thumb1_case_uhi>
 800eec8:	03bd01da 	.word	0x03bd01da
 800eecc:	068a0579 	.word	0x068a0579
 800eed0:	2301      	movs	r3, #1
 800eed2:	431e      	orrs	r6, r3
 800eed4:	2402      	movs	r4, #2
 800eed6:	e7e4      	b.n	800eea2 <__ssvfscanf_r+0x26a>
 800eed8:	fffffd34 	.word	0xfffffd34
 800eedc:	ffffdfff 	.word	0xffffdfff
 800eee0:	08014941 	.word	0x08014941
 800eee4:	0800c089 	.word	0x0800c089
 800eee8:	08011691 	.word	0x08011691
 800eeec:	2248      	movs	r2, #72	; 0x48
 800eeee:	2318      	movs	r3, #24
 800eef0:	189b      	adds	r3, r3, r2
 800eef2:	19d8      	adds	r0, r3, r7
 800eef4:	69b9      	ldr	r1, [r7, #24]
 800eef6:	f001 f9d7 	bl	80102a8 <__sccl>
 800eefa:	2340      	movs	r3, #64	; 0x40
 800eefc:	2401      	movs	r4, #1
 800eefe:	61b8      	str	r0, [r7, #24]
 800ef00:	431e      	orrs	r6, r3
 800ef02:	e7ce      	b.n	800eea2 <__ssvfscanf_r+0x26a>
 800ef04:	2301      	movs	r3, #1
 800ef06:	431e      	orrs	r6, r3
 800ef08:	2340      	movs	r3, #64	; 0x40
 800ef0a:	2400      	movs	r4, #0
 800ef0c:	431e      	orrs	r6, r3
 800ef0e:	e7c8      	b.n	800eea2 <__ssvfscanf_r+0x26a>
 800ef10:	2388      	movs	r3, #136	; 0x88
 800ef12:	e7bf      	b.n	800ee94 <__ssvfscanf_r+0x25c>
 800ef14:	06f3      	lsls	r3, r6, #27
 800ef16:	d500      	bpl.n	800ef1a <__ssvfscanf_r+0x2e2>
 800ef18:	e6aa      	b.n	800ec70 <__ssvfscanf_r+0x38>
 800ef1a:	2108      	movs	r1, #8
 800ef1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef1e:	cb04      	ldmia	r3!, {r2}
 800ef20:	420e      	tst	r6, r1
 800ef22:	d003      	beq.n	800ef2c <__ssvfscanf_r+0x2f4>
 800ef24:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ef26:	7011      	strb	r1, [r2, #0]
 800ef28:	633b      	str	r3, [r7, #48]	; 0x30
 800ef2a:	e6a1      	b.n	800ec70 <__ssvfscanf_r+0x38>
 800ef2c:	0771      	lsls	r1, r6, #29
 800ef2e:	d502      	bpl.n	800ef36 <__ssvfscanf_r+0x2fe>
 800ef30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ef32:	8011      	strh	r1, [r2, #0]
 800ef34:	e7f8      	b.n	800ef28 <__ssvfscanf_r+0x2f0>
 800ef36:	07f1      	lsls	r1, r6, #31
 800ef38:	d502      	bpl.n	800ef40 <__ssvfscanf_r+0x308>
 800ef3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ef3c:	6011      	str	r1, [r2, #0]
 800ef3e:	e7f3      	b.n	800ef28 <__ssvfscanf_r+0x2f0>
 800ef40:	07b6      	lsls	r6, r6, #30
 800ef42:	d5fa      	bpl.n	800ef3a <__ssvfscanf_r+0x302>
 800ef44:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ef46:	6011      	str	r1, [r2, #0]
 800ef48:	17c9      	asrs	r1, r1, #31
 800ef4a:	6051      	str	r1, [r2, #4]
 800ef4c:	e7ec      	b.n	800ef28 <__ssvfscanf_r+0x2f0>
 800ef4e:	4ba2      	ldr	r3, [pc, #648]	; (800f1d8 <__ssvfscanf_r+0x5a0>)
 800ef50:	617b      	str	r3, [r7, #20]
 800ef52:	2300      	movs	r3, #0
 800ef54:	e792      	b.n	800ee7c <__ssvfscanf_r+0x244>
 800ef56:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef58:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ef5a:	f002 fe01 	bl	8011b60 <__ssrefill_r>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	d0a3      	beq.n	800eeaa <__ssvfscanf_r+0x272>
 800ef62:	e738      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800ef64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ef66:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef68:	3201      	adds	r2, #1
 800ef6a:	63ba      	str	r2, [r7, #56]	; 0x38
 800ef6c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef6e:	6852      	ldr	r2, [r2, #4]
 800ef70:	3a01      	subs	r2, #1
 800ef72:	604a      	str	r2, [r1, #4]
 800ef74:	2a00      	cmp	r2, #0
 800ef76:	dd02      	ble.n	800ef7e <__ssvfscanf_r+0x346>
 800ef78:	3301      	adds	r3, #1
 800ef7a:	600b      	str	r3, [r1, #0]
 800ef7c:	e797      	b.n	800eeae <__ssvfscanf_r+0x276>
 800ef7e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ef80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ef82:	f002 fded 	bl	8011b60 <__ssrefill_r>
 800ef86:	2800      	cmp	r0, #0
 800ef88:	d091      	beq.n	800eeae <__ssvfscanf_r+0x276>
 800ef8a:	e724      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800ef8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ef8e:	2301      	movs	r3, #1
 800ef90:	2a00      	cmp	r2, #0
 800ef92:	d100      	bne.n	800ef96 <__ssvfscanf_r+0x35e>
 800ef94:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef96:	2210      	movs	r2, #16
 800ef98:	0034      	movs	r4, r6
 800ef9a:	4032      	ands	r2, r6
 800ef9c:	623a      	str	r2, [r7, #32]
 800ef9e:	401c      	ands	r4, r3
 800efa0:	421e      	tst	r6, r3
 800efa2:	d100      	bne.n	800efa6 <__ssvfscanf_r+0x36e>
 800efa4:	e0f3      	b.n	800f18e <__ssvfscanf_r+0x556>
 800efa6:	2a00      	cmp	r2, #0
 800efa8:	d000      	beq.n	800efac <__ssvfscanf_r+0x374>
 800efaa:	e0b6      	b.n	800f11a <__ssvfscanf_r+0x4e2>
 800efac:	2080      	movs	r0, #128	; 0x80
 800efae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efb0:	cb10      	ldmia	r3!, {r4}
 800efb2:	613b      	str	r3, [r7, #16]
 800efb4:	4206      	tst	r6, r0
 800efb6:	d100      	bne.n	800efba <__ssvfscanf_r+0x382>
 800efb8:	e0b7      	b.n	800f12a <__ssvfscanf_r+0x4f2>
 800efba:	2c00      	cmp	r4, #0
 800efbc:	d007      	beq.n	800efce <__ssvfscanf_r+0x396>
 800efbe:	f7fb ff6d 	bl	800ae9c <malloc>
 800efc2:	6338      	str	r0, [r7, #48]	; 0x30
 800efc4:	2800      	cmp	r0, #0
 800efc6:	d11f      	bne.n	800f008 <__ssvfscanf_r+0x3d0>
 800efc8:	2301      	movs	r3, #1
 800efca:	425b      	negs	r3, r3
 800efcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800efce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d013      	beq.n	800effc <__ssvfscanf_r+0x3c4>
 800efd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800efd6:	3301      	adds	r3, #1
 800efd8:	d10a      	bne.n	800eff0 <__ssvfscanf_r+0x3b8>
 800efda:	2400      	movs	r4, #0
 800efdc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800efde:	681d      	ldr	r5, [r3, #0]
 800efe0:	88db      	ldrh	r3, [r3, #6]
 800efe2:	42a3      	cmp	r3, r4
 800efe4:	dd01      	ble.n	800efea <__ssvfscanf_r+0x3b2>
 800efe6:	f001 f82a 	bl	801003e <__ssvfscanf_r+0x1406>
 800efea:	2301      	movs	r3, #1
 800efec:	425b      	negs	r3, r3
 800efee:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eff0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eff2:	6818      	ldr	r0, [r3, #0]
 800eff4:	2800      	cmp	r0, #0
 800eff6:	d001      	beq.n	800effc <__ssvfscanf_r+0x3c4>
 800eff8:	f7fb ff5a 	bl	800aeb0 <free>
 800effc:	46bd      	mov	sp, r7
 800effe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f000:	23b1      	movs	r3, #177	; 0xb1
 800f002:	009b      	lsls	r3, r3, #2
 800f004:	449d      	add	sp, r3
 800f006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f00a:	6023      	str	r3, [r4, #0]
 800f00c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f00e:	88de      	ldrh	r6, [r3, #6]
 800f010:	889d      	ldrh	r5, [r3, #4]
 800f012:	42ae      	cmp	r6, r5
 800f014:	d30e      	bcc.n	800f034 <__ssvfscanf_r+0x3fc>
 800f016:	4b71      	ldr	r3, [pc, #452]	; (800f1dc <__ssvfscanf_r+0x5a4>)
 800f018:	429d      	cmp	r5, r3
 800f01a:	d8d5      	bhi.n	800efc8 <__ssvfscanf_r+0x390>
 800f01c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f01e:	3508      	adds	r5, #8
 800f020:	b2ad      	uxth	r5, r5
 800f022:	6818      	ldr	r0, [r3, #0]
 800f024:	00a9      	lsls	r1, r5, #2
 800f026:	f002 f901 	bl	801122c <realloc>
 800f02a:	2800      	cmp	r0, #0
 800f02c:	d0cc      	beq.n	800efc8 <__ssvfscanf_r+0x390>
 800f02e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f030:	6018      	str	r0, [r3, #0]
 800f032:	809d      	strh	r5, [r3, #4]
 800f034:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f036:	1c72      	adds	r2, r6, #1
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	00b6      	lsls	r6, r6, #2
 800f03c:	50f4      	str	r4, [r6, r3]
 800f03e:	2320      	movs	r3, #32
 800f040:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f042:	0026      	movs	r6, r4
 800f044:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f046:	80ca      	strh	r2, [r1, #6]
 800f048:	61fb      	str	r3, [r7, #28]
 800f04a:	2500      	movs	r5, #0
 800f04c:	f7fd f9fe 	bl	800c44c <__locale_mb_cur_max>
 800f050:	42a8      	cmp	r0, r5
 800f052:	d100      	bne.n	800f056 <__ssvfscanf_r+0x41e>
 800f054:	e6bf      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f056:	1c6a      	adds	r2, r5, #1
 800f058:	60fa      	str	r2, [r7, #12]
 800f05a:	228c      	movs	r2, #140	; 0x8c
 800f05c:	2048      	movs	r0, #72	; 0x48
 800f05e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f060:	0052      	lsls	r2, r2, #1
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	1812      	adds	r2, r2, r0
 800f066:	7819      	ldrb	r1, [r3, #0]
 800f068:	19d2      	adds	r2, r2, r7
 800f06a:	5551      	strb	r1, [r2, r5]
 800f06c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f06e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f070:	6852      	ldr	r2, [r2, #4]
 800f072:	3301      	adds	r3, #1
 800f074:	600b      	str	r3, [r1, #0]
 800f076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f078:	3a01      	subs	r2, #1
 800f07a:	604a      	str	r2, [r1, #4]
 800f07c:	2b03      	cmp	r3, #3
 800f07e:	d102      	bne.n	800f086 <__ssvfscanf_r+0x44e>
 800f080:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f082:	2b04      	cmp	r3, #4
 800f084:	d007      	beq.n	800f096 <__ssvfscanf_r+0x45e>
 800f086:	2048      	movs	r0, #72	; 0x48
 800f088:	2310      	movs	r3, #16
 800f08a:	181b      	adds	r3, r3, r0
 800f08c:	2208      	movs	r2, #8
 800f08e:	2100      	movs	r1, #0
 800f090:	19d8      	adds	r0, r3, r7
 800f092:	f7fd f997 	bl	800c3c4 <memset>
 800f096:	2148      	movs	r1, #72	; 0x48
 800f098:	2310      	movs	r3, #16
 800f09a:	228c      	movs	r2, #140	; 0x8c
 800f09c:	185b      	adds	r3, r3, r1
 800f09e:	0052      	lsls	r2, r2, #1
 800f0a0:	19db      	adds	r3, r3, r7
 800f0a2:	1852      	adds	r2, r2, r1
 800f0a4:	9300      	str	r3, [sp, #0]
 800f0a6:	0021      	movs	r1, r4
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0ac:	19d2      	adds	r2, r2, r7
 800f0ae:	f002 fc57 	bl	8011960 <_mbrtowc_r>
 800f0b2:	0003      	movs	r3, r0
 800f0b4:	62b8      	str	r0, [r7, #40]	; 0x28
 800f0b6:	3301      	adds	r3, #1
 800f0b8:	d100      	bne.n	800f0bc <__ssvfscanf_r+0x484>
 800f0ba:	e68c      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f0bc:	2800      	cmp	r0, #0
 800f0be:	d139      	bne.n	800f134 <__ssvfscanf_r+0x4fc>
 800f0c0:	6a3b      	ldr	r3, [r7, #32]
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	d100      	bne.n	800f0c8 <__ssvfscanf_r+0x490>
 800f0c6:	6023      	str	r3, [r4, #0]
 800f0c8:	68fa      	ldr	r2, [r7, #12]
 800f0ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0cc:	4694      	mov	ip, r2
 800f0ce:	4463      	add	r3, ip
 800f0d0:	63bb      	str	r3, [r7, #56]	; 0x38
 800f0d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0d4:	2b03      	cmp	r3, #3
 800f0d6:	d102      	bne.n	800f0de <__ssvfscanf_r+0x4a6>
 800f0d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f0da:	2b04      	cmp	r3, #4
 800f0dc:	d002      	beq.n	800f0e4 <__ssvfscanf_r+0x4ac>
 800f0de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0e0:	3b01      	subs	r3, #1
 800f0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f0e4:	6a3b      	ldr	r3, [r7, #32]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d115      	bne.n	800f116 <__ssvfscanf_r+0x4de>
 800f0ea:	2e00      	cmp	r6, #0
 800f0ec:	d012      	beq.n	800f114 <__ssvfscanf_r+0x4dc>
 800f0ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0f0:	69fa      	ldr	r2, [r7, #28]
 800f0f2:	1ae5      	subs	r5, r4, r3
 800f0f4:	10ab      	asrs	r3, r5, #2
 800f0f6:	4293      	cmp	r3, r2
 800f0f8:	d30c      	bcc.n	800f114 <__ssvfscanf_r+0x4dc>
 800f0fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f0fc:	00d1      	lsls	r1, r2, #3
 800f0fe:	f002 f895 	bl	801122c <realloc>
 800f102:	6338      	str	r0, [r7, #48]	; 0x30
 800f104:	2800      	cmp	r0, #0
 800f106:	d100      	bne.n	800f10a <__ssvfscanf_r+0x4d2>
 800f108:	e75e      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f10a:	69fb      	ldr	r3, [r7, #28]
 800f10c:	1944      	adds	r4, r0, r5
 800f10e:	005b      	lsls	r3, r3, #1
 800f110:	6030      	str	r0, [r6, #0]
 800f112:	61fb      	str	r3, [r7, #28]
 800f114:	3404      	adds	r4, #4
 800f116:	2500      	movs	r5, #0
 800f118:	e010      	b.n	800f13c <__ssvfscanf_r+0x504>
 800f11a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f11c:	613b      	str	r3, [r7, #16]
 800f11e:	2300      	movs	r3, #0
 800f120:	001e      	movs	r6, r3
 800f122:	001c      	movs	r4, r3
 800f124:	61fb      	str	r3, [r7, #28]
 800f126:	633b      	str	r3, [r7, #48]	; 0x30
 800f128:	e78f      	b.n	800f04a <__ssvfscanf_r+0x412>
 800f12a:	6a3b      	ldr	r3, [r7, #32]
 800f12c:	001e      	movs	r6, r3
 800f12e:	61fb      	str	r3, [r7, #28]
 800f130:	633b      	str	r3, [r7, #48]	; 0x30
 800f132:	e78a      	b.n	800f04a <__ssvfscanf_r+0x412>
 800f134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f136:	68fd      	ldr	r5, [r7, #12]
 800f138:	3302      	adds	r3, #2
 800f13a:	d1c5      	bne.n	800f0c8 <__ssvfscanf_r+0x490>
 800f13c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f13e:	685b      	ldr	r3, [r3, #4]
 800f140:	2b00      	cmp	r3, #0
 800f142:	dc12      	bgt.n	800f16a <__ssvfscanf_r+0x532>
 800f144:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f146:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f148:	f002 fd0a 	bl	8011b60 <__ssrefill_r>
 800f14c:	2800      	cmp	r0, #0
 800f14e:	d00c      	beq.n	800f16a <__ssvfscanf_r+0x532>
 800f150:	2d00      	cmp	r5, #0
 800f152:	d000      	beq.n	800f156 <__ssvfscanf_r+0x51e>
 800f154:	e63f      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f156:	2e00      	cmp	r6, #0
 800f158:	d10c      	bne.n	800f174 <__ssvfscanf_r+0x53c>
 800f15a:	6a3b      	ldr	r3, [r7, #32]
 800f15c:	425a      	negs	r2, r3
 800f15e:	4153      	adcs	r3, r2
 800f160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f162:	18d3      	adds	r3, r2, r3
 800f164:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f166:	693b      	ldr	r3, [r7, #16]
 800f168:	e6de      	b.n	800ef28 <__ssvfscanf_r+0x2f0>
 800f16a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d000      	beq.n	800f172 <__ssvfscanf_r+0x53a>
 800f170:	e76c      	b.n	800f04c <__ssvfscanf_r+0x414>
 800f172:	e7f0      	b.n	800f156 <__ssvfscanf_r+0x51e>
 800f174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f176:	69fa      	ldr	r2, [r7, #28]
 800f178:	1ae1      	subs	r1, r4, r3
 800f17a:	108b      	asrs	r3, r1, #2
 800f17c:	429a      	cmp	r2, r3
 800f17e:	d9ec      	bls.n	800f15a <__ssvfscanf_r+0x522>
 800f180:	6830      	ldr	r0, [r6, #0]
 800f182:	f002 f853 	bl	801122c <realloc>
 800f186:	2800      	cmp	r0, #0
 800f188:	d0e7      	beq.n	800f15a <__ssvfscanf_r+0x522>
 800f18a:	6030      	str	r0, [r6, #0]
 800f18c:	e7e5      	b.n	800f15a <__ssvfscanf_r+0x522>
 800f18e:	6a3b      	ldr	r3, [r7, #32]
 800f190:	2b00      	cmp	r3, #0
 800f192:	d025      	beq.n	800f1e0 <__ssvfscanf_r+0x5a8>
 800f194:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f196:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f198:	685b      	ldr	r3, [r3, #4]
 800f19a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f19c:	6812      	ldr	r2, [r2, #0]
 800f19e:	4299      	cmp	r1, r3
 800f1a0:	dd11      	ble.n	800f1c6 <__ssvfscanf_r+0x58e>
 800f1a2:	1ac9      	subs	r1, r1, r3
 800f1a4:	18d2      	adds	r2, r2, r3
 800f1a6:	18e4      	adds	r4, r4, r3
 800f1a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f1aa:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f1ac:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f1ae:	0019      	movs	r1, r3
 800f1b0:	601a      	str	r2, [r3, #0]
 800f1b2:	f002 fcd5 	bl	8011b60 <__ssrefill_r>
 800f1b6:	2800      	cmp	r0, #0
 800f1b8:	d0ec      	beq.n	800f194 <__ssvfscanf_r+0x55c>
 800f1ba:	2c00      	cmp	r4, #0
 800f1bc:	d100      	bne.n	800f1c0 <__ssvfscanf_r+0x588>
 800f1be:	e60a      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1c2:	191b      	adds	r3, r3, r4
 800f1c4:	e5ff      	b.n	800edc6 <__ssvfscanf_r+0x18e>
 800f1c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f1c8:	1a5b      	subs	r3, r3, r1
 800f1ca:	1864      	adds	r4, r4, r1
 800f1cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f1ce:	604b      	str	r3, [r1, #4]
 800f1d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1d2:	18d2      	adds	r2, r2, r3
 800f1d4:	600a      	str	r2, [r1, #0]
 800f1d6:	e7f3      	b.n	800f1c0 <__ssvfscanf_r+0x588>
 800f1d8:	0800c089 	.word	0x0800c089
 800f1dc:	0000fff6 	.word	0x0000fff6
 800f1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1e2:	0034      	movs	r4, r6
 800f1e4:	cb20      	ldmia	r3!, {r5}
 800f1e6:	633b      	str	r3, [r7, #48]	; 0x30
 800f1e8:	2380      	movs	r3, #128	; 0x80
 800f1ea:	401c      	ands	r4, r3
 800f1ec:	421e      	tst	r6, r3
 800f1ee:	d028      	beq.n	800f242 <__ssvfscanf_r+0x60a>
 800f1f0:	2d00      	cmp	r5, #0
 800f1f2:	d100      	bne.n	800f1f6 <__ssvfscanf_r+0x5be>
 800f1f4:	e61d      	b.n	800ee32 <__ssvfscanf_r+0x1fa>
 800f1f6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f1f8:	f7fb fe50 	bl	800ae9c <malloc>
 800f1fc:	6238      	str	r0, [r7, #32]
 800f1fe:	2800      	cmp	r0, #0
 800f200:	d100      	bne.n	800f204 <__ssvfscanf_r+0x5cc>
 800f202:	e5ef      	b.n	800ede4 <__ssvfscanf_r+0x1ac>
 800f204:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f206:	6028      	str	r0, [r5, #0]
 800f208:	88de      	ldrh	r6, [r3, #6]
 800f20a:	889c      	ldrh	r4, [r3, #4]
 800f20c:	6818      	ldr	r0, [r3, #0]
 800f20e:	42a6      	cmp	r6, r4
 800f210:	d30e      	bcc.n	800f230 <__ssvfscanf_r+0x5f8>
 800f212:	4bbf      	ldr	r3, [pc, #764]	; (800f510 <__ssvfscanf_r+0x8d8>)
 800f214:	429c      	cmp	r4, r3
 800f216:	d900      	bls.n	800f21a <__ssvfscanf_r+0x5e2>
 800f218:	e6df      	b.n	800efda <__ssvfscanf_r+0x3a2>
 800f21a:	3408      	adds	r4, #8
 800f21c:	b2a4      	uxth	r4, r4
 800f21e:	00a1      	lsls	r1, r4, #2
 800f220:	f002 f804 	bl	801122c <realloc>
 800f224:	2800      	cmp	r0, #0
 800f226:	d100      	bne.n	800f22a <__ssvfscanf_r+0x5f2>
 800f228:	e6d7      	b.n	800efda <__ssvfscanf_r+0x3a2>
 800f22a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f22c:	6018      	str	r0, [r3, #0]
 800f22e:	809c      	strh	r4, [r3, #4]
 800f230:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f232:	1c72      	adds	r2, r6, #1
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f238:	00b6      	lsls	r6, r6, #2
 800f23a:	002c      	movs	r4, r5
 800f23c:	50f5      	str	r5, [r6, r3]
 800f23e:	6a3d      	ldr	r5, [r7, #32]
 800f240:	80ca      	strh	r2, [r1, #6]
 800f242:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f244:	0029      	movs	r1, r5
 800f246:	9300      	str	r3, [sp, #0]
 800f248:	2201      	movs	r2, #1
 800f24a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f24c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f24e:	f002 fca6 	bl	8011b9e <_sfread_r>
 800f252:	1e05      	subs	r5, r0, #0
 800f254:	d100      	bne.n	800f258 <__ssvfscanf_r+0x620>
 800f256:	e5be      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f258:	2c00      	cmp	r4, #0
 800f25a:	d009      	beq.n	800f270 <__ssvfscanf_r+0x638>
 800f25c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f25e:	4283      	cmp	r3, r0
 800f260:	d906      	bls.n	800f270 <__ssvfscanf_r+0x638>
 800f262:	0001      	movs	r1, r0
 800f264:	6820      	ldr	r0, [r4, #0]
 800f266:	f001 ffe1 	bl	801122c <realloc>
 800f26a:	2800      	cmp	r0, #0
 800f26c:	d000      	beq.n	800f270 <__ssvfscanf_r+0x638>
 800f26e:	6020      	str	r0, [r4, #0]
 800f270:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f272:	195b      	adds	r3, r3, r5
 800f274:	63bb      	str	r3, [r7, #56]	; 0x38
 800f276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f278:	3301      	adds	r3, #1
 800f27a:	e4f8      	b.n	800ec6e <__ssvfscanf_r+0x36>
 800f27c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f27e:	2b00      	cmp	r3, #0
 800f280:	d101      	bne.n	800f286 <__ssvfscanf_r+0x64e>
 800f282:	3b01      	subs	r3, #1
 800f284:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f286:	2210      	movs	r2, #16
 800f288:	2301      	movs	r3, #1
 800f28a:	0034      	movs	r4, r6
 800f28c:	4032      	ands	r2, r6
 800f28e:	401c      	ands	r4, r3
 800f290:	623a      	str	r2, [r7, #32]
 800f292:	421e      	tst	r6, r3
 800f294:	d100      	bne.n	800f298 <__ssvfscanf_r+0x660>
 800f296:	e116      	b.n	800f4c6 <__ssvfscanf_r+0x88e>
 800f298:	2a00      	cmp	r2, #0
 800f29a:	d000      	beq.n	800f29e <__ssvfscanf_r+0x666>
 800f29c:	e0b0      	b.n	800f400 <__ssvfscanf_r+0x7c8>
 800f29e:	2080      	movs	r0, #128	; 0x80
 800f2a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2a2:	cb10      	ldmia	r3!, {r4}
 800f2a4:	60fb      	str	r3, [r7, #12]
 800f2a6:	4206      	tst	r6, r0
 800f2a8:	d100      	bne.n	800f2ac <__ssvfscanf_r+0x674>
 800f2aa:	e0b2      	b.n	800f412 <__ssvfscanf_r+0x7da>
 800f2ac:	2c00      	cmp	r4, #0
 800f2ae:	d100      	bne.n	800f2b2 <__ssvfscanf_r+0x67a>
 800f2b0:	e68d      	b.n	800efce <__ssvfscanf_r+0x396>
 800f2b2:	f7fb fdf3 	bl	800ae9c <malloc>
 800f2b6:	6338      	str	r0, [r7, #48]	; 0x30
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	d100      	bne.n	800f2be <__ssvfscanf_r+0x686>
 800f2bc:	e684      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f2be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2c0:	6023      	str	r3, [r4, #0]
 800f2c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2c4:	88de      	ldrh	r6, [r3, #6]
 800f2c6:	889d      	ldrh	r5, [r3, #4]
 800f2c8:	42ae      	cmp	r6, r5
 800f2ca:	d310      	bcc.n	800f2ee <__ssvfscanf_r+0x6b6>
 800f2cc:	4b90      	ldr	r3, [pc, #576]	; (800f510 <__ssvfscanf_r+0x8d8>)
 800f2ce:	429d      	cmp	r5, r3
 800f2d0:	d900      	bls.n	800f2d4 <__ssvfscanf_r+0x69c>
 800f2d2:	e679      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f2d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2d6:	3508      	adds	r5, #8
 800f2d8:	b2ad      	uxth	r5, r5
 800f2da:	6818      	ldr	r0, [r3, #0]
 800f2dc:	00a9      	lsls	r1, r5, #2
 800f2de:	f001 ffa5 	bl	801122c <realloc>
 800f2e2:	2800      	cmp	r0, #0
 800f2e4:	d100      	bne.n	800f2e8 <__ssvfscanf_r+0x6b0>
 800f2e6:	e66f      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f2e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2ea:	6018      	str	r0, [r3, #0]
 800f2ec:	809d      	strh	r5, [r3, #4]
 800f2ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2f0:	1c72      	adds	r2, r6, #1
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	00b6      	lsls	r6, r6, #2
 800f2f6:	50f4      	str	r4, [r6, r3]
 800f2f8:	2320      	movs	r3, #32
 800f2fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f2fc:	0026      	movs	r6, r4
 800f2fe:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f300:	80ca      	strh	r2, [r1, #6]
 800f302:	613b      	str	r3, [r7, #16]
 800f304:	2500      	movs	r5, #0
 800f306:	f7fd f8a1 	bl	800c44c <__locale_mb_cur_max>
 800f30a:	42a8      	cmp	r0, r5
 800f30c:	d100      	bne.n	800f310 <__ssvfscanf_r+0x6d8>
 800f30e:	e562      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f310:	1c6a      	adds	r2, r5, #1
 800f312:	61fa      	str	r2, [r7, #28]
 800f314:	228c      	movs	r2, #140	; 0x8c
 800f316:	2048      	movs	r0, #72	; 0x48
 800f318:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f31a:	0052      	lsls	r2, r2, #1
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	1812      	adds	r2, r2, r0
 800f320:	7819      	ldrb	r1, [r3, #0]
 800f322:	19d2      	adds	r2, r2, r7
 800f324:	5551      	strb	r1, [r2, r5]
 800f326:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f328:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f32a:	6852      	ldr	r2, [r2, #4]
 800f32c:	3301      	adds	r3, #1
 800f32e:	600b      	str	r3, [r1, #0]
 800f330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f332:	3a01      	subs	r2, #1
 800f334:	604a      	str	r2, [r1, #4]
 800f336:	2b03      	cmp	r3, #3
 800f338:	d102      	bne.n	800f340 <__ssvfscanf_r+0x708>
 800f33a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f33c:	2b04      	cmp	r3, #4
 800f33e:	d006      	beq.n	800f34e <__ssvfscanf_r+0x716>
 800f340:	2048      	movs	r0, #72	; 0x48
 800f342:	2208      	movs	r2, #8
 800f344:	1813      	adds	r3, r2, r0
 800f346:	2100      	movs	r1, #0
 800f348:	19d8      	adds	r0, r3, r7
 800f34a:	f7fd f83b 	bl	800c3c4 <memset>
 800f34e:	2148      	movs	r1, #72	; 0x48
 800f350:	2308      	movs	r3, #8
 800f352:	228c      	movs	r2, #140	; 0x8c
 800f354:	185b      	adds	r3, r3, r1
 800f356:	0052      	lsls	r2, r2, #1
 800f358:	19db      	adds	r3, r3, r7
 800f35a:	1852      	adds	r2, r2, r1
 800f35c:	9300      	str	r3, [sp, #0]
 800f35e:	0021      	movs	r1, r4
 800f360:	69fb      	ldr	r3, [r7, #28]
 800f362:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f364:	19d2      	adds	r2, r2, r7
 800f366:	f002 fafb 	bl	8011960 <_mbrtowc_r>
 800f36a:	0003      	movs	r3, r0
 800f36c:	62b8      	str	r0, [r7, #40]	; 0x28
 800f36e:	3301      	adds	r3, #1
 800f370:	d100      	bne.n	800f374 <__ssvfscanf_r+0x73c>
 800f372:	e530      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f374:	2800      	cmp	r0, #0
 800f376:	d151      	bne.n	800f41c <__ssvfscanf_r+0x7e4>
 800f378:	6020      	str	r0, [r4, #0]
 800f37a:	2301      	movs	r3, #1
 800f37c:	6825      	ldr	r5, [r4, #0]
 800f37e:	425b      	negs	r3, r3
 800f380:	1c6a      	adds	r2, r5, #1
 800f382:	d01a      	beq.n	800f3ba <__ssvfscanf_r+0x782>
 800f384:	2048      	movs	r0, #72	; 0x48
 800f386:	3311      	adds	r3, #17
 800f388:	181b      	adds	r3, r3, r0
 800f38a:	2208      	movs	r2, #8
 800f38c:	2100      	movs	r1, #0
 800f38e:	19d8      	adds	r0, r3, r7
 800f390:	f7fd f818 	bl	800c3c4 <memset>
 800f394:	4b5f      	ldr	r3, [pc, #380]	; (800f514 <__ssvfscanf_r+0x8dc>)
 800f396:	2148      	movs	r1, #72	; 0x48
 800f398:	33e0      	adds	r3, #224	; 0xe0
 800f39a:	681a      	ldr	r2, [r3, #0]
 800f39c:	2310      	movs	r3, #16
 800f39e:	4694      	mov	ip, r2
 800f3a0:	185b      	adds	r3, r3, r1
 800f3a2:	002a      	movs	r2, r5
 800f3a4:	19db      	adds	r3, r3, r7
 800f3a6:	4665      	mov	r5, ip
 800f3a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f3aa:	1879      	adds	r1, r7, r1
 800f3ac:	47a8      	blx	r5
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	2801      	cmp	r0, #1
 800f3b2:	d102      	bne.n	800f3ba <__ssvfscanf_r+0x782>
 800f3b4:	3348      	adds	r3, #72	; 0x48
 800f3b6:	18fb      	adds	r3, r7, r3
 800f3b8:	781b      	ldrb	r3, [r3, #0]
 800f3ba:	2218      	movs	r2, #24
 800f3bc:	2148      	movs	r1, #72	; 0x48
 800f3be:	1852      	adds	r2, r2, r1
 800f3c0:	19d2      	adds	r2, r2, r7
 800f3c2:	5cd3      	ldrb	r3, [r2, r3]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d149      	bne.n	800f45c <__ssvfscanf_r+0x824>
 800f3c8:	69fb      	ldr	r3, [r7, #28]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d137      	bne.n	800f43e <__ssvfscanf_r+0x806>
 800f3ce:	6a3b      	ldr	r3, [r7, #32]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d113      	bne.n	800f3fc <__ssvfscanf_r+0x7c4>
 800f3d4:	6023      	str	r3, [r4, #0]
 800f3d6:	2e00      	cmp	r6, #0
 800f3d8:	d00d      	beq.n	800f3f6 <__ssvfscanf_r+0x7be>
 800f3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3dc:	693a      	ldr	r2, [r7, #16]
 800f3de:	1ae4      	subs	r4, r4, r3
 800f3e0:	10a3      	asrs	r3, r4, #2
 800f3e2:	3301      	adds	r3, #1
 800f3e4:	429a      	cmp	r2, r3
 800f3e6:	d906      	bls.n	800f3f6 <__ssvfscanf_r+0x7be>
 800f3e8:	6830      	ldr	r0, [r6, #0]
 800f3ea:	1d21      	adds	r1, r4, #4
 800f3ec:	f001 ff1e 	bl	801122c <realloc>
 800f3f0:	2800      	cmp	r0, #0
 800f3f2:	d000      	beq.n	800f3f6 <__ssvfscanf_r+0x7be>
 800f3f4:	6030      	str	r0, [r6, #0]
 800f3f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3f8:	3301      	adds	r3, #1
 800f3fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	e593      	b.n	800ef28 <__ssvfscanf_r+0x2f0>
 800f400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f402:	60fb      	str	r3, [r7, #12]
 800f404:	2300      	movs	r3, #0
 800f406:	001e      	movs	r6, r3
 800f408:	613b      	str	r3, [r7, #16]
 800f40a:	633b      	str	r3, [r7, #48]	; 0x30
 800f40c:	334c      	adds	r3, #76	; 0x4c
 800f40e:	18fc      	adds	r4, r7, r3
 800f410:	e778      	b.n	800f304 <__ssvfscanf_r+0x6cc>
 800f412:	6a3b      	ldr	r3, [r7, #32]
 800f414:	001e      	movs	r6, r3
 800f416:	613b      	str	r3, [r7, #16]
 800f418:	633b      	str	r3, [r7, #48]	; 0x30
 800f41a:	e773      	b.n	800f304 <__ssvfscanf_r+0x6cc>
 800f41c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f41e:	69fd      	ldr	r5, [r7, #28]
 800f420:	3302      	adds	r3, #2
 800f422:	d1aa      	bne.n	800f37a <__ssvfscanf_r+0x742>
 800f424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f426:	685b      	ldr	r3, [r3, #4]
 800f428:	2b00      	cmp	r3, #0
 800f42a:	dc47      	bgt.n	800f4bc <__ssvfscanf_r+0x884>
 800f42c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f42e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f430:	f002 fb96 	bl	8011b60 <__ssrefill_r>
 800f434:	2800      	cmp	r0, #0
 800f436:	d041      	beq.n	800f4bc <__ssvfscanf_r+0x884>
 800f438:	2d00      	cmp	r5, #0
 800f43a:	d0c8      	beq.n	800f3ce <__ssvfscanf_r+0x796>
 800f43c:	e4cb      	b.n	800edd6 <__ssvfscanf_r+0x19e>
 800f43e:	69fb      	ldr	r3, [r7, #28]
 800f440:	2248      	movs	r2, #72	; 0x48
 800f442:	3b01      	subs	r3, #1
 800f444:	61fb      	str	r3, [r7, #28]
 800f446:	238c      	movs	r3, #140	; 0x8c
 800f448:	005b      	lsls	r3, r3, #1
 800f44a:	189b      	adds	r3, r3, r2
 800f44c:	69fa      	ldr	r2, [r7, #28]
 800f44e:	19db      	adds	r3, r3, r7
 800f450:	5cd1      	ldrb	r1, [r2, r3]
 800f452:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f454:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f456:	f002 fb47 	bl	8011ae8 <_sungetc_r>
 800f45a:	e7b5      	b.n	800f3c8 <__ssvfscanf_r+0x790>
 800f45c:	69fa      	ldr	r2, [r7, #28]
 800f45e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f460:	4694      	mov	ip, r2
 800f462:	4463      	add	r3, ip
 800f464:	63bb      	str	r3, [r7, #56]	; 0x38
 800f466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f468:	2b03      	cmp	r3, #3
 800f46a:	d102      	bne.n	800f472 <__ssvfscanf_r+0x83a>
 800f46c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f46e:	2b04      	cmp	r3, #4
 800f470:	d002      	beq.n	800f478 <__ssvfscanf_r+0x840>
 800f472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f474:	3b01      	subs	r3, #1
 800f476:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f478:	6a3b      	ldr	r3, [r7, #32]
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d11a      	bne.n	800f4b4 <__ssvfscanf_r+0x87c>
 800f47e:	3404      	adds	r4, #4
 800f480:	2e00      	cmp	r6, #0
 800f482:	d019      	beq.n	800f4b8 <__ssvfscanf_r+0x880>
 800f484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f486:	693a      	ldr	r2, [r7, #16]
 800f488:	1ae3      	subs	r3, r4, r3
 800f48a:	61fb      	str	r3, [r7, #28]
 800f48c:	6a3d      	ldr	r5, [r7, #32]
 800f48e:	109b      	asrs	r3, r3, #2
 800f490:	4293      	cmp	r3, r2
 800f492:	d3c7      	bcc.n	800f424 <__ssvfscanf_r+0x7ec>
 800f494:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f496:	00d1      	lsls	r1, r2, #3
 800f498:	f001 fec8 	bl	801122c <realloc>
 800f49c:	6338      	str	r0, [r7, #48]	; 0x30
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	d100      	bne.n	800f4a4 <__ssvfscanf_r+0x86c>
 800f4a2:	e591      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f4a4:	4684      	mov	ip, r0
 800f4a6:	693b      	ldr	r3, [r7, #16]
 800f4a8:	69fc      	ldr	r4, [r7, #28]
 800f4aa:	005b      	lsls	r3, r3, #1
 800f4ac:	4464      	add	r4, ip
 800f4ae:	6030      	str	r0, [r6, #0]
 800f4b0:	613b      	str	r3, [r7, #16]
 800f4b2:	e7b7      	b.n	800f424 <__ssvfscanf_r+0x7ec>
 800f4b4:	2500      	movs	r5, #0
 800f4b6:	e7b5      	b.n	800f424 <__ssvfscanf_r+0x7ec>
 800f4b8:	0035      	movs	r5, r6
 800f4ba:	e7b3      	b.n	800f424 <__ssvfscanf_r+0x7ec>
 800f4bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d000      	beq.n	800f4c4 <__ssvfscanf_r+0x88c>
 800f4c2:	e720      	b.n	800f306 <__ssvfscanf_r+0x6ce>
 800f4c4:	e783      	b.n	800f3ce <__ssvfscanf_r+0x796>
 800f4c6:	6a3b      	ldr	r3, [r7, #32]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d025      	beq.n	800f518 <__ssvfscanf_r+0x8e0>
 800f4cc:	2118      	movs	r1, #24
 800f4ce:	2048      	movs	r0, #72	; 0x48
 800f4d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f4d2:	1809      	adds	r1, r1, r0
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	19c9      	adds	r1, r1, r7
 800f4d8:	781a      	ldrb	r2, [r3, #0]
 800f4da:	5c8a      	ldrb	r2, [r1, r2]
 800f4dc:	2a00      	cmp	r2, #0
 800f4de:	d103      	bne.n	800f4e8 <__ssvfscanf_r+0x8b0>
 800f4e0:	2c00      	cmp	r4, #0
 800f4e2:	d000      	beq.n	800f4e6 <__ssvfscanf_r+0x8ae>
 800f4e4:	e66c      	b.n	800f1c0 <__ssvfscanf_r+0x588>
 800f4e6:	e4a4      	b.n	800ee32 <__ssvfscanf_r+0x1fa>
 800f4e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f4ec:	6852      	ldr	r2, [r2, #4]
 800f4ee:	3301      	adds	r3, #1
 800f4f0:	600b      	str	r3, [r1, #0]
 800f4f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4f4:	3a01      	subs	r2, #1
 800f4f6:	3401      	adds	r4, #1
 800f4f8:	604a      	str	r2, [r1, #4]
 800f4fa:	429c      	cmp	r4, r3
 800f4fc:	d100      	bne.n	800f500 <__ssvfscanf_r+0x8c8>
 800f4fe:	e65f      	b.n	800f1c0 <__ssvfscanf_r+0x588>
 800f500:	2a00      	cmp	r2, #0
 800f502:	dce3      	bgt.n	800f4cc <__ssvfscanf_r+0x894>
 800f504:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f506:	f002 fb2b 	bl	8011b60 <__ssrefill_r>
 800f50a:	2800      	cmp	r0, #0
 800f50c:	d0de      	beq.n	800f4cc <__ssvfscanf_r+0x894>
 800f50e:	e657      	b.n	800f1c0 <__ssvfscanf_r+0x588>
 800f510:	0000fff6 	.word	0x0000fff6
 800f514:	20000448 	.word	0x20000448
 800f518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f51a:	0032      	movs	r2, r6
 800f51c:	cb20      	ldmia	r3!, {r5}
 800f51e:	61fb      	str	r3, [r7, #28]
 800f520:	2380      	movs	r3, #128	; 0x80
 800f522:	401a      	ands	r2, r3
 800f524:	421e      	tst	r6, r3
 800f526:	d100      	bne.n	800f52a <__ssvfscanf_r+0x8f2>
 800f528:	e086      	b.n	800f638 <__ssvfscanf_r+0xa00>
 800f52a:	2d00      	cmp	r5, #0
 800f52c:	d100      	bne.n	800f530 <__ssvfscanf_r+0x8f8>
 800f52e:	e480      	b.n	800ee32 <__ssvfscanf_r+0x1fa>
 800f530:	2020      	movs	r0, #32
 800f532:	f7fb fcb3 	bl	800ae9c <malloc>
 800f536:	6338      	str	r0, [r7, #48]	; 0x30
 800f538:	2800      	cmp	r0, #0
 800f53a:	d100      	bne.n	800f53e <__ssvfscanf_r+0x906>
 800f53c:	e452      	b.n	800ede4 <__ssvfscanf_r+0x1ac>
 800f53e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f540:	6028      	str	r0, [r5, #0]
 800f542:	88de      	ldrh	r6, [r3, #6]
 800f544:	889c      	ldrh	r4, [r3, #4]
 800f546:	6818      	ldr	r0, [r3, #0]
 800f548:	42a6      	cmp	r6, r4
 800f54a:	d30e      	bcc.n	800f56a <__ssvfscanf_r+0x932>
 800f54c:	4bc3      	ldr	r3, [pc, #780]	; (800f85c <__ssvfscanf_r+0xc24>)
 800f54e:	429c      	cmp	r4, r3
 800f550:	d900      	bls.n	800f554 <__ssvfscanf_r+0x91c>
 800f552:	e542      	b.n	800efda <__ssvfscanf_r+0x3a2>
 800f554:	3408      	adds	r4, #8
 800f556:	b2a4      	uxth	r4, r4
 800f558:	00a1      	lsls	r1, r4, #2
 800f55a:	f001 fe67 	bl	801122c <realloc>
 800f55e:	2800      	cmp	r0, #0
 800f560:	d100      	bne.n	800f564 <__ssvfscanf_r+0x92c>
 800f562:	e53a      	b.n	800efda <__ssvfscanf_r+0x3a2>
 800f564:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f566:	6018      	str	r0, [r3, #0]
 800f568:	809c      	strh	r4, [r3, #4]
 800f56a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f56c:	1c72      	adds	r2, r6, #1
 800f56e:	681b      	ldr	r3, [r3, #0]
 800f570:	00b6      	lsls	r6, r6, #2
 800f572:	50f5      	str	r5, [r6, r3]
 800f574:	2320      	movs	r3, #32
 800f576:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f578:	002e      	movs	r6, r5
 800f57a:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f57c:	80ca      	strh	r2, [r1, #6]
 800f57e:	623b      	str	r3, [r7, #32]
 800f580:	002c      	movs	r4, r5
 800f582:	2118      	movs	r1, #24
 800f584:	2048      	movs	r0, #72	; 0x48
 800f586:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f588:	1809      	adds	r1, r1, r0
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	19c9      	adds	r1, r1, r7
 800f58e:	781a      	ldrb	r2, [r3, #0]
 800f590:	5c8a      	ldrb	r2, [r1, r2]
 800f592:	2a00      	cmp	r2, #0
 800f594:	d101      	bne.n	800f59a <__ssvfscanf_r+0x962>
 800f596:	633d      	str	r5, [r7, #48]	; 0x30
 800f598:	e031      	b.n	800f5fe <__ssvfscanf_r+0x9c6>
 800f59a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f59c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f59e:	6852      	ldr	r2, [r2, #4]
 800f5a0:	3a01      	subs	r2, #1
 800f5a2:	604a      	str	r2, [r1, #4]
 800f5a4:	1c5a      	adds	r2, r3, #1
 800f5a6:	600a      	str	r2, [r1, #0]
 800f5a8:	781b      	ldrb	r3, [r3, #0]
 800f5aa:	1c6a      	adds	r2, r5, #1
 800f5ac:	633a      	str	r2, [r7, #48]	; 0x30
 800f5ae:	702b      	strb	r3, [r5, #0]
 800f5b0:	2e00      	cmp	r6, #0
 800f5b2:	d010      	beq.n	800f5d6 <__ssvfscanf_r+0x99e>
 800f5b4:	6a3b      	ldr	r3, [r7, #32]
 800f5b6:	1b15      	subs	r5, r2, r4
 800f5b8:	429d      	cmp	r5, r3
 800f5ba:	d30c      	bcc.n	800f5d6 <__ssvfscanf_r+0x99e>
 800f5bc:	005b      	lsls	r3, r3, #1
 800f5be:	0020      	movs	r0, r4
 800f5c0:	0019      	movs	r1, r3
 800f5c2:	623b      	str	r3, [r7, #32]
 800f5c4:	f001 fe32 	bl	801122c <realloc>
 800f5c8:	1e04      	subs	r4, r0, #0
 800f5ca:	d101      	bne.n	800f5d0 <__ssvfscanf_r+0x998>
 800f5cc:	f7ff fc0a 	bl	800ede4 <__ssvfscanf_r+0x1ac>
 800f5d0:	1943      	adds	r3, r0, r5
 800f5d2:	633b      	str	r3, [r7, #48]	; 0x30
 800f5d4:	6030      	str	r0, [r6, #0]
 800f5d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f5d8:	3b01      	subs	r3, #1
 800f5da:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d00e      	beq.n	800f5fe <__ssvfscanf_r+0x9c6>
 800f5e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f5e2:	685b      	ldr	r3, [r3, #4]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	dc2a      	bgt.n	800f63e <__ssvfscanf_r+0xa06>
 800f5e8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f5ea:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5ec:	f002 fab8 	bl	8011b60 <__ssrefill_r>
 800f5f0:	2800      	cmp	r0, #0
 800f5f2:	d024      	beq.n	800f63e <__ssvfscanf_r+0xa06>
 800f5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5f6:	42a3      	cmp	r3, r4
 800f5f8:	d101      	bne.n	800f5fe <__ssvfscanf_r+0x9c6>
 800f5fa:	f7ff fbec 	bl	800edd6 <__ssvfscanf_r+0x19e>
 800f5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f600:	1b1d      	subs	r5, r3, r4
 800f602:	42a3      	cmp	r3, r4
 800f604:	d101      	bne.n	800f60a <__ssvfscanf_r+0x9d2>
 800f606:	f7ff fc14 	bl	800ee32 <__ssvfscanf_r+0x1fa>
 800f60a:	2300      	movs	r3, #0
 800f60c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f60e:	7013      	strb	r3, [r2, #0]
 800f610:	429e      	cmp	r6, r3
 800f612:	d009      	beq.n	800f628 <__ssvfscanf_r+0x9f0>
 800f614:	6a3b      	ldr	r3, [r7, #32]
 800f616:	1c69      	adds	r1, r5, #1
 800f618:	428b      	cmp	r3, r1
 800f61a:	d905      	bls.n	800f628 <__ssvfscanf_r+0x9f0>
 800f61c:	6830      	ldr	r0, [r6, #0]
 800f61e:	f001 fe05 	bl	801122c <realloc>
 800f622:	2800      	cmp	r0, #0
 800f624:	d000      	beq.n	800f628 <__ssvfscanf_r+0x9f0>
 800f626:	6030      	str	r0, [r6, #0]
 800f628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f62a:	3301      	adds	r3, #1
 800f62c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f62e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f630:	195b      	adds	r3, r3, r5
 800f632:	63bb      	str	r3, [r7, #56]	; 0x38
 800f634:	69fb      	ldr	r3, [r7, #28]
 800f636:	e477      	b.n	800ef28 <__ssvfscanf_r+0x2f0>
 800f638:	0016      	movs	r6, r2
 800f63a:	623a      	str	r2, [r7, #32]
 800f63c:	e7a0      	b.n	800f580 <__ssvfscanf_r+0x948>
 800f63e:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f640:	e79f      	b.n	800f582 <__ssvfscanf_r+0x94a>
 800f642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f644:	2b00      	cmp	r3, #0
 800f646:	d101      	bne.n	800f64c <__ssvfscanf_r+0xa14>
 800f648:	3b01      	subs	r3, #1
 800f64a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f64c:	2210      	movs	r2, #16
 800f64e:	2301      	movs	r3, #1
 800f650:	0034      	movs	r4, r6
 800f652:	4032      	ands	r2, r6
 800f654:	401c      	ands	r4, r3
 800f656:	61fa      	str	r2, [r7, #28]
 800f658:	421e      	tst	r6, r3
 800f65a:	d100      	bne.n	800f65e <__ssvfscanf_r+0xa26>
 800f65c:	e102      	b.n	800f864 <__ssvfscanf_r+0xc2c>
 800f65e:	2a00      	cmp	r2, #0
 800f660:	d000      	beq.n	800f664 <__ssvfscanf_r+0xa2c>
 800f662:	e09f      	b.n	800f7a4 <__ssvfscanf_r+0xb6c>
 800f664:	2080      	movs	r0, #128	; 0x80
 800f666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f668:	cb10      	ldmia	r3!, {r4}
 800f66a:	60fb      	str	r3, [r7, #12]
 800f66c:	4206      	tst	r6, r0
 800f66e:	d100      	bne.n	800f672 <__ssvfscanf_r+0xa3a>
 800f670:	e0a1      	b.n	800f7b6 <__ssvfscanf_r+0xb7e>
 800f672:	2c00      	cmp	r4, #0
 800f674:	d100      	bne.n	800f678 <__ssvfscanf_r+0xa40>
 800f676:	e4aa      	b.n	800efce <__ssvfscanf_r+0x396>
 800f678:	f7fb fc10 	bl	800ae9c <malloc>
 800f67c:	6338      	str	r0, [r7, #48]	; 0x30
 800f67e:	2800      	cmp	r0, #0
 800f680:	d100      	bne.n	800f684 <__ssvfscanf_r+0xa4c>
 800f682:	e4a1      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f686:	6023      	str	r3, [r4, #0]
 800f688:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f68a:	88de      	ldrh	r6, [r3, #6]
 800f68c:	889d      	ldrh	r5, [r3, #4]
 800f68e:	42ae      	cmp	r6, r5
 800f690:	d310      	bcc.n	800f6b4 <__ssvfscanf_r+0xa7c>
 800f692:	4b72      	ldr	r3, [pc, #456]	; (800f85c <__ssvfscanf_r+0xc24>)
 800f694:	429d      	cmp	r5, r3
 800f696:	d900      	bls.n	800f69a <__ssvfscanf_r+0xa62>
 800f698:	e496      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f69a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f69c:	3508      	adds	r5, #8
 800f69e:	b2ad      	uxth	r5, r5
 800f6a0:	6818      	ldr	r0, [r3, #0]
 800f6a2:	00a9      	lsls	r1, r5, #2
 800f6a4:	f001 fdc2 	bl	801122c <realloc>
 800f6a8:	2800      	cmp	r0, #0
 800f6aa:	d100      	bne.n	800f6ae <__ssvfscanf_r+0xa76>
 800f6ac:	e48c      	b.n	800efc8 <__ssvfscanf_r+0x390>
 800f6ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f6b0:	6018      	str	r0, [r3, #0]
 800f6b2:	809d      	strh	r5, [r3, #4]
 800f6b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f6b6:	1c72      	adds	r2, r6, #1
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	00b6      	lsls	r6, r6, #2
 800f6bc:	50f4      	str	r4, [r6, r3]
 800f6be:	2320      	movs	r3, #32
 800f6c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f6c2:	0025      	movs	r5, r4
 800f6c4:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f6c6:	80ca      	strh	r2, [r1, #6]
 800f6c8:	613b      	str	r3, [r7, #16]
 800f6ca:	2300      	movs	r3, #0
 800f6cc:	623b      	str	r3, [r7, #32]
 800f6ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6d0:	4a63      	ldr	r2, [pc, #396]	; (800f860 <__ssvfscanf_r+0xc28>)
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	781b      	ldrb	r3, [r3, #0]
 800f6d6:	5cd3      	ldrb	r3, [r2, r3]
 800f6d8:	2208      	movs	r2, #8
 800f6da:	4213      	tst	r3, r2
 800f6dc:	d149      	bne.n	800f772 <__ssvfscanf_r+0xb3a>
 800f6de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d046      	beq.n	800f772 <__ssvfscanf_r+0xb3a>
 800f6e4:	f7fc feb2 	bl	800c44c <__locale_mb_cur_max>
 800f6e8:	6a3b      	ldr	r3, [r7, #32]
 800f6ea:	4298      	cmp	r0, r3
 800f6ec:	d101      	bne.n	800f6f2 <__ssvfscanf_r+0xaba>
 800f6ee:	f7ff fb72 	bl	800edd6 <__ssvfscanf_r+0x19e>
 800f6f2:	6a3a      	ldr	r2, [r7, #32]
 800f6f4:	2048      	movs	r0, #72	; 0x48
 800f6f6:	1c56      	adds	r6, r2, #1
 800f6f8:	228c      	movs	r2, #140	; 0x8c
 800f6fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6fc:	0052      	lsls	r2, r2, #1
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	1812      	adds	r2, r2, r0
 800f702:	7819      	ldrb	r1, [r3, #0]
 800f704:	6a38      	ldr	r0, [r7, #32]
 800f706:	19d2      	adds	r2, r2, r7
 800f708:	5411      	strb	r1, [r2, r0]
 800f70a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f70c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f70e:	6852      	ldr	r2, [r2, #4]
 800f710:	3301      	adds	r3, #1
 800f712:	600b      	str	r3, [r1, #0]
 800f714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f716:	3a01      	subs	r2, #1
 800f718:	604a      	str	r2, [r1, #4]
 800f71a:	2b03      	cmp	r3, #3
 800f71c:	d102      	bne.n	800f724 <__ssvfscanf_r+0xaec>
 800f71e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f720:	2b04      	cmp	r3, #4
 800f722:	d007      	beq.n	800f734 <__ssvfscanf_r+0xafc>
 800f724:	2048      	movs	r0, #72	; 0x48
 800f726:	2310      	movs	r3, #16
 800f728:	181b      	adds	r3, r3, r0
 800f72a:	2208      	movs	r2, #8
 800f72c:	2100      	movs	r1, #0
 800f72e:	19d8      	adds	r0, r3, r7
 800f730:	f7fc fe48 	bl	800c3c4 <memset>
 800f734:	2148      	movs	r1, #72	; 0x48
 800f736:	2310      	movs	r3, #16
 800f738:	228c      	movs	r2, #140	; 0x8c
 800f73a:	185b      	adds	r3, r3, r1
 800f73c:	0052      	lsls	r2, r2, #1
 800f73e:	19db      	adds	r3, r3, r7
 800f740:	1852      	adds	r2, r2, r1
 800f742:	9300      	str	r3, [sp, #0]
 800f744:	0021      	movs	r1, r4
 800f746:	0033      	movs	r3, r6
 800f748:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f74a:	19d2      	adds	r2, r2, r7
 800f74c:	f002 f908 	bl	8011960 <_mbrtowc_r>
 800f750:	0003      	movs	r3, r0
 800f752:	62b8      	str	r0, [r7, #40]	; 0x28
 800f754:	3301      	adds	r3, #1
 800f756:	d101      	bne.n	800f75c <__ssvfscanf_r+0xb24>
 800f758:	f7ff fb3d 	bl	800edd6 <__ssvfscanf_r+0x19e>
 800f75c:	2800      	cmp	r0, #0
 800f75e:	d12f      	bne.n	800f7c0 <__ssvfscanf_r+0xb88>
 800f760:	6020      	str	r0, [r4, #0]
 800f762:	6820      	ldr	r0, [r4, #0]
 800f764:	f002 f91a 	bl	801199c <iswspace>
 800f768:	6238      	str	r0, [r7, #32]
 800f76a:	2800      	cmp	r0, #0
 800f76c:	d04a      	beq.n	800f804 <__ssvfscanf_r+0xbcc>
 800f76e:	2e00      	cmp	r6, #0
 800f770:	d13c      	bne.n	800f7ec <__ssvfscanf_r+0xbb4>
 800f772:	69fb      	ldr	r3, [r7, #28]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d000      	beq.n	800f77a <__ssvfscanf_r+0xb42>
 800f778:	e640      	b.n	800f3fc <__ssvfscanf_r+0x7c4>
 800f77a:	6023      	str	r3, [r4, #0]
 800f77c:	2d00      	cmp	r5, #0
 800f77e:	d100      	bne.n	800f782 <__ssvfscanf_r+0xb4a>
 800f780:	e639      	b.n	800f3f6 <__ssvfscanf_r+0x7be>
 800f782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f784:	693a      	ldr	r2, [r7, #16]
 800f786:	1ae4      	subs	r4, r4, r3
 800f788:	10a3      	asrs	r3, r4, #2
 800f78a:	3301      	adds	r3, #1
 800f78c:	429a      	cmp	r2, r3
 800f78e:	d800      	bhi.n	800f792 <__ssvfscanf_r+0xb5a>
 800f790:	e631      	b.n	800f3f6 <__ssvfscanf_r+0x7be>
 800f792:	6828      	ldr	r0, [r5, #0]
 800f794:	1d21      	adds	r1, r4, #4
 800f796:	f001 fd49 	bl	801122c <realloc>
 800f79a:	2800      	cmp	r0, #0
 800f79c:	d100      	bne.n	800f7a0 <__ssvfscanf_r+0xb68>
 800f79e:	e62a      	b.n	800f3f6 <__ssvfscanf_r+0x7be>
 800f7a0:	6028      	str	r0, [r5, #0]
 800f7a2:	e628      	b.n	800f3f6 <__ssvfscanf_r+0x7be>
 800f7a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7a6:	60fb      	str	r3, [r7, #12]
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	001d      	movs	r5, r3
 800f7ac:	613b      	str	r3, [r7, #16]
 800f7ae:	633b      	str	r3, [r7, #48]	; 0x30
 800f7b0:	334c      	adds	r3, #76	; 0x4c
 800f7b2:	18fc      	adds	r4, r7, r3
 800f7b4:	e789      	b.n	800f6ca <__ssvfscanf_r+0xa92>
 800f7b6:	69fb      	ldr	r3, [r7, #28]
 800f7b8:	001d      	movs	r5, r3
 800f7ba:	613b      	str	r3, [r7, #16]
 800f7bc:	633b      	str	r3, [r7, #48]	; 0x30
 800f7be:	e784      	b.n	800f6ca <__ssvfscanf_r+0xa92>
 800f7c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f7c2:	623e      	str	r6, [r7, #32]
 800f7c4:	3302      	adds	r3, #2
 800f7c6:	d1cc      	bne.n	800f762 <__ssvfscanf_r+0xb2a>
 800f7c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7ca:	685b      	ldr	r3, [r3, #4]
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	dd00      	ble.n	800f7d2 <__ssvfscanf_r+0xb9a>
 800f7d0:	e77d      	b.n	800f6ce <__ssvfscanf_r+0xa96>
 800f7d2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f7d4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f7d6:	f002 f9c3 	bl	8011b60 <__ssrefill_r>
 800f7da:	2800      	cmp	r0, #0
 800f7dc:	d100      	bne.n	800f7e0 <__ssvfscanf_r+0xba8>
 800f7de:	e776      	b.n	800f6ce <__ssvfscanf_r+0xa96>
 800f7e0:	6a3b      	ldr	r3, [r7, #32]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d001      	beq.n	800f7ea <__ssvfscanf_r+0xbb2>
 800f7e6:	f7ff faf6 	bl	800edd6 <__ssvfscanf_r+0x19e>
 800f7ea:	e7c2      	b.n	800f772 <__ssvfscanf_r+0xb3a>
 800f7ec:	238c      	movs	r3, #140	; 0x8c
 800f7ee:	2248      	movs	r2, #72	; 0x48
 800f7f0:	005b      	lsls	r3, r3, #1
 800f7f2:	189b      	adds	r3, r3, r2
 800f7f4:	3e01      	subs	r6, #1
 800f7f6:	19db      	adds	r3, r3, r7
 800f7f8:	5cf1      	ldrb	r1, [r6, r3]
 800f7fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f7fc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f7fe:	f002 f973 	bl	8011ae8 <_sungetc_r>
 800f802:	e7b4      	b.n	800f76e <__ssvfscanf_r+0xb36>
 800f804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f806:	199b      	adds	r3, r3, r6
 800f808:	63bb      	str	r3, [r7, #56]	; 0x38
 800f80a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f80c:	2b03      	cmp	r3, #3
 800f80e:	d102      	bne.n	800f816 <__ssvfscanf_r+0xbde>
 800f810:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f812:	2b04      	cmp	r3, #4
 800f814:	d002      	beq.n	800f81c <__ssvfscanf_r+0xbe4>
 800f816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f818:	3b01      	subs	r3, #1
 800f81a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f81c:	69fb      	ldr	r3, [r7, #28]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d1d2      	bne.n	800f7c8 <__ssvfscanf_r+0xb90>
 800f822:	3404      	adds	r4, #4
 800f824:	2d00      	cmp	r5, #0
 800f826:	d016      	beq.n	800f856 <__ssvfscanf_r+0xc1e>
 800f828:	69fa      	ldr	r2, [r7, #28]
 800f82a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f82c:	623a      	str	r2, [r7, #32]
 800f82e:	693a      	ldr	r2, [r7, #16]
 800f830:	1ae6      	subs	r6, r4, r3
 800f832:	10b3      	asrs	r3, r6, #2
 800f834:	4293      	cmp	r3, r2
 800f836:	d3c7      	bcc.n	800f7c8 <__ssvfscanf_r+0xb90>
 800f838:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f83a:	00d1      	lsls	r1, r2, #3
 800f83c:	f001 fcf6 	bl	801122c <realloc>
 800f840:	6338      	str	r0, [r7, #48]	; 0x30
 800f842:	2800      	cmp	r0, #0
 800f844:	d101      	bne.n	800f84a <__ssvfscanf_r+0xc12>
 800f846:	f7ff fbbf 	bl	800efc8 <__ssvfscanf_r+0x390>
 800f84a:	693b      	ldr	r3, [r7, #16]
 800f84c:	1984      	adds	r4, r0, r6
 800f84e:	005b      	lsls	r3, r3, #1
 800f850:	6028      	str	r0, [r5, #0]
 800f852:	613b      	str	r3, [r7, #16]
 800f854:	e7b8      	b.n	800f7c8 <__ssvfscanf_r+0xb90>
 800f856:	623d      	str	r5, [r7, #32]
 800f858:	e7b6      	b.n	800f7c8 <__ssvfscanf_r+0xb90>
 800f85a:	46c0      	nop			; (mov r8, r8)
 800f85c:	0000fff6 	.word	0x0000fff6
 800f860:	08014941 	.word	0x08014941
 800f864:	69fb      	ldr	r3, [r7, #28]
 800f866:	2b00      	cmp	r3, #0
 800f868:	d01c      	beq.n	800f8a4 <__ssvfscanf_r+0xc6c>
 800f86a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f86c:	49bf      	ldr	r1, [pc, #764]	; (800fb6c <__ssvfscanf_r+0xf34>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	781a      	ldrb	r2, [r3, #0]
 800f872:	5c8a      	ldrb	r2, [r1, r2]
 800f874:	2108      	movs	r1, #8
 800f876:	420a      	tst	r2, r1
 800f878:	d000      	beq.n	800f87c <__ssvfscanf_r+0xc44>
 800f87a:	e4a1      	b.n	800f1c0 <__ssvfscanf_r+0x588>
 800f87c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f87e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f880:	6852      	ldr	r2, [r2, #4]
 800f882:	3301      	adds	r3, #1
 800f884:	600b      	str	r3, [r1, #0]
 800f886:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f888:	3a01      	subs	r2, #1
 800f88a:	3401      	adds	r4, #1
 800f88c:	604a      	str	r2, [r1, #4]
 800f88e:	429c      	cmp	r4, r3
 800f890:	d100      	bne.n	800f894 <__ssvfscanf_r+0xc5c>
 800f892:	e495      	b.n	800f1c0 <__ssvfscanf_r+0x588>
 800f894:	2a00      	cmp	r2, #0
 800f896:	dce8      	bgt.n	800f86a <__ssvfscanf_r+0xc32>
 800f898:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f89a:	f002 f961 	bl	8011b60 <__ssrefill_r>
 800f89e:	2800      	cmp	r0, #0
 800f8a0:	d0e3      	beq.n	800f86a <__ssvfscanf_r+0xc32>
 800f8a2:	e48d      	b.n	800f1c0 <__ssvfscanf_r+0x588>
 800f8a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8a6:	0032      	movs	r2, r6
 800f8a8:	cb10      	ldmia	r3!, {r4}
 800f8aa:	61fb      	str	r3, [r7, #28]
 800f8ac:	2380      	movs	r3, #128	; 0x80
 800f8ae:	401a      	ands	r2, r3
 800f8b0:	421e      	tst	r6, r3
 800f8b2:	d039      	beq.n	800f928 <__ssvfscanf_r+0xcf0>
 800f8b4:	2c00      	cmp	r4, #0
 800f8b6:	d101      	bne.n	800f8bc <__ssvfscanf_r+0xc84>
 800f8b8:	f7ff fabb 	bl	800ee32 <__ssvfscanf_r+0x1fa>
 800f8bc:	2020      	movs	r0, #32
 800f8be:	f7fb faed 	bl	800ae9c <malloc>
 800f8c2:	6338      	str	r0, [r7, #48]	; 0x30
 800f8c4:	2800      	cmp	r0, #0
 800f8c6:	d101      	bne.n	800f8cc <__ssvfscanf_r+0xc94>
 800f8c8:	f7ff fa8c 	bl	800ede4 <__ssvfscanf_r+0x1ac>
 800f8cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8ce:	6020      	str	r0, [r4, #0]
 800f8d0:	88de      	ldrh	r6, [r3, #6]
 800f8d2:	889d      	ldrh	r5, [r3, #4]
 800f8d4:	6818      	ldr	r0, [r3, #0]
 800f8d6:	42ae      	cmp	r6, r5
 800f8d8:	d310      	bcc.n	800f8fc <__ssvfscanf_r+0xcc4>
 800f8da:	4ba5      	ldr	r3, [pc, #660]	; (800fb70 <__ssvfscanf_r+0xf38>)
 800f8dc:	429d      	cmp	r5, r3
 800f8de:	d901      	bls.n	800f8e4 <__ssvfscanf_r+0xcac>
 800f8e0:	f7ff fb7b 	bl	800efda <__ssvfscanf_r+0x3a2>
 800f8e4:	3508      	adds	r5, #8
 800f8e6:	b2ad      	uxth	r5, r5
 800f8e8:	00a9      	lsls	r1, r5, #2
 800f8ea:	f001 fc9f 	bl	801122c <realloc>
 800f8ee:	2800      	cmp	r0, #0
 800f8f0:	d101      	bne.n	800f8f6 <__ssvfscanf_r+0xcbe>
 800f8f2:	f7ff fb72 	bl	800efda <__ssvfscanf_r+0x3a2>
 800f8f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8f8:	6018      	str	r0, [r3, #0]
 800f8fa:	809d      	strh	r5, [r3, #4]
 800f8fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8fe:	1c72      	adds	r2, r6, #1
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	00b6      	lsls	r6, r6, #2
 800f904:	50f4      	str	r4, [r6, r3]
 800f906:	2320      	movs	r3, #32
 800f908:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f90a:	0026      	movs	r6, r4
 800f90c:	80ca      	strh	r2, [r1, #6]
 800f90e:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f910:	633b      	str	r3, [r7, #48]	; 0x30
 800f912:	0025      	movs	r5, r4
 800f914:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f916:	4995      	ldr	r1, [pc, #596]	; (800fb6c <__ssvfscanf_r+0xf34>)
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	781a      	ldrb	r2, [r3, #0]
 800f91c:	5c8a      	ldrb	r2, [r1, r2]
 800f91e:	2108      	movs	r1, #8
 800f920:	420a      	tst	r2, r1
 800f922:	d004      	beq.n	800f92e <__ssvfscanf_r+0xcf6>
 800f924:	623c      	str	r4, [r7, #32]
 800f926:	e031      	b.n	800f98c <__ssvfscanf_r+0xd54>
 800f928:	0016      	movs	r6, r2
 800f92a:	633a      	str	r2, [r7, #48]	; 0x30
 800f92c:	e7f1      	b.n	800f912 <__ssvfscanf_r+0xcda>
 800f92e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f930:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f932:	6852      	ldr	r2, [r2, #4]
 800f934:	3a01      	subs	r2, #1
 800f936:	604a      	str	r2, [r1, #4]
 800f938:	1c5a      	adds	r2, r3, #1
 800f93a:	600a      	str	r2, [r1, #0]
 800f93c:	781b      	ldrb	r3, [r3, #0]
 800f93e:	1c62      	adds	r2, r4, #1
 800f940:	623a      	str	r2, [r7, #32]
 800f942:	7023      	strb	r3, [r4, #0]
 800f944:	2e00      	cmp	r6, #0
 800f946:	d010      	beq.n	800f96a <__ssvfscanf_r+0xd32>
 800f948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f94a:	1b54      	subs	r4, r2, r5
 800f94c:	429c      	cmp	r4, r3
 800f94e:	d30c      	bcc.n	800f96a <__ssvfscanf_r+0xd32>
 800f950:	005b      	lsls	r3, r3, #1
 800f952:	0028      	movs	r0, r5
 800f954:	0019      	movs	r1, r3
 800f956:	633b      	str	r3, [r7, #48]	; 0x30
 800f958:	f001 fc68 	bl	801122c <realloc>
 800f95c:	1e05      	subs	r5, r0, #0
 800f95e:	d101      	bne.n	800f964 <__ssvfscanf_r+0xd2c>
 800f960:	f7ff fa40 	bl	800ede4 <__ssvfscanf_r+0x1ac>
 800f964:	1903      	adds	r3, r0, r4
 800f966:	623b      	str	r3, [r7, #32]
 800f968:	6030      	str	r0, [r6, #0]
 800f96a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f96c:	3b01      	subs	r3, #1
 800f96e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f970:	2b00      	cmp	r3, #0
 800f972:	d00b      	beq.n	800f98c <__ssvfscanf_r+0xd54>
 800f974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f976:	685b      	ldr	r3, [r3, #4]
 800f978:	2b00      	cmp	r3, #0
 800f97a:	dd01      	ble.n	800f980 <__ssvfscanf_r+0xd48>
 800f97c:	6a3c      	ldr	r4, [r7, #32]
 800f97e:	e7c9      	b.n	800f914 <__ssvfscanf_r+0xcdc>
 800f980:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f982:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f984:	f002 f8ec 	bl	8011b60 <__ssrefill_r>
 800f988:	2800      	cmp	r0, #0
 800f98a:	d0f7      	beq.n	800f97c <__ssvfscanf_r+0xd44>
 800f98c:	2300      	movs	r3, #0
 800f98e:	6a3a      	ldr	r2, [r7, #32]
 800f990:	7013      	strb	r3, [r2, #0]
 800f992:	1b55      	subs	r5, r2, r5
 800f994:	2e00      	cmp	r6, #0
 800f996:	d009      	beq.n	800f9ac <__ssvfscanf_r+0xd74>
 800f998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f99a:	1c69      	adds	r1, r5, #1
 800f99c:	428b      	cmp	r3, r1
 800f99e:	d905      	bls.n	800f9ac <__ssvfscanf_r+0xd74>
 800f9a0:	6830      	ldr	r0, [r6, #0]
 800f9a2:	f001 fc43 	bl	801122c <realloc>
 800f9a6:	2800      	cmp	r0, #0
 800f9a8:	d000      	beq.n	800f9ac <__ssvfscanf_r+0xd74>
 800f9aa:	6030      	str	r0, [r6, #0]
 800f9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9ae:	195b      	adds	r3, r3, r5
 800f9b0:	63bb      	str	r3, [r7, #56]	; 0x38
 800f9b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9b4:	3301      	adds	r3, #1
 800f9b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f9b8:	e63c      	b.n	800f634 <__ssvfscanf_r+0x9fc>
 800f9ba:	22ae      	movs	r2, #174	; 0xae
 800f9bc:	2100      	movs	r1, #0
 800f9be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9c0:	0052      	lsls	r2, r2, #1
 800f9c2:	3b01      	subs	r3, #1
 800f9c4:	6239      	str	r1, [r7, #32]
 800f9c6:	4293      	cmp	r3, r2
 800f9c8:	d906      	bls.n	800f9d8 <__ssvfscanf_r+0xda0>
 800f9ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f9cc:	3b5e      	subs	r3, #94	; 0x5e
 800f9ce:	3bff      	subs	r3, #255	; 0xff
 800f9d0:	623b      	str	r3, [r7, #32]
 800f9d2:	235e      	movs	r3, #94	; 0x5e
 800f9d4:	33ff      	adds	r3, #255	; 0xff
 800f9d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f9d8:	24d8      	movs	r4, #216	; 0xd8
 800f9da:	2300      	movs	r3, #0
 800f9dc:	2248      	movs	r2, #72	; 0x48
 800f9de:	0124      	lsls	r4, r4, #4
 800f9e0:	4334      	orrs	r4, r6
 800f9e2:	2680      	movs	r6, #128	; 0x80
 800f9e4:	61fb      	str	r3, [r7, #28]
 800f9e6:	3319      	adds	r3, #25
 800f9e8:	33ff      	adds	r3, #255	; 0xff
 800f9ea:	189b      	adds	r3, r3, r2
 800f9ec:	19dd      	adds	r5, r3, r7
 800f9ee:	00b6      	lsls	r6, r6, #2
 800f9f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9f2:	681a      	ldr	r2, [r3, #0]
 800f9f4:	7813      	ldrb	r3, [r2, #0]
 800f9f6:	2b39      	cmp	r3, #57	; 0x39
 800f9f8:	d80f      	bhi.n	800fa1a <__ssvfscanf_r+0xde2>
 800f9fa:	2b2a      	cmp	r3, #42	; 0x2a
 800f9fc:	d91b      	bls.n	800fa36 <__ssvfscanf_r+0xdfe>
 800f9fe:	0018      	movs	r0, r3
 800fa00:	382b      	subs	r0, #43	; 0x2b
 800fa02:	280e      	cmp	r0, #14
 800fa04:	d817      	bhi.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fa06:	f7f0 fb85 	bl	8000114 <__gnu_thumb1_case_uqi>
 800fa0a:	168f      	.short	0x168f
 800fa0c:	5416168f 	.word	0x5416168f
 800fa10:	80808080 	.word	0x80808080
 800fa14:	87808080 	.word	0x87808080
 800fa18:	87          	.byte	0x87
 800fa19:	00          	.byte	0x00
 800fa1a:	2b66      	cmp	r3, #102	; 0x66
 800fa1c:	d83a      	bhi.n	800fa94 <__ssvfscanf_r+0xe5c>
 800fa1e:	2b60      	cmp	r3, #96	; 0x60
 800fa20:	d803      	bhi.n	800fa2a <__ssvfscanf_r+0xdf2>
 800fa22:	2b46      	cmp	r3, #70	; 0x46
 800fa24:	d805      	bhi.n	800fa32 <__ssvfscanf_r+0xdfa>
 800fa26:	2b40      	cmp	r3, #64	; 0x40
 800fa28:	d905      	bls.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fa2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fa2c:	290a      	cmp	r1, #10
 800fa2e:	dc71      	bgt.n	800fb14 <__ssvfscanf_r+0xedc>
 800fa30:	e001      	b.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fa32:	2b58      	cmp	r3, #88	; 0x58
 800fa34:	d030      	beq.n	800fa98 <__ssvfscanf_r+0xe60>
 800fa36:	05e3      	lsls	r3, r4, #23
 800fa38:	d515      	bpl.n	800fa66 <__ssvfscanf_r+0xe2e>
 800fa3a:	238c      	movs	r3, #140	; 0x8c
 800fa3c:	2248      	movs	r2, #72	; 0x48
 800fa3e:	005b      	lsls	r3, r3, #1
 800fa40:	189b      	adds	r3, r3, r2
 800fa42:	19db      	adds	r3, r3, r7
 800fa44:	429d      	cmp	r5, r3
 800fa46:	d905      	bls.n	800fa54 <__ssvfscanf_r+0xe1c>
 800fa48:	3d01      	subs	r5, #1
 800fa4a:	7829      	ldrb	r1, [r5, #0]
 800fa4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fa4e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa50:	f002 f84a 	bl	8011ae8 <_sungetc_r>
 800fa54:	238c      	movs	r3, #140	; 0x8c
 800fa56:	2248      	movs	r2, #72	; 0x48
 800fa58:	005b      	lsls	r3, r3, #1
 800fa5a:	189b      	adds	r3, r3, r2
 800fa5c:	19db      	adds	r3, r3, r7
 800fa5e:	429d      	cmp	r5, r3
 800fa60:	d101      	bne.n	800fa66 <__ssvfscanf_r+0xe2e>
 800fa62:	f7ff f9e6 	bl	800ee32 <__ssvfscanf_r+0x1fa>
 800fa66:	2310      	movs	r3, #16
 800fa68:	0022      	movs	r2, r4
 800fa6a:	401a      	ands	r2, r3
 800fa6c:	421c      	tst	r4, r3
 800fa6e:	d171      	bne.n	800fb54 <__ssvfscanf_r+0xf1c>
 800fa70:	218c      	movs	r1, #140	; 0x8c
 800fa72:	2048      	movs	r0, #72	; 0x48
 800fa74:	0049      	lsls	r1, r1, #1
 800fa76:	1809      	adds	r1, r1, r0
 800fa78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa7a:	697e      	ldr	r6, [r7, #20]
 800fa7c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa7e:	19c9      	adds	r1, r1, r7
 800fa80:	702a      	strb	r2, [r5, #0]
 800fa82:	47b0      	blx	r6
 800fa84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa86:	1d1e      	adds	r6, r3, #4
 800fa88:	06a3      	lsls	r3, r4, #26
 800fa8a:	d559      	bpl.n	800fb40 <__ssvfscanf_r+0xf08>
 800fa8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	6018      	str	r0, [r3, #0]
 800fa92:	e05b      	b.n	800fb4c <__ssvfscanf_r+0xf14>
 800fa94:	2b78      	cmp	r3, #120	; 0x78
 800fa96:	d1ce      	bne.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fa98:	21c0      	movs	r1, #192	; 0xc0
 800fa9a:	00c9      	lsls	r1, r1, #3
 800fa9c:	4021      	ands	r1, r4
 800fa9e:	42b1      	cmp	r1, r6
 800faa0:	d1c9      	bne.n	800fa36 <__ssvfscanf_r+0xdfe>
 800faa2:	4934      	ldr	r1, [pc, #208]	; (800fb74 <__ssvfscanf_r+0xf3c>)
 800faa4:	4021      	ands	r1, r4
 800faa6:	24a0      	movs	r4, #160	; 0xa0
 800faa8:	00e4      	lsls	r4, r4, #3
 800faaa:	430c      	orrs	r4, r1
 800faac:	2110      	movs	r1, #16
 800faae:	6279      	str	r1, [r7, #36]	; 0x24
 800fab0:	e00b      	b.n	800faca <__ssvfscanf_r+0xe92>
 800fab2:	0521      	lsls	r1, r4, #20
 800fab4:	d509      	bpl.n	800faca <__ssvfscanf_r+0xe92>
 800fab6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fab8:	2900      	cmp	r1, #0
 800faba:	d102      	bne.n	800fac2 <__ssvfscanf_r+0xe8a>
 800fabc:	3108      	adds	r1, #8
 800fabe:	4334      	orrs	r4, r6
 800fac0:	6279      	str	r1, [r7, #36]	; 0x24
 800fac2:	0561      	lsls	r1, r4, #21
 800fac4:	d504      	bpl.n	800fad0 <__ssvfscanf_r+0xe98>
 800fac6:	492c      	ldr	r1, [pc, #176]	; (800fb78 <__ssvfscanf_r+0xf40>)
 800fac8:	400c      	ands	r4, r1
 800faca:	702b      	strb	r3, [r5, #0]
 800facc:	3501      	adds	r5, #1
 800face:	e00c      	b.n	800faea <__ssvfscanf_r+0xeb2>
 800fad0:	4b2a      	ldr	r3, [pc, #168]	; (800fb7c <__ssvfscanf_r+0xf44>)
 800fad2:	401c      	ands	r4, r3
 800fad4:	6a3b      	ldr	r3, [r7, #32]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d004      	beq.n	800fae4 <__ssvfscanf_r+0xeac>
 800fada:	3b01      	subs	r3, #1
 800fadc:	623b      	str	r3, [r7, #32]
 800fade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fae0:	3301      	adds	r3, #1
 800fae2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fae4:	69fb      	ldr	r3, [r7, #28]
 800fae6:	3301      	adds	r3, #1
 800fae8:	61fb      	str	r3, [r7, #28]
 800faea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800faec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800faee:	685b      	ldr	r3, [r3, #4]
 800faf0:	3b01      	subs	r3, #1
 800faf2:	604b      	str	r3, [r1, #4]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	dd1c      	ble.n	800fb32 <__ssvfscanf_r+0xefa>
 800faf8:	3201      	adds	r2, #1
 800fafa:	600a      	str	r2, [r1, #0]
 800fafc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fafe:	3b01      	subs	r3, #1
 800fb00:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d000      	beq.n	800fb08 <__ssvfscanf_r+0xed0>
 800fb06:	e773      	b.n	800f9f0 <__ssvfscanf_r+0xdb8>
 800fb08:	e795      	b.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fb0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fb0c:	491c      	ldr	r1, [pc, #112]	; (800fb80 <__ssvfscanf_r+0xf48>)
 800fb0e:	0040      	lsls	r0, r0, #1
 800fb10:	5e41      	ldrsh	r1, [r0, r1]
 800fb12:	6279      	str	r1, [r7, #36]	; 0x24
 800fb14:	491b      	ldr	r1, [pc, #108]	; (800fb84 <__ssvfscanf_r+0xf4c>)
 800fb16:	e7d7      	b.n	800fac8 <__ssvfscanf_r+0xe90>
 800fb18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fb1a:	4919      	ldr	r1, [pc, #100]	; (800fb80 <__ssvfscanf_r+0xf48>)
 800fb1c:	0040      	lsls	r0, r0, #1
 800fb1e:	5e41      	ldrsh	r1, [r0, r1]
 800fb20:	6279      	str	r1, [r7, #36]	; 0x24
 800fb22:	2908      	cmp	r1, #8
 800fb24:	dcf6      	bgt.n	800fb14 <__ssvfscanf_r+0xedc>
 800fb26:	e786      	b.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fb28:	2180      	movs	r1, #128	; 0x80
 800fb2a:	420c      	tst	r4, r1
 800fb2c:	d083      	beq.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fb2e:	438c      	bics	r4, r1
 800fb30:	e7cb      	b.n	800faca <__ssvfscanf_r+0xe92>
 800fb32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fb34:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fb36:	f002 f813 	bl	8011b60 <__ssrefill_r>
 800fb3a:	2800      	cmp	r0, #0
 800fb3c:	d0de      	beq.n	800fafc <__ssvfscanf_r+0xec4>
 800fb3e:	e77a      	b.n	800fa36 <__ssvfscanf_r+0xdfe>
 800fb40:	2308      	movs	r3, #8
 800fb42:	421c      	tst	r4, r3
 800fb44:	d020      	beq.n	800fb88 <__ssvfscanf_r+0xf50>
 800fb46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb48:	681b      	ldr	r3, [r3, #0]
 800fb4a:	7018      	strb	r0, [r3, #0]
 800fb4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb4e:	633e      	str	r6, [r7, #48]	; 0x30
 800fb50:	3301      	adds	r3, #1
 800fb52:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fb54:	238c      	movs	r3, #140	; 0x8c
 800fb56:	2248      	movs	r2, #72	; 0x48
 800fb58:	005b      	lsls	r3, r3, #1
 800fb5a:	189b      	adds	r3, r3, r2
 800fb5c:	19db      	adds	r3, r3, r7
 800fb5e:	1aed      	subs	r5, r5, r3
 800fb60:	69fb      	ldr	r3, [r7, #28]
 800fb62:	18ed      	adds	r5, r5, r3
 800fb64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb66:	195b      	adds	r3, r3, r5
 800fb68:	f7ff f92d 	bl	800edc6 <__ssvfscanf_r+0x18e>
 800fb6c:	08014941 	.word	0x08014941
 800fb70:	0000fff6 	.word	0x0000fff6
 800fb74:	fffffdff 	.word	0xfffffdff
 800fb78:	fffffa7f 	.word	0xfffffa7f
 800fb7c:	fffffc7f 	.word	0xfffffc7f
 800fb80:	08014c6e 	.word	0x08014c6e
 800fb84:	fffff47f 	.word	0xfffff47f
 800fb88:	0763      	lsls	r3, r4, #29
 800fb8a:	d503      	bpl.n	800fb94 <__ssvfscanf_r+0xf5c>
 800fb8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	8018      	strh	r0, [r3, #0]
 800fb92:	e7db      	b.n	800fb4c <__ssvfscanf_r+0xf14>
 800fb94:	2301      	movs	r3, #1
 800fb96:	0022      	movs	r2, r4
 800fb98:	401a      	ands	r2, r3
 800fb9a:	421c      	tst	r4, r3
 800fb9c:	d000      	beq.n	800fba0 <__ssvfscanf_r+0xf68>
 800fb9e:	e775      	b.n	800fa8c <__ssvfscanf_r+0xe54>
 800fba0:	07a4      	lsls	r4, r4, #30
 800fba2:	d400      	bmi.n	800fba6 <__ssvfscanf_r+0xf6e>
 800fba4:	e772      	b.n	800fa8c <__ssvfscanf_r+0xe54>
 800fba6:	4ba8      	ldr	r3, [pc, #672]	; (800fe48 <__ssvfscanf_r+0x1210>)
 800fba8:	6979      	ldr	r1, [r7, #20]
 800fbaa:	4299      	cmp	r1, r3
 800fbac:	d10c      	bne.n	800fbc8 <__ssvfscanf_r+0xf90>
 800fbae:	218c      	movs	r1, #140	; 0x8c
 800fbb0:	2048      	movs	r0, #72	; 0x48
 800fbb2:	0049      	lsls	r1, r1, #1
 800fbb4:	1809      	adds	r1, r1, r0
 800fbb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbb8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fbba:	19c9      	adds	r1, r1, r7
 800fbbc:	f001 fecc 	bl	8011958 <_strtoull_r>
 800fbc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	c303      	stmia	r3!, {r0, r1}
 800fbc6:	e7c1      	b.n	800fb4c <__ssvfscanf_r+0xf14>
 800fbc8:	218c      	movs	r1, #140	; 0x8c
 800fbca:	2048      	movs	r0, #72	; 0x48
 800fbcc:	0049      	lsls	r1, r1, #1
 800fbce:	1809      	adds	r1, r1, r0
 800fbd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fbd2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fbd4:	19c9      	adds	r1, r1, r7
 800fbd6:	f001 fe0d 	bl	80117f4 <_strtoll_r>
 800fbda:	e7f1      	b.n	800fbc0 <__ssvfscanf_r+0xf88>
 800fbdc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fbde:	f000 fb9f 	bl	8010320 <_localeconv_r>
 800fbe2:	22ae      	movs	r2, #174	; 0xae
 800fbe4:	2100      	movs	r1, #0
 800fbe6:	6803      	ldr	r3, [r0, #0]
 800fbe8:	0052      	lsls	r2, r2, #1
 800fbea:	603b      	str	r3, [r7, #0]
 800fbec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbee:	60f9      	str	r1, [r7, #12]
 800fbf0:	3b01      	subs	r3, #1
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d906      	bls.n	800fc04 <__ssvfscanf_r+0xfcc>
 800fbf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbf8:	3b5e      	subs	r3, #94	; 0x5e
 800fbfa:	3bff      	subs	r3, #255	; 0xff
 800fbfc:	60fb      	str	r3, [r7, #12]
 800fbfe:	235e      	movs	r3, #94	; 0x5e
 800fc00:	33ff      	adds	r3, #255	; 0xff
 800fc02:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fc04:	23f0      	movs	r3, #240	; 0xf0
 800fc06:	00db      	lsls	r3, r3, #3
 800fc08:	431e      	orrs	r6, r3
 800fc0a:	238c      	movs	r3, #140	; 0x8c
 800fc0c:	2248      	movs	r2, #72	; 0x48
 800fc0e:	2400      	movs	r4, #0
 800fc10:	005b      	lsls	r3, r3, #1
 800fc12:	189b      	adds	r3, r3, r2
 800fc14:	623c      	str	r4, [r7, #32]
 800fc16:	607c      	str	r4, [r7, #4]
 800fc18:	60bc      	str	r4, [r7, #8]
 800fc1a:	61fc      	str	r4, [r7, #28]
 800fc1c:	613c      	str	r4, [r7, #16]
 800fc1e:	19dd      	adds	r5, r3, r7
 800fc20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	781a      	ldrb	r2, [r3, #0]
 800fc26:	0010      	movs	r0, r2
 800fc28:	382b      	subs	r0, #43	; 0x2b
 800fc2a:	284e      	cmp	r0, #78	; 0x4e
 800fc2c:	d900      	bls.n	800fc30 <__ssvfscanf_r+0xff8>
 800fc2e:	e133      	b.n	800fe98 <__ssvfscanf_r+0x1260>
 800fc30:	f7f0 fa7a 	bl	8000128 <__gnu_thumb1_case_uhi>
 800fc34:	0132009b 	.word	0x0132009b
 800fc38:	0132009b 	.word	0x0132009b
 800fc3c:	004f0132 	.word	0x004f0132
 800fc40:	00720072 	.word	0x00720072
 800fc44:	00720072 	.word	0x00720072
 800fc48:	00720072 	.word	0x00720072
 800fc4c:	00720072 	.word	0x00720072
 800fc50:	01320072 	.word	0x01320072
 800fc54:	01320132 	.word	0x01320132
 800fc58:	01320132 	.word	0x01320132
 800fc5c:	01320132 	.word	0x01320132
 800fc60:	007b00bc 	.word	0x007b00bc
 800fc64:	007b007b 	.word	0x007b007b
 800fc68:	00f7012f 	.word	0x00f7012f
 800fc6c:	01320132 	.word	0x01320132
 800fc70:	013200e3 	.word	0x013200e3
 800fc74:	01320132 	.word	0x01320132
 800fc78:	00a00132 	.word	0x00a00132
 800fc7c:	01120132 	.word	0x01120132
 800fc80:	01320132 	.word	0x01320132
 800fc84:	01010132 	.word	0x01010132
 800fc88:	01320132 	.word	0x01320132
 800fc8c:	00820132 	.word	0x00820132
 800fc90:	01320105 	.word	0x01320105
 800fc94:	01320132 	.word	0x01320132
 800fc98:	01320132 	.word	0x01320132
 800fc9c:	01320132 	.word	0x01320132
 800fca0:	007b00bc 	.word	0x007b00bc
 800fca4:	007b007b 	.word	0x007b007b
 800fca8:	00f7012f 	.word	0x00f7012f
 800fcac:	01320132 	.word	0x01320132
 800fcb0:	013200e3 	.word	0x013200e3
 800fcb4:	01320132 	.word	0x01320132
 800fcb8:	00a00132 	.word	0x00a00132
 800fcbc:	01120132 	.word	0x01120132
 800fcc0:	01320132 	.word	0x01320132
 800fcc4:	01010132 	.word	0x01010132
 800fcc8:	01320132 	.word	0x01320132
 800fccc:	00820132 	.word	0x00820132
 800fcd0:	0105      	.short	0x0105
 800fcd2:	05f1      	lsls	r1, r6, #23
 800fcd4:	d520      	bpl.n	800fd18 <__ssvfscanf_r+0x10e0>
 800fcd6:	2280      	movs	r2, #128	; 0x80
 800fcd8:	4396      	bics	r6, r2
 800fcda:	69fa      	ldr	r2, [r7, #28]
 800fcdc:	3201      	adds	r2, #1
 800fcde:	61fa      	str	r2, [r7, #28]
 800fce0:	68fa      	ldr	r2, [r7, #12]
 800fce2:	2a00      	cmp	r2, #0
 800fce4:	d004      	beq.n	800fcf0 <__ssvfscanf_r+0x10b8>
 800fce6:	3a01      	subs	r2, #1
 800fce8:	60fa      	str	r2, [r7, #12]
 800fcea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fcec:	3201      	adds	r2, #1
 800fcee:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fcf0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fcf2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fcf4:	3a01      	subs	r2, #1
 800fcf6:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fcf8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fcfa:	3201      	adds	r2, #1
 800fcfc:	63ba      	str	r2, [r7, #56]	; 0x38
 800fcfe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd00:	6852      	ldr	r2, [r2, #4]
 800fd02:	3a01      	subs	r2, #1
 800fd04:	604a      	str	r2, [r1, #4]
 800fd06:	2a00      	cmp	r2, #0
 800fd08:	dc00      	bgt.n	800fd0c <__ssvfscanf_r+0x10d4>
 800fd0a:	e0d6      	b.n	800feba <__ssvfscanf_r+0x1282>
 800fd0c:	3301      	adds	r3, #1
 800fd0e:	600b      	str	r3, [r1, #0]
 800fd10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd12:	2b00      	cmp	r3, #0
 800fd14:	d184      	bne.n	800fc20 <__ssvfscanf_r+0xfe8>
 800fd16:	e057      	b.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fd18:	6a39      	ldr	r1, [r7, #32]
 800fd1a:	1909      	adds	r1, r1, r4
 800fd1c:	2900      	cmp	r1, #0
 800fd1e:	d153      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fd20:	494a      	ldr	r1, [pc, #296]	; (800fe4c <__ssvfscanf_r+0x1214>)
 800fd22:	400e      	ands	r6, r1
 800fd24:	702a      	strb	r2, [r5, #0]
 800fd26:	3501      	adds	r5, #1
 800fd28:	e7e2      	b.n	800fcf0 <__ssvfscanf_r+0x10b8>
 800fd2a:	0531      	lsls	r1, r6, #20
 800fd2c:	d54c      	bpl.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fd2e:	6a39      	ldr	r1, [r7, #32]
 800fd30:	1909      	adds	r1, r1, r4
 800fd32:	2900      	cmp	r1, #0
 800fd34:	d040      	beq.n	800fdb8 <__ssvfscanf_r+0x1180>
 800fd36:	e047      	b.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fd38:	2198      	movs	r1, #152	; 0x98
 800fd3a:	2080      	movs	r0, #128	; 0x80
 800fd3c:	0109      	lsls	r1, r1, #4
 800fd3e:	4031      	ands	r1, r6
 800fd40:	0040      	lsls	r0, r0, #1
 800fd42:	4281      	cmp	r1, r0
 800fd44:	d140      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fd46:	69f9      	ldr	r1, [r7, #28]
 800fd48:	2901      	cmp	r1, #1
 800fd4a:	d13d      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fd4c:	2080      	movs	r0, #128	; 0x80
 800fd4e:	4940      	ldr	r1, [pc, #256]	; (800fe50 <__ssvfscanf_r+0x1218>)
 800fd50:	0100      	lsls	r0, r0, #4
 800fd52:	400e      	ands	r6, r1
 800fd54:	3132      	adds	r1, #50	; 0x32
 800fd56:	31ff      	adds	r1, #255	; 0xff
 800fd58:	7029      	strb	r1, [r5, #0]
 800fd5a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fd5c:	4306      	orrs	r6, r0
 800fd5e:	3901      	subs	r1, #1
 800fd60:	63f9      	str	r1, [r7, #60]	; 0x3c
 800fd62:	3501      	adds	r5, #1
 800fd64:	2100      	movs	r1, #0
 800fd66:	61f9      	str	r1, [r7, #28]
 800fd68:	e7dc      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fd6a:	2180      	movs	r1, #128	; 0x80
 800fd6c:	420e      	tst	r6, r1
 800fd6e:	d02b      	beq.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fd70:	438e      	bics	r6, r1
 800fd72:	e7d7      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fd74:	6a39      	ldr	r1, [r7, #32]
 800fd76:	2900      	cmp	r1, #0
 800fd78:	d10d      	bne.n	800fd96 <__ssvfscanf_r+0x115e>
 800fd7a:	69f9      	ldr	r1, [r7, #28]
 800fd7c:	2900      	cmp	r1, #0
 800fd7e:	d10e      	bne.n	800fd9e <__ssvfscanf_r+0x1166>
 800fd80:	21e0      	movs	r1, #224	; 0xe0
 800fd82:	0030      	movs	r0, r6
 800fd84:	00c9      	lsls	r1, r1, #3
 800fd86:	4008      	ands	r0, r1
 800fd88:	4288      	cmp	r0, r1
 800fd8a:	d108      	bne.n	800fd9e <__ssvfscanf_r+0x1166>
 800fd8c:	4931      	ldr	r1, [pc, #196]	; (800fe54 <__ssvfscanf_r+0x121c>)
 800fd8e:	400e      	ands	r6, r1
 800fd90:	2101      	movs	r1, #1
 800fd92:	6239      	str	r1, [r7, #32]
 800fd94:	e7c6      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fd96:	6a39      	ldr	r1, [r7, #32]
 800fd98:	2902      	cmp	r1, #2
 800fd9a:	d100      	bne.n	800fd9e <__ssvfscanf_r+0x1166>
 800fd9c:	e089      	b.n	800feb2 <__ssvfscanf_r+0x127a>
 800fd9e:	2c01      	cmp	r4, #1
 800fda0:	d001      	beq.n	800fda6 <__ssvfscanf_r+0x116e>
 800fda2:	2c04      	cmp	r4, #4
 800fda4:	d110      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fda6:	3401      	adds	r4, #1
 800fda8:	b2e4      	uxtb	r4, r4
 800fdaa:	e7bb      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fdac:	0531      	lsls	r1, r6, #20
 800fdae:	d508      	bpl.n	800fdc2 <__ssvfscanf_r+0x118a>
 800fdb0:	6a39      	ldr	r1, [r7, #32]
 800fdb2:	1909      	adds	r1, r1, r4
 800fdb4:	2900      	cmp	r1, #0
 800fdb6:	d104      	bne.n	800fdc2 <__ssvfscanf_r+0x118a>
 800fdb8:	4824      	ldr	r0, [pc, #144]	; (800fe4c <__ssvfscanf_r+0x1214>)
 800fdba:	000c      	movs	r4, r1
 800fdbc:	4006      	ands	r6, r0
 800fdbe:	6239      	str	r1, [r7, #32]
 800fdc0:	e7b0      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fdc2:	6a39      	ldr	r1, [r7, #32]
 800fdc4:	2901      	cmp	r1, #1
 800fdc6:	d076      	beq.n	800feb6 <__ssvfscanf_r+0x127e>
 800fdc8:	69fb      	ldr	r3, [r7, #28]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d001      	beq.n	800fdd2 <__ssvfscanf_r+0x119a>
 800fdce:	4b20      	ldr	r3, [pc, #128]	; (800fe50 <__ssvfscanf_r+0x1218>)
 800fdd0:	401e      	ands	r6, r3
 800fdd2:	6a3b      	ldr	r3, [r7, #32]
 800fdd4:	3b01      	subs	r3, #1
 800fdd6:	2b01      	cmp	r3, #1
 800fdd8:	d877      	bhi.n	800feca <__ssvfscanf_r+0x1292>
 800fdda:	238c      	movs	r3, #140	; 0x8c
 800fddc:	2248      	movs	r2, #72	; 0x48
 800fdde:	005b      	lsls	r3, r3, #1
 800fde0:	189b      	adds	r3, r3, r2
 800fde2:	19db      	adds	r3, r3, r7
 800fde4:	429d      	cmp	r5, r3
 800fde6:	d801      	bhi.n	800fdec <__ssvfscanf_r+0x11b4>
 800fde8:	f7ff f823 	bl	800ee32 <__ssvfscanf_r+0x1fa>
 800fdec:	3d01      	subs	r5, #1
 800fdee:	7829      	ldrb	r1, [r5, #0]
 800fdf0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fdf2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fdf4:	f001 fe78 	bl	8011ae8 <_sungetc_r>
 800fdf8:	e7ef      	b.n	800fdda <__ssvfscanf_r+0x11a2>
 800fdfa:	2c00      	cmp	r4, #0
 800fdfc:	d10c      	bne.n	800fe18 <__ssvfscanf_r+0x11e0>
 800fdfe:	69f9      	ldr	r1, [r7, #28]
 800fe00:	2900      	cmp	r1, #0
 800fe02:	d1e4      	bne.n	800fdce <__ssvfscanf_r+0x1196>
 800fe04:	21e0      	movs	r1, #224	; 0xe0
 800fe06:	0030      	movs	r0, r6
 800fe08:	00c9      	lsls	r1, r1, #3
 800fe0a:	4008      	ands	r0, r1
 800fe0c:	4288      	cmp	r0, r1
 800fe0e:	d1e0      	bne.n	800fdd2 <__ssvfscanf_r+0x119a>
 800fe10:	4910      	ldr	r1, [pc, #64]	; (800fe54 <__ssvfscanf_r+0x121c>)
 800fe12:	3401      	adds	r4, #1
 800fe14:	400e      	ands	r6, r1
 800fe16:	e785      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fe18:	20fd      	movs	r0, #253	; 0xfd
 800fe1a:	1ee1      	subs	r1, r4, #3
 800fe1c:	4201      	tst	r1, r0
 800fe1e:	d1d3      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fe20:	e7c1      	b.n	800fda6 <__ssvfscanf_r+0x116e>
 800fe22:	0531      	lsls	r1, r6, #20
 800fe24:	d503      	bpl.n	800fe2e <__ssvfscanf_r+0x11f6>
 800fe26:	6a39      	ldr	r1, [r7, #32]
 800fe28:	1909      	adds	r1, r1, r4
 800fe2a:	2900      	cmp	r1, #0
 800fe2c:	d0c4      	beq.n	800fdb8 <__ssvfscanf_r+0x1180>
 800fe2e:	2c02      	cmp	r4, #2
 800fe30:	d1ca      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fe32:	2403      	movs	r4, #3
 800fe34:	e776      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fe36:	2c06      	cmp	r4, #6
 800fe38:	d1c6      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fe3a:	2407      	movs	r4, #7
 800fe3c:	e772      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fe3e:	2c07      	cmp	r4, #7
 800fe40:	d1c2      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fe42:	2408      	movs	r4, #8
 800fe44:	e76e      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800fe46:	46c0      	nop			; (mov r8, r8)
 800fe48:	08011691 	.word	0x08011691
 800fe4c:	fffffe7f 	.word	0xfffffe7f
 800fe50:	fffffeff 	.word	0xfffffeff
 800fe54:	fffff87f 	.word	0xfffff87f
 800fe58:	0531      	lsls	r1, r6, #20
 800fe5a:	d5b5      	bpl.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fe5c:	21a0      	movs	r1, #160	; 0xa0
 800fe5e:	2080      	movs	r0, #128	; 0x80
 800fe60:	00c9      	lsls	r1, r1, #3
 800fe62:	00c0      	lsls	r0, r0, #3
 800fe64:	4031      	ands	r1, r6
 800fe66:	4281      	cmp	r1, r0
 800fe68:	d004      	beq.n	800fe74 <__ssvfscanf_r+0x123c>
 800fe6a:	4206      	tst	r6, r0
 800fe6c:	d0ac      	beq.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fe6e:	69f9      	ldr	r1, [r7, #28]
 800fe70:	2900      	cmp	r1, #0
 800fe72:	d0ae      	beq.n	800fdd2 <__ssvfscanf_r+0x119a>
 800fe74:	2180      	movs	r1, #128	; 0x80
 800fe76:	0089      	lsls	r1, r1, #2
 800fe78:	420e      	tst	r6, r1
 800fe7a:	d104      	bne.n	800fe86 <__ssvfscanf_r+0x124e>
 800fe7c:	69f9      	ldr	r1, [r7, #28]
 800fe7e:	6938      	ldr	r0, [r7, #16]
 800fe80:	607d      	str	r5, [r7, #4]
 800fe82:	1a09      	subs	r1, r1, r0
 800fe84:	60b9      	str	r1, [r7, #8]
 800fe86:	20c0      	movs	r0, #192	; 0xc0
 800fe88:	4973      	ldr	r1, [pc, #460]	; (8010058 <__ssvfscanf_r+0x1420>)
 800fe8a:	0040      	lsls	r0, r0, #1
 800fe8c:	400e      	ands	r6, r1
 800fe8e:	4306      	orrs	r6, r0
 800fe90:	e768      	b.n	800fd64 <__ssvfscanf_r+0x112c>
 800fe92:	0531      	lsls	r1, r6, #20
 800fe94:	d5e2      	bpl.n	800fe5c <__ssvfscanf_r+0x1224>
 800fe96:	e74a      	b.n	800fd2e <__ssvfscanf_r+0x10f6>
 800fe98:	6839      	ldr	r1, [r7, #0]
 800fe9a:	7809      	ldrb	r1, [r1, #0]
 800fe9c:	4291      	cmp	r1, r2
 800fe9e:	d193      	bne.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fea0:	2180      	movs	r1, #128	; 0x80
 800fea2:	0089      	lsls	r1, r1, #2
 800fea4:	420e      	tst	r6, r1
 800fea6:	d08f      	beq.n	800fdc8 <__ssvfscanf_r+0x1190>
 800fea8:	496c      	ldr	r1, [pc, #432]	; (801005c <__ssvfscanf_r+0x1424>)
 800feaa:	400e      	ands	r6, r1
 800feac:	69f9      	ldr	r1, [r7, #28]
 800feae:	6139      	str	r1, [r7, #16]
 800feb0:	e738      	b.n	800fd24 <__ssvfscanf_r+0x10ec>
 800feb2:	2103      	movs	r1, #3
 800feb4:	e76d      	b.n	800fd92 <__ssvfscanf_r+0x115a>
 800feb6:	2102      	movs	r1, #2
 800feb8:	e76b      	b.n	800fd92 <__ssvfscanf_r+0x115a>
 800feba:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800febc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800febe:	f001 fe4f 	bl	8011b60 <__ssrefill_r>
 800fec2:	2800      	cmp	r0, #0
 800fec4:	d100      	bne.n	800fec8 <__ssvfscanf_r+0x1290>
 800fec6:	e723      	b.n	800fd10 <__ssvfscanf_r+0x10d8>
 800fec8:	e77e      	b.n	800fdc8 <__ssvfscanf_r+0x1190>
 800feca:	1e63      	subs	r3, r4, #1
 800fecc:	2b06      	cmp	r3, #6
 800fece:	d825      	bhi.n	800ff1c <__ssvfscanf_r+0x12e4>
 800fed0:	2c02      	cmp	r4, #2
 800fed2:	d837      	bhi.n	800ff44 <__ssvfscanf_r+0x130c>
 800fed4:	238c      	movs	r3, #140	; 0x8c
 800fed6:	2248      	movs	r2, #72	; 0x48
 800fed8:	005b      	lsls	r3, r3, #1
 800feda:	189b      	adds	r3, r3, r2
 800fedc:	19db      	adds	r3, r3, r7
 800fede:	429d      	cmp	r5, r3
 800fee0:	d801      	bhi.n	800fee6 <__ssvfscanf_r+0x12ae>
 800fee2:	f7fe ffa6 	bl	800ee32 <__ssvfscanf_r+0x1fa>
 800fee6:	3d01      	subs	r5, #1
 800fee8:	7829      	ldrb	r1, [r5, #0]
 800feea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800feec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800feee:	f001 fdfb 	bl	8011ae8 <_sungetc_r>
 800fef2:	e7ef      	b.n	800fed4 <__ssvfscanf_r+0x129c>
 800fef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fef6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fef8:	3b01      	subs	r3, #1
 800fefa:	7819      	ldrb	r1, [r3, #0]
 800fefc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fefe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ff00:	f001 fdf2 	bl	8011ae8 <_sungetc_r>
 800ff04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff06:	6a3a      	ldr	r2, [r7, #32]
 800ff08:	189b      	adds	r3, r3, r2
 800ff0a:	b2db      	uxtb	r3, r3
 800ff0c:	2b03      	cmp	r3, #3
 800ff0e:	d8f1      	bhi.n	800fef4 <__ssvfscanf_r+0x12bc>
 800ff10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff12:	3c03      	subs	r4, #3
 800ff14:	b2e4      	uxtb	r4, r4
 800ff16:	1b1b      	subs	r3, r3, r4
 800ff18:	1b2d      	subs	r5, r5, r4
 800ff1a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ff1c:	05f3      	lsls	r3, r6, #23
 800ff1e:	d52f      	bpl.n	800ff80 <__ssvfscanf_r+0x1348>
 800ff20:	0573      	lsls	r3, r6, #21
 800ff22:	d514      	bpl.n	800ff4e <__ssvfscanf_r+0x1316>
 800ff24:	238c      	movs	r3, #140	; 0x8c
 800ff26:	2248      	movs	r2, #72	; 0x48
 800ff28:	005b      	lsls	r3, r3, #1
 800ff2a:	189b      	adds	r3, r3, r2
 800ff2c:	19db      	adds	r3, r3, r7
 800ff2e:	429d      	cmp	r5, r3
 800ff30:	d801      	bhi.n	800ff36 <__ssvfscanf_r+0x12fe>
 800ff32:	f7fe ff7e 	bl	800ee32 <__ssvfscanf_r+0x1fa>
 800ff36:	3d01      	subs	r5, #1
 800ff38:	7829      	ldrb	r1, [r5, #0]
 800ff3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ff3c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ff3e:	f001 fdd3 	bl	8011ae8 <_sungetc_r>
 800ff42:	e7ef      	b.n	800ff24 <__ssvfscanf_r+0x12ec>
 800ff44:	1b63      	subs	r3, r4, r5
 800ff46:	b2db      	uxtb	r3, r3
 800ff48:	63fd      	str	r5, [r7, #60]	; 0x3c
 800ff4a:	623b      	str	r3, [r7, #32]
 800ff4c:	e7da      	b.n	800ff04 <__ssvfscanf_r+0x12cc>
 800ff4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff50:	1e6c      	subs	r4, r5, #1
 800ff52:	7821      	ldrb	r1, [r4, #0]
 800ff54:	3b01      	subs	r3, #1
 800ff56:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ff58:	2965      	cmp	r1, #101	; 0x65
 800ff5a:	d00a      	beq.n	800ff72 <__ssvfscanf_r+0x133a>
 800ff5c:	2945      	cmp	r1, #69	; 0x45
 800ff5e:	d008      	beq.n	800ff72 <__ssvfscanf_r+0x133a>
 800ff60:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ff62:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ff64:	f001 fdc0 	bl	8011ae8 <_sungetc_r>
 800ff68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff6a:	1eac      	subs	r4, r5, #2
 800ff6c:	3b02      	subs	r3, #2
 800ff6e:	7821      	ldrb	r1, [r4, #0]
 800ff70:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ff72:	0025      	movs	r5, r4
 800ff74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ff76:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ff78:	f001 fdb6 	bl	8011ae8 <_sungetc_r>
 800ff7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff7e:	63bb      	str	r3, [r7, #56]	; 0x38
 800ff80:	2310      	movs	r3, #16
 800ff82:	0032      	movs	r2, r6
 800ff84:	401a      	ands	r2, r3
 800ff86:	421e      	tst	r6, r3
 800ff88:	d001      	beq.n	800ff8e <__ssvfscanf_r+0x1356>
 800ff8a:	f7fe fe71 	bl	800ec70 <__ssvfscanf_r+0x38>
 800ff8e:	23c0      	movs	r3, #192	; 0xc0
 800ff90:	2180      	movs	r1, #128	; 0x80
 800ff92:	00db      	lsls	r3, r3, #3
 800ff94:	702a      	strb	r2, [r5, #0]
 800ff96:	4033      	ands	r3, r6
 800ff98:	00c9      	lsls	r1, r1, #3
 800ff9a:	428b      	cmp	r3, r1
 800ff9c:	d11f      	bne.n	800ffde <__ssvfscanf_r+0x13a6>
 800ff9e:	693b      	ldr	r3, [r7, #16]
 800ffa0:	69fa      	ldr	r2, [r7, #28]
 800ffa2:	69f9      	ldr	r1, [r7, #28]
 800ffa4:	1a9a      	subs	r2, r3, r2
 800ffa6:	428b      	cmp	r3, r1
 800ffa8:	d125      	bne.n	800fff6 <__ssvfscanf_r+0x13be>
 800ffaa:	238c      	movs	r3, #140	; 0x8c
 800ffac:	2148      	movs	r1, #72	; 0x48
 800ffae:	005b      	lsls	r3, r3, #1
 800ffb0:	185b      	adds	r3, r3, r1
 800ffb2:	19d9      	adds	r1, r3, r7
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ffb8:	f7fb ffca 	bl	800bf50 <_strtod_r>
 800ffbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffbe:	0004      	movs	r4, r0
 800ffc0:	3304      	adds	r3, #4
 800ffc2:	000d      	movs	r5, r1
 800ffc4:	623b      	str	r3, [r7, #32]
 800ffc6:	07f3      	lsls	r3, r6, #31
 800ffc8:	d523      	bpl.n	8010012 <__ssvfscanf_r+0x13da>
 800ffca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	601c      	str	r4, [r3, #0]
 800ffd0:	605d      	str	r5, [r3, #4]
 800ffd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffd4:	3301      	adds	r3, #1
 800ffd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ffd8:	6a3b      	ldr	r3, [r7, #32]
 800ffda:	f7fe ffa5 	bl	800ef28 <__ssvfscanf_r+0x2f0>
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d0e2      	beq.n	800ffaa <__ssvfscanf_r+0x1372>
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ffe8:	1c59      	adds	r1, r3, #1
 800ffea:	230a      	movs	r3, #10
 800ffec:	f7fc f84c 	bl	800c088 <_strtol_r>
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	687d      	ldr	r5, [r7, #4]
 800fff4:	1ac2      	subs	r2, r0, r3
 800fff6:	2148      	movs	r1, #72	; 0x48
 800fff8:	4b19      	ldr	r3, [pc, #100]	; (8010060 <__ssvfscanf_r+0x1428>)
 800fffa:	185b      	adds	r3, r3, r1
 800fffc:	19db      	adds	r3, r3, r7
 800fffe:	429d      	cmp	r5, r3
 8010000:	d302      	bcc.n	8010008 <__ssvfscanf_r+0x13d0>
 8010002:	4b18      	ldr	r3, [pc, #96]	; (8010064 <__ssvfscanf_r+0x142c>)
 8010004:	185b      	adds	r3, r3, r1
 8010006:	19dd      	adds	r5, r3, r7
 8010008:	0028      	movs	r0, r5
 801000a:	4917      	ldr	r1, [pc, #92]	; (8010068 <__ssvfscanf_r+0x1430>)
 801000c:	f7fc f944 	bl	800c298 <sprintf>
 8010010:	e7cb      	b.n	800ffaa <__ssvfscanf_r+0x1372>
 8010012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010018:	07b6      	lsls	r6, r6, #30
 801001a:	d4d8      	bmi.n	800ffce <__ssvfscanf_r+0x1396>
 801001c:	0002      	movs	r2, r0
 801001e:	000b      	movs	r3, r1
 8010020:	f7f2 f968 	bl	80022f4 <__aeabi_dcmpun>
 8010024:	2800      	cmp	r0, #0
 8010026:	d005      	beq.n	8010034 <__ssvfscanf_r+0x13fc>
 8010028:	4810      	ldr	r0, [pc, #64]	; (801006c <__ssvfscanf_r+0x1434>)
 801002a:	f7fc fabf 	bl	800c5ac <nanf>
 801002e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010030:	6018      	str	r0, [r3, #0]
 8010032:	e7ce      	b.n	800ffd2 <__ssvfscanf_r+0x139a>
 8010034:	0020      	movs	r0, r4
 8010036:	0029      	movs	r1, r5
 8010038:	f7f2 fa06 	bl	8002448 <__aeabi_d2f>
 801003c:	e7f7      	b.n	801002e <__ssvfscanf_r+0x13f6>
 801003e:	00a3      	lsls	r3, r4, #2
 8010040:	18ed      	adds	r5, r5, r3
 8010042:	682b      	ldr	r3, [r5, #0]
 8010044:	3401      	adds	r4, #1
 8010046:	6818      	ldr	r0, [r3, #0]
 8010048:	f7fa ff32 	bl	800aeb0 <free>
 801004c:	2200      	movs	r2, #0
 801004e:	682b      	ldr	r3, [r5, #0]
 8010050:	601a      	str	r2, [r3, #0]
 8010052:	f7fe ffc3 	bl	800efdc <__ssvfscanf_r+0x3a4>
 8010056:	46c0      	nop			; (mov r8, r8)
 8010058:	fffff07f 	.word	0xfffff07f
 801005c:	fffffd7f 	.word	0xfffffd7f
 8010060:	0000026b 	.word	0x0000026b
 8010064:	0000026a 	.word	0x0000026a
 8010068:	08014c68 	.word	0x08014c68
 801006c:	08014ccb 	.word	0x08014ccb

08010070 <_fclose_r>:
 8010070:	b570      	push	{r4, r5, r6, lr}
 8010072:	0005      	movs	r5, r0
 8010074:	1e0c      	subs	r4, r1, #0
 8010076:	d102      	bne.n	801007e <_fclose_r+0xe>
 8010078:	2600      	movs	r6, #0
 801007a:	0030      	movs	r0, r6
 801007c:	bd70      	pop	{r4, r5, r6, pc}
 801007e:	2800      	cmp	r0, #0
 8010080:	d004      	beq.n	801008c <_fclose_r+0x1c>
 8010082:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010084:	2b00      	cmp	r3, #0
 8010086:	d101      	bne.n	801008c <_fclose_r+0x1c>
 8010088:	f7fc f89e 	bl	800c1c8 <__sinit>
 801008c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801008e:	07db      	lsls	r3, r3, #31
 8010090:	d405      	bmi.n	801009e <_fclose_r+0x2e>
 8010092:	89a3      	ldrh	r3, [r4, #12]
 8010094:	059b      	lsls	r3, r3, #22
 8010096:	d402      	bmi.n	801009e <_fclose_r+0x2e>
 8010098:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801009a:	f7fc fa6b 	bl	800c574 <__retarget_lock_acquire_recursive>
 801009e:	220c      	movs	r2, #12
 80100a0:	5ea3      	ldrsh	r3, [r4, r2]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d109      	bne.n	80100ba <_fclose_r+0x4a>
 80100a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80100a8:	3301      	adds	r3, #1
 80100aa:	0016      	movs	r6, r2
 80100ac:	401e      	ands	r6, r3
 80100ae:	421a      	tst	r2, r3
 80100b0:	d1e2      	bne.n	8010078 <_fclose_r+0x8>
 80100b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80100b4:	f7fc fa5f 	bl	800c576 <__retarget_lock_release_recursive>
 80100b8:	e7df      	b.n	801007a <_fclose_r+0xa>
 80100ba:	0021      	movs	r1, r4
 80100bc:	0028      	movs	r0, r5
 80100be:	f000 f837 	bl	8010130 <__sflush_r>
 80100c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80100c4:	0006      	movs	r6, r0
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d006      	beq.n	80100d8 <_fclose_r+0x68>
 80100ca:	0028      	movs	r0, r5
 80100cc:	69e1      	ldr	r1, [r4, #28]
 80100ce:	4798      	blx	r3
 80100d0:	2800      	cmp	r0, #0
 80100d2:	da01      	bge.n	80100d8 <_fclose_r+0x68>
 80100d4:	2601      	movs	r6, #1
 80100d6:	4276      	negs	r6, r6
 80100d8:	89a3      	ldrh	r3, [r4, #12]
 80100da:	061b      	lsls	r3, r3, #24
 80100dc:	d503      	bpl.n	80100e6 <_fclose_r+0x76>
 80100de:	0028      	movs	r0, r5
 80100e0:	6921      	ldr	r1, [r4, #16]
 80100e2:	f7fc facf 	bl	800c684 <_free_r>
 80100e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80100e8:	2900      	cmp	r1, #0
 80100ea:	d008      	beq.n	80100fe <_fclose_r+0x8e>
 80100ec:	0023      	movs	r3, r4
 80100ee:	3340      	adds	r3, #64	; 0x40
 80100f0:	4299      	cmp	r1, r3
 80100f2:	d002      	beq.n	80100fa <_fclose_r+0x8a>
 80100f4:	0028      	movs	r0, r5
 80100f6:	f7fc fac5 	bl	800c684 <_free_r>
 80100fa:	2300      	movs	r3, #0
 80100fc:	6323      	str	r3, [r4, #48]	; 0x30
 80100fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8010100:	2900      	cmp	r1, #0
 8010102:	d004      	beq.n	801010e <_fclose_r+0x9e>
 8010104:	0028      	movs	r0, r5
 8010106:	f7fc fabd 	bl	800c684 <_free_r>
 801010a:	2300      	movs	r3, #0
 801010c:	6463      	str	r3, [r4, #68]	; 0x44
 801010e:	f7fc f84b 	bl	800c1a8 <__sfp_lock_acquire>
 8010112:	2300      	movs	r3, #0
 8010114:	81a3      	strh	r3, [r4, #12]
 8010116:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010118:	07db      	lsls	r3, r3, #31
 801011a:	d402      	bmi.n	8010122 <_fclose_r+0xb2>
 801011c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801011e:	f7fc fa2a 	bl	800c576 <__retarget_lock_release_recursive>
 8010122:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010124:	f7fc fa25 	bl	800c572 <__retarget_lock_close_recursive>
 8010128:	f7fc f846 	bl	800c1b8 <__sfp_lock_release>
 801012c:	e7a5      	b.n	801007a <_fclose_r+0xa>
	...

08010130 <__sflush_r>:
 8010130:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010132:	230c      	movs	r3, #12
 8010134:	5eca      	ldrsh	r2, [r1, r3]
 8010136:	000c      	movs	r4, r1
 8010138:	0005      	movs	r5, r0
 801013a:	b291      	uxth	r1, r2
 801013c:	0713      	lsls	r3, r2, #28
 801013e:	d464      	bmi.n	801020a <__sflush_r+0xda>
 8010140:	2380      	movs	r3, #128	; 0x80
 8010142:	011b      	lsls	r3, r3, #4
 8010144:	4313      	orrs	r3, r2
 8010146:	6862      	ldr	r2, [r4, #4]
 8010148:	81a3      	strh	r3, [r4, #12]
 801014a:	2a00      	cmp	r2, #0
 801014c:	dc04      	bgt.n	8010158 <__sflush_r+0x28>
 801014e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8010150:	2a00      	cmp	r2, #0
 8010152:	dc01      	bgt.n	8010158 <__sflush_r+0x28>
 8010154:	2000      	movs	r0, #0
 8010156:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010158:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 801015a:	2f00      	cmp	r7, #0
 801015c:	d0fa      	beq.n	8010154 <__sflush_r+0x24>
 801015e:	2200      	movs	r2, #0
 8010160:	2080      	movs	r0, #128	; 0x80
 8010162:	682e      	ldr	r6, [r5, #0]
 8010164:	602a      	str	r2, [r5, #0]
 8010166:	001a      	movs	r2, r3
 8010168:	0140      	lsls	r0, r0, #5
 801016a:	69e1      	ldr	r1, [r4, #28]
 801016c:	4002      	ands	r2, r0
 801016e:	4203      	tst	r3, r0
 8010170:	d038      	beq.n	80101e4 <__sflush_r+0xb4>
 8010172:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8010174:	89a3      	ldrh	r3, [r4, #12]
 8010176:	075b      	lsls	r3, r3, #29
 8010178:	d506      	bpl.n	8010188 <__sflush_r+0x58>
 801017a:	6863      	ldr	r3, [r4, #4]
 801017c:	1ac0      	subs	r0, r0, r3
 801017e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010180:	2b00      	cmp	r3, #0
 8010182:	d001      	beq.n	8010188 <__sflush_r+0x58>
 8010184:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010186:	1ac0      	subs	r0, r0, r3
 8010188:	0002      	movs	r2, r0
 801018a:	2300      	movs	r3, #0
 801018c:	0028      	movs	r0, r5
 801018e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8010190:	69e1      	ldr	r1, [r4, #28]
 8010192:	47b8      	blx	r7
 8010194:	89a2      	ldrh	r2, [r4, #12]
 8010196:	1c43      	adds	r3, r0, #1
 8010198:	d106      	bne.n	80101a8 <__sflush_r+0x78>
 801019a:	6829      	ldr	r1, [r5, #0]
 801019c:	291d      	cmp	r1, #29
 801019e:	d830      	bhi.n	8010202 <__sflush_r+0xd2>
 80101a0:	4b2c      	ldr	r3, [pc, #176]	; (8010254 <__sflush_r+0x124>)
 80101a2:	410b      	asrs	r3, r1
 80101a4:	07db      	lsls	r3, r3, #31
 80101a6:	d42c      	bmi.n	8010202 <__sflush_r+0xd2>
 80101a8:	4b2b      	ldr	r3, [pc, #172]	; (8010258 <__sflush_r+0x128>)
 80101aa:	4013      	ands	r3, r2
 80101ac:	2200      	movs	r2, #0
 80101ae:	6062      	str	r2, [r4, #4]
 80101b0:	6922      	ldr	r2, [r4, #16]
 80101b2:	b21b      	sxth	r3, r3
 80101b4:	81a3      	strh	r3, [r4, #12]
 80101b6:	6022      	str	r2, [r4, #0]
 80101b8:	04db      	lsls	r3, r3, #19
 80101ba:	d505      	bpl.n	80101c8 <__sflush_r+0x98>
 80101bc:	1c43      	adds	r3, r0, #1
 80101be:	d102      	bne.n	80101c6 <__sflush_r+0x96>
 80101c0:	682b      	ldr	r3, [r5, #0]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d100      	bne.n	80101c8 <__sflush_r+0x98>
 80101c6:	6520      	str	r0, [r4, #80]	; 0x50
 80101c8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80101ca:	602e      	str	r6, [r5, #0]
 80101cc:	2900      	cmp	r1, #0
 80101ce:	d0c1      	beq.n	8010154 <__sflush_r+0x24>
 80101d0:	0023      	movs	r3, r4
 80101d2:	3340      	adds	r3, #64	; 0x40
 80101d4:	4299      	cmp	r1, r3
 80101d6:	d002      	beq.n	80101de <__sflush_r+0xae>
 80101d8:	0028      	movs	r0, r5
 80101da:	f7fc fa53 	bl	800c684 <_free_r>
 80101de:	2000      	movs	r0, #0
 80101e0:	6320      	str	r0, [r4, #48]	; 0x30
 80101e2:	e7b8      	b.n	8010156 <__sflush_r+0x26>
 80101e4:	2301      	movs	r3, #1
 80101e6:	0028      	movs	r0, r5
 80101e8:	47b8      	blx	r7
 80101ea:	1c43      	adds	r3, r0, #1
 80101ec:	d1c2      	bne.n	8010174 <__sflush_r+0x44>
 80101ee:	682b      	ldr	r3, [r5, #0]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d0bf      	beq.n	8010174 <__sflush_r+0x44>
 80101f4:	2b1d      	cmp	r3, #29
 80101f6:	d001      	beq.n	80101fc <__sflush_r+0xcc>
 80101f8:	2b16      	cmp	r3, #22
 80101fa:	d101      	bne.n	8010200 <__sflush_r+0xd0>
 80101fc:	602e      	str	r6, [r5, #0]
 80101fe:	e7a9      	b.n	8010154 <__sflush_r+0x24>
 8010200:	89a2      	ldrh	r2, [r4, #12]
 8010202:	2340      	movs	r3, #64	; 0x40
 8010204:	4313      	orrs	r3, r2
 8010206:	81a3      	strh	r3, [r4, #12]
 8010208:	e7a5      	b.n	8010156 <__sflush_r+0x26>
 801020a:	6926      	ldr	r6, [r4, #16]
 801020c:	2e00      	cmp	r6, #0
 801020e:	d0a1      	beq.n	8010154 <__sflush_r+0x24>
 8010210:	6827      	ldr	r7, [r4, #0]
 8010212:	6026      	str	r6, [r4, #0]
 8010214:	1bbb      	subs	r3, r7, r6
 8010216:	9301      	str	r3, [sp, #4]
 8010218:	2300      	movs	r3, #0
 801021a:	0789      	lsls	r1, r1, #30
 801021c:	d100      	bne.n	8010220 <__sflush_r+0xf0>
 801021e:	6963      	ldr	r3, [r4, #20]
 8010220:	60a3      	str	r3, [r4, #8]
 8010222:	9b01      	ldr	r3, [sp, #4]
 8010224:	2b00      	cmp	r3, #0
 8010226:	dc00      	bgt.n	801022a <__sflush_r+0xfa>
 8010228:	e794      	b.n	8010154 <__sflush_r+0x24>
 801022a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801022c:	0032      	movs	r2, r6
 801022e:	001f      	movs	r7, r3
 8010230:	0028      	movs	r0, r5
 8010232:	9b01      	ldr	r3, [sp, #4]
 8010234:	69e1      	ldr	r1, [r4, #28]
 8010236:	47b8      	blx	r7
 8010238:	2800      	cmp	r0, #0
 801023a:	dc06      	bgt.n	801024a <__sflush_r+0x11a>
 801023c:	2340      	movs	r3, #64	; 0x40
 801023e:	2001      	movs	r0, #1
 8010240:	89a2      	ldrh	r2, [r4, #12]
 8010242:	4240      	negs	r0, r0
 8010244:	4313      	orrs	r3, r2
 8010246:	81a3      	strh	r3, [r4, #12]
 8010248:	e785      	b.n	8010156 <__sflush_r+0x26>
 801024a:	9b01      	ldr	r3, [sp, #4]
 801024c:	1836      	adds	r6, r6, r0
 801024e:	1a1b      	subs	r3, r3, r0
 8010250:	9301      	str	r3, [sp, #4]
 8010252:	e7e6      	b.n	8010222 <__sflush_r+0xf2>
 8010254:	dfbffffe 	.word	0xdfbffffe
 8010258:	fffff7ff 	.word	0xfffff7ff

0801025c <_fflush_r>:
 801025c:	b570      	push	{r4, r5, r6, lr}
 801025e:	0005      	movs	r5, r0
 8010260:	000c      	movs	r4, r1
 8010262:	2800      	cmp	r0, #0
 8010264:	d004      	beq.n	8010270 <_fflush_r+0x14>
 8010266:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8010268:	2b00      	cmp	r3, #0
 801026a:	d101      	bne.n	8010270 <_fflush_r+0x14>
 801026c:	f7fb ffac 	bl	800c1c8 <__sinit>
 8010270:	220c      	movs	r2, #12
 8010272:	5ea3      	ldrsh	r3, [r4, r2]
 8010274:	1e1e      	subs	r6, r3, #0
 8010276:	d015      	beq.n	80102a4 <_fflush_r+0x48>
 8010278:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801027a:	07d2      	lsls	r2, r2, #31
 801027c:	d404      	bmi.n	8010288 <_fflush_r+0x2c>
 801027e:	059b      	lsls	r3, r3, #22
 8010280:	d402      	bmi.n	8010288 <_fflush_r+0x2c>
 8010282:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010284:	f7fc f976 	bl	800c574 <__retarget_lock_acquire_recursive>
 8010288:	0021      	movs	r1, r4
 801028a:	0028      	movs	r0, r5
 801028c:	f7ff ff50 	bl	8010130 <__sflush_r>
 8010290:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010292:	0006      	movs	r6, r0
 8010294:	07db      	lsls	r3, r3, #31
 8010296:	d405      	bmi.n	80102a4 <_fflush_r+0x48>
 8010298:	89a3      	ldrh	r3, [r4, #12]
 801029a:	059b      	lsls	r3, r3, #22
 801029c:	d402      	bmi.n	80102a4 <_fflush_r+0x48>
 801029e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80102a0:	f7fc f969 	bl	800c576 <__retarget_lock_release_recursive>
 80102a4:	0030      	movs	r0, r6
 80102a6:	bd70      	pop	{r4, r5, r6, pc}

080102a8 <__sccl>:
 80102a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80102aa:	780b      	ldrb	r3, [r1, #0]
 80102ac:	0004      	movs	r4, r0
 80102ae:	2b5e      	cmp	r3, #94	; 0x5e
 80102b0:	d019      	beq.n	80102e6 <__sccl+0x3e>
 80102b2:	2200      	movs	r2, #0
 80102b4:	1c4d      	adds	r5, r1, #1
 80102b6:	0021      	movs	r1, r4
 80102b8:	1c60      	adds	r0, r4, #1
 80102ba:	30ff      	adds	r0, #255	; 0xff
 80102bc:	700a      	strb	r2, [r1, #0]
 80102be:	3101      	adds	r1, #1
 80102c0:	4281      	cmp	r1, r0
 80102c2:	d1fb      	bne.n	80102bc <__sccl+0x14>
 80102c4:	1e68      	subs	r0, r5, #1
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d00c      	beq.n	80102e4 <__sccl+0x3c>
 80102ca:	2101      	movs	r1, #1
 80102cc:	262d      	movs	r6, #45	; 0x2d
 80102ce:	404a      	eors	r2, r1
 80102d0:	0028      	movs	r0, r5
 80102d2:	54e2      	strb	r2, [r4, r3]
 80102d4:	7801      	ldrb	r1, [r0, #0]
 80102d6:	1c45      	adds	r5, r0, #1
 80102d8:	292d      	cmp	r1, #45	; 0x2d
 80102da:	d00c      	beq.n	80102f6 <__sccl+0x4e>
 80102dc:	295d      	cmp	r1, #93	; 0x5d
 80102de:	d01d      	beq.n	801031c <__sccl+0x74>
 80102e0:	2900      	cmp	r1, #0
 80102e2:	d104      	bne.n	80102ee <__sccl+0x46>
 80102e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102e6:	2201      	movs	r2, #1
 80102e8:	784b      	ldrb	r3, [r1, #1]
 80102ea:	1c8d      	adds	r5, r1, #2
 80102ec:	e7e3      	b.n	80102b6 <__sccl+0xe>
 80102ee:	000b      	movs	r3, r1
 80102f0:	e7ee      	b.n	80102d0 <__sccl+0x28>
 80102f2:	0033      	movs	r3, r6
 80102f4:	e7ec      	b.n	80102d0 <__sccl+0x28>
 80102f6:	7841      	ldrb	r1, [r0, #1]
 80102f8:	295d      	cmp	r1, #93	; 0x5d
 80102fa:	d0fa      	beq.n	80102f2 <__sccl+0x4a>
 80102fc:	428b      	cmp	r3, r1
 80102fe:	dcf8      	bgt.n	80102f2 <__sccl+0x4a>
 8010300:	001d      	movs	r5, r3
 8010302:	3002      	adds	r0, #2
 8010304:	3501      	adds	r5, #1
 8010306:	5562      	strb	r2, [r4, r5]
 8010308:	42a9      	cmp	r1, r5
 801030a:	dcfb      	bgt.n	8010304 <__sccl+0x5c>
 801030c:	2500      	movs	r5, #0
 801030e:	1c5f      	adds	r7, r3, #1
 8010310:	428b      	cmp	r3, r1
 8010312:	da01      	bge.n	8010318 <__sccl+0x70>
 8010314:	1acd      	subs	r5, r1, r3
 8010316:	3d01      	subs	r5, #1
 8010318:	197b      	adds	r3, r7, r5
 801031a:	e7db      	b.n	80102d4 <__sccl+0x2c>
 801031c:	0028      	movs	r0, r5
 801031e:	e7e1      	b.n	80102e4 <__sccl+0x3c>

08010320 <_localeconv_r>:
 8010320:	4800      	ldr	r0, [pc, #0]	; (8010324 <_localeconv_r+0x4>)
 8010322:	4770      	bx	lr
 8010324:	20000538 	.word	0x20000538

08010328 <__libc_fini_array>:
 8010328:	b570      	push	{r4, r5, r6, lr}
 801032a:	4c07      	ldr	r4, [pc, #28]	; (8010348 <__libc_fini_array+0x20>)
 801032c:	4d07      	ldr	r5, [pc, #28]	; (801034c <__libc_fini_array+0x24>)
 801032e:	1b64      	subs	r4, r4, r5
 8010330:	10a4      	asrs	r4, r4, #2
 8010332:	2c00      	cmp	r4, #0
 8010334:	d102      	bne.n	801033c <__libc_fini_array+0x14>
 8010336:	f002 fdcd 	bl	8012ed4 <_fini>
 801033a:	bd70      	pop	{r4, r5, r6, pc}
 801033c:	3c01      	subs	r4, #1
 801033e:	00a3      	lsls	r3, r4, #2
 8010340:	58eb      	ldr	r3, [r5, r3]
 8010342:	4798      	blx	r3
 8010344:	e7f5      	b.n	8010332 <__libc_fini_array+0xa>
 8010346:	46c0      	nop			; (mov r8, r8)
 8010348:	08014d68 	.word	0x08014d68
 801034c:	08014d64 	.word	0x08014d64

08010350 <memchr>:
 8010350:	b2c9      	uxtb	r1, r1
 8010352:	1882      	adds	r2, r0, r2
 8010354:	4290      	cmp	r0, r2
 8010356:	d101      	bne.n	801035c <memchr+0xc>
 8010358:	2000      	movs	r0, #0
 801035a:	4770      	bx	lr
 801035c:	7803      	ldrb	r3, [r0, #0]
 801035e:	428b      	cmp	r3, r1
 8010360:	d0fb      	beq.n	801035a <memchr+0xa>
 8010362:	3001      	adds	r0, #1
 8010364:	e7f6      	b.n	8010354 <memchr+0x4>
	...

08010368 <frexp>:
 8010368:	b570      	push	{r4, r5, r6, lr}
 801036a:	0014      	movs	r4, r2
 801036c:	2500      	movs	r5, #0
 801036e:	6025      	str	r5, [r4, #0]
 8010370:	4d10      	ldr	r5, [pc, #64]	; (80103b4 <frexp+0x4c>)
 8010372:	004b      	lsls	r3, r1, #1
 8010374:	000a      	movs	r2, r1
 8010376:	085b      	lsrs	r3, r3, #1
 8010378:	42ab      	cmp	r3, r5
 801037a:	dc1a      	bgt.n	80103b2 <frexp+0x4a>
 801037c:	001d      	movs	r5, r3
 801037e:	4305      	orrs	r5, r0
 8010380:	d017      	beq.n	80103b2 <frexp+0x4a>
 8010382:	4d0d      	ldr	r5, [pc, #52]	; (80103b8 <frexp+0x50>)
 8010384:	4229      	tst	r1, r5
 8010386:	d109      	bne.n	801039c <frexp+0x34>
 8010388:	2200      	movs	r2, #0
 801038a:	4b0c      	ldr	r3, [pc, #48]	; (80103bc <frexp+0x54>)
 801038c:	f7f1 f96e 	bl	800166c <__aeabi_dmul>
 8010390:	2536      	movs	r5, #54	; 0x36
 8010392:	000a      	movs	r2, r1
 8010394:	004b      	lsls	r3, r1, #1
 8010396:	426d      	negs	r5, r5
 8010398:	085b      	lsrs	r3, r3, #1
 801039a:	6025      	str	r5, [r4, #0]
 801039c:	4d08      	ldr	r5, [pc, #32]	; (80103c0 <frexp+0x58>)
 801039e:	151b      	asrs	r3, r3, #20
 80103a0:	195b      	adds	r3, r3, r5
 80103a2:	6825      	ldr	r5, [r4, #0]
 80103a4:	18eb      	adds	r3, r5, r3
 80103a6:	6023      	str	r3, [r4, #0]
 80103a8:	4b06      	ldr	r3, [pc, #24]	; (80103c4 <frexp+0x5c>)
 80103aa:	401a      	ands	r2, r3
 80103ac:	4b06      	ldr	r3, [pc, #24]	; (80103c8 <frexp+0x60>)
 80103ae:	4313      	orrs	r3, r2
 80103b0:	0019      	movs	r1, r3
 80103b2:	bd70      	pop	{r4, r5, r6, pc}
 80103b4:	7fefffff 	.word	0x7fefffff
 80103b8:	7ff00000 	.word	0x7ff00000
 80103bc:	43500000 	.word	0x43500000
 80103c0:	fffffc02 	.word	0xfffffc02
 80103c4:	800fffff 	.word	0x800fffff
 80103c8:	3fe00000 	.word	0x3fe00000

080103cc <__register_exitproc>:
 80103cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80103ce:	4f1c      	ldr	r7, [pc, #112]	; (8010440 <__register_exitproc+0x74>)
 80103d0:	0004      	movs	r4, r0
 80103d2:	6838      	ldr	r0, [r7, #0]
 80103d4:	0016      	movs	r6, r2
 80103d6:	9301      	str	r3, [sp, #4]
 80103d8:	9100      	str	r1, [sp, #0]
 80103da:	f7fc f8cb 	bl	800c574 <__retarget_lock_acquire_recursive>
 80103de:	4a19      	ldr	r2, [pc, #100]	; (8010444 <__register_exitproc+0x78>)
 80103e0:	6813      	ldr	r3, [r2, #0]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d101      	bne.n	80103ea <__register_exitproc+0x1e>
 80103e6:	4b18      	ldr	r3, [pc, #96]	; (8010448 <__register_exitproc+0x7c>)
 80103e8:	6013      	str	r3, [r2, #0]
 80103ea:	685a      	ldr	r2, [r3, #4]
 80103ec:	6838      	ldr	r0, [r7, #0]
 80103ee:	2a1f      	cmp	r2, #31
 80103f0:	dd04      	ble.n	80103fc <__register_exitproc+0x30>
 80103f2:	f7fc f8c0 	bl	800c576 <__retarget_lock_release_recursive>
 80103f6:	2001      	movs	r0, #1
 80103f8:	4240      	negs	r0, r0
 80103fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80103fc:	2c00      	cmp	r4, #0
 80103fe:	d014      	beq.n	801042a <__register_exitproc+0x5e>
 8010400:	0091      	lsls	r1, r2, #2
 8010402:	1859      	adds	r1, r3, r1
 8010404:	000f      	movs	r7, r1
 8010406:	3788      	adds	r7, #136	; 0x88
 8010408:	603e      	str	r6, [r7, #0]
 801040a:	2701      	movs	r7, #1
 801040c:	001e      	movs	r6, r3
 801040e:	4097      	lsls	r7, r2
 8010410:	3685      	adds	r6, #133	; 0x85
 8010412:	36ff      	adds	r6, #255	; 0xff
 8010414:	6875      	ldr	r5, [r6, #4]
 8010416:	31fc      	adds	r1, #252	; 0xfc
 8010418:	433d      	orrs	r5, r7
 801041a:	6075      	str	r5, [r6, #4]
 801041c:	9d01      	ldr	r5, [sp, #4]
 801041e:	60cd      	str	r5, [r1, #12]
 8010420:	2c02      	cmp	r4, #2
 8010422:	d102      	bne.n	801042a <__register_exitproc+0x5e>
 8010424:	68b1      	ldr	r1, [r6, #8]
 8010426:	4339      	orrs	r1, r7
 8010428:	60b1      	str	r1, [r6, #8]
 801042a:	1c51      	adds	r1, r2, #1
 801042c:	6059      	str	r1, [r3, #4]
 801042e:	3202      	adds	r2, #2
 8010430:	9900      	ldr	r1, [sp, #0]
 8010432:	0092      	lsls	r2, r2, #2
 8010434:	50d1      	str	r1, [r2, r3]
 8010436:	f7fc f89e 	bl	800c576 <__retarget_lock_release_recursive>
 801043a:	2000      	movs	r0, #0
 801043c:	e7dd      	b.n	80103fa <__register_exitproc+0x2e>
 801043e:	46c0      	nop			; (mov r8, r8)
 8010440:	200006dc 	.word	0x200006dc
 8010444:	20000d2c 	.word	0x20000d2c
 8010448:	20000d30 	.word	0x20000d30

0801044c <__assert_func>:
 801044c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801044e:	0014      	movs	r4, r2
 8010450:	001a      	movs	r2, r3
 8010452:	4b09      	ldr	r3, [pc, #36]	; (8010478 <__assert_func+0x2c>)
 8010454:	0005      	movs	r5, r0
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	000e      	movs	r6, r1
 801045a:	68d8      	ldr	r0, [r3, #12]
 801045c:	4b07      	ldr	r3, [pc, #28]	; (801047c <__assert_func+0x30>)
 801045e:	2c00      	cmp	r4, #0
 8010460:	d101      	bne.n	8010466 <__assert_func+0x1a>
 8010462:	4b07      	ldr	r3, [pc, #28]	; (8010480 <__assert_func+0x34>)
 8010464:	001c      	movs	r4, r3
 8010466:	4907      	ldr	r1, [pc, #28]	; (8010484 <__assert_func+0x38>)
 8010468:	9301      	str	r3, [sp, #4]
 801046a:	9402      	str	r4, [sp, #8]
 801046c:	002b      	movs	r3, r5
 801046e:	9600      	str	r6, [sp, #0]
 8010470:	f001 faa6 	bl	80119c0 <fiprintf>
 8010474:	f002 fb8e 	bl	8012b94 <abort>
 8010478:	200006d8 	.word	0x200006d8
 801047c:	08014c90 	.word	0x08014c90
 8010480:	08014ccb 	.word	0x08014ccb
 8010484:	08014c9d 	.word	0x08014c9d

08010488 <_calloc_r>:
 8010488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801048a:	2400      	movs	r4, #0
 801048c:	0c0b      	lsrs	r3, r1, #16
 801048e:	0c16      	lsrs	r6, r2, #16
 8010490:	42a3      	cmp	r3, r4
 8010492:	d133      	bne.n	80104fc <_calloc_r+0x74>
 8010494:	42a6      	cmp	r6, r4
 8010496:	d121      	bne.n	80104dc <_calloc_r+0x54>
 8010498:	b28b      	uxth	r3, r1
 801049a:	b291      	uxth	r1, r2
 801049c:	4359      	muls	r1, r3
 801049e:	f7fa fd11 	bl	800aec4 <_malloc_r>
 80104a2:	1e05      	subs	r5, r0, #0
 80104a4:	d033      	beq.n	801050e <_calloc_r+0x86>
 80104a6:	0003      	movs	r3, r0
 80104a8:	3b08      	subs	r3, #8
 80104aa:	685a      	ldr	r2, [r3, #4]
 80104ac:	2303      	movs	r3, #3
 80104ae:	439a      	bics	r2, r3
 80104b0:	3a04      	subs	r2, #4
 80104b2:	2a24      	cmp	r2, #36	; 0x24
 80104b4:	d832      	bhi.n	801051c <_calloc_r+0x94>
 80104b6:	0003      	movs	r3, r0
 80104b8:	2a13      	cmp	r2, #19
 80104ba:	d90a      	bls.n	80104d2 <_calloc_r+0x4a>
 80104bc:	6004      	str	r4, [r0, #0]
 80104be:	6044      	str	r4, [r0, #4]
 80104c0:	3308      	adds	r3, #8
 80104c2:	2a1b      	cmp	r2, #27
 80104c4:	d905      	bls.n	80104d2 <_calloc_r+0x4a>
 80104c6:	6084      	str	r4, [r0, #8]
 80104c8:	60c4      	str	r4, [r0, #12]
 80104ca:	2a24      	cmp	r2, #36	; 0x24
 80104cc:	d021      	beq.n	8010512 <_calloc_r+0x8a>
 80104ce:	0003      	movs	r3, r0
 80104d0:	3310      	adds	r3, #16
 80104d2:	2200      	movs	r2, #0
 80104d4:	601a      	str	r2, [r3, #0]
 80104d6:	605a      	str	r2, [r3, #4]
 80104d8:	609a      	str	r2, [r3, #8]
 80104da:	e018      	b.n	801050e <_calloc_r+0x86>
 80104dc:	1c33      	adds	r3, r6, #0
 80104de:	1c0d      	adds	r5, r1, #0
 80104e0:	b289      	uxth	r1, r1
 80104e2:	b292      	uxth	r2, r2
 80104e4:	434a      	muls	r2, r1
 80104e6:	b2ad      	uxth	r5, r5
 80104e8:	b299      	uxth	r1, r3
 80104ea:	4369      	muls	r1, r5
 80104ec:	0c13      	lsrs	r3, r2, #16
 80104ee:	18c9      	adds	r1, r1, r3
 80104f0:	0c0b      	lsrs	r3, r1, #16
 80104f2:	d107      	bne.n	8010504 <_calloc_r+0x7c>
 80104f4:	0409      	lsls	r1, r1, #16
 80104f6:	b292      	uxth	r2, r2
 80104f8:	4311      	orrs	r1, r2
 80104fa:	e7d0      	b.n	801049e <_calloc_r+0x16>
 80104fc:	2e00      	cmp	r6, #0
 80104fe:	d101      	bne.n	8010504 <_calloc_r+0x7c>
 8010500:	1c15      	adds	r5, r2, #0
 8010502:	e7ed      	b.n	80104e0 <_calloc_r+0x58>
 8010504:	f7fc f80a 	bl	800c51c <__errno>
 8010508:	230c      	movs	r3, #12
 801050a:	2500      	movs	r5, #0
 801050c:	6003      	str	r3, [r0, #0]
 801050e:	0028      	movs	r0, r5
 8010510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010512:	0003      	movs	r3, r0
 8010514:	6104      	str	r4, [r0, #16]
 8010516:	3318      	adds	r3, #24
 8010518:	6144      	str	r4, [r0, #20]
 801051a:	e7da      	b.n	80104d2 <_calloc_r+0x4a>
 801051c:	2100      	movs	r1, #0
 801051e:	f7fb ff51 	bl	800c3c4 <memset>
 8010522:	e7f4      	b.n	801050e <_calloc_r+0x86>

08010524 <quorem>:
 8010524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010526:	6902      	ldr	r2, [r0, #16]
 8010528:	690b      	ldr	r3, [r1, #16]
 801052a:	b089      	sub	sp, #36	; 0x24
 801052c:	0007      	movs	r7, r0
 801052e:	9104      	str	r1, [sp, #16]
 8010530:	2000      	movs	r0, #0
 8010532:	429a      	cmp	r2, r3
 8010534:	db69      	blt.n	801060a <quorem+0xe6>
 8010536:	3b01      	subs	r3, #1
 8010538:	009c      	lsls	r4, r3, #2
 801053a:	9301      	str	r3, [sp, #4]
 801053c:	000b      	movs	r3, r1
 801053e:	3314      	adds	r3, #20
 8010540:	9306      	str	r3, [sp, #24]
 8010542:	191b      	adds	r3, r3, r4
 8010544:	9305      	str	r3, [sp, #20]
 8010546:	003b      	movs	r3, r7
 8010548:	3314      	adds	r3, #20
 801054a:	9303      	str	r3, [sp, #12]
 801054c:	191c      	adds	r4, r3, r4
 801054e:	9b05      	ldr	r3, [sp, #20]
 8010550:	6826      	ldr	r6, [r4, #0]
 8010552:	681d      	ldr	r5, [r3, #0]
 8010554:	0030      	movs	r0, r6
 8010556:	3501      	adds	r5, #1
 8010558:	0029      	movs	r1, r5
 801055a:	f7ef fdef 	bl	800013c <__udivsi3>
 801055e:	9002      	str	r0, [sp, #8]
 8010560:	42ae      	cmp	r6, r5
 8010562:	d329      	bcc.n	80105b8 <quorem+0x94>
 8010564:	9b06      	ldr	r3, [sp, #24]
 8010566:	2600      	movs	r6, #0
 8010568:	469c      	mov	ip, r3
 801056a:	9d03      	ldr	r5, [sp, #12]
 801056c:	9606      	str	r6, [sp, #24]
 801056e:	4662      	mov	r2, ip
 8010570:	ca08      	ldmia	r2!, {r3}
 8010572:	6828      	ldr	r0, [r5, #0]
 8010574:	4694      	mov	ip, r2
 8010576:	9a02      	ldr	r2, [sp, #8]
 8010578:	b299      	uxth	r1, r3
 801057a:	4351      	muls	r1, r2
 801057c:	0c1b      	lsrs	r3, r3, #16
 801057e:	4353      	muls	r3, r2
 8010580:	1989      	adds	r1, r1, r6
 8010582:	0c0a      	lsrs	r2, r1, #16
 8010584:	189b      	adds	r3, r3, r2
 8010586:	9307      	str	r3, [sp, #28]
 8010588:	0c1e      	lsrs	r6, r3, #16
 801058a:	9b06      	ldr	r3, [sp, #24]
 801058c:	b282      	uxth	r2, r0
 801058e:	18d2      	adds	r2, r2, r3
 8010590:	466b      	mov	r3, sp
 8010592:	b289      	uxth	r1, r1
 8010594:	8b9b      	ldrh	r3, [r3, #28]
 8010596:	1a52      	subs	r2, r2, r1
 8010598:	0c01      	lsrs	r1, r0, #16
 801059a:	1ac9      	subs	r1, r1, r3
 801059c:	1413      	asrs	r3, r2, #16
 801059e:	18cb      	adds	r3, r1, r3
 80105a0:	1419      	asrs	r1, r3, #16
 80105a2:	b292      	uxth	r2, r2
 80105a4:	041b      	lsls	r3, r3, #16
 80105a6:	4313      	orrs	r3, r2
 80105a8:	c508      	stmia	r5!, {r3}
 80105aa:	9b05      	ldr	r3, [sp, #20]
 80105ac:	9106      	str	r1, [sp, #24]
 80105ae:	4563      	cmp	r3, ip
 80105b0:	d2dd      	bcs.n	801056e <quorem+0x4a>
 80105b2:	6823      	ldr	r3, [r4, #0]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d030      	beq.n	801061a <quorem+0xf6>
 80105b8:	0038      	movs	r0, r7
 80105ba:	9904      	ldr	r1, [sp, #16]
 80105bc:	f7fc ff04 	bl	800d3c8 <__mcmp>
 80105c0:	2800      	cmp	r0, #0
 80105c2:	db21      	blt.n	8010608 <quorem+0xe4>
 80105c4:	0038      	movs	r0, r7
 80105c6:	2600      	movs	r6, #0
 80105c8:	9b02      	ldr	r3, [sp, #8]
 80105ca:	9c04      	ldr	r4, [sp, #16]
 80105cc:	3301      	adds	r3, #1
 80105ce:	9302      	str	r3, [sp, #8]
 80105d0:	3014      	adds	r0, #20
 80105d2:	3414      	adds	r4, #20
 80105d4:	6803      	ldr	r3, [r0, #0]
 80105d6:	cc02      	ldmia	r4!, {r1}
 80105d8:	b29d      	uxth	r5, r3
 80105da:	19ad      	adds	r5, r5, r6
 80105dc:	b28a      	uxth	r2, r1
 80105de:	1aaa      	subs	r2, r5, r2
 80105e0:	0c09      	lsrs	r1, r1, #16
 80105e2:	0c1b      	lsrs	r3, r3, #16
 80105e4:	1a5b      	subs	r3, r3, r1
 80105e6:	1411      	asrs	r1, r2, #16
 80105e8:	185b      	adds	r3, r3, r1
 80105ea:	141e      	asrs	r6, r3, #16
 80105ec:	b292      	uxth	r2, r2
 80105ee:	041b      	lsls	r3, r3, #16
 80105f0:	4313      	orrs	r3, r2
 80105f2:	c008      	stmia	r0!, {r3}
 80105f4:	9b05      	ldr	r3, [sp, #20]
 80105f6:	42a3      	cmp	r3, r4
 80105f8:	d2ec      	bcs.n	80105d4 <quorem+0xb0>
 80105fa:	9b01      	ldr	r3, [sp, #4]
 80105fc:	9a03      	ldr	r2, [sp, #12]
 80105fe:	009b      	lsls	r3, r3, #2
 8010600:	18d3      	adds	r3, r2, r3
 8010602:	681a      	ldr	r2, [r3, #0]
 8010604:	2a00      	cmp	r2, #0
 8010606:	d015      	beq.n	8010634 <quorem+0x110>
 8010608:	9802      	ldr	r0, [sp, #8]
 801060a:	b009      	add	sp, #36	; 0x24
 801060c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801060e:	6823      	ldr	r3, [r4, #0]
 8010610:	2b00      	cmp	r3, #0
 8010612:	d106      	bne.n	8010622 <quorem+0xfe>
 8010614:	9b01      	ldr	r3, [sp, #4]
 8010616:	3b01      	subs	r3, #1
 8010618:	9301      	str	r3, [sp, #4]
 801061a:	9b03      	ldr	r3, [sp, #12]
 801061c:	3c04      	subs	r4, #4
 801061e:	42a3      	cmp	r3, r4
 8010620:	d3f5      	bcc.n	801060e <quorem+0xea>
 8010622:	9b01      	ldr	r3, [sp, #4]
 8010624:	613b      	str	r3, [r7, #16]
 8010626:	e7c7      	b.n	80105b8 <quorem+0x94>
 8010628:	681a      	ldr	r2, [r3, #0]
 801062a:	2a00      	cmp	r2, #0
 801062c:	d106      	bne.n	801063c <quorem+0x118>
 801062e:	9a01      	ldr	r2, [sp, #4]
 8010630:	3a01      	subs	r2, #1
 8010632:	9201      	str	r2, [sp, #4]
 8010634:	9a03      	ldr	r2, [sp, #12]
 8010636:	3b04      	subs	r3, #4
 8010638:	429a      	cmp	r2, r3
 801063a:	d3f5      	bcc.n	8010628 <quorem+0x104>
 801063c:	9b01      	ldr	r3, [sp, #4]
 801063e:	613b      	str	r3, [r7, #16]
 8010640:	e7e2      	b.n	8010608 <quorem+0xe4>
	...

08010644 <_dtoa_r>:
 8010644:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010646:	0014      	movs	r4, r2
 8010648:	001d      	movs	r5, r3
 801064a:	6b81      	ldr	r1, [r0, #56]	; 0x38
 801064c:	b09d      	sub	sp, #116	; 0x74
 801064e:	9408      	str	r4, [sp, #32]
 8010650:	9509      	str	r5, [sp, #36]	; 0x24
 8010652:	9e25      	ldr	r6, [sp, #148]	; 0x94
 8010654:	9004      	str	r0, [sp, #16]
 8010656:	2900      	cmp	r1, #0
 8010658:	d009      	beq.n	801066e <_dtoa_r+0x2a>
 801065a:	2301      	movs	r3, #1
 801065c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801065e:	4093      	lsls	r3, r2
 8010660:	604a      	str	r2, [r1, #4]
 8010662:	608b      	str	r3, [r1, #8]
 8010664:	f7fc fc56 	bl	800cf14 <_Bfree>
 8010668:	2300      	movs	r3, #0
 801066a:	9a04      	ldr	r2, [sp, #16]
 801066c:	6393      	str	r3, [r2, #56]	; 0x38
 801066e:	2d00      	cmp	r5, #0
 8010670:	da1e      	bge.n	80106b0 <_dtoa_r+0x6c>
 8010672:	2301      	movs	r3, #1
 8010674:	6033      	str	r3, [r6, #0]
 8010676:	006b      	lsls	r3, r5, #1
 8010678:	085b      	lsrs	r3, r3, #1
 801067a:	9309      	str	r3, [sp, #36]	; 0x24
 801067c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801067e:	4bb5      	ldr	r3, [pc, #724]	; (8010954 <_dtoa_r+0x310>)
 8010680:	4ab4      	ldr	r2, [pc, #720]	; (8010954 <_dtoa_r+0x310>)
 8010682:	403b      	ands	r3, r7
 8010684:	4293      	cmp	r3, r2
 8010686:	d116      	bne.n	80106b6 <_dtoa_r+0x72>
 8010688:	4bb3      	ldr	r3, [pc, #716]	; (8010958 <_dtoa_r+0x314>)
 801068a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801068c:	6013      	str	r3, [r2, #0]
 801068e:	033b      	lsls	r3, r7, #12
 8010690:	0b1b      	lsrs	r3, r3, #12
 8010692:	4323      	orrs	r3, r4
 8010694:	d101      	bne.n	801069a <_dtoa_r+0x56>
 8010696:	f000 fdb2 	bl	80111fe <_dtoa_r+0xbba>
 801069a:	4bb0      	ldr	r3, [pc, #704]	; (801095c <_dtoa_r+0x318>)
 801069c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801069e:	9306      	str	r3, [sp, #24]
 80106a0:	2a00      	cmp	r2, #0
 80106a2:	d002      	beq.n	80106aa <_dtoa_r+0x66>
 80106a4:	4bae      	ldr	r3, [pc, #696]	; (8010960 <_dtoa_r+0x31c>)
 80106a6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80106a8:	6013      	str	r3, [r2, #0]
 80106aa:	9806      	ldr	r0, [sp, #24]
 80106ac:	b01d      	add	sp, #116	; 0x74
 80106ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80106b0:	2300      	movs	r3, #0
 80106b2:	6033      	str	r3, [r6, #0]
 80106b4:	e7e2      	b.n	801067c <_dtoa_r+0x38>
 80106b6:	9a08      	ldr	r2, [sp, #32]
 80106b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106ba:	9210      	str	r2, [sp, #64]	; 0x40
 80106bc:	9311      	str	r3, [sp, #68]	; 0x44
 80106be:	9810      	ldr	r0, [sp, #64]	; 0x40
 80106c0:	9911      	ldr	r1, [sp, #68]	; 0x44
 80106c2:	2200      	movs	r2, #0
 80106c4:	2300      	movs	r3, #0
 80106c6:	f7ef febf 	bl	8000448 <__aeabi_dcmpeq>
 80106ca:	1e06      	subs	r6, r0, #0
 80106cc:	d009      	beq.n	80106e2 <_dtoa_r+0x9e>
 80106ce:	2301      	movs	r3, #1
 80106d0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80106d2:	6013      	str	r3, [r2, #0]
 80106d4:	4ba3      	ldr	r3, [pc, #652]	; (8010964 <_dtoa_r+0x320>)
 80106d6:	9306      	str	r3, [sp, #24]
 80106d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d0e5      	beq.n	80106aa <_dtoa_r+0x66>
 80106de:	4ba2      	ldr	r3, [pc, #648]	; (8010968 <_dtoa_r+0x324>)
 80106e0:	e7e1      	b.n	80106a6 <_dtoa_r+0x62>
 80106e2:	ab1a      	add	r3, sp, #104	; 0x68
 80106e4:	9301      	str	r3, [sp, #4]
 80106e6:	ab1b      	add	r3, sp, #108	; 0x6c
 80106e8:	9300      	str	r3, [sp, #0]
 80106ea:	9804      	ldr	r0, [sp, #16]
 80106ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80106ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80106f0:	f7fc ff86 	bl	800d600 <__d2b>
 80106f4:	007a      	lsls	r2, r7, #1
 80106f6:	9005      	str	r0, [sp, #20]
 80106f8:	0d52      	lsrs	r2, r2, #21
 80106fa:	d100      	bne.n	80106fe <_dtoa_r+0xba>
 80106fc:	e07b      	b.n	80107f6 <_dtoa_r+0x1b2>
 80106fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010700:	9617      	str	r6, [sp, #92]	; 0x5c
 8010702:	0319      	lsls	r1, r3, #12
 8010704:	4b99      	ldr	r3, [pc, #612]	; (801096c <_dtoa_r+0x328>)
 8010706:	0b09      	lsrs	r1, r1, #12
 8010708:	430b      	orrs	r3, r1
 801070a:	4999      	ldr	r1, [pc, #612]	; (8010970 <_dtoa_r+0x32c>)
 801070c:	1857      	adds	r7, r2, r1
 801070e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010710:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010712:	0019      	movs	r1, r3
 8010714:	2200      	movs	r2, #0
 8010716:	4b97      	ldr	r3, [pc, #604]	; (8010974 <_dtoa_r+0x330>)
 8010718:	f7f1 fa6a 	bl	8001bf0 <__aeabi_dsub>
 801071c:	4a96      	ldr	r2, [pc, #600]	; (8010978 <_dtoa_r+0x334>)
 801071e:	4b97      	ldr	r3, [pc, #604]	; (801097c <_dtoa_r+0x338>)
 8010720:	f7f0 ffa4 	bl	800166c <__aeabi_dmul>
 8010724:	4a96      	ldr	r2, [pc, #600]	; (8010980 <_dtoa_r+0x33c>)
 8010726:	4b97      	ldr	r3, [pc, #604]	; (8010984 <_dtoa_r+0x340>)
 8010728:	f7f0 f846 	bl	80007b8 <__aeabi_dadd>
 801072c:	0004      	movs	r4, r0
 801072e:	0038      	movs	r0, r7
 8010730:	000d      	movs	r5, r1
 8010732:	f7f1 fe33 	bl	800239c <__aeabi_i2d>
 8010736:	4a94      	ldr	r2, [pc, #592]	; (8010988 <_dtoa_r+0x344>)
 8010738:	4b94      	ldr	r3, [pc, #592]	; (801098c <_dtoa_r+0x348>)
 801073a:	f7f0 ff97 	bl	800166c <__aeabi_dmul>
 801073e:	0002      	movs	r2, r0
 8010740:	000b      	movs	r3, r1
 8010742:	0020      	movs	r0, r4
 8010744:	0029      	movs	r1, r5
 8010746:	f7f0 f837 	bl	80007b8 <__aeabi_dadd>
 801074a:	0004      	movs	r4, r0
 801074c:	000d      	movs	r5, r1
 801074e:	f7f1 fdef 	bl	8002330 <__aeabi_d2iz>
 8010752:	2200      	movs	r2, #0
 8010754:	9003      	str	r0, [sp, #12]
 8010756:	2300      	movs	r3, #0
 8010758:	0020      	movs	r0, r4
 801075a:	0029      	movs	r1, r5
 801075c:	f7ef fe7a 	bl	8000454 <__aeabi_dcmplt>
 8010760:	2800      	cmp	r0, #0
 8010762:	d00b      	beq.n	801077c <_dtoa_r+0x138>
 8010764:	9803      	ldr	r0, [sp, #12]
 8010766:	f7f1 fe19 	bl	800239c <__aeabi_i2d>
 801076a:	002b      	movs	r3, r5
 801076c:	0022      	movs	r2, r4
 801076e:	f7ef fe6b 	bl	8000448 <__aeabi_dcmpeq>
 8010772:	4243      	negs	r3, r0
 8010774:	4158      	adcs	r0, r3
 8010776:	9b03      	ldr	r3, [sp, #12]
 8010778:	1a1b      	subs	r3, r3, r0
 801077a:	9303      	str	r3, [sp, #12]
 801077c:	2301      	movs	r3, #1
 801077e:	9316      	str	r3, [sp, #88]	; 0x58
 8010780:	9b03      	ldr	r3, [sp, #12]
 8010782:	2b16      	cmp	r3, #22
 8010784:	d810      	bhi.n	80107a8 <_dtoa_r+0x164>
 8010786:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010788:	9911      	ldr	r1, [sp, #68]	; 0x44
 801078a:	9a03      	ldr	r2, [sp, #12]
 801078c:	4b80      	ldr	r3, [pc, #512]	; (8010990 <_dtoa_r+0x34c>)
 801078e:	00d2      	lsls	r2, r2, #3
 8010790:	189b      	adds	r3, r3, r2
 8010792:	681a      	ldr	r2, [r3, #0]
 8010794:	685b      	ldr	r3, [r3, #4]
 8010796:	f7ef fe5d 	bl	8000454 <__aeabi_dcmplt>
 801079a:	2800      	cmp	r0, #0
 801079c:	d047      	beq.n	801082e <_dtoa_r+0x1ea>
 801079e:	9b03      	ldr	r3, [sp, #12]
 80107a0:	3b01      	subs	r3, #1
 80107a2:	9303      	str	r3, [sp, #12]
 80107a4:	2300      	movs	r3, #0
 80107a6:	9316      	str	r3, [sp, #88]	; 0x58
 80107a8:	2200      	movs	r2, #0
 80107aa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80107ac:	920a      	str	r2, [sp, #40]	; 0x28
 80107ae:	1bdb      	subs	r3, r3, r7
 80107b0:	1e5a      	subs	r2, r3, #1
 80107b2:	d53e      	bpl.n	8010832 <_dtoa_r+0x1ee>
 80107b4:	2201      	movs	r2, #1
 80107b6:	1ad3      	subs	r3, r2, r3
 80107b8:	930a      	str	r3, [sp, #40]	; 0x28
 80107ba:	2300      	movs	r3, #0
 80107bc:	930c      	str	r3, [sp, #48]	; 0x30
 80107be:	9b03      	ldr	r3, [sp, #12]
 80107c0:	2b00      	cmp	r3, #0
 80107c2:	db38      	blt.n	8010836 <_dtoa_r+0x1f2>
 80107c4:	9a03      	ldr	r2, [sp, #12]
 80107c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80107c8:	4694      	mov	ip, r2
 80107ca:	4463      	add	r3, ip
 80107cc:	930c      	str	r3, [sp, #48]	; 0x30
 80107ce:	2300      	movs	r3, #0
 80107d0:	9213      	str	r2, [sp, #76]	; 0x4c
 80107d2:	930d      	str	r3, [sp, #52]	; 0x34
 80107d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80107d6:	2401      	movs	r4, #1
 80107d8:	2b09      	cmp	r3, #9
 80107da:	d867      	bhi.n	80108ac <_dtoa_r+0x268>
 80107dc:	2b05      	cmp	r3, #5
 80107de:	dd02      	ble.n	80107e6 <_dtoa_r+0x1a2>
 80107e0:	2400      	movs	r4, #0
 80107e2:	3b04      	subs	r3, #4
 80107e4:	9322      	str	r3, [sp, #136]	; 0x88
 80107e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80107e8:	1e98      	subs	r0, r3, #2
 80107ea:	2803      	cmp	r0, #3
 80107ec:	d867      	bhi.n	80108be <_dtoa_r+0x27a>
 80107ee:	f7ef fc91 	bl	8000114 <__gnu_thumb1_case_uqi>
 80107f2:	3a2b      	.short	0x3a2b
 80107f4:	5b38      	.short	0x5b38
 80107f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80107f8:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 80107fa:	18f6      	adds	r6, r6, r3
 80107fc:	4b65      	ldr	r3, [pc, #404]	; (8010994 <_dtoa_r+0x350>)
 80107fe:	18f2      	adds	r2, r6, r3
 8010800:	2a20      	cmp	r2, #32
 8010802:	dd0f      	ble.n	8010824 <_dtoa_r+0x1e0>
 8010804:	2340      	movs	r3, #64	; 0x40
 8010806:	1a9b      	subs	r3, r3, r2
 8010808:	409f      	lsls	r7, r3
 801080a:	4b63      	ldr	r3, [pc, #396]	; (8010998 <_dtoa_r+0x354>)
 801080c:	0038      	movs	r0, r7
 801080e:	18f3      	adds	r3, r6, r3
 8010810:	40dc      	lsrs	r4, r3
 8010812:	4320      	orrs	r0, r4
 8010814:	f7f1 fdf2 	bl	80023fc <__aeabi_ui2d>
 8010818:	2201      	movs	r2, #1
 801081a:	4b60      	ldr	r3, [pc, #384]	; (801099c <_dtoa_r+0x358>)
 801081c:	1e77      	subs	r7, r6, #1
 801081e:	18cb      	adds	r3, r1, r3
 8010820:	9217      	str	r2, [sp, #92]	; 0x5c
 8010822:	e776      	b.n	8010712 <_dtoa_r+0xce>
 8010824:	2320      	movs	r3, #32
 8010826:	0020      	movs	r0, r4
 8010828:	1a9b      	subs	r3, r3, r2
 801082a:	4098      	lsls	r0, r3
 801082c:	e7f2      	b.n	8010814 <_dtoa_r+0x1d0>
 801082e:	9016      	str	r0, [sp, #88]	; 0x58
 8010830:	e7ba      	b.n	80107a8 <_dtoa_r+0x164>
 8010832:	920c      	str	r2, [sp, #48]	; 0x30
 8010834:	e7c3      	b.n	80107be <_dtoa_r+0x17a>
 8010836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010838:	9a03      	ldr	r2, [sp, #12]
 801083a:	1a9b      	subs	r3, r3, r2
 801083c:	930a      	str	r3, [sp, #40]	; 0x28
 801083e:	4253      	negs	r3, r2
 8010840:	930d      	str	r3, [sp, #52]	; 0x34
 8010842:	2300      	movs	r3, #0
 8010844:	9313      	str	r3, [sp, #76]	; 0x4c
 8010846:	e7c5      	b.n	80107d4 <_dtoa_r+0x190>
 8010848:	2300      	movs	r3, #0
 801084a:	930f      	str	r3, [sp, #60]	; 0x3c
 801084c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801084e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010850:	9307      	str	r3, [sp, #28]
 8010852:	2b00      	cmp	r3, #0
 8010854:	dc13      	bgt.n	801087e <_dtoa_r+0x23a>
 8010856:	2301      	movs	r3, #1
 8010858:	001a      	movs	r2, r3
 801085a:	930b      	str	r3, [sp, #44]	; 0x2c
 801085c:	9307      	str	r3, [sp, #28]
 801085e:	9223      	str	r2, [sp, #140]	; 0x8c
 8010860:	e00d      	b.n	801087e <_dtoa_r+0x23a>
 8010862:	2301      	movs	r3, #1
 8010864:	e7f1      	b.n	801084a <_dtoa_r+0x206>
 8010866:	2300      	movs	r3, #0
 8010868:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801086a:	930f      	str	r3, [sp, #60]	; 0x3c
 801086c:	4694      	mov	ip, r2
 801086e:	9b03      	ldr	r3, [sp, #12]
 8010870:	4463      	add	r3, ip
 8010872:	930b      	str	r3, [sp, #44]	; 0x2c
 8010874:	3301      	adds	r3, #1
 8010876:	9307      	str	r3, [sp, #28]
 8010878:	2b00      	cmp	r3, #0
 801087a:	dc00      	bgt.n	801087e <_dtoa_r+0x23a>
 801087c:	2301      	movs	r3, #1
 801087e:	2100      	movs	r1, #0
 8010880:	2204      	movs	r2, #4
 8010882:	0010      	movs	r0, r2
 8010884:	3014      	adds	r0, #20
 8010886:	4298      	cmp	r0, r3
 8010888:	d91d      	bls.n	80108c6 <_dtoa_r+0x282>
 801088a:	9b04      	ldr	r3, [sp, #16]
 801088c:	0018      	movs	r0, r3
 801088e:	63d9      	str	r1, [r3, #60]	; 0x3c
 8010890:	f7fc fb18 	bl	800cec4 <_Balloc>
 8010894:	9006      	str	r0, [sp, #24]
 8010896:	2800      	cmp	r0, #0
 8010898:	d118      	bne.n	80108cc <_dtoa_r+0x288>
 801089a:	21b0      	movs	r1, #176	; 0xb0
 801089c:	4b40      	ldr	r3, [pc, #256]	; (80109a0 <_dtoa_r+0x35c>)
 801089e:	4841      	ldr	r0, [pc, #260]	; (80109a4 <_dtoa_r+0x360>)
 80108a0:	9a06      	ldr	r2, [sp, #24]
 80108a2:	31ff      	adds	r1, #255	; 0xff
 80108a4:	f7ff fdd2 	bl	801044c <__assert_func>
 80108a8:	2301      	movs	r3, #1
 80108aa:	e7dd      	b.n	8010868 <_dtoa_r+0x224>
 80108ac:	2300      	movs	r3, #0
 80108ae:	940f      	str	r4, [sp, #60]	; 0x3c
 80108b0:	9322      	str	r3, [sp, #136]	; 0x88
 80108b2:	3b01      	subs	r3, #1
 80108b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80108b6:	9307      	str	r3, [sp, #28]
 80108b8:	2200      	movs	r2, #0
 80108ba:	3313      	adds	r3, #19
 80108bc:	e7cf      	b.n	801085e <_dtoa_r+0x21a>
 80108be:	2301      	movs	r3, #1
 80108c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80108c2:	3b02      	subs	r3, #2
 80108c4:	e7f6      	b.n	80108b4 <_dtoa_r+0x270>
 80108c6:	3101      	adds	r1, #1
 80108c8:	0052      	lsls	r2, r2, #1
 80108ca:	e7da      	b.n	8010882 <_dtoa_r+0x23e>
 80108cc:	9b04      	ldr	r3, [sp, #16]
 80108ce:	9a06      	ldr	r2, [sp, #24]
 80108d0:	639a      	str	r2, [r3, #56]	; 0x38
 80108d2:	9b07      	ldr	r3, [sp, #28]
 80108d4:	2b0e      	cmp	r3, #14
 80108d6:	d900      	bls.n	80108da <_dtoa_r+0x296>
 80108d8:	e0e3      	b.n	8010aa2 <_dtoa_r+0x45e>
 80108da:	2c00      	cmp	r4, #0
 80108dc:	d100      	bne.n	80108e0 <_dtoa_r+0x29c>
 80108de:	e0e0      	b.n	8010aa2 <_dtoa_r+0x45e>
 80108e0:	9b03      	ldr	r3, [sp, #12]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	dd62      	ble.n	80109ac <_dtoa_r+0x368>
 80108e6:	210f      	movs	r1, #15
 80108e8:	9a03      	ldr	r2, [sp, #12]
 80108ea:	4b29      	ldr	r3, [pc, #164]	; (8010990 <_dtoa_r+0x34c>)
 80108ec:	400a      	ands	r2, r1
 80108ee:	00d2      	lsls	r2, r2, #3
 80108f0:	189b      	adds	r3, r3, r2
 80108f2:	681e      	ldr	r6, [r3, #0]
 80108f4:	685f      	ldr	r7, [r3, #4]
 80108f6:	9b03      	ldr	r3, [sp, #12]
 80108f8:	2402      	movs	r4, #2
 80108fa:	111d      	asrs	r5, r3, #4
 80108fc:	05db      	lsls	r3, r3, #23
 80108fe:	d50a      	bpl.n	8010916 <_dtoa_r+0x2d2>
 8010900:	4b29      	ldr	r3, [pc, #164]	; (80109a8 <_dtoa_r+0x364>)
 8010902:	400d      	ands	r5, r1
 8010904:	6a1a      	ldr	r2, [r3, #32]
 8010906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010908:	9810      	ldr	r0, [sp, #64]	; 0x40
 801090a:	9911      	ldr	r1, [sp, #68]	; 0x44
 801090c:	f7f0 fab4 	bl	8000e78 <__aeabi_ddiv>
 8010910:	9008      	str	r0, [sp, #32]
 8010912:	9109      	str	r1, [sp, #36]	; 0x24
 8010914:	3401      	adds	r4, #1
 8010916:	4b24      	ldr	r3, [pc, #144]	; (80109a8 <_dtoa_r+0x364>)
 8010918:	930e      	str	r3, [sp, #56]	; 0x38
 801091a:	2d00      	cmp	r5, #0
 801091c:	d108      	bne.n	8010930 <_dtoa_r+0x2ec>
 801091e:	9808      	ldr	r0, [sp, #32]
 8010920:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010922:	0032      	movs	r2, r6
 8010924:	003b      	movs	r3, r7
 8010926:	f7f0 faa7 	bl	8000e78 <__aeabi_ddiv>
 801092a:	9008      	str	r0, [sp, #32]
 801092c:	9109      	str	r1, [sp, #36]	; 0x24
 801092e:	e058      	b.n	80109e2 <_dtoa_r+0x39e>
 8010930:	2301      	movs	r3, #1
 8010932:	421d      	tst	r5, r3
 8010934:	d009      	beq.n	801094a <_dtoa_r+0x306>
 8010936:	18e4      	adds	r4, r4, r3
 8010938:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801093a:	0030      	movs	r0, r6
 801093c:	681a      	ldr	r2, [r3, #0]
 801093e:	685b      	ldr	r3, [r3, #4]
 8010940:	0039      	movs	r1, r7
 8010942:	f7f0 fe93 	bl	800166c <__aeabi_dmul>
 8010946:	0006      	movs	r6, r0
 8010948:	000f      	movs	r7, r1
 801094a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801094c:	106d      	asrs	r5, r5, #1
 801094e:	3308      	adds	r3, #8
 8010950:	e7e2      	b.n	8010918 <_dtoa_r+0x2d4>
 8010952:	46c0      	nop			; (mov r8, r8)
 8010954:	7ff00000 	.word	0x7ff00000
 8010958:	0000270f 	.word	0x0000270f
 801095c:	08014cd5 	.word	0x08014cd5
 8010960:	08014cd8 	.word	0x08014cd8
 8010964:	08014c46 	.word	0x08014c46
 8010968:	08014c47 	.word	0x08014c47
 801096c:	3ff00000 	.word	0x3ff00000
 8010970:	fffffc01 	.word	0xfffffc01
 8010974:	3ff80000 	.word	0x3ff80000
 8010978:	636f4361 	.word	0x636f4361
 801097c:	3fd287a7 	.word	0x3fd287a7
 8010980:	8b60c8b3 	.word	0x8b60c8b3
 8010984:	3fc68a28 	.word	0x3fc68a28
 8010988:	509f79fb 	.word	0x509f79fb
 801098c:	3fd34413 	.word	0x3fd34413
 8010990:	08014b40 	.word	0x08014b40
 8010994:	00000432 	.word	0x00000432
 8010998:	00000412 	.word	0x00000412
 801099c:	fe100000 	.word	0xfe100000
 80109a0:	08014a49 	.word	0x08014a49
 80109a4:	08014cd9 	.word	0x08014cd9
 80109a8:	08014b18 	.word	0x08014b18
 80109ac:	9b03      	ldr	r3, [sp, #12]
 80109ae:	2402      	movs	r4, #2
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d016      	beq.n	80109e2 <_dtoa_r+0x39e>
 80109b4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80109b6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80109b8:	220f      	movs	r2, #15
 80109ba:	425d      	negs	r5, r3
 80109bc:	402a      	ands	r2, r5
 80109be:	4bdd      	ldr	r3, [pc, #884]	; (8010d34 <_dtoa_r+0x6f0>)
 80109c0:	00d2      	lsls	r2, r2, #3
 80109c2:	189b      	adds	r3, r3, r2
 80109c4:	681a      	ldr	r2, [r3, #0]
 80109c6:	685b      	ldr	r3, [r3, #4]
 80109c8:	f7f0 fe50 	bl	800166c <__aeabi_dmul>
 80109cc:	2701      	movs	r7, #1
 80109ce:	2300      	movs	r3, #0
 80109d0:	9008      	str	r0, [sp, #32]
 80109d2:	9109      	str	r1, [sp, #36]	; 0x24
 80109d4:	4ed8      	ldr	r6, [pc, #864]	; (8010d38 <_dtoa_r+0x6f4>)
 80109d6:	112d      	asrs	r5, r5, #4
 80109d8:	2d00      	cmp	r5, #0
 80109da:	d000      	beq.n	80109de <_dtoa_r+0x39a>
 80109dc:	e091      	b.n	8010b02 <_dtoa_r+0x4be>
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d1a3      	bne.n	801092a <_dtoa_r+0x2e6>
 80109e2:	9e08      	ldr	r6, [sp, #32]
 80109e4:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80109e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d100      	bne.n	80109ee <_dtoa_r+0x3aa>
 80109ec:	e094      	b.n	8010b18 <_dtoa_r+0x4d4>
 80109ee:	2200      	movs	r2, #0
 80109f0:	0030      	movs	r0, r6
 80109f2:	0039      	movs	r1, r7
 80109f4:	4bd1      	ldr	r3, [pc, #836]	; (8010d3c <_dtoa_r+0x6f8>)
 80109f6:	f7ef fd2d 	bl	8000454 <__aeabi_dcmplt>
 80109fa:	2800      	cmp	r0, #0
 80109fc:	d100      	bne.n	8010a00 <_dtoa_r+0x3bc>
 80109fe:	e08b      	b.n	8010b18 <_dtoa_r+0x4d4>
 8010a00:	9b07      	ldr	r3, [sp, #28]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d100      	bne.n	8010a08 <_dtoa_r+0x3c4>
 8010a06:	e087      	b.n	8010b18 <_dtoa_r+0x4d4>
 8010a08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	dd45      	ble.n	8010a9a <_dtoa_r+0x456>
 8010a0e:	9b03      	ldr	r3, [sp, #12]
 8010a10:	2200      	movs	r2, #0
 8010a12:	3b01      	subs	r3, #1
 8010a14:	930e      	str	r3, [sp, #56]	; 0x38
 8010a16:	0030      	movs	r0, r6
 8010a18:	4bc9      	ldr	r3, [pc, #804]	; (8010d40 <_dtoa_r+0x6fc>)
 8010a1a:	0039      	movs	r1, r7
 8010a1c:	f7f0 fe26 	bl	800166c <__aeabi_dmul>
 8010a20:	9008      	str	r0, [sp, #32]
 8010a22:	9109      	str	r1, [sp, #36]	; 0x24
 8010a24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a26:	3401      	adds	r4, #1
 8010a28:	0020      	movs	r0, r4
 8010a2a:	9e08      	ldr	r6, [sp, #32]
 8010a2c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010a2e:	9312      	str	r3, [sp, #72]	; 0x48
 8010a30:	f7f1 fcb4 	bl	800239c <__aeabi_i2d>
 8010a34:	0032      	movs	r2, r6
 8010a36:	003b      	movs	r3, r7
 8010a38:	f7f0 fe18 	bl	800166c <__aeabi_dmul>
 8010a3c:	2200      	movs	r2, #0
 8010a3e:	4bc1      	ldr	r3, [pc, #772]	; (8010d44 <_dtoa_r+0x700>)
 8010a40:	f7ef feba 	bl	80007b8 <__aeabi_dadd>
 8010a44:	4ac0      	ldr	r2, [pc, #768]	; (8010d48 <_dtoa_r+0x704>)
 8010a46:	9014      	str	r0, [sp, #80]	; 0x50
 8010a48:	9115      	str	r1, [sp, #84]	; 0x54
 8010a4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010a4c:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8010a4e:	4694      	mov	ip, r2
 8010a50:	9308      	str	r3, [sp, #32]
 8010a52:	9409      	str	r4, [sp, #36]	; 0x24
 8010a54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a56:	4463      	add	r3, ip
 8010a58:	9318      	str	r3, [sp, #96]	; 0x60
 8010a5a:	9309      	str	r3, [sp, #36]	; 0x24
 8010a5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d15e      	bne.n	8010b20 <_dtoa_r+0x4dc>
 8010a62:	2200      	movs	r2, #0
 8010a64:	4bb9      	ldr	r3, [pc, #740]	; (8010d4c <_dtoa_r+0x708>)
 8010a66:	0030      	movs	r0, r6
 8010a68:	0039      	movs	r1, r7
 8010a6a:	f7f1 f8c1 	bl	8001bf0 <__aeabi_dsub>
 8010a6e:	9a08      	ldr	r2, [sp, #32]
 8010a70:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010a72:	0004      	movs	r4, r0
 8010a74:	000d      	movs	r5, r1
 8010a76:	f7ef fd01 	bl	800047c <__aeabi_dcmpgt>
 8010a7a:	2800      	cmp	r0, #0
 8010a7c:	d000      	beq.n	8010a80 <_dtoa_r+0x43c>
 8010a7e:	e2b3      	b.n	8010fe8 <_dtoa_r+0x9a4>
 8010a80:	48b3      	ldr	r0, [pc, #716]	; (8010d50 <_dtoa_r+0x70c>)
 8010a82:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010a84:	4684      	mov	ip, r0
 8010a86:	4461      	add	r1, ip
 8010a88:	000b      	movs	r3, r1
 8010a8a:	0020      	movs	r0, r4
 8010a8c:	0029      	movs	r1, r5
 8010a8e:	9a08      	ldr	r2, [sp, #32]
 8010a90:	f7ef fce0 	bl	8000454 <__aeabi_dcmplt>
 8010a94:	2800      	cmp	r0, #0
 8010a96:	d000      	beq.n	8010a9a <_dtoa_r+0x456>
 8010a98:	e2a3      	b.n	8010fe2 <_dtoa_r+0x99e>
 8010a9a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010a9c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8010a9e:	9308      	str	r3, [sp, #32]
 8010aa0:	9409      	str	r4, [sp, #36]	; 0x24
 8010aa2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	da00      	bge.n	8010aaa <_dtoa_r+0x466>
 8010aa8:	e179      	b.n	8010d9e <_dtoa_r+0x75a>
 8010aaa:	9a03      	ldr	r2, [sp, #12]
 8010aac:	2a0e      	cmp	r2, #14
 8010aae:	dd00      	ble.n	8010ab2 <_dtoa_r+0x46e>
 8010ab0:	e175      	b.n	8010d9e <_dtoa_r+0x75a>
 8010ab2:	4ba0      	ldr	r3, [pc, #640]	; (8010d34 <_dtoa_r+0x6f0>)
 8010ab4:	00d2      	lsls	r2, r2, #3
 8010ab6:	189b      	adds	r3, r3, r2
 8010ab8:	681e      	ldr	r6, [r3, #0]
 8010aba:	685f      	ldr	r7, [r3, #4]
 8010abc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	db00      	blt.n	8010ac4 <_dtoa_r+0x480>
 8010ac2:	e0e5      	b.n	8010c90 <_dtoa_r+0x64c>
 8010ac4:	9b07      	ldr	r3, [sp, #28]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	dd00      	ble.n	8010acc <_dtoa_r+0x488>
 8010aca:	e0e1      	b.n	8010c90 <_dtoa_r+0x64c>
 8010acc:	d000      	beq.n	8010ad0 <_dtoa_r+0x48c>
 8010ace:	e288      	b.n	8010fe2 <_dtoa_r+0x99e>
 8010ad0:	2200      	movs	r2, #0
 8010ad2:	0030      	movs	r0, r6
 8010ad4:	0039      	movs	r1, r7
 8010ad6:	4b9d      	ldr	r3, [pc, #628]	; (8010d4c <_dtoa_r+0x708>)
 8010ad8:	f7f0 fdc8 	bl	800166c <__aeabi_dmul>
 8010adc:	9a08      	ldr	r2, [sp, #32]
 8010ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ae0:	f7ef fcd6 	bl	8000490 <__aeabi_dcmpge>
 8010ae4:	9e07      	ldr	r6, [sp, #28]
 8010ae6:	0037      	movs	r7, r6
 8010ae8:	2800      	cmp	r0, #0
 8010aea:	d000      	beq.n	8010aee <_dtoa_r+0x4aa>
 8010aec:	e25f      	b.n	8010fae <_dtoa_r+0x96a>
 8010aee:	9b06      	ldr	r3, [sp, #24]
 8010af0:	9a06      	ldr	r2, [sp, #24]
 8010af2:	3301      	adds	r3, #1
 8010af4:	9308      	str	r3, [sp, #32]
 8010af6:	2331      	movs	r3, #49	; 0x31
 8010af8:	7013      	strb	r3, [r2, #0]
 8010afa:	9b03      	ldr	r3, [sp, #12]
 8010afc:	3301      	adds	r3, #1
 8010afe:	9303      	str	r3, [sp, #12]
 8010b00:	e25a      	b.n	8010fb8 <_dtoa_r+0x974>
 8010b02:	423d      	tst	r5, r7
 8010b04:	d005      	beq.n	8010b12 <_dtoa_r+0x4ce>
 8010b06:	6832      	ldr	r2, [r6, #0]
 8010b08:	6873      	ldr	r3, [r6, #4]
 8010b0a:	f7f0 fdaf 	bl	800166c <__aeabi_dmul>
 8010b0e:	003b      	movs	r3, r7
 8010b10:	3401      	adds	r4, #1
 8010b12:	106d      	asrs	r5, r5, #1
 8010b14:	3608      	adds	r6, #8
 8010b16:	e75f      	b.n	80109d8 <_dtoa_r+0x394>
 8010b18:	9b03      	ldr	r3, [sp, #12]
 8010b1a:	930e      	str	r3, [sp, #56]	; 0x38
 8010b1c:	9b07      	ldr	r3, [sp, #28]
 8010b1e:	e783      	b.n	8010a28 <_dtoa_r+0x3e4>
 8010b20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010b22:	4b84      	ldr	r3, [pc, #528]	; (8010d34 <_dtoa_r+0x6f0>)
 8010b24:	3a01      	subs	r2, #1
 8010b26:	00d2      	lsls	r2, r2, #3
 8010b28:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010b2a:	189b      	adds	r3, r3, r2
 8010b2c:	9c08      	ldr	r4, [sp, #32]
 8010b2e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010b30:	681a      	ldr	r2, [r3, #0]
 8010b32:	685b      	ldr	r3, [r3, #4]
 8010b34:	2900      	cmp	r1, #0
 8010b36:	d051      	beq.n	8010bdc <_dtoa_r+0x598>
 8010b38:	2000      	movs	r0, #0
 8010b3a:	4986      	ldr	r1, [pc, #536]	; (8010d54 <_dtoa_r+0x710>)
 8010b3c:	f7f0 f99c 	bl	8000e78 <__aeabi_ddiv>
 8010b40:	0022      	movs	r2, r4
 8010b42:	002b      	movs	r3, r5
 8010b44:	f7f1 f854 	bl	8001bf0 <__aeabi_dsub>
 8010b48:	9a06      	ldr	r2, [sp, #24]
 8010b4a:	0004      	movs	r4, r0
 8010b4c:	4694      	mov	ip, r2
 8010b4e:	000d      	movs	r5, r1
 8010b50:	9b06      	ldr	r3, [sp, #24]
 8010b52:	9314      	str	r3, [sp, #80]	; 0x50
 8010b54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010b56:	4463      	add	r3, ip
 8010b58:	9318      	str	r3, [sp, #96]	; 0x60
 8010b5a:	0039      	movs	r1, r7
 8010b5c:	0030      	movs	r0, r6
 8010b5e:	f7f1 fbe7 	bl	8002330 <__aeabi_d2iz>
 8010b62:	9012      	str	r0, [sp, #72]	; 0x48
 8010b64:	f7f1 fc1a 	bl	800239c <__aeabi_i2d>
 8010b68:	0002      	movs	r2, r0
 8010b6a:	000b      	movs	r3, r1
 8010b6c:	0030      	movs	r0, r6
 8010b6e:	0039      	movs	r1, r7
 8010b70:	f7f1 f83e 	bl	8001bf0 <__aeabi_dsub>
 8010b74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010b76:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010b78:	3301      	adds	r3, #1
 8010b7a:	9308      	str	r3, [sp, #32]
 8010b7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010b7e:	0006      	movs	r6, r0
 8010b80:	3330      	adds	r3, #48	; 0x30
 8010b82:	7013      	strb	r3, [r2, #0]
 8010b84:	0022      	movs	r2, r4
 8010b86:	002b      	movs	r3, r5
 8010b88:	000f      	movs	r7, r1
 8010b8a:	f7ef fc63 	bl	8000454 <__aeabi_dcmplt>
 8010b8e:	2800      	cmp	r0, #0
 8010b90:	d174      	bne.n	8010c7c <_dtoa_r+0x638>
 8010b92:	0032      	movs	r2, r6
 8010b94:	003b      	movs	r3, r7
 8010b96:	2000      	movs	r0, #0
 8010b98:	4968      	ldr	r1, [pc, #416]	; (8010d3c <_dtoa_r+0x6f8>)
 8010b9a:	f7f1 f829 	bl	8001bf0 <__aeabi_dsub>
 8010b9e:	0022      	movs	r2, r4
 8010ba0:	002b      	movs	r3, r5
 8010ba2:	f7ef fc57 	bl	8000454 <__aeabi_dcmplt>
 8010ba6:	2800      	cmp	r0, #0
 8010ba8:	d000      	beq.n	8010bac <_dtoa_r+0x568>
 8010baa:	e0d7      	b.n	8010d5c <_dtoa_r+0x718>
 8010bac:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010bae:	9a08      	ldr	r2, [sp, #32]
 8010bb0:	4293      	cmp	r3, r2
 8010bb2:	d100      	bne.n	8010bb6 <_dtoa_r+0x572>
 8010bb4:	e771      	b.n	8010a9a <_dtoa_r+0x456>
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	0020      	movs	r0, r4
 8010bba:	0029      	movs	r1, r5
 8010bbc:	4b60      	ldr	r3, [pc, #384]	; (8010d40 <_dtoa_r+0x6fc>)
 8010bbe:	f7f0 fd55 	bl	800166c <__aeabi_dmul>
 8010bc2:	4b5f      	ldr	r3, [pc, #380]	; (8010d40 <_dtoa_r+0x6fc>)
 8010bc4:	0004      	movs	r4, r0
 8010bc6:	000d      	movs	r5, r1
 8010bc8:	0030      	movs	r0, r6
 8010bca:	0039      	movs	r1, r7
 8010bcc:	2200      	movs	r2, #0
 8010bce:	f7f0 fd4d 	bl	800166c <__aeabi_dmul>
 8010bd2:	9b08      	ldr	r3, [sp, #32]
 8010bd4:	0006      	movs	r6, r0
 8010bd6:	000f      	movs	r7, r1
 8010bd8:	9314      	str	r3, [sp, #80]	; 0x50
 8010bda:	e7be      	b.n	8010b5a <_dtoa_r+0x516>
 8010bdc:	0020      	movs	r0, r4
 8010bde:	0029      	movs	r1, r5
 8010be0:	f7f0 fd44 	bl	800166c <__aeabi_dmul>
 8010be4:	9a06      	ldr	r2, [sp, #24]
 8010be6:	9b06      	ldr	r3, [sp, #24]
 8010be8:	4694      	mov	ip, r2
 8010bea:	9308      	str	r3, [sp, #32]
 8010bec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010bee:	9014      	str	r0, [sp, #80]	; 0x50
 8010bf0:	9115      	str	r1, [sp, #84]	; 0x54
 8010bf2:	4463      	add	r3, ip
 8010bf4:	9319      	str	r3, [sp, #100]	; 0x64
 8010bf6:	0030      	movs	r0, r6
 8010bf8:	0039      	movs	r1, r7
 8010bfa:	f7f1 fb99 	bl	8002330 <__aeabi_d2iz>
 8010bfe:	9018      	str	r0, [sp, #96]	; 0x60
 8010c00:	f7f1 fbcc 	bl	800239c <__aeabi_i2d>
 8010c04:	0002      	movs	r2, r0
 8010c06:	000b      	movs	r3, r1
 8010c08:	0030      	movs	r0, r6
 8010c0a:	0039      	movs	r1, r7
 8010c0c:	f7f0 fff0 	bl	8001bf0 <__aeabi_dsub>
 8010c10:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8010c12:	9b08      	ldr	r3, [sp, #32]
 8010c14:	3630      	adds	r6, #48	; 0x30
 8010c16:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010c18:	701e      	strb	r6, [r3, #0]
 8010c1a:	3301      	adds	r3, #1
 8010c1c:	0004      	movs	r4, r0
 8010c1e:	000d      	movs	r5, r1
 8010c20:	9308      	str	r3, [sp, #32]
 8010c22:	4293      	cmp	r3, r2
 8010c24:	d12d      	bne.n	8010c82 <_dtoa_r+0x63e>
 8010c26:	9814      	ldr	r0, [sp, #80]	; 0x50
 8010c28:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010c2a:	9a06      	ldr	r2, [sp, #24]
 8010c2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010c2e:	4694      	mov	ip, r2
 8010c30:	4463      	add	r3, ip
 8010c32:	2200      	movs	r2, #0
 8010c34:	9308      	str	r3, [sp, #32]
 8010c36:	4b47      	ldr	r3, [pc, #284]	; (8010d54 <_dtoa_r+0x710>)
 8010c38:	f7ef fdbe 	bl	80007b8 <__aeabi_dadd>
 8010c3c:	0002      	movs	r2, r0
 8010c3e:	000b      	movs	r3, r1
 8010c40:	0020      	movs	r0, r4
 8010c42:	0029      	movs	r1, r5
 8010c44:	f7ef fc1a 	bl	800047c <__aeabi_dcmpgt>
 8010c48:	2800      	cmp	r0, #0
 8010c4a:	d000      	beq.n	8010c4e <_dtoa_r+0x60a>
 8010c4c:	e086      	b.n	8010d5c <_dtoa_r+0x718>
 8010c4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010c50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010c52:	2000      	movs	r0, #0
 8010c54:	493f      	ldr	r1, [pc, #252]	; (8010d54 <_dtoa_r+0x710>)
 8010c56:	f7f0 ffcb 	bl	8001bf0 <__aeabi_dsub>
 8010c5a:	0002      	movs	r2, r0
 8010c5c:	000b      	movs	r3, r1
 8010c5e:	0020      	movs	r0, r4
 8010c60:	0029      	movs	r1, r5
 8010c62:	f7ef fbf7 	bl	8000454 <__aeabi_dcmplt>
 8010c66:	2800      	cmp	r0, #0
 8010c68:	d100      	bne.n	8010c6c <_dtoa_r+0x628>
 8010c6a:	e716      	b.n	8010a9a <_dtoa_r+0x456>
 8010c6c:	9b08      	ldr	r3, [sp, #32]
 8010c6e:	001a      	movs	r2, r3
 8010c70:	3a01      	subs	r2, #1
 8010c72:	9208      	str	r2, [sp, #32]
 8010c74:	7812      	ldrb	r2, [r2, #0]
 8010c76:	2a30      	cmp	r2, #48	; 0x30
 8010c78:	d0f8      	beq.n	8010c6c <_dtoa_r+0x628>
 8010c7a:	9308      	str	r3, [sp, #32]
 8010c7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010c7e:	9303      	str	r3, [sp, #12]
 8010c80:	e046      	b.n	8010d10 <_dtoa_r+0x6cc>
 8010c82:	2200      	movs	r2, #0
 8010c84:	4b2e      	ldr	r3, [pc, #184]	; (8010d40 <_dtoa_r+0x6fc>)
 8010c86:	f7f0 fcf1 	bl	800166c <__aeabi_dmul>
 8010c8a:	0006      	movs	r6, r0
 8010c8c:	000f      	movs	r7, r1
 8010c8e:	e7b2      	b.n	8010bf6 <_dtoa_r+0x5b2>
 8010c90:	9b06      	ldr	r3, [sp, #24]
 8010c92:	9a06      	ldr	r2, [sp, #24]
 8010c94:	930a      	str	r3, [sp, #40]	; 0x28
 8010c96:	9b07      	ldr	r3, [sp, #28]
 8010c98:	9c08      	ldr	r4, [sp, #32]
 8010c9a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010c9c:	3b01      	subs	r3, #1
 8010c9e:	189b      	adds	r3, r3, r2
 8010ca0:	930b      	str	r3, [sp, #44]	; 0x2c
 8010ca2:	0032      	movs	r2, r6
 8010ca4:	003b      	movs	r3, r7
 8010ca6:	0020      	movs	r0, r4
 8010ca8:	0029      	movs	r1, r5
 8010caa:	f7f0 f8e5 	bl	8000e78 <__aeabi_ddiv>
 8010cae:	f7f1 fb3f 	bl	8002330 <__aeabi_d2iz>
 8010cb2:	9007      	str	r0, [sp, #28]
 8010cb4:	f7f1 fb72 	bl	800239c <__aeabi_i2d>
 8010cb8:	0032      	movs	r2, r6
 8010cba:	003b      	movs	r3, r7
 8010cbc:	f7f0 fcd6 	bl	800166c <__aeabi_dmul>
 8010cc0:	0002      	movs	r2, r0
 8010cc2:	000b      	movs	r3, r1
 8010cc4:	0020      	movs	r0, r4
 8010cc6:	0029      	movs	r1, r5
 8010cc8:	f7f0 ff92 	bl	8001bf0 <__aeabi_dsub>
 8010ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010cce:	001a      	movs	r2, r3
 8010cd0:	3201      	adds	r2, #1
 8010cd2:	920a      	str	r2, [sp, #40]	; 0x28
 8010cd4:	9208      	str	r2, [sp, #32]
 8010cd6:	9a07      	ldr	r2, [sp, #28]
 8010cd8:	3230      	adds	r2, #48	; 0x30
 8010cda:	701a      	strb	r2, [r3, #0]
 8010cdc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010cde:	429a      	cmp	r2, r3
 8010ce0:	d14f      	bne.n	8010d82 <_dtoa_r+0x73e>
 8010ce2:	0002      	movs	r2, r0
 8010ce4:	000b      	movs	r3, r1
 8010ce6:	f7ef fd67 	bl	80007b8 <__aeabi_dadd>
 8010cea:	0032      	movs	r2, r6
 8010cec:	003b      	movs	r3, r7
 8010cee:	0004      	movs	r4, r0
 8010cf0:	000d      	movs	r5, r1
 8010cf2:	f7ef fbc3 	bl	800047c <__aeabi_dcmpgt>
 8010cf6:	2800      	cmp	r0, #0
 8010cf8:	d12e      	bne.n	8010d58 <_dtoa_r+0x714>
 8010cfa:	0032      	movs	r2, r6
 8010cfc:	003b      	movs	r3, r7
 8010cfe:	0020      	movs	r0, r4
 8010d00:	0029      	movs	r1, r5
 8010d02:	f7ef fba1 	bl	8000448 <__aeabi_dcmpeq>
 8010d06:	2800      	cmp	r0, #0
 8010d08:	d002      	beq.n	8010d10 <_dtoa_r+0x6cc>
 8010d0a:	9b07      	ldr	r3, [sp, #28]
 8010d0c:	07de      	lsls	r6, r3, #31
 8010d0e:	d423      	bmi.n	8010d58 <_dtoa_r+0x714>
 8010d10:	9905      	ldr	r1, [sp, #20]
 8010d12:	9804      	ldr	r0, [sp, #16]
 8010d14:	f7fc f8fe 	bl	800cf14 <_Bfree>
 8010d18:	2300      	movs	r3, #0
 8010d1a:	9a08      	ldr	r2, [sp, #32]
 8010d1c:	7013      	strb	r3, [r2, #0]
 8010d1e:	9b03      	ldr	r3, [sp, #12]
 8010d20:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010d22:	3301      	adds	r3, #1
 8010d24:	6013      	str	r3, [r2, #0]
 8010d26:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d100      	bne.n	8010d2e <_dtoa_r+0x6ea>
 8010d2c:	e4bd      	b.n	80106aa <_dtoa_r+0x66>
 8010d2e:	9a08      	ldr	r2, [sp, #32]
 8010d30:	601a      	str	r2, [r3, #0]
 8010d32:	e4ba      	b.n	80106aa <_dtoa_r+0x66>
 8010d34:	08014b40 	.word	0x08014b40
 8010d38:	08014b18 	.word	0x08014b18
 8010d3c:	3ff00000 	.word	0x3ff00000
 8010d40:	40240000 	.word	0x40240000
 8010d44:	401c0000 	.word	0x401c0000
 8010d48:	fcc00000 	.word	0xfcc00000
 8010d4c:	40140000 	.word	0x40140000
 8010d50:	7cc00000 	.word	0x7cc00000
 8010d54:	3fe00000 	.word	0x3fe00000
 8010d58:	9b03      	ldr	r3, [sp, #12]
 8010d5a:	930e      	str	r3, [sp, #56]	; 0x38
 8010d5c:	9b08      	ldr	r3, [sp, #32]
 8010d5e:	9308      	str	r3, [sp, #32]
 8010d60:	3b01      	subs	r3, #1
 8010d62:	781a      	ldrb	r2, [r3, #0]
 8010d64:	2a39      	cmp	r2, #57	; 0x39
 8010d66:	d108      	bne.n	8010d7a <_dtoa_r+0x736>
 8010d68:	9a06      	ldr	r2, [sp, #24]
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d1f7      	bne.n	8010d5e <_dtoa_r+0x71a>
 8010d6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010d70:	9906      	ldr	r1, [sp, #24]
 8010d72:	3201      	adds	r2, #1
 8010d74:	920e      	str	r2, [sp, #56]	; 0x38
 8010d76:	2230      	movs	r2, #48	; 0x30
 8010d78:	700a      	strb	r2, [r1, #0]
 8010d7a:	781a      	ldrb	r2, [r3, #0]
 8010d7c:	3201      	adds	r2, #1
 8010d7e:	701a      	strb	r2, [r3, #0]
 8010d80:	e77c      	b.n	8010c7c <_dtoa_r+0x638>
 8010d82:	2200      	movs	r2, #0
 8010d84:	4ba9      	ldr	r3, [pc, #676]	; (801102c <_dtoa_r+0x9e8>)
 8010d86:	f7f0 fc71 	bl	800166c <__aeabi_dmul>
 8010d8a:	2200      	movs	r2, #0
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	0004      	movs	r4, r0
 8010d90:	000d      	movs	r5, r1
 8010d92:	f7ef fb59 	bl	8000448 <__aeabi_dcmpeq>
 8010d96:	2800      	cmp	r0, #0
 8010d98:	d100      	bne.n	8010d9c <_dtoa_r+0x758>
 8010d9a:	e782      	b.n	8010ca2 <_dtoa_r+0x65e>
 8010d9c:	e7b8      	b.n	8010d10 <_dtoa_r+0x6cc>
 8010d9e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8010da0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010da2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010da4:	2f00      	cmp	r7, #0
 8010da6:	d012      	beq.n	8010dce <_dtoa_r+0x78a>
 8010da8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010daa:	2a01      	cmp	r2, #1
 8010dac:	dc6e      	bgt.n	8010e8c <_dtoa_r+0x848>
 8010dae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010db0:	2a00      	cmp	r2, #0
 8010db2:	d065      	beq.n	8010e80 <_dtoa_r+0x83c>
 8010db4:	4a9e      	ldr	r2, [pc, #632]	; (8011030 <_dtoa_r+0x9ec>)
 8010db6:	189b      	adds	r3, r3, r2
 8010db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010dba:	2101      	movs	r1, #1
 8010dbc:	18d2      	adds	r2, r2, r3
 8010dbe:	920a      	str	r2, [sp, #40]	; 0x28
 8010dc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010dc2:	9804      	ldr	r0, [sp, #16]
 8010dc4:	18d3      	adds	r3, r2, r3
 8010dc6:	930c      	str	r3, [sp, #48]	; 0x30
 8010dc8:	f7fc f986 	bl	800d0d8 <__i2b>
 8010dcc:	0007      	movs	r7, r0
 8010dce:	2c00      	cmp	r4, #0
 8010dd0:	d00e      	beq.n	8010df0 <_dtoa_r+0x7ac>
 8010dd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	dd0b      	ble.n	8010df0 <_dtoa_r+0x7ac>
 8010dd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010dda:	0023      	movs	r3, r4
 8010ddc:	4294      	cmp	r4, r2
 8010dde:	dd00      	ble.n	8010de2 <_dtoa_r+0x79e>
 8010de0:	0013      	movs	r3, r2
 8010de2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010de4:	1ae4      	subs	r4, r4, r3
 8010de6:	1ad2      	subs	r2, r2, r3
 8010de8:	920a      	str	r2, [sp, #40]	; 0x28
 8010dea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010dec:	1ad3      	subs	r3, r2, r3
 8010dee:	930c      	str	r3, [sp, #48]	; 0x30
 8010df0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d01e      	beq.n	8010e34 <_dtoa_r+0x7f0>
 8010df6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d05c      	beq.n	8010eb6 <_dtoa_r+0x872>
 8010dfc:	2d00      	cmp	r5, #0
 8010dfe:	dd10      	ble.n	8010e22 <_dtoa_r+0x7de>
 8010e00:	0039      	movs	r1, r7
 8010e02:	002a      	movs	r2, r5
 8010e04:	9804      	ldr	r0, [sp, #16]
 8010e06:	f7fc fa2f 	bl	800d268 <__pow5mult>
 8010e0a:	9a05      	ldr	r2, [sp, #20]
 8010e0c:	0001      	movs	r1, r0
 8010e0e:	0007      	movs	r7, r0
 8010e10:	9804      	ldr	r0, [sp, #16]
 8010e12:	f7fc f979 	bl	800d108 <__multiply>
 8010e16:	0006      	movs	r6, r0
 8010e18:	9905      	ldr	r1, [sp, #20]
 8010e1a:	9804      	ldr	r0, [sp, #16]
 8010e1c:	f7fc f87a 	bl	800cf14 <_Bfree>
 8010e20:	9605      	str	r6, [sp, #20]
 8010e22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e24:	1b5a      	subs	r2, r3, r5
 8010e26:	42ab      	cmp	r3, r5
 8010e28:	d004      	beq.n	8010e34 <_dtoa_r+0x7f0>
 8010e2a:	9905      	ldr	r1, [sp, #20]
 8010e2c:	9804      	ldr	r0, [sp, #16]
 8010e2e:	f7fc fa1b 	bl	800d268 <__pow5mult>
 8010e32:	9005      	str	r0, [sp, #20]
 8010e34:	2101      	movs	r1, #1
 8010e36:	9804      	ldr	r0, [sp, #16]
 8010e38:	f7fc f94e 	bl	800d0d8 <__i2b>
 8010e3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010e3e:	0006      	movs	r6, r0
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	dd3a      	ble.n	8010eba <_dtoa_r+0x876>
 8010e44:	001a      	movs	r2, r3
 8010e46:	0001      	movs	r1, r0
 8010e48:	9804      	ldr	r0, [sp, #16]
 8010e4a:	f7fc fa0d 	bl	800d268 <__pow5mult>
 8010e4e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e50:	0006      	movs	r6, r0
 8010e52:	2500      	movs	r5, #0
 8010e54:	2b01      	cmp	r3, #1
 8010e56:	dc38      	bgt.n	8010eca <_dtoa_r+0x886>
 8010e58:	2500      	movs	r5, #0
 8010e5a:	9b08      	ldr	r3, [sp, #32]
 8010e5c:	42ab      	cmp	r3, r5
 8010e5e:	d130      	bne.n	8010ec2 <_dtoa_r+0x87e>
 8010e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e62:	031b      	lsls	r3, r3, #12
 8010e64:	42ab      	cmp	r3, r5
 8010e66:	d12c      	bne.n	8010ec2 <_dtoa_r+0x87e>
 8010e68:	4b72      	ldr	r3, [pc, #456]	; (8011034 <_dtoa_r+0x9f0>)
 8010e6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010e6c:	4213      	tst	r3, r2
 8010e6e:	d028      	beq.n	8010ec2 <_dtoa_r+0x87e>
 8010e70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e72:	3501      	adds	r5, #1
 8010e74:	3301      	adds	r3, #1
 8010e76:	930a      	str	r3, [sp, #40]	; 0x28
 8010e78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010e7a:	3301      	adds	r3, #1
 8010e7c:	930c      	str	r3, [sp, #48]	; 0x30
 8010e7e:	e020      	b.n	8010ec2 <_dtoa_r+0x87e>
 8010e80:	2336      	movs	r3, #54	; 0x36
 8010e82:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010e84:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010e86:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010e88:	1a9b      	subs	r3, r3, r2
 8010e8a:	e795      	b.n	8010db8 <_dtoa_r+0x774>
 8010e8c:	9b07      	ldr	r3, [sp, #28]
 8010e8e:	1e5d      	subs	r5, r3, #1
 8010e90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010e92:	42ab      	cmp	r3, r5
 8010e94:	db07      	blt.n	8010ea6 <_dtoa_r+0x862>
 8010e96:	1b5d      	subs	r5, r3, r5
 8010e98:	9b07      	ldr	r3, [sp, #28]
 8010e9a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	da8b      	bge.n	8010db8 <_dtoa_r+0x774>
 8010ea0:	1ae4      	subs	r4, r4, r3
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	e788      	b.n	8010db8 <_dtoa_r+0x774>
 8010ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ea8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010eaa:	1aeb      	subs	r3, r5, r3
 8010eac:	18d3      	adds	r3, r2, r3
 8010eae:	950d      	str	r5, [sp, #52]	; 0x34
 8010eb0:	9313      	str	r3, [sp, #76]	; 0x4c
 8010eb2:	2500      	movs	r5, #0
 8010eb4:	e7f0      	b.n	8010e98 <_dtoa_r+0x854>
 8010eb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010eb8:	e7b7      	b.n	8010e2a <_dtoa_r+0x7e6>
 8010eba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010ebc:	2500      	movs	r5, #0
 8010ebe:	2b01      	cmp	r3, #1
 8010ec0:	ddca      	ble.n	8010e58 <_dtoa_r+0x814>
 8010ec2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010ec4:	2001      	movs	r0, #1
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d008      	beq.n	8010edc <_dtoa_r+0x898>
 8010eca:	6933      	ldr	r3, [r6, #16]
 8010ecc:	3303      	adds	r3, #3
 8010ece:	009b      	lsls	r3, r3, #2
 8010ed0:	18f3      	adds	r3, r6, r3
 8010ed2:	6858      	ldr	r0, [r3, #4]
 8010ed4:	f7fc f8b8 	bl	800d048 <__hi0bits>
 8010ed8:	2320      	movs	r3, #32
 8010eda:	1a18      	subs	r0, r3, r0
 8010edc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010ede:	1818      	adds	r0, r3, r0
 8010ee0:	0002      	movs	r2, r0
 8010ee2:	231f      	movs	r3, #31
 8010ee4:	401a      	ands	r2, r3
 8010ee6:	4218      	tst	r0, r3
 8010ee8:	d047      	beq.n	8010f7a <_dtoa_r+0x936>
 8010eea:	3301      	adds	r3, #1
 8010eec:	1a9b      	subs	r3, r3, r2
 8010eee:	2b04      	cmp	r3, #4
 8010ef0:	dd3f      	ble.n	8010f72 <_dtoa_r+0x92e>
 8010ef2:	231c      	movs	r3, #28
 8010ef4:	1a9b      	subs	r3, r3, r2
 8010ef6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010ef8:	18e4      	adds	r4, r4, r3
 8010efa:	18d2      	adds	r2, r2, r3
 8010efc:	920a      	str	r2, [sp, #40]	; 0x28
 8010efe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010f00:	18d3      	adds	r3, r2, r3
 8010f02:	930c      	str	r3, [sp, #48]	; 0x30
 8010f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	dd05      	ble.n	8010f16 <_dtoa_r+0x8d2>
 8010f0a:	001a      	movs	r2, r3
 8010f0c:	9905      	ldr	r1, [sp, #20]
 8010f0e:	9804      	ldr	r0, [sp, #16]
 8010f10:	f7fc f9ec 	bl	800d2ec <__lshift>
 8010f14:	9005      	str	r0, [sp, #20]
 8010f16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	dd05      	ble.n	8010f28 <_dtoa_r+0x8e4>
 8010f1c:	0031      	movs	r1, r6
 8010f1e:	001a      	movs	r2, r3
 8010f20:	9804      	ldr	r0, [sp, #16]
 8010f22:	f7fc f9e3 	bl	800d2ec <__lshift>
 8010f26:	0006      	movs	r6, r0
 8010f28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d027      	beq.n	8010f7e <_dtoa_r+0x93a>
 8010f2e:	0031      	movs	r1, r6
 8010f30:	9805      	ldr	r0, [sp, #20]
 8010f32:	f7fc fa49 	bl	800d3c8 <__mcmp>
 8010f36:	2800      	cmp	r0, #0
 8010f38:	da21      	bge.n	8010f7e <_dtoa_r+0x93a>
 8010f3a:	9b03      	ldr	r3, [sp, #12]
 8010f3c:	220a      	movs	r2, #10
 8010f3e:	3b01      	subs	r3, #1
 8010f40:	9303      	str	r3, [sp, #12]
 8010f42:	9905      	ldr	r1, [sp, #20]
 8010f44:	2300      	movs	r3, #0
 8010f46:	9804      	ldr	r0, [sp, #16]
 8010f48:	f7fb ffee 	bl	800cf28 <__multadd>
 8010f4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010f4e:	9005      	str	r0, [sp, #20]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d100      	bne.n	8010f56 <_dtoa_r+0x912>
 8010f54:	e15d      	b.n	8011212 <_dtoa_r+0xbce>
 8010f56:	2300      	movs	r3, #0
 8010f58:	0039      	movs	r1, r7
 8010f5a:	220a      	movs	r2, #10
 8010f5c:	9804      	ldr	r0, [sp, #16]
 8010f5e:	f7fb ffe3 	bl	800cf28 <__multadd>
 8010f62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f64:	0007      	movs	r7, r0
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	dc49      	bgt.n	8010ffe <_dtoa_r+0x9ba>
 8010f6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010f6c:	2b02      	cmp	r3, #2
 8010f6e:	dc0e      	bgt.n	8010f8e <_dtoa_r+0x94a>
 8010f70:	e045      	b.n	8010ffe <_dtoa_r+0x9ba>
 8010f72:	2b04      	cmp	r3, #4
 8010f74:	d0c6      	beq.n	8010f04 <_dtoa_r+0x8c0>
 8010f76:	331c      	adds	r3, #28
 8010f78:	e7bd      	b.n	8010ef6 <_dtoa_r+0x8b2>
 8010f7a:	0013      	movs	r3, r2
 8010f7c:	e7fb      	b.n	8010f76 <_dtoa_r+0x932>
 8010f7e:	9b07      	ldr	r3, [sp, #28]
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	dc36      	bgt.n	8010ff2 <_dtoa_r+0x9ae>
 8010f84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010f86:	2b02      	cmp	r3, #2
 8010f88:	dd33      	ble.n	8010ff2 <_dtoa_r+0x9ae>
 8010f8a:	9b07      	ldr	r3, [sp, #28]
 8010f8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8010f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d10c      	bne.n	8010fae <_dtoa_r+0x96a>
 8010f94:	0031      	movs	r1, r6
 8010f96:	2205      	movs	r2, #5
 8010f98:	9804      	ldr	r0, [sp, #16]
 8010f9a:	f7fb ffc5 	bl	800cf28 <__multadd>
 8010f9e:	0006      	movs	r6, r0
 8010fa0:	0001      	movs	r1, r0
 8010fa2:	9805      	ldr	r0, [sp, #20]
 8010fa4:	f7fc fa10 	bl	800d3c8 <__mcmp>
 8010fa8:	2800      	cmp	r0, #0
 8010faa:	dd00      	ble.n	8010fae <_dtoa_r+0x96a>
 8010fac:	e59f      	b.n	8010aee <_dtoa_r+0x4aa>
 8010fae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010fb0:	43db      	mvns	r3, r3
 8010fb2:	9303      	str	r3, [sp, #12]
 8010fb4:	9b06      	ldr	r3, [sp, #24]
 8010fb6:	9308      	str	r3, [sp, #32]
 8010fb8:	2500      	movs	r5, #0
 8010fba:	0031      	movs	r1, r6
 8010fbc:	9804      	ldr	r0, [sp, #16]
 8010fbe:	f7fb ffa9 	bl	800cf14 <_Bfree>
 8010fc2:	2f00      	cmp	r7, #0
 8010fc4:	d100      	bne.n	8010fc8 <_dtoa_r+0x984>
 8010fc6:	e6a3      	b.n	8010d10 <_dtoa_r+0x6cc>
 8010fc8:	2d00      	cmp	r5, #0
 8010fca:	d005      	beq.n	8010fd8 <_dtoa_r+0x994>
 8010fcc:	42bd      	cmp	r5, r7
 8010fce:	d003      	beq.n	8010fd8 <_dtoa_r+0x994>
 8010fd0:	0029      	movs	r1, r5
 8010fd2:	9804      	ldr	r0, [sp, #16]
 8010fd4:	f7fb ff9e 	bl	800cf14 <_Bfree>
 8010fd8:	0039      	movs	r1, r7
 8010fda:	9804      	ldr	r0, [sp, #16]
 8010fdc:	f7fb ff9a 	bl	800cf14 <_Bfree>
 8010fe0:	e696      	b.n	8010d10 <_dtoa_r+0x6cc>
 8010fe2:	2600      	movs	r6, #0
 8010fe4:	0037      	movs	r7, r6
 8010fe6:	e7e2      	b.n	8010fae <_dtoa_r+0x96a>
 8010fe8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010fea:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8010fec:	9303      	str	r3, [sp, #12]
 8010fee:	0037      	movs	r7, r6
 8010ff0:	e57d      	b.n	8010aee <_dtoa_r+0x4aa>
 8010ff2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d100      	bne.n	8010ffa <_dtoa_r+0x9b6>
 8010ff8:	e0c3      	b.n	8011182 <_dtoa_r+0xb3e>
 8010ffa:	9b07      	ldr	r3, [sp, #28]
 8010ffc:	930b      	str	r3, [sp, #44]	; 0x2c
 8010ffe:	2c00      	cmp	r4, #0
 8011000:	dd05      	ble.n	801100e <_dtoa_r+0x9ca>
 8011002:	0039      	movs	r1, r7
 8011004:	0022      	movs	r2, r4
 8011006:	9804      	ldr	r0, [sp, #16]
 8011008:	f7fc f970 	bl	800d2ec <__lshift>
 801100c:	0007      	movs	r7, r0
 801100e:	0038      	movs	r0, r7
 8011010:	2d00      	cmp	r5, #0
 8011012:	d024      	beq.n	801105e <_dtoa_r+0xa1a>
 8011014:	6879      	ldr	r1, [r7, #4]
 8011016:	9804      	ldr	r0, [sp, #16]
 8011018:	f7fb ff54 	bl	800cec4 <_Balloc>
 801101c:	1e04      	subs	r4, r0, #0
 801101e:	d111      	bne.n	8011044 <_dtoa_r+0xa00>
 8011020:	0022      	movs	r2, r4
 8011022:	4b05      	ldr	r3, [pc, #20]	; (8011038 <_dtoa_r+0x9f4>)
 8011024:	4805      	ldr	r0, [pc, #20]	; (801103c <_dtoa_r+0x9f8>)
 8011026:	4906      	ldr	r1, [pc, #24]	; (8011040 <_dtoa_r+0x9fc>)
 8011028:	e43c      	b.n	80108a4 <_dtoa_r+0x260>
 801102a:	46c0      	nop			; (mov r8, r8)
 801102c:	40240000 	.word	0x40240000
 8011030:	00000433 	.word	0x00000433
 8011034:	7ff00000 	.word	0x7ff00000
 8011038:	08014a49 	.word	0x08014a49
 801103c:	08014cd9 	.word	0x08014cd9
 8011040:	000002ef 	.word	0x000002ef
 8011044:	0039      	movs	r1, r7
 8011046:	693a      	ldr	r2, [r7, #16]
 8011048:	310c      	adds	r1, #12
 801104a:	3202      	adds	r2, #2
 801104c:	0092      	lsls	r2, r2, #2
 801104e:	300c      	adds	r0, #12
 8011050:	f7fb fa9d 	bl	800c58e <memcpy>
 8011054:	2201      	movs	r2, #1
 8011056:	0021      	movs	r1, r4
 8011058:	9804      	ldr	r0, [sp, #16]
 801105a:	f7fc f947 	bl	800d2ec <__lshift>
 801105e:	9b06      	ldr	r3, [sp, #24]
 8011060:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011062:	9307      	str	r3, [sp, #28]
 8011064:	3b01      	subs	r3, #1
 8011066:	189b      	adds	r3, r3, r2
 8011068:	2201      	movs	r2, #1
 801106a:	003d      	movs	r5, r7
 801106c:	0007      	movs	r7, r0
 801106e:	930e      	str	r3, [sp, #56]	; 0x38
 8011070:	9b08      	ldr	r3, [sp, #32]
 8011072:	4013      	ands	r3, r2
 8011074:	930d      	str	r3, [sp, #52]	; 0x34
 8011076:	0031      	movs	r1, r6
 8011078:	9805      	ldr	r0, [sp, #20]
 801107a:	f7ff fa53 	bl	8010524 <quorem>
 801107e:	0029      	movs	r1, r5
 8011080:	0004      	movs	r4, r0
 8011082:	900b      	str	r0, [sp, #44]	; 0x2c
 8011084:	9805      	ldr	r0, [sp, #20]
 8011086:	f7fc f99f 	bl	800d3c8 <__mcmp>
 801108a:	003a      	movs	r2, r7
 801108c:	900c      	str	r0, [sp, #48]	; 0x30
 801108e:	0031      	movs	r1, r6
 8011090:	9804      	ldr	r0, [sp, #16]
 8011092:	f7fc f9b5 	bl	800d400 <__mdiff>
 8011096:	2201      	movs	r2, #1
 8011098:	68c3      	ldr	r3, [r0, #12]
 801109a:	3430      	adds	r4, #48	; 0x30
 801109c:	9008      	str	r0, [sp, #32]
 801109e:	920a      	str	r2, [sp, #40]	; 0x28
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d104      	bne.n	80110ae <_dtoa_r+0xa6a>
 80110a4:	0001      	movs	r1, r0
 80110a6:	9805      	ldr	r0, [sp, #20]
 80110a8:	f7fc f98e 	bl	800d3c8 <__mcmp>
 80110ac:	900a      	str	r0, [sp, #40]	; 0x28
 80110ae:	9908      	ldr	r1, [sp, #32]
 80110b0:	9804      	ldr	r0, [sp, #16]
 80110b2:	f7fb ff2f 	bl	800cf14 <_Bfree>
 80110b6:	9b07      	ldr	r3, [sp, #28]
 80110b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80110ba:	3301      	adds	r3, #1
 80110bc:	9308      	str	r3, [sp, #32]
 80110be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80110c0:	4313      	orrs	r3, r2
 80110c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80110c4:	4313      	orrs	r3, r2
 80110c6:	d109      	bne.n	80110dc <_dtoa_r+0xa98>
 80110c8:	2c39      	cmp	r4, #57	; 0x39
 80110ca:	d022      	beq.n	8011112 <_dtoa_r+0xace>
 80110cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	dd01      	ble.n	80110d6 <_dtoa_r+0xa92>
 80110d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80110d4:	3431      	adds	r4, #49	; 0x31
 80110d6:	9b07      	ldr	r3, [sp, #28]
 80110d8:	701c      	strb	r4, [r3, #0]
 80110da:	e76e      	b.n	8010fba <_dtoa_r+0x976>
 80110dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80110de:	2b00      	cmp	r3, #0
 80110e0:	db04      	blt.n	80110ec <_dtoa_r+0xaa8>
 80110e2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80110e4:	4313      	orrs	r3, r2
 80110e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80110e8:	4313      	orrs	r3, r2
 80110ea:	d11e      	bne.n	801112a <_dtoa_r+0xae6>
 80110ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	ddf1      	ble.n	80110d6 <_dtoa_r+0xa92>
 80110f2:	9905      	ldr	r1, [sp, #20]
 80110f4:	2201      	movs	r2, #1
 80110f6:	9804      	ldr	r0, [sp, #16]
 80110f8:	f7fc f8f8 	bl	800d2ec <__lshift>
 80110fc:	0031      	movs	r1, r6
 80110fe:	9005      	str	r0, [sp, #20]
 8011100:	f7fc f962 	bl	800d3c8 <__mcmp>
 8011104:	2800      	cmp	r0, #0
 8011106:	dc02      	bgt.n	801110e <_dtoa_r+0xaca>
 8011108:	d1e5      	bne.n	80110d6 <_dtoa_r+0xa92>
 801110a:	07e3      	lsls	r3, r4, #31
 801110c:	d5e3      	bpl.n	80110d6 <_dtoa_r+0xa92>
 801110e:	2c39      	cmp	r4, #57	; 0x39
 8011110:	d1df      	bne.n	80110d2 <_dtoa_r+0xa8e>
 8011112:	2339      	movs	r3, #57	; 0x39
 8011114:	9a07      	ldr	r2, [sp, #28]
 8011116:	7013      	strb	r3, [r2, #0]
 8011118:	9b08      	ldr	r3, [sp, #32]
 801111a:	9308      	str	r3, [sp, #32]
 801111c:	3b01      	subs	r3, #1
 801111e:	781a      	ldrb	r2, [r3, #0]
 8011120:	2a39      	cmp	r2, #57	; 0x39
 8011122:	d063      	beq.n	80111ec <_dtoa_r+0xba8>
 8011124:	3201      	adds	r2, #1
 8011126:	701a      	strb	r2, [r3, #0]
 8011128:	e747      	b.n	8010fba <_dtoa_r+0x976>
 801112a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801112c:	2b00      	cmp	r3, #0
 801112e:	dd03      	ble.n	8011138 <_dtoa_r+0xaf4>
 8011130:	2c39      	cmp	r4, #57	; 0x39
 8011132:	d0ee      	beq.n	8011112 <_dtoa_r+0xace>
 8011134:	3401      	adds	r4, #1
 8011136:	e7ce      	b.n	80110d6 <_dtoa_r+0xa92>
 8011138:	9b07      	ldr	r3, [sp, #28]
 801113a:	9a07      	ldr	r2, [sp, #28]
 801113c:	701c      	strb	r4, [r3, #0]
 801113e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011140:	4293      	cmp	r3, r2
 8011142:	d03e      	beq.n	80111c2 <_dtoa_r+0xb7e>
 8011144:	2300      	movs	r3, #0
 8011146:	220a      	movs	r2, #10
 8011148:	9905      	ldr	r1, [sp, #20]
 801114a:	9804      	ldr	r0, [sp, #16]
 801114c:	f7fb feec 	bl	800cf28 <__multadd>
 8011150:	2300      	movs	r3, #0
 8011152:	9005      	str	r0, [sp, #20]
 8011154:	220a      	movs	r2, #10
 8011156:	0029      	movs	r1, r5
 8011158:	9804      	ldr	r0, [sp, #16]
 801115a:	42bd      	cmp	r5, r7
 801115c:	d106      	bne.n	801116c <_dtoa_r+0xb28>
 801115e:	f7fb fee3 	bl	800cf28 <__multadd>
 8011162:	0005      	movs	r5, r0
 8011164:	0007      	movs	r7, r0
 8011166:	9b08      	ldr	r3, [sp, #32]
 8011168:	9307      	str	r3, [sp, #28]
 801116a:	e784      	b.n	8011076 <_dtoa_r+0xa32>
 801116c:	f7fb fedc 	bl	800cf28 <__multadd>
 8011170:	0039      	movs	r1, r7
 8011172:	0005      	movs	r5, r0
 8011174:	2300      	movs	r3, #0
 8011176:	220a      	movs	r2, #10
 8011178:	9804      	ldr	r0, [sp, #16]
 801117a:	f7fb fed5 	bl	800cf28 <__multadd>
 801117e:	0007      	movs	r7, r0
 8011180:	e7f1      	b.n	8011166 <_dtoa_r+0xb22>
 8011182:	9b07      	ldr	r3, [sp, #28]
 8011184:	930b      	str	r3, [sp, #44]	; 0x2c
 8011186:	2500      	movs	r5, #0
 8011188:	0031      	movs	r1, r6
 801118a:	9805      	ldr	r0, [sp, #20]
 801118c:	f7ff f9ca 	bl	8010524 <quorem>
 8011190:	9b06      	ldr	r3, [sp, #24]
 8011192:	3030      	adds	r0, #48	; 0x30
 8011194:	5558      	strb	r0, [r3, r5]
 8011196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011198:	3501      	adds	r5, #1
 801119a:	0004      	movs	r4, r0
 801119c:	42ab      	cmp	r3, r5
 801119e:	dd07      	ble.n	80111b0 <_dtoa_r+0xb6c>
 80111a0:	2300      	movs	r3, #0
 80111a2:	220a      	movs	r2, #10
 80111a4:	9905      	ldr	r1, [sp, #20]
 80111a6:	9804      	ldr	r0, [sp, #16]
 80111a8:	f7fb febe 	bl	800cf28 <__multadd>
 80111ac:	9005      	str	r0, [sp, #20]
 80111ae:	e7eb      	b.n	8011188 <_dtoa_r+0xb44>
 80111b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80111b2:	2301      	movs	r3, #1
 80111b4:	2a00      	cmp	r2, #0
 80111b6:	dd00      	ble.n	80111ba <_dtoa_r+0xb76>
 80111b8:	0013      	movs	r3, r2
 80111ba:	2500      	movs	r5, #0
 80111bc:	9a06      	ldr	r2, [sp, #24]
 80111be:	18d3      	adds	r3, r2, r3
 80111c0:	9308      	str	r3, [sp, #32]
 80111c2:	9905      	ldr	r1, [sp, #20]
 80111c4:	2201      	movs	r2, #1
 80111c6:	9804      	ldr	r0, [sp, #16]
 80111c8:	f7fc f890 	bl	800d2ec <__lshift>
 80111cc:	0031      	movs	r1, r6
 80111ce:	9005      	str	r0, [sp, #20]
 80111d0:	f7fc f8fa 	bl	800d3c8 <__mcmp>
 80111d4:	2800      	cmp	r0, #0
 80111d6:	dc9f      	bgt.n	8011118 <_dtoa_r+0xad4>
 80111d8:	d101      	bne.n	80111de <_dtoa_r+0xb9a>
 80111da:	07e4      	lsls	r4, r4, #31
 80111dc:	d49c      	bmi.n	8011118 <_dtoa_r+0xad4>
 80111de:	9b08      	ldr	r3, [sp, #32]
 80111e0:	9308      	str	r3, [sp, #32]
 80111e2:	3b01      	subs	r3, #1
 80111e4:	781a      	ldrb	r2, [r3, #0]
 80111e6:	2a30      	cmp	r2, #48	; 0x30
 80111e8:	d0fa      	beq.n	80111e0 <_dtoa_r+0xb9c>
 80111ea:	e6e6      	b.n	8010fba <_dtoa_r+0x976>
 80111ec:	9a06      	ldr	r2, [sp, #24]
 80111ee:	429a      	cmp	r2, r3
 80111f0:	d193      	bne.n	801111a <_dtoa_r+0xad6>
 80111f2:	9b03      	ldr	r3, [sp, #12]
 80111f4:	3301      	adds	r3, #1
 80111f6:	9303      	str	r3, [sp, #12]
 80111f8:	2331      	movs	r3, #49	; 0x31
 80111fa:	7013      	strb	r3, [r2, #0]
 80111fc:	e6dd      	b.n	8010fba <_dtoa_r+0x976>
 80111fe:	4b09      	ldr	r3, [pc, #36]	; (8011224 <_dtoa_r+0xbe0>)
 8011200:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011202:	9306      	str	r3, [sp, #24]
 8011204:	4b08      	ldr	r3, [pc, #32]	; (8011228 <_dtoa_r+0xbe4>)
 8011206:	2a00      	cmp	r2, #0
 8011208:	d001      	beq.n	801120e <_dtoa_r+0xbca>
 801120a:	f7ff fa4c 	bl	80106a6 <_dtoa_r+0x62>
 801120e:	f7ff fa4c 	bl	80106aa <_dtoa_r+0x66>
 8011212:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011214:	2b00      	cmp	r3, #0
 8011216:	dcb6      	bgt.n	8011186 <_dtoa_r+0xb42>
 8011218:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801121a:	2b02      	cmp	r3, #2
 801121c:	dd00      	ble.n	8011220 <_dtoa_r+0xbdc>
 801121e:	e6b6      	b.n	8010f8e <_dtoa_r+0x94a>
 8011220:	e7b1      	b.n	8011186 <_dtoa_r+0xb42>
 8011222:	46c0      	nop			; (mov r8, r8)
 8011224:	08014ccc 	.word	0x08014ccc
 8011228:	08014cd4 	.word	0x08014cd4

0801122c <realloc>:
 801122c:	b510      	push	{r4, lr}
 801122e:	4b03      	ldr	r3, [pc, #12]	; (801123c <realloc+0x10>)
 8011230:	000a      	movs	r2, r1
 8011232:	0001      	movs	r1, r0
 8011234:	6818      	ldr	r0, [r3, #0]
 8011236:	f000 f803 	bl	8011240 <_realloc_r>
 801123a:	bd10      	pop	{r4, pc}
 801123c:	200006d8 	.word	0x200006d8

08011240 <_realloc_r>:
 8011240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011242:	b087      	sub	sp, #28
 8011244:	1e0c      	subs	r4, r1, #0
 8011246:	9001      	str	r0, [sp, #4]
 8011248:	9205      	str	r2, [sp, #20]
 801124a:	d106      	bne.n	801125a <_realloc_r+0x1a>
 801124c:	0011      	movs	r1, r2
 801124e:	f7f9 fe39 	bl	800aec4 <_malloc_r>
 8011252:	0007      	movs	r7, r0
 8011254:	0038      	movs	r0, r7
 8011256:	b007      	add	sp, #28
 8011258:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801125a:	9801      	ldr	r0, [sp, #4]
 801125c:	f7fa f846 	bl	800b2ec <__malloc_lock>
 8011260:	0023      	movs	r3, r4
 8011262:	3b08      	subs	r3, #8
 8011264:	685f      	ldr	r7, [r3, #4]
 8011266:	9304      	str	r3, [sp, #16]
 8011268:	9b05      	ldr	r3, [sp, #20]
 801126a:	330b      	adds	r3, #11
 801126c:	2b16      	cmp	r3, #22
 801126e:	d908      	bls.n	8011282 <_realloc_r+0x42>
 8011270:	2207      	movs	r2, #7
 8011272:	4393      	bics	r3, r2
 8011274:	9300      	str	r3, [sp, #0]
 8011276:	d506      	bpl.n	8011286 <_realloc_r+0x46>
 8011278:	230c      	movs	r3, #12
 801127a:	9a01      	ldr	r2, [sp, #4]
 801127c:	2700      	movs	r7, #0
 801127e:	6013      	str	r3, [r2, #0]
 8011280:	e7e8      	b.n	8011254 <_realloc_r+0x14>
 8011282:	2310      	movs	r3, #16
 8011284:	9300      	str	r3, [sp, #0]
 8011286:	9b00      	ldr	r3, [sp, #0]
 8011288:	9a05      	ldr	r2, [sp, #20]
 801128a:	4293      	cmp	r3, r2
 801128c:	d3f4      	bcc.n	8011278 <_realloc_r+0x38>
 801128e:	9b04      	ldr	r3, [sp, #16]
 8011290:	003a      	movs	r2, r7
 8011292:	9302      	str	r3, [sp, #8]
 8011294:	2303      	movs	r3, #3
 8011296:	439a      	bics	r2, r3
 8011298:	9b00      	ldr	r3, [sp, #0]
 801129a:	9203      	str	r2, [sp, #12]
 801129c:	4293      	cmp	r3, r2
 801129e:	dc00      	bgt.n	80112a2 <_realloc_r+0x62>
 80112a0:	e169      	b.n	8011576 <_realloc_r+0x336>
 80112a2:	9b04      	ldr	r3, [sp, #16]
 80112a4:	48b8      	ldr	r0, [pc, #736]	; (8011588 <_realloc_r+0x348>)
 80112a6:	189b      	adds	r3, r3, r2
 80112a8:	6882      	ldr	r2, [r0, #8]
 80112aa:	4694      	mov	ip, r2
 80112ac:	685a      	ldr	r2, [r3, #4]
 80112ae:	459c      	cmp	ip, r3
 80112b0:	d006      	beq.n	80112c0 <_realloc_r+0x80>
 80112b2:	2501      	movs	r5, #1
 80112b4:	0011      	movs	r1, r2
 80112b6:	43a9      	bics	r1, r5
 80112b8:	1859      	adds	r1, r3, r1
 80112ba:	6849      	ldr	r1, [r1, #4]
 80112bc:	4229      	tst	r1, r5
 80112be:	d144      	bne.n	801134a <_realloc_r+0x10a>
 80112c0:	2103      	movs	r1, #3
 80112c2:	438a      	bics	r2, r1
 80112c4:	9903      	ldr	r1, [sp, #12]
 80112c6:	188e      	adds	r6, r1, r2
 80112c8:	9900      	ldr	r1, [sp, #0]
 80112ca:	459c      	cmp	ip, r3
 80112cc:	d117      	bne.n	80112fe <_realloc_r+0xbe>
 80112ce:	3110      	adds	r1, #16
 80112d0:	42b1      	cmp	r1, r6
 80112d2:	dc3c      	bgt.n	801134e <_realloc_r+0x10e>
 80112d4:	9a00      	ldr	r2, [sp, #0]
 80112d6:	2101      	movs	r1, #1
 80112d8:	4694      	mov	ip, r2
 80112da:	1ab6      	subs	r6, r6, r2
 80112dc:	0022      	movs	r2, r4
 80112de:	9b04      	ldr	r3, [sp, #16]
 80112e0:	430e      	orrs	r6, r1
 80112e2:	4463      	add	r3, ip
 80112e4:	6083      	str	r3, [r0, #8]
 80112e6:	3a08      	subs	r2, #8
 80112e8:	605e      	str	r6, [r3, #4]
 80112ea:	6853      	ldr	r3, [r2, #4]
 80112ec:	9801      	ldr	r0, [sp, #4]
 80112ee:	400b      	ands	r3, r1
 80112f0:	4661      	mov	r1, ip
 80112f2:	430b      	orrs	r3, r1
 80112f4:	6053      	str	r3, [r2, #4]
 80112f6:	f7fa f801 	bl	800b2fc <__malloc_unlock>
 80112fa:	0027      	movs	r7, r4
 80112fc:	e7aa      	b.n	8011254 <_realloc_r+0x14>
 80112fe:	42b1      	cmp	r1, r6
 8011300:	dc25      	bgt.n	801134e <_realloc_r+0x10e>
 8011302:	68da      	ldr	r2, [r3, #12]
 8011304:	689b      	ldr	r3, [r3, #8]
 8011306:	60da      	str	r2, [r3, #12]
 8011308:	6093      	str	r3, [r2, #8]
 801130a:	9b00      	ldr	r3, [sp, #0]
 801130c:	9a02      	ldr	r2, [sp, #8]
 801130e:	1af4      	subs	r4, r6, r3
 8011310:	9b02      	ldr	r3, [sp, #8]
 8011312:	1992      	adds	r2, r2, r6
 8011314:	6858      	ldr	r0, [r3, #4]
 8011316:	2301      	movs	r3, #1
 8011318:	4018      	ands	r0, r3
 801131a:	2c0f      	cmp	r4, #15
 801131c:	d800      	bhi.n	8011320 <_realloc_r+0xe0>
 801131e:	e12c      	b.n	801157a <_realloc_r+0x33a>
 8011320:	9d00      	ldr	r5, [sp, #0]
 8011322:	9902      	ldr	r1, [sp, #8]
 8011324:	4328      	orrs	r0, r5
 8011326:	1949      	adds	r1, r1, r5
 8011328:	9d02      	ldr	r5, [sp, #8]
 801132a:	431c      	orrs	r4, r3
 801132c:	6068      	str	r0, [r5, #4]
 801132e:	604c      	str	r4, [r1, #4]
 8011330:	6850      	ldr	r0, [r2, #4]
 8011332:	3108      	adds	r1, #8
 8011334:	4303      	orrs	r3, r0
 8011336:	6053      	str	r3, [r2, #4]
 8011338:	9801      	ldr	r0, [sp, #4]
 801133a:	f7fb f9a3 	bl	800c684 <_free_r>
 801133e:	9801      	ldr	r0, [sp, #4]
 8011340:	f7f9 ffdc 	bl	800b2fc <__malloc_unlock>
 8011344:	9f02      	ldr	r7, [sp, #8]
 8011346:	3708      	adds	r7, #8
 8011348:	e784      	b.n	8011254 <_realloc_r+0x14>
 801134a:	2200      	movs	r2, #0
 801134c:	0013      	movs	r3, r2
 801134e:	07ff      	lsls	r7, r7, #31
 8011350:	d500      	bpl.n	8011354 <_realloc_r+0x114>
 8011352:	e0c6      	b.n	80114e2 <_realloc_r+0x2a2>
 8011354:	0021      	movs	r1, r4
 8011356:	2003      	movs	r0, #3
 8011358:	3908      	subs	r1, #8
 801135a:	680d      	ldr	r5, [r1, #0]
 801135c:	9904      	ldr	r1, [sp, #16]
 801135e:	1b4d      	subs	r5, r1, r5
 8011360:	6869      	ldr	r1, [r5, #4]
 8011362:	4381      	bics	r1, r0
 8011364:	9803      	ldr	r0, [sp, #12]
 8011366:	180f      	adds	r7, r1, r0
 8011368:	2b00      	cmp	r3, #0
 801136a:	d100      	bne.n	801136e <_realloc_r+0x12e>
 801136c:	e084      	b.n	8011478 <_realloc_r+0x238>
 801136e:	19d6      	adds	r6, r2, r7
 8011370:	459c      	cmp	ip, r3
 8011372:	d148      	bne.n	8011406 <_realloc_r+0x1c6>
 8011374:	9b00      	ldr	r3, [sp, #0]
 8011376:	3310      	adds	r3, #16
 8011378:	42b3      	cmp	r3, r6
 801137a:	dc7d      	bgt.n	8011478 <_realloc_r+0x238>
 801137c:	68aa      	ldr	r2, [r5, #8]
 801137e:	68eb      	ldr	r3, [r5, #12]
 8011380:	002f      	movs	r7, r5
 8011382:	60d3      	str	r3, [r2, #12]
 8011384:	609a      	str	r2, [r3, #8]
 8011386:	0002      	movs	r2, r0
 8011388:	3a04      	subs	r2, #4
 801138a:	3708      	adds	r7, #8
 801138c:	2a24      	cmp	r2, #36	; 0x24
 801138e:	d835      	bhi.n	80113fc <_realloc_r+0x1bc>
 8011390:	003b      	movs	r3, r7
 8011392:	2a13      	cmp	r2, #19
 8011394:	d908      	bls.n	80113a8 <_realloc_r+0x168>
 8011396:	6823      	ldr	r3, [r4, #0]
 8011398:	60ab      	str	r3, [r5, #8]
 801139a:	6863      	ldr	r3, [r4, #4]
 801139c:	60eb      	str	r3, [r5, #12]
 801139e:	2a1b      	cmp	r2, #27
 80113a0:	d81a      	bhi.n	80113d8 <_realloc_r+0x198>
 80113a2:	002b      	movs	r3, r5
 80113a4:	3408      	adds	r4, #8
 80113a6:	3310      	adds	r3, #16
 80113a8:	6822      	ldr	r2, [r4, #0]
 80113aa:	601a      	str	r2, [r3, #0]
 80113ac:	6862      	ldr	r2, [r4, #4]
 80113ae:	605a      	str	r2, [r3, #4]
 80113b0:	68a2      	ldr	r2, [r4, #8]
 80113b2:	609a      	str	r2, [r3, #8]
 80113b4:	9b00      	ldr	r3, [sp, #0]
 80113b6:	4a74      	ldr	r2, [pc, #464]	; (8011588 <_realloc_r+0x348>)
 80113b8:	18eb      	adds	r3, r5, r3
 80113ba:	6093      	str	r3, [r2, #8]
 80113bc:	9a00      	ldr	r2, [sp, #0]
 80113be:	1ab6      	subs	r6, r6, r2
 80113c0:	2201      	movs	r2, #1
 80113c2:	4316      	orrs	r6, r2
 80113c4:	605e      	str	r6, [r3, #4]
 80113c6:	686b      	ldr	r3, [r5, #4]
 80113c8:	4013      	ands	r3, r2
 80113ca:	9a00      	ldr	r2, [sp, #0]
 80113cc:	4313      	orrs	r3, r2
 80113ce:	606b      	str	r3, [r5, #4]
 80113d0:	9801      	ldr	r0, [sp, #4]
 80113d2:	f7f9 ff93 	bl	800b2fc <__malloc_unlock>
 80113d6:	e73d      	b.n	8011254 <_realloc_r+0x14>
 80113d8:	68a3      	ldr	r3, [r4, #8]
 80113da:	612b      	str	r3, [r5, #16]
 80113dc:	68e3      	ldr	r3, [r4, #12]
 80113de:	616b      	str	r3, [r5, #20]
 80113e0:	2a24      	cmp	r2, #36	; 0x24
 80113e2:	d003      	beq.n	80113ec <_realloc_r+0x1ac>
 80113e4:	002b      	movs	r3, r5
 80113e6:	3410      	adds	r4, #16
 80113e8:	3318      	adds	r3, #24
 80113ea:	e7dd      	b.n	80113a8 <_realloc_r+0x168>
 80113ec:	6923      	ldr	r3, [r4, #16]
 80113ee:	61ab      	str	r3, [r5, #24]
 80113f0:	002b      	movs	r3, r5
 80113f2:	6962      	ldr	r2, [r4, #20]
 80113f4:	3320      	adds	r3, #32
 80113f6:	61ea      	str	r2, [r5, #28]
 80113f8:	3418      	adds	r4, #24
 80113fa:	e7d5      	b.n	80113a8 <_realloc_r+0x168>
 80113fc:	0021      	movs	r1, r4
 80113fe:	0038      	movs	r0, r7
 8011400:	f001 fbb5 	bl	8012b6e <memmove>
 8011404:	e7d6      	b.n	80113b4 <_realloc_r+0x174>
 8011406:	9a00      	ldr	r2, [sp, #0]
 8011408:	42b2      	cmp	r2, r6
 801140a:	dc35      	bgt.n	8011478 <_realloc_r+0x238>
 801140c:	0028      	movs	r0, r5
 801140e:	68da      	ldr	r2, [r3, #12]
 8011410:	689b      	ldr	r3, [r3, #8]
 8011412:	3008      	adds	r0, #8
 8011414:	60da      	str	r2, [r3, #12]
 8011416:	6093      	str	r3, [r2, #8]
 8011418:	68aa      	ldr	r2, [r5, #8]
 801141a:	68eb      	ldr	r3, [r5, #12]
 801141c:	60d3      	str	r3, [r2, #12]
 801141e:	609a      	str	r2, [r3, #8]
 8011420:	9a03      	ldr	r2, [sp, #12]
 8011422:	3a04      	subs	r2, #4
 8011424:	2a24      	cmp	r2, #36	; 0x24
 8011426:	d823      	bhi.n	8011470 <_realloc_r+0x230>
 8011428:	2a13      	cmp	r2, #19
 801142a:	d907      	bls.n	801143c <_realloc_r+0x1fc>
 801142c:	6823      	ldr	r3, [r4, #0]
 801142e:	60ab      	str	r3, [r5, #8]
 8011430:	6863      	ldr	r3, [r4, #4]
 8011432:	60eb      	str	r3, [r5, #12]
 8011434:	2a1b      	cmp	r2, #27
 8011436:	d809      	bhi.n	801144c <_realloc_r+0x20c>
 8011438:	3408      	adds	r4, #8
 801143a:	3008      	adds	r0, #8
 801143c:	6823      	ldr	r3, [r4, #0]
 801143e:	6003      	str	r3, [r0, #0]
 8011440:	6863      	ldr	r3, [r4, #4]
 8011442:	6043      	str	r3, [r0, #4]
 8011444:	68a3      	ldr	r3, [r4, #8]
 8011446:	6083      	str	r3, [r0, #8]
 8011448:	9502      	str	r5, [sp, #8]
 801144a:	e75e      	b.n	801130a <_realloc_r+0xca>
 801144c:	68a3      	ldr	r3, [r4, #8]
 801144e:	612b      	str	r3, [r5, #16]
 8011450:	68e3      	ldr	r3, [r4, #12]
 8011452:	616b      	str	r3, [r5, #20]
 8011454:	2a24      	cmp	r2, #36	; 0x24
 8011456:	d003      	beq.n	8011460 <_realloc_r+0x220>
 8011458:	0028      	movs	r0, r5
 801145a:	3410      	adds	r4, #16
 801145c:	3018      	adds	r0, #24
 801145e:	e7ed      	b.n	801143c <_realloc_r+0x1fc>
 8011460:	0028      	movs	r0, r5
 8011462:	6923      	ldr	r3, [r4, #16]
 8011464:	3020      	adds	r0, #32
 8011466:	61ab      	str	r3, [r5, #24]
 8011468:	6963      	ldr	r3, [r4, #20]
 801146a:	3418      	adds	r4, #24
 801146c:	61eb      	str	r3, [r5, #28]
 801146e:	e7e5      	b.n	801143c <_realloc_r+0x1fc>
 8011470:	0021      	movs	r1, r4
 8011472:	f001 fb7c 	bl	8012b6e <memmove>
 8011476:	e7e7      	b.n	8011448 <_realloc_r+0x208>
 8011478:	9b00      	ldr	r3, [sp, #0]
 801147a:	42bb      	cmp	r3, r7
 801147c:	dc31      	bgt.n	80114e2 <_realloc_r+0x2a2>
 801147e:	0028      	movs	r0, r5
 8011480:	68aa      	ldr	r2, [r5, #8]
 8011482:	68eb      	ldr	r3, [r5, #12]
 8011484:	3008      	adds	r0, #8
 8011486:	60d3      	str	r3, [r2, #12]
 8011488:	609a      	str	r2, [r3, #8]
 801148a:	9a03      	ldr	r2, [sp, #12]
 801148c:	3a04      	subs	r2, #4
 801148e:	2a24      	cmp	r2, #36	; 0x24
 8011490:	d823      	bhi.n	80114da <_realloc_r+0x29a>
 8011492:	2a13      	cmp	r2, #19
 8011494:	d907      	bls.n	80114a6 <_realloc_r+0x266>
 8011496:	6823      	ldr	r3, [r4, #0]
 8011498:	60ab      	str	r3, [r5, #8]
 801149a:	6863      	ldr	r3, [r4, #4]
 801149c:	60eb      	str	r3, [r5, #12]
 801149e:	2a1b      	cmp	r2, #27
 80114a0:	d809      	bhi.n	80114b6 <_realloc_r+0x276>
 80114a2:	3408      	adds	r4, #8
 80114a4:	3008      	adds	r0, #8
 80114a6:	6823      	ldr	r3, [r4, #0]
 80114a8:	6003      	str	r3, [r0, #0]
 80114aa:	6863      	ldr	r3, [r4, #4]
 80114ac:	6043      	str	r3, [r0, #4]
 80114ae:	68a3      	ldr	r3, [r4, #8]
 80114b0:	6083      	str	r3, [r0, #8]
 80114b2:	003e      	movs	r6, r7
 80114b4:	e7c8      	b.n	8011448 <_realloc_r+0x208>
 80114b6:	68a3      	ldr	r3, [r4, #8]
 80114b8:	612b      	str	r3, [r5, #16]
 80114ba:	68e3      	ldr	r3, [r4, #12]
 80114bc:	616b      	str	r3, [r5, #20]
 80114be:	2a24      	cmp	r2, #36	; 0x24
 80114c0:	d003      	beq.n	80114ca <_realloc_r+0x28a>
 80114c2:	0028      	movs	r0, r5
 80114c4:	3410      	adds	r4, #16
 80114c6:	3018      	adds	r0, #24
 80114c8:	e7ed      	b.n	80114a6 <_realloc_r+0x266>
 80114ca:	0028      	movs	r0, r5
 80114cc:	6923      	ldr	r3, [r4, #16]
 80114ce:	3020      	adds	r0, #32
 80114d0:	61ab      	str	r3, [r5, #24]
 80114d2:	6963      	ldr	r3, [r4, #20]
 80114d4:	3418      	adds	r4, #24
 80114d6:	61eb      	str	r3, [r5, #28]
 80114d8:	e7e5      	b.n	80114a6 <_realloc_r+0x266>
 80114da:	0021      	movs	r1, r4
 80114dc:	f001 fb47 	bl	8012b6e <memmove>
 80114e0:	e7e7      	b.n	80114b2 <_realloc_r+0x272>
 80114e2:	9905      	ldr	r1, [sp, #20]
 80114e4:	9801      	ldr	r0, [sp, #4]
 80114e6:	f7f9 fced 	bl	800aec4 <_malloc_r>
 80114ea:	1e07      	subs	r7, r0, #0
 80114ec:	d100      	bne.n	80114f0 <_realloc_r+0x2b0>
 80114ee:	e76f      	b.n	80113d0 <_realloc_r+0x190>
 80114f0:	0023      	movs	r3, r4
 80114f2:	2201      	movs	r2, #1
 80114f4:	3b08      	subs	r3, #8
 80114f6:	685b      	ldr	r3, [r3, #4]
 80114f8:	4393      	bics	r3, r2
 80114fa:	9a04      	ldr	r2, [sp, #16]
 80114fc:	18d3      	adds	r3, r2, r3
 80114fe:	0002      	movs	r2, r0
 8011500:	3a08      	subs	r2, #8
 8011502:	4293      	cmp	r3, r2
 8011504:	d105      	bne.n	8011512 <_realloc_r+0x2d2>
 8011506:	685e      	ldr	r6, [r3, #4]
 8011508:	2303      	movs	r3, #3
 801150a:	439e      	bics	r6, r3
 801150c:	9b03      	ldr	r3, [sp, #12]
 801150e:	18f6      	adds	r6, r6, r3
 8011510:	e6fb      	b.n	801130a <_realloc_r+0xca>
 8011512:	9a03      	ldr	r2, [sp, #12]
 8011514:	3a04      	subs	r2, #4
 8011516:	2a24      	cmp	r2, #36	; 0x24
 8011518:	d829      	bhi.n	801156e <_realloc_r+0x32e>
 801151a:	0003      	movs	r3, r0
 801151c:	0021      	movs	r1, r4
 801151e:	2a13      	cmp	r2, #19
 8011520:	d908      	bls.n	8011534 <_realloc_r+0x2f4>
 8011522:	6823      	ldr	r3, [r4, #0]
 8011524:	6003      	str	r3, [r0, #0]
 8011526:	6863      	ldr	r3, [r4, #4]
 8011528:	6043      	str	r3, [r0, #4]
 801152a:	2a1b      	cmp	r2, #27
 801152c:	d80d      	bhi.n	801154a <_realloc_r+0x30a>
 801152e:	0003      	movs	r3, r0
 8011530:	3108      	adds	r1, #8
 8011532:	3308      	adds	r3, #8
 8011534:	680a      	ldr	r2, [r1, #0]
 8011536:	601a      	str	r2, [r3, #0]
 8011538:	684a      	ldr	r2, [r1, #4]
 801153a:	605a      	str	r2, [r3, #4]
 801153c:	688a      	ldr	r2, [r1, #8]
 801153e:	609a      	str	r2, [r3, #8]
 8011540:	0021      	movs	r1, r4
 8011542:	9801      	ldr	r0, [sp, #4]
 8011544:	f7fb f89e 	bl	800c684 <_free_r>
 8011548:	e742      	b.n	80113d0 <_realloc_r+0x190>
 801154a:	68a3      	ldr	r3, [r4, #8]
 801154c:	6083      	str	r3, [r0, #8]
 801154e:	68e3      	ldr	r3, [r4, #12]
 8011550:	60c3      	str	r3, [r0, #12]
 8011552:	2a24      	cmp	r2, #36	; 0x24
 8011554:	d003      	beq.n	801155e <_realloc_r+0x31e>
 8011556:	0003      	movs	r3, r0
 8011558:	3110      	adds	r1, #16
 801155a:	3310      	adds	r3, #16
 801155c:	e7ea      	b.n	8011534 <_realloc_r+0x2f4>
 801155e:	6923      	ldr	r3, [r4, #16]
 8011560:	3118      	adds	r1, #24
 8011562:	6103      	str	r3, [r0, #16]
 8011564:	0003      	movs	r3, r0
 8011566:	6962      	ldr	r2, [r4, #20]
 8011568:	3318      	adds	r3, #24
 801156a:	6142      	str	r2, [r0, #20]
 801156c:	e7e2      	b.n	8011534 <_realloc_r+0x2f4>
 801156e:	0021      	movs	r1, r4
 8011570:	f001 fafd 	bl	8012b6e <memmove>
 8011574:	e7e4      	b.n	8011540 <_realloc_r+0x300>
 8011576:	9e03      	ldr	r6, [sp, #12]
 8011578:	e6c7      	b.n	801130a <_realloc_r+0xca>
 801157a:	9902      	ldr	r1, [sp, #8]
 801157c:	4306      	orrs	r6, r0
 801157e:	604e      	str	r6, [r1, #4]
 8011580:	6851      	ldr	r1, [r2, #4]
 8011582:	430b      	orrs	r3, r1
 8011584:	6053      	str	r3, [r2, #4]
 8011586:	e6da      	b.n	801133e <_realloc_r+0xfe>
 8011588:	2000002c 	.word	0x2000002c

0801158c <_strtoul_l.constprop.0>:
 801158c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801158e:	b087      	sub	sp, #28
 8011590:	9202      	str	r2, [sp, #8]
 8011592:	4a3e      	ldr	r2, [pc, #248]	; (801168c <_strtoul_l.constprop.0+0x100>)
 8011594:	001e      	movs	r6, r3
 8011596:	9101      	str	r1, [sp, #4]
 8011598:	000b      	movs	r3, r1
 801159a:	4694      	mov	ip, r2
 801159c:	2108      	movs	r1, #8
 801159e:	9005      	str	r0, [sp, #20]
 80115a0:	001a      	movs	r2, r3
 80115a2:	4660      	mov	r0, ip
 80115a4:	7814      	ldrb	r4, [r2, #0]
 80115a6:	3301      	adds	r3, #1
 80115a8:	5d00      	ldrb	r0, [r0, r4]
 80115aa:	001d      	movs	r5, r3
 80115ac:	0007      	movs	r7, r0
 80115ae:	400f      	ands	r7, r1
 80115b0:	4208      	tst	r0, r1
 80115b2:	d1f5      	bne.n	80115a0 <_strtoul_l.constprop.0+0x14>
 80115b4:	2c2d      	cmp	r4, #45	; 0x2d
 80115b6:	d13d      	bne.n	8011634 <_strtoul_l.constprop.0+0xa8>
 80115b8:	2701      	movs	r7, #1
 80115ba:	781c      	ldrb	r4, [r3, #0]
 80115bc:	1c95      	adds	r5, r2, #2
 80115be:	2e00      	cmp	r6, #0
 80115c0:	d05f      	beq.n	8011682 <_strtoul_l.constprop.0+0xf6>
 80115c2:	2e10      	cmp	r6, #16
 80115c4:	d109      	bne.n	80115da <_strtoul_l.constprop.0+0x4e>
 80115c6:	2c30      	cmp	r4, #48	; 0x30
 80115c8:	d107      	bne.n	80115da <_strtoul_l.constprop.0+0x4e>
 80115ca:	2220      	movs	r2, #32
 80115cc:	782b      	ldrb	r3, [r5, #0]
 80115ce:	4393      	bics	r3, r2
 80115d0:	2b58      	cmp	r3, #88	; 0x58
 80115d2:	d151      	bne.n	8011678 <_strtoul_l.constprop.0+0xec>
 80115d4:	2610      	movs	r6, #16
 80115d6:	786c      	ldrb	r4, [r5, #1]
 80115d8:	3502      	adds	r5, #2
 80115da:	2001      	movs	r0, #1
 80115dc:	0031      	movs	r1, r6
 80115de:	4240      	negs	r0, r0
 80115e0:	f7ee fdac 	bl	800013c <__udivsi3>
 80115e4:	9003      	str	r0, [sp, #12]
 80115e6:	2001      	movs	r0, #1
 80115e8:	0031      	movs	r1, r6
 80115ea:	4240      	negs	r0, r0
 80115ec:	f7ee fe2c 	bl	8000248 <__aeabi_uidivmod>
 80115f0:	2300      	movs	r3, #0
 80115f2:	2201      	movs	r2, #1
 80115f4:	9104      	str	r1, [sp, #16]
 80115f6:	2101      	movs	r1, #1
 80115f8:	0018      	movs	r0, r3
 80115fa:	4694      	mov	ip, r2
 80115fc:	4249      	negs	r1, r1
 80115fe:	0022      	movs	r2, r4
 8011600:	3a30      	subs	r2, #48	; 0x30
 8011602:	2a09      	cmp	r2, #9
 8011604:	d903      	bls.n	801160e <_strtoul_l.constprop.0+0x82>
 8011606:	3a11      	subs	r2, #17
 8011608:	2a19      	cmp	r2, #25
 801160a:	d818      	bhi.n	801163e <_strtoul_l.constprop.0+0xb2>
 801160c:	320a      	adds	r2, #10
 801160e:	4296      	cmp	r6, r2
 8011610:	dd19      	ble.n	8011646 <_strtoul_l.constprop.0+0xba>
 8011612:	1c5c      	adds	r4, r3, #1
 8011614:	d00b      	beq.n	801162e <_strtoul_l.constprop.0+0xa2>
 8011616:	9c03      	ldr	r4, [sp, #12]
 8011618:	000b      	movs	r3, r1
 801161a:	4284      	cmp	r4, r0
 801161c:	d307      	bcc.n	801162e <_strtoul_l.constprop.0+0xa2>
 801161e:	d103      	bne.n	8011628 <_strtoul_l.constprop.0+0x9c>
 8011620:	9c04      	ldr	r4, [sp, #16]
 8011622:	000b      	movs	r3, r1
 8011624:	4294      	cmp	r4, r2
 8011626:	db02      	blt.n	801162e <_strtoul_l.constprop.0+0xa2>
 8011628:	4663      	mov	r3, ip
 801162a:	4370      	muls	r0, r6
 801162c:	1810      	adds	r0, r2, r0
 801162e:	782c      	ldrb	r4, [r5, #0]
 8011630:	3501      	adds	r5, #1
 8011632:	e7e4      	b.n	80115fe <_strtoul_l.constprop.0+0x72>
 8011634:	2c2b      	cmp	r4, #43	; 0x2b
 8011636:	d1c2      	bne.n	80115be <_strtoul_l.constprop.0+0x32>
 8011638:	781c      	ldrb	r4, [r3, #0]
 801163a:	1c95      	adds	r5, r2, #2
 801163c:	e7bf      	b.n	80115be <_strtoul_l.constprop.0+0x32>
 801163e:	0022      	movs	r2, r4
 8011640:	3a61      	subs	r2, #97	; 0x61
 8011642:	2a19      	cmp	r2, #25
 8011644:	d9e2      	bls.n	801160c <_strtoul_l.constprop.0+0x80>
 8011646:	1c5a      	adds	r2, r3, #1
 8011648:	d108      	bne.n	801165c <_strtoul_l.constprop.0+0xd0>
 801164a:	2222      	movs	r2, #34	; 0x22
 801164c:	9905      	ldr	r1, [sp, #20]
 801164e:	0018      	movs	r0, r3
 8011650:	600a      	str	r2, [r1, #0]
 8011652:	9a02      	ldr	r2, [sp, #8]
 8011654:	2a00      	cmp	r2, #0
 8011656:	d109      	bne.n	801166c <_strtoul_l.constprop.0+0xe0>
 8011658:	b007      	add	sp, #28
 801165a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801165c:	2f00      	cmp	r7, #0
 801165e:	d000      	beq.n	8011662 <_strtoul_l.constprop.0+0xd6>
 8011660:	4240      	negs	r0, r0
 8011662:	9a02      	ldr	r2, [sp, #8]
 8011664:	2a00      	cmp	r2, #0
 8011666:	d0f7      	beq.n	8011658 <_strtoul_l.constprop.0+0xcc>
 8011668:	2b00      	cmp	r3, #0
 801166a:	d001      	beq.n	8011670 <_strtoul_l.constprop.0+0xe4>
 801166c:	1e6b      	subs	r3, r5, #1
 801166e:	9301      	str	r3, [sp, #4]
 8011670:	9b02      	ldr	r3, [sp, #8]
 8011672:	9a01      	ldr	r2, [sp, #4]
 8011674:	601a      	str	r2, [r3, #0]
 8011676:	e7ef      	b.n	8011658 <_strtoul_l.constprop.0+0xcc>
 8011678:	2430      	movs	r4, #48	; 0x30
 801167a:	2e00      	cmp	r6, #0
 801167c:	d1ad      	bne.n	80115da <_strtoul_l.constprop.0+0x4e>
 801167e:	3608      	adds	r6, #8
 8011680:	e7ab      	b.n	80115da <_strtoul_l.constprop.0+0x4e>
 8011682:	2c30      	cmp	r4, #48	; 0x30
 8011684:	d0a1      	beq.n	80115ca <_strtoul_l.constprop.0+0x3e>
 8011686:	260a      	movs	r6, #10
 8011688:	e7a7      	b.n	80115da <_strtoul_l.constprop.0+0x4e>
 801168a:	46c0      	nop			; (mov r8, r8)
 801168c:	08014941 	.word	0x08014941

08011690 <_strtoul_r>:
 8011690:	b510      	push	{r4, lr}
 8011692:	f7ff ff7b 	bl	801158c <_strtoul_l.constprop.0>
 8011696:	bd10      	pop	{r4, pc}

08011698 <_strtoll_l.constprop.0>:
 8011698:	b5f0      	push	{r4, r5, r6, r7, lr}
 801169a:	b08d      	sub	sp, #52	; 0x34
 801169c:	9203      	str	r2, [sp, #12]
 801169e:	4a53      	ldr	r2, [pc, #332]	; (80117ec <_strtoll_l.constprop.0+0x154>)
 80116a0:	001e      	movs	r6, r3
 80116a2:	9102      	str	r1, [sp, #8]
 80116a4:	000b      	movs	r3, r1
 80116a6:	4694      	mov	ip, r2
 80116a8:	2108      	movs	r1, #8
 80116aa:	900a      	str	r0, [sp, #40]	; 0x28
 80116ac:	001a      	movs	r2, r3
 80116ae:	4660      	mov	r0, ip
 80116b0:	7814      	ldrb	r4, [r2, #0]
 80116b2:	3301      	adds	r3, #1
 80116b4:	5d00      	ldrb	r0, [r0, r4]
 80116b6:	001d      	movs	r5, r3
 80116b8:	0007      	movs	r7, r0
 80116ba:	400f      	ands	r7, r1
 80116bc:	4208      	tst	r0, r1
 80116be:	d1f5      	bne.n	80116ac <_strtoll_l.constprop.0+0x14>
 80116c0:	2c2d      	cmp	r4, #45	; 0x2d
 80116c2:	d153      	bne.n	801176c <_strtoll_l.constprop.0+0xd4>
 80116c4:	781c      	ldrb	r4, [r3, #0]
 80116c6:	2301      	movs	r3, #1
 80116c8:	1c95      	adds	r5, r2, #2
 80116ca:	9301      	str	r3, [sp, #4]
 80116cc:	2e00      	cmp	r6, #0
 80116ce:	d100      	bne.n	80116d2 <_strtoll_l.constprop.0+0x3a>
 80116d0:	e086      	b.n	80117e0 <_strtoll_l.constprop.0+0x148>
 80116d2:	2e10      	cmp	r6, #16
 80116d4:	d10a      	bne.n	80116ec <_strtoll_l.constprop.0+0x54>
 80116d6:	2c30      	cmp	r4, #48	; 0x30
 80116d8:	d108      	bne.n	80116ec <_strtoll_l.constprop.0+0x54>
 80116da:	2220      	movs	r2, #32
 80116dc:	782b      	ldrb	r3, [r5, #0]
 80116de:	4393      	bics	r3, r2
 80116e0:	2b58      	cmp	r3, #88	; 0x58
 80116e2:	d000      	beq.n	80116e6 <_strtoll_l.constprop.0+0x4e>
 80116e4:	e076      	b.n	80117d4 <_strtoll_l.constprop.0+0x13c>
 80116e6:	2610      	movs	r6, #16
 80116e8:	786c      	ldrb	r4, [r5, #1]
 80116ea:	3502      	adds	r5, #2
 80116ec:	2001      	movs	r0, #1
 80116ee:	2300      	movs	r3, #0
 80116f0:	493f      	ldr	r1, [pc, #252]	; (80117f0 <_strtoll_l.constprop.0+0x158>)
 80116f2:	9a01      	ldr	r2, [sp, #4]
 80116f4:	4240      	negs	r0, r0
 80116f6:	1812      	adds	r2, r2, r0
 80116f8:	414b      	adcs	r3, r1
 80116fa:	9204      	str	r2, [sp, #16]
 80116fc:	9305      	str	r3, [sp, #20]
 80116fe:	9804      	ldr	r0, [sp, #16]
 8011700:	9905      	ldr	r1, [sp, #20]
 8011702:	17f3      	asrs	r3, r6, #31
 8011704:	0032      	movs	r2, r6
 8011706:	930b      	str	r3, [sp, #44]	; 0x2c
 8011708:	f7ee fecc 	bl	80004a4 <__aeabi_uldivmod>
 801170c:	2300      	movs	r3, #0
 801170e:	000f      	movs	r7, r1
 8011710:	9008      	str	r0, [sp, #32]
 8011712:	2100      	movs	r1, #0
 8011714:	2000      	movs	r0, #0
 8011716:	9209      	str	r2, [sp, #36]	; 0x24
 8011718:	0022      	movs	r2, r4
 801171a:	3a30      	subs	r2, #48	; 0x30
 801171c:	2a09      	cmp	r2, #9
 801171e:	d82b      	bhi.n	8011778 <_strtoll_l.constprop.0+0xe0>
 8011720:	0014      	movs	r4, r2
 8011722:	42a6      	cmp	r6, r4
 8011724:	dd37      	ble.n	8011796 <_strtoll_l.constprop.0+0xfe>
 8011726:	1c5a      	adds	r2, r3, #1
 8011728:	d01d      	beq.n	8011766 <_strtoll_l.constprop.0+0xce>
 801172a:	42b9      	cmp	r1, r7
 801172c:	d830      	bhi.n	8011790 <_strtoll_l.constprop.0+0xf8>
 801172e:	d102      	bne.n	8011736 <_strtoll_l.constprop.0+0x9e>
 8011730:	9b08      	ldr	r3, [sp, #32]
 8011732:	4298      	cmp	r0, r3
 8011734:	d82c      	bhi.n	8011790 <_strtoll_l.constprop.0+0xf8>
 8011736:	9b08      	ldr	r3, [sp, #32]
 8011738:	4283      	cmp	r3, r0
 801173a:	d106      	bne.n	801174a <_strtoll_l.constprop.0+0xb2>
 801173c:	428f      	cmp	r7, r1
 801173e:	d104      	bne.n	801174a <_strtoll_l.constprop.0+0xb2>
 8011740:	2301      	movs	r3, #1
 8011742:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011744:	425b      	negs	r3, r3
 8011746:	42a2      	cmp	r2, r4
 8011748:	db0d      	blt.n	8011766 <_strtoll_l.constprop.0+0xce>
 801174a:	000b      	movs	r3, r1
 801174c:	0002      	movs	r2, r0
 801174e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011750:	0030      	movs	r0, r6
 8011752:	f7ee fec7 	bl	80004e4 <__aeabi_lmul>
 8011756:	17e3      	asrs	r3, r4, #31
 8011758:	9406      	str	r4, [sp, #24]
 801175a:	9307      	str	r3, [sp, #28]
 801175c:	9b06      	ldr	r3, [sp, #24]
 801175e:	9c07      	ldr	r4, [sp, #28]
 8011760:	18c0      	adds	r0, r0, r3
 8011762:	4161      	adcs	r1, r4
 8011764:	2301      	movs	r3, #1
 8011766:	782c      	ldrb	r4, [r5, #0]
 8011768:	3501      	adds	r5, #1
 801176a:	e7d5      	b.n	8011718 <_strtoll_l.constprop.0+0x80>
 801176c:	9701      	str	r7, [sp, #4]
 801176e:	2c2b      	cmp	r4, #43	; 0x2b
 8011770:	d1ac      	bne.n	80116cc <_strtoll_l.constprop.0+0x34>
 8011772:	781c      	ldrb	r4, [r3, #0]
 8011774:	1c95      	adds	r5, r2, #2
 8011776:	e7a9      	b.n	80116cc <_strtoll_l.constprop.0+0x34>
 8011778:	0022      	movs	r2, r4
 801177a:	3a41      	subs	r2, #65	; 0x41
 801177c:	2a19      	cmp	r2, #25
 801177e:	d801      	bhi.n	8011784 <_strtoll_l.constprop.0+0xec>
 8011780:	3c37      	subs	r4, #55	; 0x37
 8011782:	e7ce      	b.n	8011722 <_strtoll_l.constprop.0+0x8a>
 8011784:	0022      	movs	r2, r4
 8011786:	3a61      	subs	r2, #97	; 0x61
 8011788:	2a19      	cmp	r2, #25
 801178a:	d804      	bhi.n	8011796 <_strtoll_l.constprop.0+0xfe>
 801178c:	3c57      	subs	r4, #87	; 0x57
 801178e:	e7c8      	b.n	8011722 <_strtoll_l.constprop.0+0x8a>
 8011790:	2301      	movs	r3, #1
 8011792:	425b      	negs	r3, r3
 8011794:	e7e7      	b.n	8011766 <_strtoll_l.constprop.0+0xce>
 8011796:	1c5a      	adds	r2, r3, #1
 8011798:	d109      	bne.n	80117ae <_strtoll_l.constprop.0+0x116>
 801179a:	9804      	ldr	r0, [sp, #16]
 801179c:	9905      	ldr	r1, [sp, #20]
 801179e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117a0:	3323      	adds	r3, #35	; 0x23
 80117a2:	6013      	str	r3, [r2, #0]
 80117a4:	9b03      	ldr	r3, [sp, #12]
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	d10e      	bne.n	80117c8 <_strtoll_l.constprop.0+0x130>
 80117aa:	b00d      	add	sp, #52	; 0x34
 80117ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117ae:	9a01      	ldr	r2, [sp, #4]
 80117b0:	2a00      	cmp	r2, #0
 80117b2:	d004      	beq.n	80117be <_strtoll_l.constprop.0+0x126>
 80117b4:	0006      	movs	r6, r0
 80117b6:	000f      	movs	r7, r1
 80117b8:	2100      	movs	r1, #0
 80117ba:	4270      	negs	r0, r6
 80117bc:	41b9      	sbcs	r1, r7
 80117be:	9a03      	ldr	r2, [sp, #12]
 80117c0:	2a00      	cmp	r2, #0
 80117c2:	d0f2      	beq.n	80117aa <_strtoll_l.constprop.0+0x112>
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d001      	beq.n	80117cc <_strtoll_l.constprop.0+0x134>
 80117c8:	1e6b      	subs	r3, r5, #1
 80117ca:	9302      	str	r3, [sp, #8]
 80117cc:	9b03      	ldr	r3, [sp, #12]
 80117ce:	9a02      	ldr	r2, [sp, #8]
 80117d0:	601a      	str	r2, [r3, #0]
 80117d2:	e7ea      	b.n	80117aa <_strtoll_l.constprop.0+0x112>
 80117d4:	2430      	movs	r4, #48	; 0x30
 80117d6:	2e00      	cmp	r6, #0
 80117d8:	d000      	beq.n	80117dc <_strtoll_l.constprop.0+0x144>
 80117da:	e787      	b.n	80116ec <_strtoll_l.constprop.0+0x54>
 80117dc:	3608      	adds	r6, #8
 80117de:	e785      	b.n	80116ec <_strtoll_l.constprop.0+0x54>
 80117e0:	2c30      	cmp	r4, #48	; 0x30
 80117e2:	d100      	bne.n	80117e6 <_strtoll_l.constprop.0+0x14e>
 80117e4:	e779      	b.n	80116da <_strtoll_l.constprop.0+0x42>
 80117e6:	260a      	movs	r6, #10
 80117e8:	e780      	b.n	80116ec <_strtoll_l.constprop.0+0x54>
 80117ea:	46c0      	nop			; (mov r8, r8)
 80117ec:	08014941 	.word	0x08014941
 80117f0:	7fffffff 	.word	0x7fffffff

080117f4 <_strtoll_r>:
 80117f4:	b510      	push	{r4, lr}
 80117f6:	f7ff ff4f 	bl	8011698 <_strtoll_l.constprop.0>
 80117fa:	bd10      	pop	{r4, pc}

080117fc <_strtoull_l.constprop.0>:
 80117fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80117fe:	b08b      	sub	sp, #44	; 0x2c
 8011800:	9202      	str	r2, [sp, #8]
 8011802:	4a54      	ldr	r2, [pc, #336]	; (8011954 <_strtoull_l.constprop.0+0x158>)
 8011804:	001e      	movs	r6, r3
 8011806:	9101      	str	r1, [sp, #4]
 8011808:	000b      	movs	r3, r1
 801180a:	4694      	mov	ip, r2
 801180c:	2108      	movs	r1, #8
 801180e:	9009      	str	r0, [sp, #36]	; 0x24
 8011810:	001a      	movs	r2, r3
 8011812:	4660      	mov	r0, ip
 8011814:	7814      	ldrb	r4, [r2, #0]
 8011816:	3301      	adds	r3, #1
 8011818:	5d00      	ldrb	r0, [r0, r4]
 801181a:	001d      	movs	r5, r3
 801181c:	0007      	movs	r7, r0
 801181e:	400f      	ands	r7, r1
 8011820:	4208      	tst	r0, r1
 8011822:	d1f5      	bne.n	8011810 <_strtoull_l.constprop.0+0x14>
 8011824:	2c2d      	cmp	r4, #45	; 0x2d
 8011826:	d154      	bne.n	80118d2 <_strtoull_l.constprop.0+0xd6>
 8011828:	781c      	ldrb	r4, [r3, #0]
 801182a:	2301      	movs	r3, #1
 801182c:	1c95      	adds	r5, r2, #2
 801182e:	9306      	str	r3, [sp, #24]
 8011830:	2e00      	cmp	r6, #0
 8011832:	d100      	bne.n	8011836 <_strtoull_l.constprop.0+0x3a>
 8011834:	e088      	b.n	8011948 <_strtoull_l.constprop.0+0x14c>
 8011836:	2e10      	cmp	r6, #16
 8011838:	d10a      	bne.n	8011850 <_strtoull_l.constprop.0+0x54>
 801183a:	2c30      	cmp	r4, #48	; 0x30
 801183c:	d108      	bne.n	8011850 <_strtoull_l.constprop.0+0x54>
 801183e:	2220      	movs	r2, #32
 8011840:	782b      	ldrb	r3, [r5, #0]
 8011842:	4393      	bics	r3, r2
 8011844:	2b58      	cmp	r3, #88	; 0x58
 8011846:	d000      	beq.n	801184a <_strtoull_l.constprop.0+0x4e>
 8011848:	e078      	b.n	801193c <_strtoull_l.constprop.0+0x140>
 801184a:	2610      	movs	r6, #16
 801184c:	786c      	ldrb	r4, [r5, #1]
 801184e:	3502      	adds	r5, #2
 8011850:	17f7      	asrs	r7, r6, #31
 8011852:	0032      	movs	r2, r6
 8011854:	003b      	movs	r3, r7
 8011856:	2001      	movs	r0, #1
 8011858:	4240      	negs	r0, r0
 801185a:	17c1      	asrs	r1, r0, #31
 801185c:	f7ee fe22 	bl	80004a4 <__aeabi_uldivmod>
 8011860:	0032      	movs	r2, r6
 8011862:	9007      	str	r0, [sp, #28]
 8011864:	9103      	str	r1, [sp, #12]
 8011866:	003b      	movs	r3, r7
 8011868:	2001      	movs	r0, #1
 801186a:	4240      	negs	r0, r0
 801186c:	17c1      	asrs	r1, r0, #31
 801186e:	f7ee fe19 	bl	80004a4 <__aeabi_uldivmod>
 8011872:	2300      	movs	r3, #0
 8011874:	2000      	movs	r0, #0
 8011876:	2100      	movs	r1, #0
 8011878:	9208      	str	r2, [sp, #32]
 801187a:	0022      	movs	r2, r4
 801187c:	3a30      	subs	r2, #48	; 0x30
 801187e:	2a09      	cmp	r2, #9
 8011880:	d82d      	bhi.n	80118de <_strtoull_l.constprop.0+0xe2>
 8011882:	0014      	movs	r4, r2
 8011884:	42a6      	cmp	r6, r4
 8011886:	dd39      	ble.n	80118fc <_strtoull_l.constprop.0+0x100>
 8011888:	1c5a      	adds	r2, r3, #1
 801188a:	d01f      	beq.n	80118cc <_strtoull_l.constprop.0+0xd0>
 801188c:	9b03      	ldr	r3, [sp, #12]
 801188e:	4299      	cmp	r1, r3
 8011890:	d831      	bhi.n	80118f6 <_strtoull_l.constprop.0+0xfa>
 8011892:	d102      	bne.n	801189a <_strtoull_l.constprop.0+0x9e>
 8011894:	9b07      	ldr	r3, [sp, #28]
 8011896:	4298      	cmp	r0, r3
 8011898:	d82d      	bhi.n	80118f6 <_strtoull_l.constprop.0+0xfa>
 801189a:	9b07      	ldr	r3, [sp, #28]
 801189c:	4283      	cmp	r3, r0
 801189e:	d107      	bne.n	80118b0 <_strtoull_l.constprop.0+0xb4>
 80118a0:	9b03      	ldr	r3, [sp, #12]
 80118a2:	428b      	cmp	r3, r1
 80118a4:	d104      	bne.n	80118b0 <_strtoull_l.constprop.0+0xb4>
 80118a6:	2301      	movs	r3, #1
 80118a8:	9a08      	ldr	r2, [sp, #32]
 80118aa:	425b      	negs	r3, r3
 80118ac:	42a2      	cmp	r2, r4
 80118ae:	db0d      	blt.n	80118cc <_strtoull_l.constprop.0+0xd0>
 80118b0:	000b      	movs	r3, r1
 80118b2:	0002      	movs	r2, r0
 80118b4:	0039      	movs	r1, r7
 80118b6:	0030      	movs	r0, r6
 80118b8:	f7ee fe14 	bl	80004e4 <__aeabi_lmul>
 80118bc:	17e3      	asrs	r3, r4, #31
 80118be:	9404      	str	r4, [sp, #16]
 80118c0:	9305      	str	r3, [sp, #20]
 80118c2:	9b04      	ldr	r3, [sp, #16]
 80118c4:	9c05      	ldr	r4, [sp, #20]
 80118c6:	18c0      	adds	r0, r0, r3
 80118c8:	4161      	adcs	r1, r4
 80118ca:	2301      	movs	r3, #1
 80118cc:	782c      	ldrb	r4, [r5, #0]
 80118ce:	3501      	adds	r5, #1
 80118d0:	e7d3      	b.n	801187a <_strtoull_l.constprop.0+0x7e>
 80118d2:	9706      	str	r7, [sp, #24]
 80118d4:	2c2b      	cmp	r4, #43	; 0x2b
 80118d6:	d1ab      	bne.n	8011830 <_strtoull_l.constprop.0+0x34>
 80118d8:	781c      	ldrb	r4, [r3, #0]
 80118da:	1c95      	adds	r5, r2, #2
 80118dc:	e7a8      	b.n	8011830 <_strtoull_l.constprop.0+0x34>
 80118de:	0022      	movs	r2, r4
 80118e0:	3a41      	subs	r2, #65	; 0x41
 80118e2:	2a19      	cmp	r2, #25
 80118e4:	d801      	bhi.n	80118ea <_strtoull_l.constprop.0+0xee>
 80118e6:	3c37      	subs	r4, #55	; 0x37
 80118e8:	e7cc      	b.n	8011884 <_strtoull_l.constprop.0+0x88>
 80118ea:	0022      	movs	r2, r4
 80118ec:	3a61      	subs	r2, #97	; 0x61
 80118ee:	2a19      	cmp	r2, #25
 80118f0:	d804      	bhi.n	80118fc <_strtoull_l.constprop.0+0x100>
 80118f2:	3c57      	subs	r4, #87	; 0x57
 80118f4:	e7c6      	b.n	8011884 <_strtoull_l.constprop.0+0x88>
 80118f6:	2301      	movs	r3, #1
 80118f8:	425b      	negs	r3, r3
 80118fa:	e7e7      	b.n	80118cc <_strtoull_l.constprop.0+0xd0>
 80118fc:	1c5a      	adds	r2, r3, #1
 80118fe:	d10a      	bne.n	8011916 <_strtoull_l.constprop.0+0x11a>
 8011900:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011902:	3323      	adds	r3, #35	; 0x23
 8011904:	6013      	str	r3, [r2, #0]
 8011906:	9b02      	ldr	r3, [sp, #8]
 8011908:	2001      	movs	r0, #1
 801190a:	4240      	negs	r0, r0
 801190c:	17c1      	asrs	r1, r0, #31
 801190e:	2b00      	cmp	r3, #0
 8011910:	d10e      	bne.n	8011930 <_strtoull_l.constprop.0+0x134>
 8011912:	b00b      	add	sp, #44	; 0x2c
 8011914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011916:	9a06      	ldr	r2, [sp, #24]
 8011918:	2a00      	cmp	r2, #0
 801191a:	d004      	beq.n	8011926 <_strtoull_l.constprop.0+0x12a>
 801191c:	0006      	movs	r6, r0
 801191e:	000f      	movs	r7, r1
 8011920:	2100      	movs	r1, #0
 8011922:	4270      	negs	r0, r6
 8011924:	41b9      	sbcs	r1, r7
 8011926:	9a02      	ldr	r2, [sp, #8]
 8011928:	2a00      	cmp	r2, #0
 801192a:	d0f2      	beq.n	8011912 <_strtoull_l.constprop.0+0x116>
 801192c:	2b00      	cmp	r3, #0
 801192e:	d001      	beq.n	8011934 <_strtoull_l.constprop.0+0x138>
 8011930:	1e6b      	subs	r3, r5, #1
 8011932:	9301      	str	r3, [sp, #4]
 8011934:	9b02      	ldr	r3, [sp, #8]
 8011936:	9a01      	ldr	r2, [sp, #4]
 8011938:	601a      	str	r2, [r3, #0]
 801193a:	e7ea      	b.n	8011912 <_strtoull_l.constprop.0+0x116>
 801193c:	2430      	movs	r4, #48	; 0x30
 801193e:	2e00      	cmp	r6, #0
 8011940:	d000      	beq.n	8011944 <_strtoull_l.constprop.0+0x148>
 8011942:	e785      	b.n	8011850 <_strtoull_l.constprop.0+0x54>
 8011944:	3608      	adds	r6, #8
 8011946:	e783      	b.n	8011850 <_strtoull_l.constprop.0+0x54>
 8011948:	2c30      	cmp	r4, #48	; 0x30
 801194a:	d100      	bne.n	801194e <_strtoull_l.constprop.0+0x152>
 801194c:	e777      	b.n	801183e <_strtoull_l.constprop.0+0x42>
 801194e:	260a      	movs	r6, #10
 8011950:	e77e      	b.n	8011850 <_strtoull_l.constprop.0+0x54>
 8011952:	46c0      	nop			; (mov r8, r8)
 8011954:	08014941 	.word	0x08014941

08011958 <_strtoull_r>:
 8011958:	b510      	push	{r4, lr}
 801195a:	f7ff ff4f 	bl	80117fc <_strtoull_l.constprop.0>
 801195e:	bd10      	pop	{r4, pc}

08011960 <_mbrtowc_r>:
 8011960:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011962:	0004      	movs	r4, r0
 8011964:	0010      	movs	r0, r2
 8011966:	4a0b      	ldr	r2, [pc, #44]	; (8011994 <_mbrtowc_r+0x34>)
 8011968:	9d06      	ldr	r5, [sp, #24]
 801196a:	32e4      	adds	r2, #228	; 0xe4
 801196c:	6816      	ldr	r6, [r2, #0]
 801196e:	2800      	cmp	r0, #0
 8011970:	d10c      	bne.n	801198c <_mbrtowc_r+0x2c>
 8011972:	2301      	movs	r3, #1
 8011974:	0001      	movs	r1, r0
 8011976:	4a08      	ldr	r2, [pc, #32]	; (8011998 <_mbrtowc_r+0x38>)
 8011978:	9500      	str	r5, [sp, #0]
 801197a:	0020      	movs	r0, r4
 801197c:	47b0      	blx	r6
 801197e:	1c43      	adds	r3, r0, #1
 8011980:	d103      	bne.n	801198a <_mbrtowc_r+0x2a>
 8011982:	2300      	movs	r3, #0
 8011984:	602b      	str	r3, [r5, #0]
 8011986:	338a      	adds	r3, #138	; 0x8a
 8011988:	6023      	str	r3, [r4, #0]
 801198a:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 801198c:	0002      	movs	r2, r0
 801198e:	9500      	str	r5, [sp, #0]
 8011990:	e7f3      	b.n	801197a <_mbrtowc_r+0x1a>
 8011992:	46c0      	nop			; (mov r8, r8)
 8011994:	20000448 	.word	0x20000448
 8011998:	08014ccb 	.word	0x08014ccb

0801199c <iswspace>:
 801199c:	b510      	push	{r4, lr}
 801199e:	2100      	movs	r1, #0
 80119a0:	f000 f802 	bl	80119a8 <iswspace_l>
 80119a4:	bd10      	pop	{r4, pc}
	...

080119a8 <iswspace_l>:
 80119a8:	0003      	movs	r3, r0
 80119aa:	2000      	movs	r0, #0
 80119ac:	2bff      	cmp	r3, #255	; 0xff
 80119ae:	d803      	bhi.n	80119b8 <iswspace_l+0x10>
 80119b0:	4a02      	ldr	r2, [pc, #8]	; (80119bc <iswspace_l+0x14>)
 80119b2:	5cd0      	ldrb	r0, [r2, r3]
 80119b4:	2308      	movs	r3, #8
 80119b6:	4018      	ands	r0, r3
 80119b8:	4770      	bx	lr
 80119ba:	46c0      	nop			; (mov r8, r8)
 80119bc:	08014941 	.word	0x08014941

080119c0 <fiprintf>:
 80119c0:	b40e      	push	{r1, r2, r3}
 80119c2:	b517      	push	{r0, r1, r2, r4, lr}
 80119c4:	4c05      	ldr	r4, [pc, #20]	; (80119dc <fiprintf+0x1c>)
 80119c6:	ab05      	add	r3, sp, #20
 80119c8:	cb04      	ldmia	r3!, {r2}
 80119ca:	0001      	movs	r1, r0
 80119cc:	6820      	ldr	r0, [r4, #0]
 80119ce:	9301      	str	r3, [sp, #4]
 80119d0:	f000 f954 	bl	8011c7c <_vfiprintf_r>
 80119d4:	bc1e      	pop	{r1, r2, r3, r4}
 80119d6:	bc08      	pop	{r3}
 80119d8:	b003      	add	sp, #12
 80119da:	4718      	bx	r3
 80119dc:	200006d8 	.word	0x200006d8

080119e0 <__ssprint_r>:
 80119e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119e2:	6813      	ldr	r3, [r2, #0]
 80119e4:	b087      	sub	sp, #28
 80119e6:	0017      	movs	r7, r2
 80119e8:	9303      	str	r3, [sp, #12]
 80119ea:	6893      	ldr	r3, [r2, #8]
 80119ec:	2200      	movs	r2, #0
 80119ee:	000c      	movs	r4, r1
 80119f0:	9005      	str	r0, [sp, #20]
 80119f2:	9202      	str	r2, [sp, #8]
 80119f4:	9201      	str	r2, [sp, #4]
 80119f6:	4293      	cmp	r3, r2
 80119f8:	d10d      	bne.n	8011a16 <__ssprint_r+0x36>
 80119fa:	2000      	movs	r0, #0
 80119fc:	2300      	movs	r3, #0
 80119fe:	607b      	str	r3, [r7, #4]
 8011a00:	b007      	add	sp, #28
 8011a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a04:	9b03      	ldr	r3, [sp, #12]
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	9302      	str	r3, [sp, #8]
 8011a0a:	9b03      	ldr	r3, [sp, #12]
 8011a0c:	685b      	ldr	r3, [r3, #4]
 8011a0e:	9301      	str	r3, [sp, #4]
 8011a10:	9b03      	ldr	r3, [sp, #12]
 8011a12:	3308      	adds	r3, #8
 8011a14:	9303      	str	r3, [sp, #12]
 8011a16:	9a01      	ldr	r2, [sp, #4]
 8011a18:	68a6      	ldr	r6, [r4, #8]
 8011a1a:	6823      	ldr	r3, [r4, #0]
 8011a1c:	2a00      	cmp	r2, #0
 8011a1e:	d0f1      	beq.n	8011a04 <__ssprint_r+0x24>
 8011a20:	42b2      	cmp	r2, r6
 8011a22:	d32e      	bcc.n	8011a82 <__ssprint_r+0xa2>
 8011a24:	2190      	movs	r1, #144	; 0x90
 8011a26:	89a2      	ldrh	r2, [r4, #12]
 8011a28:	00c9      	lsls	r1, r1, #3
 8011a2a:	420a      	tst	r2, r1
 8011a2c:	d029      	beq.n	8011a82 <__ssprint_r+0xa2>
 8011a2e:	2003      	movs	r0, #3
 8011a30:	6921      	ldr	r1, [r4, #16]
 8011a32:	1a5b      	subs	r3, r3, r1
 8011a34:	9304      	str	r3, [sp, #16]
 8011a36:	6963      	ldr	r3, [r4, #20]
 8011a38:	4343      	muls	r3, r0
 8011a3a:	0fdd      	lsrs	r5, r3, #31
 8011a3c:	18ed      	adds	r5, r5, r3
 8011a3e:	9b04      	ldr	r3, [sp, #16]
 8011a40:	9801      	ldr	r0, [sp, #4]
 8011a42:	3301      	adds	r3, #1
 8011a44:	181b      	adds	r3, r3, r0
 8011a46:	106d      	asrs	r5, r5, #1
 8011a48:	42ab      	cmp	r3, r5
 8011a4a:	d900      	bls.n	8011a4e <__ssprint_r+0x6e>
 8011a4c:	001d      	movs	r5, r3
 8011a4e:	0552      	lsls	r2, r2, #21
 8011a50:	d532      	bpl.n	8011ab8 <__ssprint_r+0xd8>
 8011a52:	0029      	movs	r1, r5
 8011a54:	9805      	ldr	r0, [sp, #20]
 8011a56:	f7f9 fa35 	bl	800aec4 <_malloc_r>
 8011a5a:	1e06      	subs	r6, r0, #0
 8011a5c:	d036      	beq.n	8011acc <__ssprint_r+0xec>
 8011a5e:	9a04      	ldr	r2, [sp, #16]
 8011a60:	6921      	ldr	r1, [r4, #16]
 8011a62:	f7fa fd94 	bl	800c58e <memcpy>
 8011a66:	89a2      	ldrh	r2, [r4, #12]
 8011a68:	4b1e      	ldr	r3, [pc, #120]	; (8011ae4 <__ssprint_r+0x104>)
 8011a6a:	401a      	ands	r2, r3
 8011a6c:	2380      	movs	r3, #128	; 0x80
 8011a6e:	4313      	orrs	r3, r2
 8011a70:	81a3      	strh	r3, [r4, #12]
 8011a72:	9b04      	ldr	r3, [sp, #16]
 8011a74:	6126      	str	r6, [r4, #16]
 8011a76:	18f6      	adds	r6, r6, r3
 8011a78:	6026      	str	r6, [r4, #0]
 8011a7a:	6165      	str	r5, [r4, #20]
 8011a7c:	9e01      	ldr	r6, [sp, #4]
 8011a7e:	1aed      	subs	r5, r5, r3
 8011a80:	60a5      	str	r5, [r4, #8]
 8011a82:	9b01      	ldr	r3, [sp, #4]
 8011a84:	429e      	cmp	r6, r3
 8011a86:	d900      	bls.n	8011a8a <__ssprint_r+0xaa>
 8011a88:	001e      	movs	r6, r3
 8011a8a:	0032      	movs	r2, r6
 8011a8c:	9902      	ldr	r1, [sp, #8]
 8011a8e:	6820      	ldr	r0, [r4, #0]
 8011a90:	f001 f86d 	bl	8012b6e <memmove>
 8011a94:	9a01      	ldr	r2, [sp, #4]
 8011a96:	68a3      	ldr	r3, [r4, #8]
 8011a98:	4694      	mov	ip, r2
 8011a9a:	1b9b      	subs	r3, r3, r6
 8011a9c:	60a3      	str	r3, [r4, #8]
 8011a9e:	6823      	ldr	r3, [r4, #0]
 8011aa0:	199b      	adds	r3, r3, r6
 8011aa2:	6023      	str	r3, [r4, #0]
 8011aa4:	9b02      	ldr	r3, [sp, #8]
 8011aa6:	4463      	add	r3, ip
 8011aa8:	9302      	str	r3, [sp, #8]
 8011aaa:	68bb      	ldr	r3, [r7, #8]
 8011aac:	1a9b      	subs	r3, r3, r2
 8011aae:	60bb      	str	r3, [r7, #8]
 8011ab0:	d0a3      	beq.n	80119fa <__ssprint_r+0x1a>
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	9301      	str	r3, [sp, #4]
 8011ab6:	e7ae      	b.n	8011a16 <__ssprint_r+0x36>
 8011ab8:	002a      	movs	r2, r5
 8011aba:	9805      	ldr	r0, [sp, #20]
 8011abc:	f7ff fbc0 	bl	8011240 <_realloc_r>
 8011ac0:	1e06      	subs	r6, r0, #0
 8011ac2:	d1d6      	bne.n	8011a72 <__ssprint_r+0x92>
 8011ac4:	6921      	ldr	r1, [r4, #16]
 8011ac6:	9805      	ldr	r0, [sp, #20]
 8011ac8:	f7fa fddc 	bl	800c684 <_free_r>
 8011acc:	230c      	movs	r3, #12
 8011ace:	9a05      	ldr	r2, [sp, #20]
 8011ad0:	2001      	movs	r0, #1
 8011ad2:	6013      	str	r3, [r2, #0]
 8011ad4:	89a2      	ldrh	r2, [r4, #12]
 8011ad6:	3334      	adds	r3, #52	; 0x34
 8011ad8:	4313      	orrs	r3, r2
 8011ada:	81a3      	strh	r3, [r4, #12]
 8011adc:	2300      	movs	r3, #0
 8011ade:	4240      	negs	r0, r0
 8011ae0:	60bb      	str	r3, [r7, #8]
 8011ae2:	e78b      	b.n	80119fc <__ssprint_r+0x1c>
 8011ae4:	fffffb7f 	.word	0xfffffb7f

08011ae8 <_sungetc_r>:
 8011ae8:	b570      	push	{r4, r5, r6, lr}
 8011aea:	0014      	movs	r4, r2
 8011aec:	1c4b      	adds	r3, r1, #1
 8011aee:	d103      	bne.n	8011af8 <_sungetc_r+0x10>
 8011af0:	2501      	movs	r5, #1
 8011af2:	426d      	negs	r5, r5
 8011af4:	0028      	movs	r0, r5
 8011af6:	bd70      	pop	{r4, r5, r6, pc}
 8011af8:	8993      	ldrh	r3, [r2, #12]
 8011afa:	2220      	movs	r2, #32
 8011afc:	4393      	bics	r3, r2
 8011afe:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011b00:	81a3      	strh	r3, [r4, #12]
 8011b02:	b2ce      	uxtb	r6, r1
 8011b04:	6863      	ldr	r3, [r4, #4]
 8011b06:	b2cd      	uxtb	r5, r1
 8011b08:	2a00      	cmp	r2, #0
 8011b0a:	d010      	beq.n	8011b2e <_sungetc_r+0x46>
 8011b0c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8011b0e:	429a      	cmp	r2, r3
 8011b10:	dd07      	ble.n	8011b22 <_sungetc_r+0x3a>
 8011b12:	6823      	ldr	r3, [r4, #0]
 8011b14:	3b01      	subs	r3, #1
 8011b16:	6023      	str	r3, [r4, #0]
 8011b18:	701e      	strb	r6, [r3, #0]
 8011b1a:	6863      	ldr	r3, [r4, #4]
 8011b1c:	3301      	adds	r3, #1
 8011b1e:	6063      	str	r3, [r4, #4]
 8011b20:	e7e8      	b.n	8011af4 <_sungetc_r+0xc>
 8011b22:	0021      	movs	r1, r4
 8011b24:	f000 ff1a 	bl	801295c <__submore>
 8011b28:	2800      	cmp	r0, #0
 8011b2a:	d0f2      	beq.n	8011b12 <_sungetc_r+0x2a>
 8011b2c:	e7e0      	b.n	8011af0 <_sungetc_r+0x8>
 8011b2e:	6921      	ldr	r1, [r4, #16]
 8011b30:	6822      	ldr	r2, [r4, #0]
 8011b32:	2900      	cmp	r1, #0
 8011b34:	d007      	beq.n	8011b46 <_sungetc_r+0x5e>
 8011b36:	4291      	cmp	r1, r2
 8011b38:	d205      	bcs.n	8011b46 <_sungetc_r+0x5e>
 8011b3a:	1e51      	subs	r1, r2, #1
 8011b3c:	7808      	ldrb	r0, [r1, #0]
 8011b3e:	42a8      	cmp	r0, r5
 8011b40:	d101      	bne.n	8011b46 <_sungetc_r+0x5e>
 8011b42:	6021      	str	r1, [r4, #0]
 8011b44:	e7ea      	b.n	8011b1c <_sungetc_r+0x34>
 8011b46:	63e3      	str	r3, [r4, #60]	; 0x3c
 8011b48:	0023      	movs	r3, r4
 8011b4a:	3340      	adds	r3, #64	; 0x40
 8011b4c:	6323      	str	r3, [r4, #48]	; 0x30
 8011b4e:	2303      	movs	r3, #3
 8011b50:	6363      	str	r3, [r4, #52]	; 0x34
 8011b52:	0023      	movs	r3, r4
 8011b54:	3342      	adds	r3, #66	; 0x42
 8011b56:	63a2      	str	r2, [r4, #56]	; 0x38
 8011b58:	701e      	strb	r6, [r3, #0]
 8011b5a:	6023      	str	r3, [r4, #0]
 8011b5c:	2301      	movs	r3, #1
 8011b5e:	e7de      	b.n	8011b1e <_sungetc_r+0x36>

08011b60 <__ssrefill_r>:
 8011b60:	b510      	push	{r4, lr}
 8011b62:	000c      	movs	r4, r1
 8011b64:	6b09      	ldr	r1, [r1, #48]	; 0x30
 8011b66:	2900      	cmp	r1, #0
 8011b68:	d00e      	beq.n	8011b88 <__ssrefill_r+0x28>
 8011b6a:	0023      	movs	r3, r4
 8011b6c:	3340      	adds	r3, #64	; 0x40
 8011b6e:	4299      	cmp	r1, r3
 8011b70:	d001      	beq.n	8011b76 <__ssrefill_r+0x16>
 8011b72:	f7fa fd87 	bl	800c684 <_free_r>
 8011b76:	2000      	movs	r0, #0
 8011b78:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8011b7a:	6320      	str	r0, [r4, #48]	; 0x30
 8011b7c:	6063      	str	r3, [r4, #4]
 8011b7e:	4283      	cmp	r3, r0
 8011b80:	d002      	beq.n	8011b88 <__ssrefill_r+0x28>
 8011b82:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011b84:	6023      	str	r3, [r4, #0]
 8011b86:	bd10      	pop	{r4, pc}
 8011b88:	6923      	ldr	r3, [r4, #16]
 8011b8a:	2001      	movs	r0, #1
 8011b8c:	6023      	str	r3, [r4, #0]
 8011b8e:	2300      	movs	r3, #0
 8011b90:	89a2      	ldrh	r2, [r4, #12]
 8011b92:	6063      	str	r3, [r4, #4]
 8011b94:	3320      	adds	r3, #32
 8011b96:	4313      	orrs	r3, r2
 8011b98:	81a3      	strh	r3, [r4, #12]
 8011b9a:	4240      	negs	r0, r0
 8011b9c:	e7f3      	b.n	8011b86 <__ssrefill_r+0x26>

08011b9e <_sfread_r>:
 8011b9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011ba0:	0014      	movs	r4, r2
 8011ba2:	435c      	muls	r4, r3
 8011ba4:	b087      	sub	sp, #28
 8011ba6:	1e26      	subs	r6, r4, #0
 8011ba8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011baa:	9005      	str	r0, [sp, #20]
 8011bac:	9101      	str	r1, [sp, #4]
 8011bae:	9202      	str	r2, [sp, #8]
 8011bb0:	9303      	str	r3, [sp, #12]
 8011bb2:	d11e      	bne.n	8011bf2 <_sfread_r+0x54>
 8011bb4:	0020      	movs	r0, r4
 8011bb6:	b007      	add	sp, #28
 8011bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bba:	003a      	movs	r2, r7
 8011bbc:	9801      	ldr	r0, [sp, #4]
 8011bbe:	f7fa fce6 	bl	800c58e <memcpy>
 8011bc2:	682b      	ldr	r3, [r5, #0]
 8011bc4:	0029      	movs	r1, r5
 8011bc6:	19db      	adds	r3, r3, r7
 8011bc8:	602b      	str	r3, [r5, #0]
 8011bca:	2300      	movs	r3, #0
 8011bcc:	606b      	str	r3, [r5, #4]
 8011bce:	9b01      	ldr	r3, [sp, #4]
 8011bd0:	9805      	ldr	r0, [sp, #20]
 8011bd2:	19db      	adds	r3, r3, r7
 8011bd4:	9301      	str	r3, [sp, #4]
 8011bd6:	1bf3      	subs	r3, r6, r7
 8011bd8:	9304      	str	r3, [sp, #16]
 8011bda:	f7ff ffc1 	bl	8011b60 <__ssrefill_r>
 8011bde:	2800      	cmp	r0, #0
 8011be0:	d006      	beq.n	8011bf0 <_sfread_r+0x52>
 8011be2:	193c      	adds	r4, r7, r4
 8011be4:	1ba0      	subs	r0, r4, r6
 8011be6:	9902      	ldr	r1, [sp, #8]
 8011be8:	f7ee faa8 	bl	800013c <__udivsi3>
 8011bec:	0004      	movs	r4, r0
 8011bee:	e7e1      	b.n	8011bb4 <_sfread_r+0x16>
 8011bf0:	9e04      	ldr	r6, [sp, #16]
 8011bf2:	686f      	ldr	r7, [r5, #4]
 8011bf4:	6829      	ldr	r1, [r5, #0]
 8011bf6:	42b7      	cmp	r7, r6
 8011bf8:	d3df      	bcc.n	8011bba <_sfread_r+0x1c>
 8011bfa:	0032      	movs	r2, r6
 8011bfc:	9801      	ldr	r0, [sp, #4]
 8011bfe:	f7fa fcc6 	bl	800c58e <memcpy>
 8011c02:	686b      	ldr	r3, [r5, #4]
 8011c04:	9c03      	ldr	r4, [sp, #12]
 8011c06:	1b9b      	subs	r3, r3, r6
 8011c08:	606b      	str	r3, [r5, #4]
 8011c0a:	682b      	ldr	r3, [r5, #0]
 8011c0c:	199b      	adds	r3, r3, r6
 8011c0e:	602b      	str	r3, [r5, #0]
 8011c10:	e7d0      	b.n	8011bb4 <_sfread_r+0x16>

08011c12 <__sprint_r>:
 8011c12:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c14:	6893      	ldr	r3, [r2, #8]
 8011c16:	b085      	sub	sp, #20
 8011c18:	9001      	str	r0, [sp, #4]
 8011c1a:	000d      	movs	r5, r1
 8011c1c:	0014      	movs	r4, r2
 8011c1e:	1e18      	subs	r0, r3, #0
 8011c20:	d018      	beq.n	8011c54 <__sprint_r+0x42>
 8011c22:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8011c24:	049b      	lsls	r3, r3, #18
 8011c26:	d524      	bpl.n	8011c72 <__sprint_r+0x60>
 8011c28:	6817      	ldr	r7, [r2, #0]
 8011c2a:	2600      	movs	r6, #0
 8011c2c:	683b      	ldr	r3, [r7, #0]
 8011c2e:	9302      	str	r3, [sp, #8]
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	9300      	str	r3, [sp, #0]
 8011c34:	089b      	lsrs	r3, r3, #2
 8011c36:	9303      	str	r3, [sp, #12]
 8011c38:	9b03      	ldr	r3, [sp, #12]
 8011c3a:	42b3      	cmp	r3, r6
 8011c3c:	dc0e      	bgt.n	8011c5c <__sprint_r+0x4a>
 8011c3e:	2203      	movs	r2, #3
 8011c40:	9b00      	ldr	r3, [sp, #0]
 8011c42:	68a0      	ldr	r0, [r4, #8]
 8011c44:	4393      	bics	r3, r2
 8011c46:	1ac0      	subs	r0, r0, r3
 8011c48:	60a0      	str	r0, [r4, #8]
 8011c4a:	3708      	adds	r7, #8
 8011c4c:	2800      	cmp	r0, #0
 8011c4e:	d1ec      	bne.n	8011c2a <__sprint_r+0x18>
 8011c50:	2300      	movs	r3, #0
 8011c52:	60a3      	str	r3, [r4, #8]
 8011c54:	2300      	movs	r3, #0
 8011c56:	6063      	str	r3, [r4, #4]
 8011c58:	b005      	add	sp, #20
 8011c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c5c:	9902      	ldr	r1, [sp, #8]
 8011c5e:	00b3      	lsls	r3, r6, #2
 8011c60:	58c9      	ldr	r1, [r1, r3]
 8011c62:	002a      	movs	r2, r5
 8011c64:	9801      	ldr	r0, [sp, #4]
 8011c66:	f000 ff59 	bl	8012b1c <_fputwc_r>
 8011c6a:	1c43      	adds	r3, r0, #1
 8011c6c:	d0f0      	beq.n	8011c50 <__sprint_r+0x3e>
 8011c6e:	3601      	adds	r6, #1
 8011c70:	e7e2      	b.n	8011c38 <__sprint_r+0x26>
 8011c72:	9801      	ldr	r0, [sp, #4]
 8011c74:	f000 fd14 	bl	80126a0 <__sfvwrite_r>
 8011c78:	e7ea      	b.n	8011c50 <__sprint_r+0x3e>
	...

08011c7c <_vfiprintf_r>:
 8011c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c7e:	b0c1      	sub	sp, #260	; 0x104
 8011c80:	001c      	movs	r4, r3
 8011c82:	001f      	movs	r7, r3
 8011c84:	9006      	str	r0, [sp, #24]
 8011c86:	9103      	str	r1, [sp, #12]
 8011c88:	9207      	str	r2, [sp, #28]
 8011c8a:	2800      	cmp	r0, #0
 8011c8c:	d004      	beq.n	8011c98 <_vfiprintf_r+0x1c>
 8011c8e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d101      	bne.n	8011c98 <_vfiprintf_r+0x1c>
 8011c94:	f7fa fa98 	bl	800c1c8 <__sinit>
 8011c98:	9b03      	ldr	r3, [sp, #12]
 8011c9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011c9c:	07db      	lsls	r3, r3, #31
 8011c9e:	d407      	bmi.n	8011cb0 <_vfiprintf_r+0x34>
 8011ca0:	9b03      	ldr	r3, [sp, #12]
 8011ca2:	899b      	ldrh	r3, [r3, #12]
 8011ca4:	059b      	lsls	r3, r3, #22
 8011ca6:	d403      	bmi.n	8011cb0 <_vfiprintf_r+0x34>
 8011ca8:	9b03      	ldr	r3, [sp, #12]
 8011caa:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011cac:	f7fa fc62 	bl	800c574 <__retarget_lock_acquire_recursive>
 8011cb0:	9b03      	ldr	r3, [sp, #12]
 8011cb2:	220c      	movs	r2, #12
 8011cb4:	5e9a      	ldrsh	r2, [r3, r2]
 8011cb6:	2380      	movs	r3, #128	; 0x80
 8011cb8:	019b      	lsls	r3, r3, #6
 8011cba:	421a      	tst	r2, r3
 8011cbc:	d107      	bne.n	8011cce <_vfiprintf_r+0x52>
 8011cbe:	4313      	orrs	r3, r2
 8011cc0:	9a03      	ldr	r2, [sp, #12]
 8011cc2:	8193      	strh	r3, [r2, #12]
 8011cc4:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011cc6:	4aa3      	ldr	r2, [pc, #652]	; (8011f54 <_vfiprintf_r+0x2d8>)
 8011cc8:	4013      	ands	r3, r2
 8011cca:	9a03      	ldr	r2, [sp, #12]
 8011ccc:	6653      	str	r3, [r2, #100]	; 0x64
 8011cce:	9b03      	ldr	r3, [sp, #12]
 8011cd0:	899b      	ldrh	r3, [r3, #12]
 8011cd2:	071b      	lsls	r3, r3, #28
 8011cd4:	d503      	bpl.n	8011cde <_vfiprintf_r+0x62>
 8011cd6:	9b03      	ldr	r3, [sp, #12]
 8011cd8:	691b      	ldr	r3, [r3, #16]
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d118      	bne.n	8011d10 <_vfiprintf_r+0x94>
 8011cde:	9903      	ldr	r1, [sp, #12]
 8011ce0:	9806      	ldr	r0, [sp, #24]
 8011ce2:	f000 fe79 	bl	80129d8 <__swsetup_r>
 8011ce6:	2800      	cmp	r0, #0
 8011ce8:	d012      	beq.n	8011d10 <_vfiprintf_r+0x94>
 8011cea:	9b03      	ldr	r3, [sp, #12]
 8011cec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011cee:	07db      	lsls	r3, r3, #31
 8011cf0:	d505      	bpl.n	8011cfe <_vfiprintf_r+0x82>
 8011cf2:	2301      	movs	r3, #1
 8011cf4:	425b      	negs	r3, r3
 8011cf6:	9308      	str	r3, [sp, #32]
 8011cf8:	9808      	ldr	r0, [sp, #32]
 8011cfa:	b041      	add	sp, #260	; 0x104
 8011cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cfe:	9b03      	ldr	r3, [sp, #12]
 8011d00:	899b      	ldrh	r3, [r3, #12]
 8011d02:	059b      	lsls	r3, r3, #22
 8011d04:	d4f5      	bmi.n	8011cf2 <_vfiprintf_r+0x76>
 8011d06:	9b03      	ldr	r3, [sp, #12]
 8011d08:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011d0a:	f7fa fc34 	bl	800c576 <__retarget_lock_release_recursive>
 8011d0e:	e7f0      	b.n	8011cf2 <_vfiprintf_r+0x76>
 8011d10:	221a      	movs	r2, #26
 8011d12:	9b03      	ldr	r3, [sp, #12]
 8011d14:	899b      	ldrh	r3, [r3, #12]
 8011d16:	401a      	ands	r2, r3
 8011d18:	2a0a      	cmp	r2, #10
 8011d1a:	d116      	bne.n	8011d4a <_vfiprintf_r+0xce>
 8011d1c:	9a03      	ldr	r2, [sp, #12]
 8011d1e:	210e      	movs	r1, #14
 8011d20:	5e52      	ldrsh	r2, [r2, r1]
 8011d22:	2a00      	cmp	r2, #0
 8011d24:	db11      	blt.n	8011d4a <_vfiprintf_r+0xce>
 8011d26:	9a03      	ldr	r2, [sp, #12]
 8011d28:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8011d2a:	07d2      	lsls	r2, r2, #31
 8011d2c:	d405      	bmi.n	8011d3a <_vfiprintf_r+0xbe>
 8011d2e:	059b      	lsls	r3, r3, #22
 8011d30:	d403      	bmi.n	8011d3a <_vfiprintf_r+0xbe>
 8011d32:	9b03      	ldr	r3, [sp, #12]
 8011d34:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011d36:	f7fa fc1e 	bl	800c576 <__retarget_lock_release_recursive>
 8011d3a:	0023      	movs	r3, r4
 8011d3c:	9a07      	ldr	r2, [sp, #28]
 8011d3e:	9903      	ldr	r1, [sp, #12]
 8011d40:	9806      	ldr	r0, [sp, #24]
 8011d42:	f000 fc69 	bl	8012618 <__sbprintf>
 8011d46:	9008      	str	r0, [sp, #32]
 8011d48:	e7d6      	b.n	8011cf8 <_vfiprintf_r+0x7c>
 8011d4a:	2300      	movs	r3, #0
 8011d4c:	ad17      	add	r5, sp, #92	; 0x5c
 8011d4e:	9514      	str	r5, [sp, #80]	; 0x50
 8011d50:	9316      	str	r3, [sp, #88]	; 0x58
 8011d52:	9315      	str	r3, [sp, #84]	; 0x54
 8011d54:	930c      	str	r3, [sp, #48]	; 0x30
 8011d56:	930d      	str	r3, [sp, #52]	; 0x34
 8011d58:	930e      	str	r3, [sp, #56]	; 0x38
 8011d5a:	930f      	str	r3, [sp, #60]	; 0x3c
 8011d5c:	9308      	str	r3, [sp, #32]
 8011d5e:	9c07      	ldr	r4, [sp, #28]
 8011d60:	7823      	ldrb	r3, [r4, #0]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d002      	beq.n	8011d6c <_vfiprintf_r+0xf0>
 8011d66:	2b25      	cmp	r3, #37	; 0x25
 8011d68:	d000      	beq.n	8011d6c <_vfiprintf_r+0xf0>
 8011d6a:	e08d      	b.n	8011e88 <_vfiprintf_r+0x20c>
 8011d6c:	9b07      	ldr	r3, [sp, #28]
 8011d6e:	1ae6      	subs	r6, r4, r3
 8011d70:	429c      	cmp	r4, r3
 8011d72:	d016      	beq.n	8011da2 <_vfiprintf_r+0x126>
 8011d74:	602b      	str	r3, [r5, #0]
 8011d76:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011d78:	606e      	str	r6, [r5, #4]
 8011d7a:	199b      	adds	r3, r3, r6
 8011d7c:	9316      	str	r3, [sp, #88]	; 0x58
 8011d7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011d80:	3508      	adds	r5, #8
 8011d82:	3301      	adds	r3, #1
 8011d84:	9315      	str	r3, [sp, #84]	; 0x54
 8011d86:	2b07      	cmp	r3, #7
 8011d88:	dd08      	ble.n	8011d9c <_vfiprintf_r+0x120>
 8011d8a:	9903      	ldr	r1, [sp, #12]
 8011d8c:	9806      	ldr	r0, [sp, #24]
 8011d8e:	aa14      	add	r2, sp, #80	; 0x50
 8011d90:	f7ff ff3f 	bl	8011c12 <__sprint_r>
 8011d94:	2800      	cmp	r0, #0
 8011d96:	d000      	beq.n	8011d9a <_vfiprintf_r+0x11e>
 8011d98:	e3d9      	b.n	801254e <_vfiprintf_r+0x8d2>
 8011d9a:	ad17      	add	r5, sp, #92	; 0x5c
 8011d9c:	9b08      	ldr	r3, [sp, #32]
 8011d9e:	199b      	adds	r3, r3, r6
 8011da0:	9308      	str	r3, [sp, #32]
 8011da2:	7823      	ldrb	r3, [r4, #0]
 8011da4:	2b00      	cmp	r3, #0
 8011da6:	d101      	bne.n	8011dac <_vfiprintf_r+0x130>
 8011da8:	f000 fbf6 	bl	8012598 <_vfiprintf_r+0x91c>
 8011dac:	2200      	movs	r2, #0
 8011dae:	a912      	add	r1, sp, #72	; 0x48
 8011db0:	70ca      	strb	r2, [r1, #3]
 8011db2:	2101      	movs	r1, #1
 8011db4:	1c63      	adds	r3, r4, #1
 8011db6:	0014      	movs	r4, r2
 8011db8:	4249      	negs	r1, r1
 8011dba:	9105      	str	r1, [sp, #20]
 8011dbc:	9209      	str	r2, [sp, #36]	; 0x24
 8011dbe:	1c5a      	adds	r2, r3, #1
 8011dc0:	781b      	ldrb	r3, [r3, #0]
 8011dc2:	9207      	str	r2, [sp, #28]
 8011dc4:	0018      	movs	r0, r3
 8011dc6:	3820      	subs	r0, #32
 8011dc8:	285a      	cmp	r0, #90	; 0x5a
 8011dca:	d900      	bls.n	8011dce <_vfiprintf_r+0x152>
 8011dcc:	e362      	b.n	8012494 <_vfiprintf_r+0x818>
 8011dce:	f7ee f9ab 	bl	8000128 <__gnu_thumb1_case_uhi>
 8011dd2:	0078      	.short	0x0078
 8011dd4:	03610361 	.word	0x03610361
 8011dd8:	03610081 	.word	0x03610081
 8011ddc:	03610361 	.word	0x03610361
 8011de0:	0361005d 	.word	0x0361005d
 8011de4:	00830361 	.word	0x00830361
 8011de8:	0361008b 	.word	0x0361008b
 8011dec:	008f0089 	.word	0x008f0089
 8011df0:	00ad0361 	.word	0x00ad0361
 8011df4:	00af00af 	.word	0x00af00af
 8011df8:	00af00af 	.word	0x00af00af
 8011dfc:	00af00af 	.word	0x00af00af
 8011e00:	00af00af 	.word	0x00af00af
 8011e04:	036100af 	.word	0x036100af
 8011e08:	03610361 	.word	0x03610361
 8011e0c:	03610361 	.word	0x03610361
 8011e10:	03610361 	.word	0x03610361
 8011e14:	03610361 	.word	0x03610361
 8011e18:	00e600da 	.word	0x00e600da
 8011e1c:	03610361 	.word	0x03610361
 8011e20:	03610361 	.word	0x03610361
 8011e24:	03610361 	.word	0x03610361
 8011e28:	03610361 	.word	0x03610361
 8011e2c:	03610361 	.word	0x03610361
 8011e30:	03610143 	.word	0x03610143
 8011e34:	03610361 	.word	0x03610361
 8011e38:	03610182 	.word	0x03610182
 8011e3c:	0361027c 	.word	0x0361027c
 8011e40:	02ae0361 	.word	0x02ae0361
 8011e44:	03610361 	.word	0x03610361
 8011e48:	03610361 	.word	0x03610361
 8011e4c:	03610361 	.word	0x03610361
 8011e50:	03610361 	.word	0x03610361
 8011e54:	03610361 	.word	0x03610361
 8011e58:	00e800da 	.word	0x00e800da
 8011e5c:	03610361 	.word	0x03610361
 8011e60:	00c30361 	.word	0x00c30361
 8011e64:	00d600e8 	.word	0x00d600e8
 8011e68:	00cf0361 	.word	0x00cf0361
 8011e6c:	01260361 	.word	0x01260361
 8011e70:	01740145 	.word	0x01740145
 8011e74:	036100d6 	.word	0x036100d6
 8011e78:	007f0182 	.word	0x007f0182
 8011e7c:	0361027e 	.word	0x0361027e
 8011e80:	02cd0361 	.word	0x02cd0361
 8011e84:	007f0361 	.word	0x007f0361
 8011e88:	3401      	adds	r4, #1
 8011e8a:	e769      	b.n	8011d60 <_vfiprintf_r+0xe4>
 8011e8c:	9806      	ldr	r0, [sp, #24]
 8011e8e:	f7fe fa47 	bl	8010320 <_localeconv_r>
 8011e92:	6843      	ldr	r3, [r0, #4]
 8011e94:	0018      	movs	r0, r3
 8011e96:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e98:	f7ee f934 	bl	8000104 <strlen>
 8011e9c:	900e      	str	r0, [sp, #56]	; 0x38
 8011e9e:	9806      	ldr	r0, [sp, #24]
 8011ea0:	f7fe fa3e 	bl	8010320 <_localeconv_r>
 8011ea4:	6883      	ldr	r3, [r0, #8]
 8011ea6:	930d      	str	r3, [sp, #52]	; 0x34
 8011ea8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d010      	beq.n	8011ed0 <_vfiprintf_r+0x254>
 8011eae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d00d      	beq.n	8011ed0 <_vfiprintf_r+0x254>
 8011eb4:	781b      	ldrb	r3, [r3, #0]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d00a      	beq.n	8011ed0 <_vfiprintf_r+0x254>
 8011eba:	2380      	movs	r3, #128	; 0x80
 8011ebc:	00db      	lsls	r3, r3, #3
 8011ebe:	431c      	orrs	r4, r3
 8011ec0:	e006      	b.n	8011ed0 <_vfiprintf_r+0x254>
 8011ec2:	ab12      	add	r3, sp, #72	; 0x48
 8011ec4:	78da      	ldrb	r2, [r3, #3]
 8011ec6:	3303      	adds	r3, #3
 8011ec8:	2a00      	cmp	r2, #0
 8011eca:	d101      	bne.n	8011ed0 <_vfiprintf_r+0x254>
 8011ecc:	3220      	adds	r2, #32
 8011ece:	701a      	strb	r2, [r3, #0]
 8011ed0:	9b07      	ldr	r3, [sp, #28]
 8011ed2:	e774      	b.n	8011dbe <_vfiprintf_r+0x142>
 8011ed4:	2301      	movs	r3, #1
 8011ed6:	e7f2      	b.n	8011ebe <_vfiprintf_r+0x242>
 8011ed8:	cf08      	ldmia	r7!, {r3}
 8011eda:	9309      	str	r3, [sp, #36]	; 0x24
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	daf7      	bge.n	8011ed0 <_vfiprintf_r+0x254>
 8011ee0:	425b      	negs	r3, r3
 8011ee2:	9309      	str	r3, [sp, #36]	; 0x24
 8011ee4:	2304      	movs	r3, #4
 8011ee6:	e7ea      	b.n	8011ebe <_vfiprintf_r+0x242>
 8011ee8:	222b      	movs	r2, #43	; 0x2b
 8011eea:	ab12      	add	r3, sp, #72	; 0x48
 8011eec:	70da      	strb	r2, [r3, #3]
 8011eee:	e7ef      	b.n	8011ed0 <_vfiprintf_r+0x254>
 8011ef0:	9b07      	ldr	r3, [sp, #28]
 8011ef2:	1c5a      	adds	r2, r3, #1
 8011ef4:	781b      	ldrb	r3, [r3, #0]
 8011ef6:	2b2a      	cmp	r3, #42	; 0x2a
 8011ef8:	d00f      	beq.n	8011f1a <_vfiprintf_r+0x29e>
 8011efa:	2100      	movs	r1, #0
 8011efc:	9105      	str	r1, [sp, #20]
 8011efe:	0019      	movs	r1, r3
 8011f00:	3930      	subs	r1, #48	; 0x30
 8011f02:	9207      	str	r2, [sp, #28]
 8011f04:	2909      	cmp	r1, #9
 8011f06:	d900      	bls.n	8011f0a <_vfiprintf_r+0x28e>
 8011f08:	e75c      	b.n	8011dc4 <_vfiprintf_r+0x148>
 8011f0a:	200a      	movs	r0, #10
 8011f0c:	9b05      	ldr	r3, [sp, #20]
 8011f0e:	4343      	muls	r3, r0
 8011f10:	185b      	adds	r3, r3, r1
 8011f12:	9305      	str	r3, [sp, #20]
 8011f14:	7813      	ldrb	r3, [r2, #0]
 8011f16:	3201      	adds	r2, #1
 8011f18:	e7f1      	b.n	8011efe <_vfiprintf_r+0x282>
 8011f1a:	cf08      	ldmia	r7!, {r3}
 8011f1c:	9305      	str	r3, [sp, #20]
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	da02      	bge.n	8011f28 <_vfiprintf_r+0x2ac>
 8011f22:	2301      	movs	r3, #1
 8011f24:	425b      	negs	r3, r3
 8011f26:	9305      	str	r3, [sp, #20]
 8011f28:	9207      	str	r2, [sp, #28]
 8011f2a:	e7d1      	b.n	8011ed0 <_vfiprintf_r+0x254>
 8011f2c:	2380      	movs	r3, #128	; 0x80
 8011f2e:	e7c6      	b.n	8011ebe <_vfiprintf_r+0x242>
 8011f30:	2100      	movs	r1, #0
 8011f32:	9a07      	ldr	r2, [sp, #28]
 8011f34:	9109      	str	r1, [sp, #36]	; 0x24
 8011f36:	200a      	movs	r0, #10
 8011f38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011f3a:	3b30      	subs	r3, #48	; 0x30
 8011f3c:	4341      	muls	r1, r0
 8011f3e:	185b      	adds	r3, r3, r1
 8011f40:	9309      	str	r3, [sp, #36]	; 0x24
 8011f42:	0013      	movs	r3, r2
 8011f44:	781b      	ldrb	r3, [r3, #0]
 8011f46:	3201      	adds	r2, #1
 8011f48:	0019      	movs	r1, r3
 8011f4a:	3930      	subs	r1, #48	; 0x30
 8011f4c:	9207      	str	r2, [sp, #28]
 8011f4e:	2909      	cmp	r1, #9
 8011f50:	d9f1      	bls.n	8011f36 <_vfiprintf_r+0x2ba>
 8011f52:	e737      	b.n	8011dc4 <_vfiprintf_r+0x148>
 8011f54:	ffffdfff 	.word	0xffffdfff
 8011f58:	9b07      	ldr	r3, [sp, #28]
 8011f5a:	781b      	ldrb	r3, [r3, #0]
 8011f5c:	2b68      	cmp	r3, #104	; 0x68
 8011f5e:	d105      	bne.n	8011f6c <_vfiprintf_r+0x2f0>
 8011f60:	9b07      	ldr	r3, [sp, #28]
 8011f62:	3301      	adds	r3, #1
 8011f64:	9307      	str	r3, [sp, #28]
 8011f66:	2380      	movs	r3, #128	; 0x80
 8011f68:	009b      	lsls	r3, r3, #2
 8011f6a:	e7a8      	b.n	8011ebe <_vfiprintf_r+0x242>
 8011f6c:	2340      	movs	r3, #64	; 0x40
 8011f6e:	e7a6      	b.n	8011ebe <_vfiprintf_r+0x242>
 8011f70:	9b07      	ldr	r3, [sp, #28]
 8011f72:	781b      	ldrb	r3, [r3, #0]
 8011f74:	2b6c      	cmp	r3, #108	; 0x6c
 8011f76:	d104      	bne.n	8011f82 <_vfiprintf_r+0x306>
 8011f78:	9b07      	ldr	r3, [sp, #28]
 8011f7a:	3301      	adds	r3, #1
 8011f7c:	9307      	str	r3, [sp, #28]
 8011f7e:	2320      	movs	r3, #32
 8011f80:	e79d      	b.n	8011ebe <_vfiprintf_r+0x242>
 8011f82:	2310      	movs	r3, #16
 8011f84:	e79b      	b.n	8011ebe <_vfiprintf_r+0x242>
 8011f86:	003a      	movs	r2, r7
 8011f88:	ca08      	ldmia	r2!, {r3}
 8011f8a:	ae27      	add	r6, sp, #156	; 0x9c
 8011f8c:	7033      	strb	r3, [r6, #0]
 8011f8e:	2300      	movs	r3, #0
 8011f90:	9204      	str	r2, [sp, #16]
 8011f92:	aa12      	add	r2, sp, #72	; 0x48
 8011f94:	70d3      	strb	r3, [r2, #3]
 8011f96:	2201      	movs	r2, #1
 8011f98:	930b      	str	r3, [sp, #44]	; 0x2c
 8011f9a:	9205      	str	r2, [sp, #20]
 8011f9c:	e0b0      	b.n	8012100 <_vfiprintf_r+0x484>
 8011f9e:	2310      	movs	r3, #16
 8011fa0:	431c      	orrs	r4, r3
 8011fa2:	06a3      	lsls	r3, r4, #26
 8011fa4:	d52a      	bpl.n	8011ffc <_vfiprintf_r+0x380>
 8011fa6:	2307      	movs	r3, #7
 8011fa8:	3707      	adds	r7, #7
 8011faa:	439f      	bics	r7, r3
 8011fac:	0039      	movs	r1, r7
 8011fae:	c90c      	ldmia	r1!, {r2, r3}
 8011fb0:	9200      	str	r2, [sp, #0]
 8011fb2:	9301      	str	r3, [sp, #4]
 8011fb4:	9104      	str	r1, [sp, #16]
 8011fb6:	9a01      	ldr	r2, [sp, #4]
 8011fb8:	2301      	movs	r3, #1
 8011fba:	2a00      	cmp	r2, #0
 8011fbc:	da09      	bge.n	8011fd2 <_vfiprintf_r+0x356>
 8011fbe:	9e00      	ldr	r6, [sp, #0]
 8011fc0:	9f01      	ldr	r7, [sp, #4]
 8011fc2:	2200      	movs	r2, #0
 8011fc4:	4271      	negs	r1, r6
 8011fc6:	41ba      	sbcs	r2, r7
 8011fc8:	9100      	str	r1, [sp, #0]
 8011fca:	9201      	str	r2, [sp, #4]
 8011fcc:	212d      	movs	r1, #45	; 0x2d
 8011fce:	aa12      	add	r2, sp, #72	; 0x48
 8011fd0:	70d1      	strb	r1, [r2, #3]
 8011fd2:	9901      	ldr	r1, [sp, #4]
 8011fd4:	9a00      	ldr	r2, [sp, #0]
 8011fd6:	430a      	orrs	r2, r1
 8011fd8:	9905      	ldr	r1, [sp, #20]
 8011fda:	3101      	adds	r1, #1
 8011fdc:	d100      	bne.n	8011fe0 <_vfiprintf_r+0x364>
 8011fde:	e2e9      	b.n	80125b4 <_vfiprintf_r+0x938>
 8011fe0:	2180      	movs	r1, #128	; 0x80
 8011fe2:	0027      	movs	r7, r4
 8011fe4:	438f      	bics	r7, r1
 8011fe6:	2a00      	cmp	r2, #0
 8011fe8:	d000      	beq.n	8011fec <_vfiprintf_r+0x370>
 8011fea:	e2e7      	b.n	80125bc <_vfiprintf_r+0x940>
 8011fec:	9a05      	ldr	r2, [sp, #20]
 8011fee:	2a00      	cmp	r2, #0
 8011ff0:	d100      	bne.n	8011ff4 <_vfiprintf_r+0x378>
 8011ff2:	e243      	b.n	801247c <_vfiprintf_r+0x800>
 8011ff4:	2b01      	cmp	r3, #1
 8011ff6:	d000      	beq.n	8011ffa <_vfiprintf_r+0x37e>
 8011ff8:	e2e3      	b.n	80125c2 <_vfiprintf_r+0x946>
 8011ffa:	e1e7      	b.n	80123cc <_vfiprintf_r+0x750>
 8011ffc:	003a      	movs	r2, r7
 8011ffe:	ca08      	ldmia	r2!, {r3}
 8012000:	9204      	str	r2, [sp, #16]
 8012002:	06e2      	lsls	r2, r4, #27
 8012004:	d503      	bpl.n	801200e <_vfiprintf_r+0x392>
 8012006:	9300      	str	r3, [sp, #0]
 8012008:	17db      	asrs	r3, r3, #31
 801200a:	9301      	str	r3, [sp, #4]
 801200c:	e7d3      	b.n	8011fb6 <_vfiprintf_r+0x33a>
 801200e:	0662      	lsls	r2, r4, #25
 8012010:	d501      	bpl.n	8012016 <_vfiprintf_r+0x39a>
 8012012:	b21b      	sxth	r3, r3
 8012014:	e7f7      	b.n	8012006 <_vfiprintf_r+0x38a>
 8012016:	05a2      	lsls	r2, r4, #22
 8012018:	d5f5      	bpl.n	8012006 <_vfiprintf_r+0x38a>
 801201a:	b25b      	sxtb	r3, r3
 801201c:	e7f3      	b.n	8012006 <_vfiprintf_r+0x38a>
 801201e:	1d3b      	adds	r3, r7, #4
 8012020:	9304      	str	r3, [sp, #16]
 8012022:	06a3      	lsls	r3, r4, #26
 8012024:	d506      	bpl.n	8012034 <_vfiprintf_r+0x3b8>
 8012026:	683b      	ldr	r3, [r7, #0]
 8012028:	9a08      	ldr	r2, [sp, #32]
 801202a:	601a      	str	r2, [r3, #0]
 801202c:	17d2      	asrs	r2, r2, #31
 801202e:	605a      	str	r2, [r3, #4]
 8012030:	9f04      	ldr	r7, [sp, #16]
 8012032:	e694      	b.n	8011d5e <_vfiprintf_r+0xe2>
 8012034:	06e3      	lsls	r3, r4, #27
 8012036:	d503      	bpl.n	8012040 <_vfiprintf_r+0x3c4>
 8012038:	683b      	ldr	r3, [r7, #0]
 801203a:	9a08      	ldr	r2, [sp, #32]
 801203c:	601a      	str	r2, [r3, #0]
 801203e:	e7f7      	b.n	8012030 <_vfiprintf_r+0x3b4>
 8012040:	0663      	lsls	r3, r4, #25
 8012042:	d503      	bpl.n	801204c <_vfiprintf_r+0x3d0>
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	9a08      	ldr	r2, [sp, #32]
 8012048:	801a      	strh	r2, [r3, #0]
 801204a:	e7f1      	b.n	8012030 <_vfiprintf_r+0x3b4>
 801204c:	05a4      	lsls	r4, r4, #22
 801204e:	d5f3      	bpl.n	8012038 <_vfiprintf_r+0x3bc>
 8012050:	683b      	ldr	r3, [r7, #0]
 8012052:	9a08      	ldr	r2, [sp, #32]
 8012054:	701a      	strb	r2, [r3, #0]
 8012056:	e7eb      	b.n	8012030 <_vfiprintf_r+0x3b4>
 8012058:	2310      	movs	r3, #16
 801205a:	431c      	orrs	r4, r3
 801205c:	2320      	movs	r3, #32
 801205e:	0020      	movs	r0, r4
 8012060:	4018      	ands	r0, r3
 8012062:	421c      	tst	r4, r3
 8012064:	d00d      	beq.n	8012082 <_vfiprintf_r+0x406>
 8012066:	3b19      	subs	r3, #25
 8012068:	3707      	adds	r7, #7
 801206a:	439f      	bics	r7, r3
 801206c:	0039      	movs	r1, r7
 801206e:	c90c      	ldmia	r1!, {r2, r3}
 8012070:	9200      	str	r2, [sp, #0]
 8012072:	9301      	str	r3, [sp, #4]
 8012074:	9104      	str	r1, [sp, #16]
 8012076:	4bcc      	ldr	r3, [pc, #816]	; (80123a8 <_vfiprintf_r+0x72c>)
 8012078:	401c      	ands	r4, r3
 801207a:	2300      	movs	r3, #0
 801207c:	2100      	movs	r1, #0
 801207e:	aa12      	add	r2, sp, #72	; 0x48
 8012080:	e7a6      	b.n	8011fd0 <_vfiprintf_r+0x354>
 8012082:	003a      	movs	r2, r7
 8012084:	ca08      	ldmia	r2!, {r3}
 8012086:	0021      	movs	r1, r4
 8012088:	9204      	str	r2, [sp, #16]
 801208a:	2210      	movs	r2, #16
 801208c:	4011      	ands	r1, r2
 801208e:	4214      	tst	r4, r2
 8012090:	d002      	beq.n	8012098 <_vfiprintf_r+0x41c>
 8012092:	9300      	str	r3, [sp, #0]
 8012094:	9001      	str	r0, [sp, #4]
 8012096:	e7ee      	b.n	8012076 <_vfiprintf_r+0x3fa>
 8012098:	2240      	movs	r2, #64	; 0x40
 801209a:	0020      	movs	r0, r4
 801209c:	4010      	ands	r0, r2
 801209e:	4214      	tst	r4, r2
 80120a0:	d003      	beq.n	80120aa <_vfiprintf_r+0x42e>
 80120a2:	b29b      	uxth	r3, r3
 80120a4:	9300      	str	r3, [sp, #0]
 80120a6:	9101      	str	r1, [sp, #4]
 80120a8:	e7e5      	b.n	8012076 <_vfiprintf_r+0x3fa>
 80120aa:	2280      	movs	r2, #128	; 0x80
 80120ac:	0021      	movs	r1, r4
 80120ae:	0092      	lsls	r2, r2, #2
 80120b0:	4011      	ands	r1, r2
 80120b2:	4214      	tst	r4, r2
 80120b4:	d0f6      	beq.n	80120a4 <_vfiprintf_r+0x428>
 80120b6:	b2db      	uxtb	r3, r3
 80120b8:	e7eb      	b.n	8012092 <_vfiprintf_r+0x416>
 80120ba:	003b      	movs	r3, r7
 80120bc:	cb04      	ldmia	r3!, {r2}
 80120be:	49bb      	ldr	r1, [pc, #748]	; (80123ac <_vfiprintf_r+0x730>)
 80120c0:	9304      	str	r3, [sp, #16]
 80120c2:	2300      	movs	r3, #0
 80120c4:	9200      	str	r2, [sp, #0]
 80120c6:	aa13      	add	r2, sp, #76	; 0x4c
 80120c8:	8011      	strh	r1, [r2, #0]
 80120ca:	4ab9      	ldr	r2, [pc, #740]	; (80123b0 <_vfiprintf_r+0x734>)
 80120cc:	9301      	str	r3, [sp, #4]
 80120ce:	3302      	adds	r3, #2
 80120d0:	431c      	orrs	r4, r3
 80120d2:	920c      	str	r2, [sp, #48]	; 0x30
 80120d4:	e7d2      	b.n	801207c <_vfiprintf_r+0x400>
 80120d6:	003b      	movs	r3, r7
 80120d8:	2700      	movs	r7, #0
 80120da:	cb40      	ldmia	r3!, {r6}
 80120dc:	9304      	str	r3, [sp, #16]
 80120de:	ab12      	add	r3, sp, #72	; 0x48
 80120e0:	70df      	strb	r7, [r3, #3]
 80120e2:	9b05      	ldr	r3, [sp, #20]
 80120e4:	3301      	adds	r3, #1
 80120e6:	d100      	bne.n	80120ea <_vfiprintf_r+0x46e>
 80120e8:	e0ea      	b.n	80122c0 <_vfiprintf_r+0x644>
 80120ea:	0039      	movs	r1, r7
 80120ec:	0030      	movs	r0, r6
 80120ee:	9a05      	ldr	r2, [sp, #20]
 80120f0:	f7fe f92e 	bl	8010350 <memchr>
 80120f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80120f6:	42b8      	cmp	r0, r7
 80120f8:	d002      	beq.n	8012100 <_vfiprintf_r+0x484>
 80120fa:	1b83      	subs	r3, r0, r6
 80120fc:	9305      	str	r3, [sp, #20]
 80120fe:	970b      	str	r7, [sp, #44]	; 0x2c
 8012100:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012102:	9a05      	ldr	r2, [sp, #20]
 8012104:	930a      	str	r3, [sp, #40]	; 0x28
 8012106:	4293      	cmp	r3, r2
 8012108:	da00      	bge.n	801210c <_vfiprintf_r+0x490>
 801210a:	920a      	str	r2, [sp, #40]	; 0x28
 801210c:	ab12      	add	r3, sp, #72	; 0x48
 801210e:	3303      	adds	r3, #3
 8012110:	781b      	ldrb	r3, [r3, #0]
 8012112:	1e5a      	subs	r2, r3, #1
 8012114:	4193      	sbcs	r3, r2
 8012116:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012118:	18d3      	adds	r3, r2, r3
 801211a:	930a      	str	r3, [sp, #40]	; 0x28
 801211c:	0022      	movs	r2, r4
 801211e:	2302      	movs	r3, #2
 8012120:	401a      	ands	r2, r3
 8012122:	9210      	str	r2, [sp, #64]	; 0x40
 8012124:	421c      	tst	r4, r3
 8012126:	d002      	beq.n	801212e <_vfiprintf_r+0x4b2>
 8012128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801212a:	3302      	adds	r3, #2
 801212c:	930a      	str	r3, [sp, #40]	; 0x28
 801212e:	2384      	movs	r3, #132	; 0x84
 8012130:	0022      	movs	r2, r4
 8012132:	401a      	ands	r2, r3
 8012134:	9211      	str	r2, [sp, #68]	; 0x44
 8012136:	421c      	tst	r4, r3
 8012138:	d11e      	bne.n	8012178 <_vfiprintf_r+0x4fc>
 801213a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801213c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801213e:	1a9f      	subs	r7, r3, r2
 8012140:	2f00      	cmp	r7, #0
 8012142:	dd19      	ble.n	8012178 <_vfiprintf_r+0x4fc>
 8012144:	0029      	movs	r1, r5
 8012146:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012148:	489a      	ldr	r0, [pc, #616]	; (80123b4 <_vfiprintf_r+0x738>)
 801214a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801214c:	3301      	adds	r3, #1
 801214e:	3108      	adds	r1, #8
 8012150:	6028      	str	r0, [r5, #0]
 8012152:	2f10      	cmp	r7, #16
 8012154:	dd00      	ble.n	8012158 <_vfiprintf_r+0x4dc>
 8012156:	e1a7      	b.n	80124a8 <_vfiprintf_r+0x82c>
 8012158:	606f      	str	r7, [r5, #4]
 801215a:	18bf      	adds	r7, r7, r2
 801215c:	000d      	movs	r5, r1
 801215e:	9716      	str	r7, [sp, #88]	; 0x58
 8012160:	9315      	str	r3, [sp, #84]	; 0x54
 8012162:	2b07      	cmp	r3, #7
 8012164:	dd08      	ble.n	8012178 <_vfiprintf_r+0x4fc>
 8012166:	9903      	ldr	r1, [sp, #12]
 8012168:	9806      	ldr	r0, [sp, #24]
 801216a:	aa14      	add	r2, sp, #80	; 0x50
 801216c:	f7ff fd51 	bl	8011c12 <__sprint_r>
 8012170:	2800      	cmp	r0, #0
 8012172:	d000      	beq.n	8012176 <_vfiprintf_r+0x4fa>
 8012174:	e1eb      	b.n	801254e <_vfiprintf_r+0x8d2>
 8012176:	ad17      	add	r5, sp, #92	; 0x5c
 8012178:	a912      	add	r1, sp, #72	; 0x48
 801217a:	78c8      	ldrb	r0, [r1, #3]
 801217c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801217e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012180:	3103      	adds	r1, #3
 8012182:	2800      	cmp	r0, #0
 8012184:	d012      	beq.n	80121ac <_vfiprintf_r+0x530>
 8012186:	6029      	str	r1, [r5, #0]
 8012188:	2101      	movs	r1, #1
 801218a:	3301      	adds	r3, #1
 801218c:	1852      	adds	r2, r2, r1
 801218e:	6069      	str	r1, [r5, #4]
 8012190:	9216      	str	r2, [sp, #88]	; 0x58
 8012192:	9315      	str	r3, [sp, #84]	; 0x54
 8012194:	3508      	adds	r5, #8
 8012196:	2b07      	cmp	r3, #7
 8012198:	dd08      	ble.n	80121ac <_vfiprintf_r+0x530>
 801219a:	9903      	ldr	r1, [sp, #12]
 801219c:	9806      	ldr	r0, [sp, #24]
 801219e:	aa14      	add	r2, sp, #80	; 0x50
 80121a0:	f7ff fd37 	bl	8011c12 <__sprint_r>
 80121a4:	2800      	cmp	r0, #0
 80121a6:	d000      	beq.n	80121aa <_vfiprintf_r+0x52e>
 80121a8:	e1d1      	b.n	801254e <_vfiprintf_r+0x8d2>
 80121aa:	ad17      	add	r5, sp, #92	; 0x5c
 80121ac:	9910      	ldr	r1, [sp, #64]	; 0x40
 80121ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80121b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80121b2:	2900      	cmp	r1, #0
 80121b4:	d013      	beq.n	80121de <_vfiprintf_r+0x562>
 80121b6:	a913      	add	r1, sp, #76	; 0x4c
 80121b8:	6029      	str	r1, [r5, #0]
 80121ba:	2102      	movs	r1, #2
 80121bc:	3301      	adds	r3, #1
 80121be:	1852      	adds	r2, r2, r1
 80121c0:	6069      	str	r1, [r5, #4]
 80121c2:	9216      	str	r2, [sp, #88]	; 0x58
 80121c4:	9315      	str	r3, [sp, #84]	; 0x54
 80121c6:	3508      	adds	r5, #8
 80121c8:	2b07      	cmp	r3, #7
 80121ca:	dd08      	ble.n	80121de <_vfiprintf_r+0x562>
 80121cc:	9903      	ldr	r1, [sp, #12]
 80121ce:	9806      	ldr	r0, [sp, #24]
 80121d0:	aa14      	add	r2, sp, #80	; 0x50
 80121d2:	f7ff fd1e 	bl	8011c12 <__sprint_r>
 80121d6:	2800      	cmp	r0, #0
 80121d8:	d000      	beq.n	80121dc <_vfiprintf_r+0x560>
 80121da:	e1b8      	b.n	801254e <_vfiprintf_r+0x8d2>
 80121dc:	ad17      	add	r5, sp, #92	; 0x5c
 80121de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80121e0:	2b80      	cmp	r3, #128	; 0x80
 80121e2:	d11e      	bne.n	8012222 <_vfiprintf_r+0x5a6>
 80121e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80121e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80121e8:	1a9f      	subs	r7, r3, r2
 80121ea:	2f00      	cmp	r7, #0
 80121ec:	dd19      	ble.n	8012222 <_vfiprintf_r+0x5a6>
 80121ee:	0029      	movs	r1, r5
 80121f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80121f2:	4871      	ldr	r0, [pc, #452]	; (80123b8 <_vfiprintf_r+0x73c>)
 80121f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80121f6:	3301      	adds	r3, #1
 80121f8:	3108      	adds	r1, #8
 80121fa:	6028      	str	r0, [r5, #0]
 80121fc:	2f10      	cmp	r7, #16
 80121fe:	dd00      	ble.n	8012202 <_vfiprintf_r+0x586>
 8012200:	e164      	b.n	80124cc <_vfiprintf_r+0x850>
 8012202:	606f      	str	r7, [r5, #4]
 8012204:	18bf      	adds	r7, r7, r2
 8012206:	000d      	movs	r5, r1
 8012208:	9716      	str	r7, [sp, #88]	; 0x58
 801220a:	9315      	str	r3, [sp, #84]	; 0x54
 801220c:	2b07      	cmp	r3, #7
 801220e:	dd08      	ble.n	8012222 <_vfiprintf_r+0x5a6>
 8012210:	9903      	ldr	r1, [sp, #12]
 8012212:	9806      	ldr	r0, [sp, #24]
 8012214:	aa14      	add	r2, sp, #80	; 0x50
 8012216:	f7ff fcfc 	bl	8011c12 <__sprint_r>
 801221a:	2800      	cmp	r0, #0
 801221c:	d000      	beq.n	8012220 <_vfiprintf_r+0x5a4>
 801221e:	e196      	b.n	801254e <_vfiprintf_r+0x8d2>
 8012220:	ad17      	add	r5, sp, #92	; 0x5c
 8012222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012224:	9a05      	ldr	r2, [sp, #20]
 8012226:	1a9f      	subs	r7, r3, r2
 8012228:	2f00      	cmp	r7, #0
 801222a:	dd19      	ble.n	8012260 <_vfiprintf_r+0x5e4>
 801222c:	0029      	movs	r1, r5
 801222e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012230:	4861      	ldr	r0, [pc, #388]	; (80123b8 <_vfiprintf_r+0x73c>)
 8012232:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8012234:	3301      	adds	r3, #1
 8012236:	3108      	adds	r1, #8
 8012238:	6028      	str	r0, [r5, #0]
 801223a:	2f10      	cmp	r7, #16
 801223c:	dd00      	ble.n	8012240 <_vfiprintf_r+0x5c4>
 801223e:	e157      	b.n	80124f0 <_vfiprintf_r+0x874>
 8012240:	606f      	str	r7, [r5, #4]
 8012242:	18bf      	adds	r7, r7, r2
 8012244:	000d      	movs	r5, r1
 8012246:	9716      	str	r7, [sp, #88]	; 0x58
 8012248:	9315      	str	r3, [sp, #84]	; 0x54
 801224a:	2b07      	cmp	r3, #7
 801224c:	dd08      	ble.n	8012260 <_vfiprintf_r+0x5e4>
 801224e:	9903      	ldr	r1, [sp, #12]
 8012250:	9806      	ldr	r0, [sp, #24]
 8012252:	aa14      	add	r2, sp, #80	; 0x50
 8012254:	f7ff fcdd 	bl	8011c12 <__sprint_r>
 8012258:	2800      	cmp	r0, #0
 801225a:	d000      	beq.n	801225e <_vfiprintf_r+0x5e2>
 801225c:	e177      	b.n	801254e <_vfiprintf_r+0x8d2>
 801225e:	ad17      	add	r5, sp, #92	; 0x5c
 8012260:	9b05      	ldr	r3, [sp, #20]
 8012262:	9a05      	ldr	r2, [sp, #20]
 8012264:	606b      	str	r3, [r5, #4]
 8012266:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012268:	602e      	str	r6, [r5, #0]
 801226a:	189b      	adds	r3, r3, r2
 801226c:	9316      	str	r3, [sp, #88]	; 0x58
 801226e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012270:	3508      	adds	r5, #8
 8012272:	3301      	adds	r3, #1
 8012274:	9315      	str	r3, [sp, #84]	; 0x54
 8012276:	2b07      	cmp	r3, #7
 8012278:	dd08      	ble.n	801228c <_vfiprintf_r+0x610>
 801227a:	9903      	ldr	r1, [sp, #12]
 801227c:	9806      	ldr	r0, [sp, #24]
 801227e:	aa14      	add	r2, sp, #80	; 0x50
 8012280:	f7ff fcc7 	bl	8011c12 <__sprint_r>
 8012284:	2800      	cmp	r0, #0
 8012286:	d000      	beq.n	801228a <_vfiprintf_r+0x60e>
 8012288:	e161      	b.n	801254e <_vfiprintf_r+0x8d2>
 801228a:	ad17      	add	r5, sp, #92	; 0x5c
 801228c:	0764      	lsls	r4, r4, #29
 801228e:	d500      	bpl.n	8012292 <_vfiprintf_r+0x616>
 8012290:	e140      	b.n	8012514 <_vfiprintf_r+0x898>
 8012292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012294:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012296:	4293      	cmp	r3, r2
 8012298:	da00      	bge.n	801229c <_vfiprintf_r+0x620>
 801229a:	0013      	movs	r3, r2
 801229c:	9a08      	ldr	r2, [sp, #32]
 801229e:	18d3      	adds	r3, r2, r3
 80122a0:	9308      	str	r3, [sp, #32]
 80122a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d007      	beq.n	80122b8 <_vfiprintf_r+0x63c>
 80122a8:	9903      	ldr	r1, [sp, #12]
 80122aa:	9806      	ldr	r0, [sp, #24]
 80122ac:	aa14      	add	r2, sp, #80	; 0x50
 80122ae:	f7ff fcb0 	bl	8011c12 <__sprint_r>
 80122b2:	2800      	cmp	r0, #0
 80122b4:	d000      	beq.n	80122b8 <_vfiprintf_r+0x63c>
 80122b6:	e14a      	b.n	801254e <_vfiprintf_r+0x8d2>
 80122b8:	2300      	movs	r3, #0
 80122ba:	ad17      	add	r5, sp, #92	; 0x5c
 80122bc:	9315      	str	r3, [sp, #84]	; 0x54
 80122be:	e6b7      	b.n	8012030 <_vfiprintf_r+0x3b4>
 80122c0:	0030      	movs	r0, r6
 80122c2:	f7ed ff1f 	bl	8000104 <strlen>
 80122c6:	9005      	str	r0, [sp, #20]
 80122c8:	e719      	b.n	80120fe <_vfiprintf_r+0x482>
 80122ca:	2310      	movs	r3, #16
 80122cc:	431c      	orrs	r4, r3
 80122ce:	2320      	movs	r3, #32
 80122d0:	0020      	movs	r0, r4
 80122d2:	4018      	ands	r0, r3
 80122d4:	421c      	tst	r4, r3
 80122d6:	d009      	beq.n	80122ec <_vfiprintf_r+0x670>
 80122d8:	3b19      	subs	r3, #25
 80122da:	3707      	adds	r7, #7
 80122dc:	439f      	bics	r7, r3
 80122de:	0039      	movs	r1, r7
 80122e0:	c90c      	ldmia	r1!, {r2, r3}
 80122e2:	9200      	str	r2, [sp, #0]
 80122e4:	9301      	str	r3, [sp, #4]
 80122e6:	9104      	str	r1, [sp, #16]
 80122e8:	2301      	movs	r3, #1
 80122ea:	e6c7      	b.n	801207c <_vfiprintf_r+0x400>
 80122ec:	003b      	movs	r3, r7
 80122ee:	cb04      	ldmia	r3!, {r2}
 80122f0:	0021      	movs	r1, r4
 80122f2:	9304      	str	r3, [sp, #16]
 80122f4:	2310      	movs	r3, #16
 80122f6:	4019      	ands	r1, r3
 80122f8:	421c      	tst	r4, r3
 80122fa:	d003      	beq.n	8012304 <_vfiprintf_r+0x688>
 80122fc:	9200      	str	r2, [sp, #0]
 80122fe:	9001      	str	r0, [sp, #4]
 8012300:	3b0f      	subs	r3, #15
 8012302:	e6bb      	b.n	801207c <_vfiprintf_r+0x400>
 8012304:	2340      	movs	r3, #64	; 0x40
 8012306:	0020      	movs	r0, r4
 8012308:	4018      	ands	r0, r3
 801230a:	421c      	tst	r4, r3
 801230c:	d003      	beq.n	8012316 <_vfiprintf_r+0x69a>
 801230e:	b293      	uxth	r3, r2
 8012310:	9300      	str	r3, [sp, #0]
 8012312:	9101      	str	r1, [sp, #4]
 8012314:	e7e8      	b.n	80122e8 <_vfiprintf_r+0x66c>
 8012316:	2380      	movs	r3, #128	; 0x80
 8012318:	0021      	movs	r1, r4
 801231a:	009b      	lsls	r3, r3, #2
 801231c:	4019      	ands	r1, r3
 801231e:	421c      	tst	r4, r3
 8012320:	d003      	beq.n	801232a <_vfiprintf_r+0x6ae>
 8012322:	b2d3      	uxtb	r3, r2
 8012324:	9300      	str	r3, [sp, #0]
 8012326:	9001      	str	r0, [sp, #4]
 8012328:	e7de      	b.n	80122e8 <_vfiprintf_r+0x66c>
 801232a:	9200      	str	r2, [sp, #0]
 801232c:	e7f1      	b.n	8012312 <_vfiprintf_r+0x696>
 801232e:	4a23      	ldr	r2, [pc, #140]	; (80123bc <_vfiprintf_r+0x740>)
 8012330:	0020      	movs	r0, r4
 8012332:	920c      	str	r2, [sp, #48]	; 0x30
 8012334:	2220      	movs	r2, #32
 8012336:	4010      	ands	r0, r2
 8012338:	4214      	tst	r4, r2
 801233a:	d019      	beq.n	8012370 <_vfiprintf_r+0x6f4>
 801233c:	3a19      	subs	r2, #25
 801233e:	3707      	adds	r7, #7
 8012340:	4397      	bics	r7, r2
 8012342:	0038      	movs	r0, r7
 8012344:	c806      	ldmia	r0!, {r1, r2}
 8012346:	9100      	str	r1, [sp, #0]
 8012348:	9201      	str	r2, [sp, #4]
 801234a:	9004      	str	r0, [sp, #16]
 801234c:	07e2      	lsls	r2, r4, #31
 801234e:	d509      	bpl.n	8012364 <_vfiprintf_r+0x6e8>
 8012350:	9a00      	ldr	r2, [sp, #0]
 8012352:	9901      	ldr	r1, [sp, #4]
 8012354:	430a      	orrs	r2, r1
 8012356:	d005      	beq.n	8012364 <_vfiprintf_r+0x6e8>
 8012358:	aa13      	add	r2, sp, #76	; 0x4c
 801235a:	2130      	movs	r1, #48	; 0x30
 801235c:	7053      	strb	r3, [r2, #1]
 801235e:	2302      	movs	r3, #2
 8012360:	7011      	strb	r1, [r2, #0]
 8012362:	431c      	orrs	r4, r3
 8012364:	4b10      	ldr	r3, [pc, #64]	; (80123a8 <_vfiprintf_r+0x72c>)
 8012366:	401c      	ands	r4, r3
 8012368:	2302      	movs	r3, #2
 801236a:	e687      	b.n	801207c <_vfiprintf_r+0x400>
 801236c:	4a10      	ldr	r2, [pc, #64]	; (80123b0 <_vfiprintf_r+0x734>)
 801236e:	e7df      	b.n	8012330 <_vfiprintf_r+0x6b4>
 8012370:	0039      	movs	r1, r7
 8012372:	c904      	ldmia	r1!, {r2}
 8012374:	0026      	movs	r6, r4
 8012376:	9104      	str	r1, [sp, #16]
 8012378:	2110      	movs	r1, #16
 801237a:	400e      	ands	r6, r1
 801237c:	420c      	tst	r4, r1
 801237e:	d002      	beq.n	8012386 <_vfiprintf_r+0x70a>
 8012380:	9200      	str	r2, [sp, #0]
 8012382:	9001      	str	r0, [sp, #4]
 8012384:	e7e2      	b.n	801234c <_vfiprintf_r+0x6d0>
 8012386:	2140      	movs	r1, #64	; 0x40
 8012388:	0020      	movs	r0, r4
 801238a:	4008      	ands	r0, r1
 801238c:	420c      	tst	r4, r1
 801238e:	d003      	beq.n	8012398 <_vfiprintf_r+0x71c>
 8012390:	b292      	uxth	r2, r2
 8012392:	9200      	str	r2, [sp, #0]
 8012394:	9601      	str	r6, [sp, #4]
 8012396:	e7d9      	b.n	801234c <_vfiprintf_r+0x6d0>
 8012398:	2180      	movs	r1, #128	; 0x80
 801239a:	0026      	movs	r6, r4
 801239c:	0089      	lsls	r1, r1, #2
 801239e:	400e      	ands	r6, r1
 80123a0:	420c      	tst	r4, r1
 80123a2:	d0f6      	beq.n	8012392 <_vfiprintf_r+0x716>
 80123a4:	b2d2      	uxtb	r2, r2
 80123a6:	e7eb      	b.n	8012380 <_vfiprintf_r+0x704>
 80123a8:	fffffbff 	.word	0xfffffbff
 80123ac:	00007830 	.word	0x00007830
 80123b0:	08014c24 	.word	0x08014c24
 80123b4:	08014d31 	.word	0x08014d31
 80123b8:	08014d41 	.word	0x08014d41
 80123bc:	08014c35 	.word	0x08014c35
 80123c0:	9b01      	ldr	r3, [sp, #4]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d109      	bne.n	80123da <_vfiprintf_r+0x75e>
 80123c6:	9b00      	ldr	r3, [sp, #0]
 80123c8:	2b09      	cmp	r3, #9
 80123ca:	d806      	bhi.n	80123da <_vfiprintf_r+0x75e>
 80123cc:	26b7      	movs	r6, #183	; 0xb7
 80123ce:	ab12      	add	r3, sp, #72	; 0x48
 80123d0:	18f6      	adds	r6, r6, r3
 80123d2:	9b00      	ldr	r3, [sp, #0]
 80123d4:	3330      	adds	r3, #48	; 0x30
 80123d6:	7033      	strb	r3, [r6, #0]
 80123d8:	e115      	b.n	8012606 <_vfiprintf_r+0x98a>
 80123da:	2380      	movs	r3, #128	; 0x80
 80123dc:	2400      	movs	r4, #0
 80123de:	00db      	lsls	r3, r3, #3
 80123e0:	403b      	ands	r3, r7
 80123e2:	ae40      	add	r6, sp, #256	; 0x100
 80123e4:	930a      	str	r3, [sp, #40]	; 0x28
 80123e6:	220a      	movs	r2, #10
 80123e8:	9800      	ldr	r0, [sp, #0]
 80123ea:	9901      	ldr	r1, [sp, #4]
 80123ec:	2300      	movs	r3, #0
 80123ee:	f7ee f859 	bl	80004a4 <__aeabi_uldivmod>
 80123f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80123f4:	3e01      	subs	r6, #1
 80123f6:	3230      	adds	r2, #48	; 0x30
 80123f8:	900b      	str	r0, [sp, #44]	; 0x2c
 80123fa:	9110      	str	r1, [sp, #64]	; 0x40
 80123fc:	7032      	strb	r2, [r6, #0]
 80123fe:	3401      	adds	r4, #1
 8012400:	2b00      	cmp	r3, #0
 8012402:	d01a      	beq.n	801243a <_vfiprintf_r+0x7be>
 8012404:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012406:	781b      	ldrb	r3, [r3, #0]
 8012408:	42a3      	cmp	r3, r4
 801240a:	d116      	bne.n	801243a <_vfiprintf_r+0x7be>
 801240c:	2cff      	cmp	r4, #255	; 0xff
 801240e:	d014      	beq.n	801243a <_vfiprintf_r+0x7be>
 8012410:	9b01      	ldr	r3, [sp, #4]
 8012412:	2b00      	cmp	r3, #0
 8012414:	d102      	bne.n	801241c <_vfiprintf_r+0x7a0>
 8012416:	9b00      	ldr	r3, [sp, #0]
 8012418:	2b09      	cmp	r3, #9
 801241a:	d90e      	bls.n	801243a <_vfiprintf_r+0x7be>
 801241c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801241e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012420:	1af6      	subs	r6, r6, r3
 8012422:	001a      	movs	r2, r3
 8012424:	0030      	movs	r0, r6
 8012426:	f7f9 ffe6 	bl	800c3f6 <strncpy>
 801242a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801242c:	2400      	movs	r4, #0
 801242e:	785b      	ldrb	r3, [r3, #1]
 8012430:	1e5a      	subs	r2, r3, #1
 8012432:	4193      	sbcs	r3, r2
 8012434:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012436:	18d3      	adds	r3, r2, r3
 8012438:	930d      	str	r3, [sp, #52]	; 0x34
 801243a:	9b01      	ldr	r3, [sp, #4]
 801243c:	2b00      	cmp	r3, #0
 801243e:	d103      	bne.n	8012448 <_vfiprintf_r+0x7cc>
 8012440:	9b00      	ldr	r3, [sp, #0]
 8012442:	2b09      	cmp	r3, #9
 8012444:	d800      	bhi.n	8012448 <_vfiprintf_r+0x7cc>
 8012446:	e0de      	b.n	8012606 <_vfiprintf_r+0x98a>
 8012448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801244a:	9300      	str	r3, [sp, #0]
 801244c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801244e:	9301      	str	r3, [sp, #4]
 8012450:	e7c9      	b.n	80123e6 <_vfiprintf_r+0x76a>
 8012452:	200f      	movs	r0, #15
 8012454:	9b00      	ldr	r3, [sp, #0]
 8012456:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012458:	4003      	ands	r3, r0
 801245a:	5cd3      	ldrb	r3, [r2, r3]
 801245c:	3e01      	subs	r6, #1
 801245e:	7033      	strb	r3, [r6, #0]
 8012460:	9b01      	ldr	r3, [sp, #4]
 8012462:	0719      	lsls	r1, r3, #28
 8012464:	9b00      	ldr	r3, [sp, #0]
 8012466:	091a      	lsrs	r2, r3, #4
 8012468:	9b01      	ldr	r3, [sp, #4]
 801246a:	4311      	orrs	r1, r2
 801246c:	091b      	lsrs	r3, r3, #4
 801246e:	9301      	str	r3, [sp, #4]
 8012470:	000b      	movs	r3, r1
 8012472:	9a01      	ldr	r2, [sp, #4]
 8012474:	9100      	str	r1, [sp, #0]
 8012476:	4313      	orrs	r3, r2
 8012478:	d1ec      	bne.n	8012454 <_vfiprintf_r+0x7d8>
 801247a:	e0c4      	b.n	8012606 <_vfiprintf_r+0x98a>
 801247c:	ae40      	add	r6, sp, #256	; 0x100
 801247e:	2b00      	cmp	r3, #0
 8012480:	d000      	beq.n	8012484 <_vfiprintf_r+0x808>
 8012482:	e0c0      	b.n	8012606 <_vfiprintf_r+0x98a>
 8012484:	07e4      	lsls	r4, r4, #31
 8012486:	d400      	bmi.n	801248a <_vfiprintf_r+0x80e>
 8012488:	e0bd      	b.n	8012606 <_vfiprintf_r+0x98a>
 801248a:	26b7      	movs	r6, #183	; 0xb7
 801248c:	ab12      	add	r3, sp, #72	; 0x48
 801248e:	18f6      	adds	r6, r6, r3
 8012490:	2330      	movs	r3, #48	; 0x30
 8012492:	e7a0      	b.n	80123d6 <_vfiprintf_r+0x75a>
 8012494:	2b00      	cmp	r3, #0
 8012496:	d100      	bne.n	801249a <_vfiprintf_r+0x81e>
 8012498:	e07e      	b.n	8012598 <_vfiprintf_r+0x91c>
 801249a:	ae27      	add	r6, sp, #156	; 0x9c
 801249c:	7033      	strb	r3, [r6, #0]
 801249e:	2300      	movs	r3, #0
 80124a0:	aa12      	add	r2, sp, #72	; 0x48
 80124a2:	70d3      	strb	r3, [r2, #3]
 80124a4:	9704      	str	r7, [sp, #16]
 80124a6:	e576      	b.n	8011f96 <_vfiprintf_r+0x31a>
 80124a8:	2010      	movs	r0, #16
 80124aa:	1812      	adds	r2, r2, r0
 80124ac:	6068      	str	r0, [r5, #4]
 80124ae:	9216      	str	r2, [sp, #88]	; 0x58
 80124b0:	9315      	str	r3, [sp, #84]	; 0x54
 80124b2:	2b07      	cmp	r3, #7
 80124b4:	dd07      	ble.n	80124c6 <_vfiprintf_r+0x84a>
 80124b6:	9903      	ldr	r1, [sp, #12]
 80124b8:	9806      	ldr	r0, [sp, #24]
 80124ba:	aa14      	add	r2, sp, #80	; 0x50
 80124bc:	f7ff fba9 	bl	8011c12 <__sprint_r>
 80124c0:	2800      	cmp	r0, #0
 80124c2:	d144      	bne.n	801254e <_vfiprintf_r+0x8d2>
 80124c4:	a917      	add	r1, sp, #92	; 0x5c
 80124c6:	000d      	movs	r5, r1
 80124c8:	3f10      	subs	r7, #16
 80124ca:	e63b      	b.n	8012144 <_vfiprintf_r+0x4c8>
 80124cc:	2010      	movs	r0, #16
 80124ce:	1812      	adds	r2, r2, r0
 80124d0:	6068      	str	r0, [r5, #4]
 80124d2:	9216      	str	r2, [sp, #88]	; 0x58
 80124d4:	9315      	str	r3, [sp, #84]	; 0x54
 80124d6:	2b07      	cmp	r3, #7
 80124d8:	dd07      	ble.n	80124ea <_vfiprintf_r+0x86e>
 80124da:	9903      	ldr	r1, [sp, #12]
 80124dc:	9806      	ldr	r0, [sp, #24]
 80124de:	aa14      	add	r2, sp, #80	; 0x50
 80124e0:	f7ff fb97 	bl	8011c12 <__sprint_r>
 80124e4:	2800      	cmp	r0, #0
 80124e6:	d132      	bne.n	801254e <_vfiprintf_r+0x8d2>
 80124e8:	a917      	add	r1, sp, #92	; 0x5c
 80124ea:	000d      	movs	r5, r1
 80124ec:	3f10      	subs	r7, #16
 80124ee:	e67e      	b.n	80121ee <_vfiprintf_r+0x572>
 80124f0:	2010      	movs	r0, #16
 80124f2:	1812      	adds	r2, r2, r0
 80124f4:	6068      	str	r0, [r5, #4]
 80124f6:	9216      	str	r2, [sp, #88]	; 0x58
 80124f8:	9315      	str	r3, [sp, #84]	; 0x54
 80124fa:	2b07      	cmp	r3, #7
 80124fc:	dd07      	ble.n	801250e <_vfiprintf_r+0x892>
 80124fe:	9903      	ldr	r1, [sp, #12]
 8012500:	9806      	ldr	r0, [sp, #24]
 8012502:	aa14      	add	r2, sp, #80	; 0x50
 8012504:	f7ff fb85 	bl	8011c12 <__sprint_r>
 8012508:	2800      	cmp	r0, #0
 801250a:	d120      	bne.n	801254e <_vfiprintf_r+0x8d2>
 801250c:	a917      	add	r1, sp, #92	; 0x5c
 801250e:	000d      	movs	r5, r1
 8012510:	3f10      	subs	r7, #16
 8012512:	e68b      	b.n	801222c <_vfiprintf_r+0x5b0>
 8012514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012516:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012518:	2610      	movs	r6, #16
 801251a:	1a9c      	subs	r4, r3, r2
 801251c:	2c00      	cmp	r4, #0
 801251e:	dc00      	bgt.n	8012522 <_vfiprintf_r+0x8a6>
 8012520:	e6b7      	b.n	8012292 <_vfiprintf_r+0x616>
 8012522:	9915      	ldr	r1, [sp, #84]	; 0x54
 8012524:	4a3b      	ldr	r2, [pc, #236]	; (8012614 <_vfiprintf_r+0x998>)
 8012526:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012528:	3101      	adds	r1, #1
 801252a:	602a      	str	r2, [r5, #0]
 801252c:	2c10      	cmp	r4, #16
 801252e:	dc22      	bgt.n	8012576 <_vfiprintf_r+0x8fa>
 8012530:	606c      	str	r4, [r5, #4]
 8012532:	18e4      	adds	r4, r4, r3
 8012534:	9416      	str	r4, [sp, #88]	; 0x58
 8012536:	9115      	str	r1, [sp, #84]	; 0x54
 8012538:	2907      	cmp	r1, #7
 801253a:	dc00      	bgt.n	801253e <_vfiprintf_r+0x8c2>
 801253c:	e6a9      	b.n	8012292 <_vfiprintf_r+0x616>
 801253e:	9903      	ldr	r1, [sp, #12]
 8012540:	9806      	ldr	r0, [sp, #24]
 8012542:	aa14      	add	r2, sp, #80	; 0x50
 8012544:	f7ff fb65 	bl	8011c12 <__sprint_r>
 8012548:	2800      	cmp	r0, #0
 801254a:	d100      	bne.n	801254e <_vfiprintf_r+0x8d2>
 801254c:	e6a1      	b.n	8012292 <_vfiprintf_r+0x616>
 801254e:	9b03      	ldr	r3, [sp, #12]
 8012550:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012552:	07db      	lsls	r3, r3, #31
 8012554:	d407      	bmi.n	8012566 <_vfiprintf_r+0x8ea>
 8012556:	9b03      	ldr	r3, [sp, #12]
 8012558:	899b      	ldrh	r3, [r3, #12]
 801255a:	059b      	lsls	r3, r3, #22
 801255c:	d403      	bmi.n	8012566 <_vfiprintf_r+0x8ea>
 801255e:	9b03      	ldr	r3, [sp, #12]
 8012560:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8012562:	f7fa f808 	bl	800c576 <__retarget_lock_release_recursive>
 8012566:	9b03      	ldr	r3, [sp, #12]
 8012568:	899b      	ldrh	r3, [r3, #12]
 801256a:	065b      	lsls	r3, r3, #25
 801256c:	d401      	bmi.n	8012572 <_vfiprintf_r+0x8f6>
 801256e:	f7ff fbc3 	bl	8011cf8 <_vfiprintf_r+0x7c>
 8012572:	f7ff fbbe 	bl	8011cf2 <_vfiprintf_r+0x76>
 8012576:	3310      	adds	r3, #16
 8012578:	606e      	str	r6, [r5, #4]
 801257a:	9316      	str	r3, [sp, #88]	; 0x58
 801257c:	9115      	str	r1, [sp, #84]	; 0x54
 801257e:	3508      	adds	r5, #8
 8012580:	2907      	cmp	r1, #7
 8012582:	dd07      	ble.n	8012594 <_vfiprintf_r+0x918>
 8012584:	9903      	ldr	r1, [sp, #12]
 8012586:	9806      	ldr	r0, [sp, #24]
 8012588:	aa14      	add	r2, sp, #80	; 0x50
 801258a:	f7ff fb42 	bl	8011c12 <__sprint_r>
 801258e:	2800      	cmp	r0, #0
 8012590:	d1dd      	bne.n	801254e <_vfiprintf_r+0x8d2>
 8012592:	ad17      	add	r5, sp, #92	; 0x5c
 8012594:	3c10      	subs	r4, #16
 8012596:	e7c4      	b.n	8012522 <_vfiprintf_r+0x8a6>
 8012598:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801259a:	2b00      	cmp	r3, #0
 801259c:	d102      	bne.n	80125a4 <_vfiprintf_r+0x928>
 801259e:	2300      	movs	r3, #0
 80125a0:	9315      	str	r3, [sp, #84]	; 0x54
 80125a2:	e7d4      	b.n	801254e <_vfiprintf_r+0x8d2>
 80125a4:	9903      	ldr	r1, [sp, #12]
 80125a6:	9806      	ldr	r0, [sp, #24]
 80125a8:	aa14      	add	r2, sp, #80	; 0x50
 80125aa:	f7ff fb32 	bl	8011c12 <__sprint_r>
 80125ae:	2800      	cmp	r0, #0
 80125b0:	d0f5      	beq.n	801259e <_vfiprintf_r+0x922>
 80125b2:	e7cc      	b.n	801254e <_vfiprintf_r+0x8d2>
 80125b4:	0027      	movs	r7, r4
 80125b6:	2a00      	cmp	r2, #0
 80125b8:	d100      	bne.n	80125bc <_vfiprintf_r+0x940>
 80125ba:	e51b      	b.n	8011ff4 <_vfiprintf_r+0x378>
 80125bc:	2b01      	cmp	r3, #1
 80125be:	d100      	bne.n	80125c2 <_vfiprintf_r+0x946>
 80125c0:	e6fe      	b.n	80123c0 <_vfiprintf_r+0x744>
 80125c2:	ae40      	add	r6, sp, #256	; 0x100
 80125c4:	2b02      	cmp	r3, #2
 80125c6:	d100      	bne.n	80125ca <_vfiprintf_r+0x94e>
 80125c8:	e743      	b.n	8012452 <_vfiprintf_r+0x7d6>
 80125ca:	2307      	movs	r3, #7
 80125cc:	469c      	mov	ip, r3
 80125ce:	4663      	mov	r3, ip
 80125d0:	9900      	ldr	r1, [sp, #0]
 80125d2:	0032      	movs	r2, r6
 80125d4:	400b      	ands	r3, r1
 80125d6:	9901      	ldr	r1, [sp, #4]
 80125d8:	3e01      	subs	r6, #1
 80125da:	074c      	lsls	r4, r1, #29
 80125dc:	9900      	ldr	r1, [sp, #0]
 80125de:	3330      	adds	r3, #48	; 0x30
 80125e0:	08c8      	lsrs	r0, r1, #3
 80125e2:	9901      	ldr	r1, [sp, #4]
 80125e4:	4304      	orrs	r4, r0
 80125e6:	08c9      	lsrs	r1, r1, #3
 80125e8:	9101      	str	r1, [sp, #4]
 80125ea:	0021      	movs	r1, r4
 80125ec:	9801      	ldr	r0, [sp, #4]
 80125ee:	7033      	strb	r3, [r6, #0]
 80125f0:	9400      	str	r4, [sp, #0]
 80125f2:	4301      	orrs	r1, r0
 80125f4:	d1eb      	bne.n	80125ce <_vfiprintf_r+0x952>
 80125f6:	07f9      	lsls	r1, r7, #31
 80125f8:	d505      	bpl.n	8012606 <_vfiprintf_r+0x98a>
 80125fa:	2b30      	cmp	r3, #48	; 0x30
 80125fc:	d003      	beq.n	8012606 <_vfiprintf_r+0x98a>
 80125fe:	2330      	movs	r3, #48	; 0x30
 8012600:	3e01      	subs	r6, #1
 8012602:	7033      	strb	r3, [r6, #0]
 8012604:	1e96      	subs	r6, r2, #2
 8012606:	9b05      	ldr	r3, [sp, #20]
 8012608:	003c      	movs	r4, r7
 801260a:	930b      	str	r3, [sp, #44]	; 0x2c
 801260c:	ab40      	add	r3, sp, #256	; 0x100
 801260e:	1b9b      	subs	r3, r3, r6
 8012610:	9305      	str	r3, [sp, #20]
 8012612:	e575      	b.n	8012100 <_vfiprintf_r+0x484>
 8012614:	08014d31 	.word	0x08014d31

08012618 <__sbprintf>:
 8012618:	b5f0      	push	{r4, r5, r6, r7, lr}
 801261a:	0015      	movs	r5, r2
 801261c:	2202      	movs	r2, #2
 801261e:	4c1e      	ldr	r4, [pc, #120]	; (8012698 <__sbprintf+0x80>)
 8012620:	001f      	movs	r7, r3
 8012622:	898b      	ldrh	r3, [r1, #12]
 8012624:	44a5      	add	sp, r4
 8012626:	4393      	bics	r3, r2
 8012628:	466a      	mov	r2, sp
 801262a:	8193      	strh	r3, [r2, #12]
 801262c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801262e:	0006      	movs	r6, r0
 8012630:	9319      	str	r3, [sp, #100]	; 0x64
 8012632:	89cb      	ldrh	r3, [r1, #14]
 8012634:	a816      	add	r0, sp, #88	; 0x58
 8012636:	81d3      	strh	r3, [r2, #14]
 8012638:	69cb      	ldr	r3, [r1, #28]
 801263a:	000c      	movs	r4, r1
 801263c:	9307      	str	r3, [sp, #28]
 801263e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8012640:	9309      	str	r3, [sp, #36]	; 0x24
 8012642:	ab1a      	add	r3, sp, #104	; 0x68
 8012644:	9300      	str	r3, [sp, #0]
 8012646:	9304      	str	r3, [sp, #16]
 8012648:	2380      	movs	r3, #128	; 0x80
 801264a:	00db      	lsls	r3, r3, #3
 801264c:	9302      	str	r3, [sp, #8]
 801264e:	9305      	str	r3, [sp, #20]
 8012650:	2300      	movs	r3, #0
 8012652:	9306      	str	r3, [sp, #24]
 8012654:	f7f9 ff8c 	bl	800c570 <__retarget_lock_init_recursive>
 8012658:	002a      	movs	r2, r5
 801265a:	003b      	movs	r3, r7
 801265c:	4669      	mov	r1, sp
 801265e:	0030      	movs	r0, r6
 8012660:	f7ff fb0c 	bl	8011c7c <_vfiprintf_r>
 8012664:	1e05      	subs	r5, r0, #0
 8012666:	db07      	blt.n	8012678 <__sbprintf+0x60>
 8012668:	4669      	mov	r1, sp
 801266a:	0030      	movs	r0, r6
 801266c:	f7fd fdf6 	bl	801025c <_fflush_r>
 8012670:	2800      	cmp	r0, #0
 8012672:	d001      	beq.n	8012678 <__sbprintf+0x60>
 8012674:	2501      	movs	r5, #1
 8012676:	426d      	negs	r5, r5
 8012678:	466b      	mov	r3, sp
 801267a:	899a      	ldrh	r2, [r3, #12]
 801267c:	2340      	movs	r3, #64	; 0x40
 801267e:	421a      	tst	r2, r3
 8012680:	d002      	beq.n	8012688 <__sbprintf+0x70>
 8012682:	89a2      	ldrh	r2, [r4, #12]
 8012684:	4313      	orrs	r3, r2
 8012686:	81a3      	strh	r3, [r4, #12]
 8012688:	9816      	ldr	r0, [sp, #88]	; 0x58
 801268a:	f7f9 ff72 	bl	800c572 <__retarget_lock_close_recursive>
 801268e:	0028      	movs	r0, r5
 8012690:	4b02      	ldr	r3, [pc, #8]	; (801269c <__sbprintf+0x84>)
 8012692:	449d      	add	sp, r3
 8012694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012696:	46c0      	nop			; (mov r8, r8)
 8012698:	fffffb94 	.word	0xfffffb94
 801269c:	0000046c 	.word	0x0000046c

080126a0 <__sfvwrite_r>:
 80126a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80126a2:	6893      	ldr	r3, [r2, #8]
 80126a4:	b087      	sub	sp, #28
 80126a6:	000c      	movs	r4, r1
 80126a8:	9002      	str	r0, [sp, #8]
 80126aa:	9204      	str	r2, [sp, #16]
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d102      	bne.n	80126b6 <__sfvwrite_r+0x16>
 80126b0:	2000      	movs	r0, #0
 80126b2:	b007      	add	sp, #28
 80126b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80126b6:	898b      	ldrh	r3, [r1, #12]
 80126b8:	071b      	lsls	r3, r3, #28
 80126ba:	d557      	bpl.n	801276c <__sfvwrite_r+0xcc>
 80126bc:	690b      	ldr	r3, [r1, #16]
 80126be:	2b00      	cmp	r3, #0
 80126c0:	d054      	beq.n	801276c <__sfvwrite_r+0xcc>
 80126c2:	9b04      	ldr	r3, [sp, #16]
 80126c4:	2202      	movs	r2, #2
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	9301      	str	r3, [sp, #4]
 80126ca:	89a3      	ldrh	r3, [r4, #12]
 80126cc:	001f      	movs	r7, r3
 80126ce:	4017      	ands	r7, r2
 80126d0:	4213      	tst	r3, r2
 80126d2:	d171      	bne.n	80127b8 <__sfvwrite_r+0x118>
 80126d4:	2201      	movs	r2, #1
 80126d6:	2101      	movs	r1, #1
 80126d8:	401a      	ands	r2, r3
 80126da:	420b      	tst	r3, r1
 80126dc:	d100      	bne.n	80126e0 <__sfvwrite_r+0x40>
 80126de:	e0a5      	b.n	801282c <__sfvwrite_r+0x18c>
 80126e0:	0038      	movs	r0, r7
 80126e2:	003e      	movs	r6, r7
 80126e4:	9703      	str	r7, [sp, #12]
 80126e6:	9b03      	ldr	r3, [sp, #12]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	d100      	bne.n	80126ee <__sfvwrite_r+0x4e>
 80126ec:	e10b      	b.n	8012906 <__sfvwrite_r+0x266>
 80126ee:	2800      	cmp	r0, #0
 80126f0:	d10a      	bne.n	8012708 <__sfvwrite_r+0x68>
 80126f2:	001a      	movs	r2, r3
 80126f4:	210a      	movs	r1, #10
 80126f6:	0030      	movs	r0, r6
 80126f8:	f7fd fe2a 	bl	8010350 <memchr>
 80126fc:	9b03      	ldr	r3, [sp, #12]
 80126fe:	1c5f      	adds	r7, r3, #1
 8012700:	2800      	cmp	r0, #0
 8012702:	d001      	beq.n	8012708 <__sfvwrite_r+0x68>
 8012704:	3001      	adds	r0, #1
 8012706:	1b87      	subs	r7, r0, r6
 8012708:	9b03      	ldr	r3, [sp, #12]
 801270a:	9705      	str	r7, [sp, #20]
 801270c:	429f      	cmp	r7, r3
 801270e:	d900      	bls.n	8012712 <__sfvwrite_r+0x72>
 8012710:	9305      	str	r3, [sp, #20]
 8012712:	6820      	ldr	r0, [r4, #0]
 8012714:	6922      	ldr	r2, [r4, #16]
 8012716:	68a5      	ldr	r5, [r4, #8]
 8012718:	6963      	ldr	r3, [r4, #20]
 801271a:	4290      	cmp	r0, r2
 801271c:	d800      	bhi.n	8012720 <__sfvwrite_r+0x80>
 801271e:	e0fb      	b.n	8012918 <__sfvwrite_r+0x278>
 8012720:	9a05      	ldr	r2, [sp, #20]
 8012722:	18ed      	adds	r5, r5, r3
 8012724:	42aa      	cmp	r2, r5
 8012726:	dc00      	bgt.n	801272a <__sfvwrite_r+0x8a>
 8012728:	e0f6      	b.n	8012918 <__sfvwrite_r+0x278>
 801272a:	0031      	movs	r1, r6
 801272c:	002a      	movs	r2, r5
 801272e:	f000 fa1e 	bl	8012b6e <memmove>
 8012732:	6823      	ldr	r3, [r4, #0]
 8012734:	0021      	movs	r1, r4
 8012736:	195b      	adds	r3, r3, r5
 8012738:	9802      	ldr	r0, [sp, #8]
 801273a:	6023      	str	r3, [r4, #0]
 801273c:	f7fd fd8e 	bl	801025c <_fflush_r>
 8012740:	2800      	cmp	r0, #0
 8012742:	d16e      	bne.n	8012822 <__sfvwrite_r+0x182>
 8012744:	2001      	movs	r0, #1
 8012746:	1b7f      	subs	r7, r7, r5
 8012748:	d105      	bne.n	8012756 <__sfvwrite_r+0xb6>
 801274a:	0021      	movs	r1, r4
 801274c:	9802      	ldr	r0, [sp, #8]
 801274e:	f7fd fd85 	bl	801025c <_fflush_r>
 8012752:	2800      	cmp	r0, #0
 8012754:	d165      	bne.n	8012822 <__sfvwrite_r+0x182>
 8012756:	9b03      	ldr	r3, [sp, #12]
 8012758:	9a04      	ldr	r2, [sp, #16]
 801275a:	1b5b      	subs	r3, r3, r5
 801275c:	9303      	str	r3, [sp, #12]
 801275e:	9b04      	ldr	r3, [sp, #16]
 8012760:	1976      	adds	r6, r6, r5
 8012762:	689b      	ldr	r3, [r3, #8]
 8012764:	1b5b      	subs	r3, r3, r5
 8012766:	6093      	str	r3, [r2, #8]
 8012768:	d1bd      	bne.n	80126e6 <__sfvwrite_r+0x46>
 801276a:	e7a1      	b.n	80126b0 <__sfvwrite_r+0x10>
 801276c:	0021      	movs	r1, r4
 801276e:	9802      	ldr	r0, [sp, #8]
 8012770:	f000 f932 	bl	80129d8 <__swsetup_r>
 8012774:	2800      	cmp	r0, #0
 8012776:	d0a4      	beq.n	80126c2 <__sfvwrite_r+0x22>
 8012778:	2001      	movs	r0, #1
 801277a:	4240      	negs	r0, r0
 801277c:	e799      	b.n	80126b2 <__sfvwrite_r+0x12>
 801277e:	9b01      	ldr	r3, [sp, #4]
 8012780:	681e      	ldr	r6, [r3, #0]
 8012782:	685d      	ldr	r5, [r3, #4]
 8012784:	3308      	adds	r3, #8
 8012786:	9301      	str	r3, [sp, #4]
 8012788:	6a67      	ldr	r7, [r4, #36]	; 0x24
 801278a:	69e1      	ldr	r1, [r4, #28]
 801278c:	2d00      	cmp	r5, #0
 801278e:	d0f6      	beq.n	801277e <__sfvwrite_r+0xde>
 8012790:	4a6e      	ldr	r2, [pc, #440]	; (801294c <__sfvwrite_r+0x2ac>)
 8012792:	002b      	movs	r3, r5
 8012794:	4295      	cmp	r5, r2
 8012796:	d900      	bls.n	801279a <__sfvwrite_r+0xfa>
 8012798:	0013      	movs	r3, r2
 801279a:	0032      	movs	r2, r6
 801279c:	9802      	ldr	r0, [sp, #8]
 801279e:	47b8      	blx	r7
 80127a0:	2800      	cmp	r0, #0
 80127a2:	dd3e      	ble.n	8012822 <__sfvwrite_r+0x182>
 80127a4:	9b04      	ldr	r3, [sp, #16]
 80127a6:	9a04      	ldr	r2, [sp, #16]
 80127a8:	689b      	ldr	r3, [r3, #8]
 80127aa:	1836      	adds	r6, r6, r0
 80127ac:	1a1b      	subs	r3, r3, r0
 80127ae:	1a2d      	subs	r5, r5, r0
 80127b0:	6093      	str	r3, [r2, #8]
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d1e8      	bne.n	8012788 <__sfvwrite_r+0xe8>
 80127b6:	e77b      	b.n	80126b0 <__sfvwrite_r+0x10>
 80127b8:	2600      	movs	r6, #0
 80127ba:	0035      	movs	r5, r6
 80127bc:	e7e4      	b.n	8012788 <__sfvwrite_r+0xe8>
 80127be:	9b01      	ldr	r3, [sp, #4]
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	9303      	str	r3, [sp, #12]
 80127c4:	9b01      	ldr	r3, [sp, #4]
 80127c6:	685d      	ldr	r5, [r3, #4]
 80127c8:	3308      	adds	r3, #8
 80127ca:	9301      	str	r3, [sp, #4]
 80127cc:	220c      	movs	r2, #12
 80127ce:	5ea3      	ldrsh	r3, [r4, r2]
 80127d0:	6820      	ldr	r0, [r4, #0]
 80127d2:	68a6      	ldr	r6, [r4, #8]
 80127d4:	2d00      	cmp	r5, #0
 80127d6:	d0f2      	beq.n	80127be <__sfvwrite_r+0x11e>
 80127d8:	2180      	movs	r1, #128	; 0x80
 80127da:	0089      	lsls	r1, r1, #2
 80127dc:	b29a      	uxth	r2, r3
 80127de:	420b      	tst	r3, r1
 80127e0:	d062      	beq.n	80128a8 <__sfvwrite_r+0x208>
 80127e2:	42ae      	cmp	r6, r5
 80127e4:	d837      	bhi.n	8012856 <__sfvwrite_r+0x1b6>
 80127e6:	2390      	movs	r3, #144	; 0x90
 80127e8:	00db      	lsls	r3, r3, #3
 80127ea:	421a      	tst	r2, r3
 80127ec:	d033      	beq.n	8012856 <__sfvwrite_r+0x1b6>
 80127ee:	6921      	ldr	r1, [r4, #16]
 80127f0:	1a43      	subs	r3, r0, r1
 80127f2:	2003      	movs	r0, #3
 80127f4:	9305      	str	r3, [sp, #20]
 80127f6:	6963      	ldr	r3, [r4, #20]
 80127f8:	4343      	muls	r3, r0
 80127fa:	0fdf      	lsrs	r7, r3, #31
 80127fc:	18ff      	adds	r7, r7, r3
 80127fe:	9b05      	ldr	r3, [sp, #20]
 8012800:	107f      	asrs	r7, r7, #1
 8012802:	3301      	adds	r3, #1
 8012804:	195b      	adds	r3, r3, r5
 8012806:	42bb      	cmp	r3, r7
 8012808:	d900      	bls.n	801280c <__sfvwrite_r+0x16c>
 801280a:	001f      	movs	r7, r3
 801280c:	0552      	lsls	r2, r2, #21
 801280e:	d53c      	bpl.n	801288a <__sfvwrite_r+0x1ea>
 8012810:	0039      	movs	r1, r7
 8012812:	9802      	ldr	r0, [sp, #8]
 8012814:	f7f8 fb56 	bl	800aec4 <_malloc_r>
 8012818:	1e06      	subs	r6, r0, #0
 801281a:	d10a      	bne.n	8012832 <__sfvwrite_r+0x192>
 801281c:	230c      	movs	r3, #12
 801281e:	9a02      	ldr	r2, [sp, #8]
 8012820:	6013      	str	r3, [r2, #0]
 8012822:	2340      	movs	r3, #64	; 0x40
 8012824:	89a2      	ldrh	r2, [r4, #12]
 8012826:	4313      	orrs	r3, r2
 8012828:	81a3      	strh	r3, [r4, #12]
 801282a:	e7a5      	b.n	8012778 <__sfvwrite_r+0xd8>
 801282c:	0015      	movs	r5, r2
 801282e:	9203      	str	r2, [sp, #12]
 8012830:	e7cc      	b.n	80127cc <__sfvwrite_r+0x12c>
 8012832:	9a05      	ldr	r2, [sp, #20]
 8012834:	6921      	ldr	r1, [r4, #16]
 8012836:	f7f9 feaa 	bl	800c58e <memcpy>
 801283a:	89a2      	ldrh	r2, [r4, #12]
 801283c:	4b44      	ldr	r3, [pc, #272]	; (8012950 <__sfvwrite_r+0x2b0>)
 801283e:	401a      	ands	r2, r3
 8012840:	2380      	movs	r3, #128	; 0x80
 8012842:	4313      	orrs	r3, r2
 8012844:	81a3      	strh	r3, [r4, #12]
 8012846:	9b05      	ldr	r3, [sp, #20]
 8012848:	6126      	str	r6, [r4, #16]
 801284a:	18f6      	adds	r6, r6, r3
 801284c:	6026      	str	r6, [r4, #0]
 801284e:	002e      	movs	r6, r5
 8012850:	6167      	str	r7, [r4, #20]
 8012852:	1aff      	subs	r7, r7, r3
 8012854:	60a7      	str	r7, [r4, #8]
 8012856:	002f      	movs	r7, r5
 8012858:	42ae      	cmp	r6, r5
 801285a:	d900      	bls.n	801285e <__sfvwrite_r+0x1be>
 801285c:	002e      	movs	r6, r5
 801285e:	0032      	movs	r2, r6
 8012860:	9903      	ldr	r1, [sp, #12]
 8012862:	6820      	ldr	r0, [r4, #0]
 8012864:	f000 f983 	bl	8012b6e <memmove>
 8012868:	68a3      	ldr	r3, [r4, #8]
 801286a:	1b9b      	subs	r3, r3, r6
 801286c:	60a3      	str	r3, [r4, #8]
 801286e:	6823      	ldr	r3, [r4, #0]
 8012870:	199b      	adds	r3, r3, r6
 8012872:	6023      	str	r3, [r4, #0]
 8012874:	9b03      	ldr	r3, [sp, #12]
 8012876:	9a04      	ldr	r2, [sp, #16]
 8012878:	19db      	adds	r3, r3, r7
 801287a:	9303      	str	r3, [sp, #12]
 801287c:	9b04      	ldr	r3, [sp, #16]
 801287e:	1bed      	subs	r5, r5, r7
 8012880:	689b      	ldr	r3, [r3, #8]
 8012882:	1bdb      	subs	r3, r3, r7
 8012884:	6093      	str	r3, [r2, #8]
 8012886:	d1a1      	bne.n	80127cc <__sfvwrite_r+0x12c>
 8012888:	e712      	b.n	80126b0 <__sfvwrite_r+0x10>
 801288a:	003a      	movs	r2, r7
 801288c:	9802      	ldr	r0, [sp, #8]
 801288e:	f7fe fcd7 	bl	8011240 <_realloc_r>
 8012892:	1e06      	subs	r6, r0, #0
 8012894:	d1d7      	bne.n	8012846 <__sfvwrite_r+0x1a6>
 8012896:	6921      	ldr	r1, [r4, #16]
 8012898:	9802      	ldr	r0, [sp, #8]
 801289a:	f7f9 fef3 	bl	800c684 <_free_r>
 801289e:	2280      	movs	r2, #128	; 0x80
 80128a0:	89a3      	ldrh	r3, [r4, #12]
 80128a2:	4393      	bics	r3, r2
 80128a4:	81a3      	strh	r3, [r4, #12]
 80128a6:	e7b9      	b.n	801281c <__sfvwrite_r+0x17c>
 80128a8:	6923      	ldr	r3, [r4, #16]
 80128aa:	4283      	cmp	r3, r0
 80128ac:	d302      	bcc.n	80128b4 <__sfvwrite_r+0x214>
 80128ae:	6967      	ldr	r7, [r4, #20]
 80128b0:	42af      	cmp	r7, r5
 80128b2:	d916      	bls.n	80128e2 <__sfvwrite_r+0x242>
 80128b4:	42ae      	cmp	r6, r5
 80128b6:	d900      	bls.n	80128ba <__sfvwrite_r+0x21a>
 80128b8:	002e      	movs	r6, r5
 80128ba:	0032      	movs	r2, r6
 80128bc:	9903      	ldr	r1, [sp, #12]
 80128be:	f000 f956 	bl	8012b6e <memmove>
 80128c2:	68a3      	ldr	r3, [r4, #8]
 80128c4:	6822      	ldr	r2, [r4, #0]
 80128c6:	1b9b      	subs	r3, r3, r6
 80128c8:	1992      	adds	r2, r2, r6
 80128ca:	0037      	movs	r7, r6
 80128cc:	60a3      	str	r3, [r4, #8]
 80128ce:	6022      	str	r2, [r4, #0]
 80128d0:	2b00      	cmp	r3, #0
 80128d2:	d1cf      	bne.n	8012874 <__sfvwrite_r+0x1d4>
 80128d4:	0021      	movs	r1, r4
 80128d6:	9802      	ldr	r0, [sp, #8]
 80128d8:	f7fd fcc0 	bl	801025c <_fflush_r>
 80128dc:	2800      	cmp	r0, #0
 80128de:	d0c9      	beq.n	8012874 <__sfvwrite_r+0x1d4>
 80128e0:	e79f      	b.n	8012822 <__sfvwrite_r+0x182>
 80128e2:	4b1c      	ldr	r3, [pc, #112]	; (8012954 <__sfvwrite_r+0x2b4>)
 80128e4:	0028      	movs	r0, r5
 80128e6:	429d      	cmp	r5, r3
 80128e8:	d900      	bls.n	80128ec <__sfvwrite_r+0x24c>
 80128ea:	481b      	ldr	r0, [pc, #108]	; (8012958 <__sfvwrite_r+0x2b8>)
 80128ec:	0039      	movs	r1, r7
 80128ee:	f7ed fcaf 	bl	8000250 <__divsi3>
 80128f2:	003b      	movs	r3, r7
 80128f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80128f6:	4343      	muls	r3, r0
 80128f8:	9a03      	ldr	r2, [sp, #12]
 80128fa:	69e1      	ldr	r1, [r4, #28]
 80128fc:	9802      	ldr	r0, [sp, #8]
 80128fe:	47b0      	blx	r6
 8012900:	1e07      	subs	r7, r0, #0
 8012902:	dcb7      	bgt.n	8012874 <__sfvwrite_r+0x1d4>
 8012904:	e78d      	b.n	8012822 <__sfvwrite_r+0x182>
 8012906:	9b01      	ldr	r3, [sp, #4]
 8012908:	2000      	movs	r0, #0
 801290a:	681e      	ldr	r6, [r3, #0]
 801290c:	685b      	ldr	r3, [r3, #4]
 801290e:	9303      	str	r3, [sp, #12]
 8012910:	9b01      	ldr	r3, [sp, #4]
 8012912:	3308      	adds	r3, #8
 8012914:	9301      	str	r3, [sp, #4]
 8012916:	e6e6      	b.n	80126e6 <__sfvwrite_r+0x46>
 8012918:	9a05      	ldr	r2, [sp, #20]
 801291a:	4293      	cmp	r3, r2
 801291c:	dc08      	bgt.n	8012930 <__sfvwrite_r+0x290>
 801291e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012920:	0032      	movs	r2, r6
 8012922:	69e1      	ldr	r1, [r4, #28]
 8012924:	9802      	ldr	r0, [sp, #8]
 8012926:	47a8      	blx	r5
 8012928:	1e05      	subs	r5, r0, #0
 801292a:	dd00      	ble.n	801292e <__sfvwrite_r+0x28e>
 801292c:	e70a      	b.n	8012744 <__sfvwrite_r+0xa4>
 801292e:	e778      	b.n	8012822 <__sfvwrite_r+0x182>
 8012930:	9a05      	ldr	r2, [sp, #20]
 8012932:	0031      	movs	r1, r6
 8012934:	f000 f91b 	bl	8012b6e <memmove>
 8012938:	9a05      	ldr	r2, [sp, #20]
 801293a:	68a3      	ldr	r3, [r4, #8]
 801293c:	0015      	movs	r5, r2
 801293e:	1a9b      	subs	r3, r3, r2
 8012940:	60a3      	str	r3, [r4, #8]
 8012942:	6823      	ldr	r3, [r4, #0]
 8012944:	189b      	adds	r3, r3, r2
 8012946:	6023      	str	r3, [r4, #0]
 8012948:	e6fc      	b.n	8012744 <__sfvwrite_r+0xa4>
 801294a:	46c0      	nop			; (mov r8, r8)
 801294c:	7ffffc00 	.word	0x7ffffc00
 8012950:	fffffb7f 	.word	0xfffffb7f
 8012954:	7ffffffe 	.word	0x7ffffffe
 8012958:	7fffffff 	.word	0x7fffffff

0801295c <__submore>:
 801295c:	000b      	movs	r3, r1
 801295e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012960:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 8012962:	3340      	adds	r3, #64	; 0x40
 8012964:	000c      	movs	r4, r1
 8012966:	429d      	cmp	r5, r3
 8012968:	d11c      	bne.n	80129a4 <__submore+0x48>
 801296a:	2680      	movs	r6, #128	; 0x80
 801296c:	00f6      	lsls	r6, r6, #3
 801296e:	0031      	movs	r1, r6
 8012970:	f7f8 faa8 	bl	800aec4 <_malloc_r>
 8012974:	2800      	cmp	r0, #0
 8012976:	d102      	bne.n	801297e <__submore+0x22>
 8012978:	2001      	movs	r0, #1
 801297a:	4240      	negs	r0, r0
 801297c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801297e:	0023      	movs	r3, r4
 8012980:	6320      	str	r0, [r4, #48]	; 0x30
 8012982:	6366      	str	r6, [r4, #52]	; 0x34
 8012984:	3342      	adds	r3, #66	; 0x42
 8012986:	781a      	ldrb	r2, [r3, #0]
 8012988:	4b10      	ldr	r3, [pc, #64]	; (80129cc <__submore+0x70>)
 801298a:	54c2      	strb	r2, [r0, r3]
 801298c:	0023      	movs	r3, r4
 801298e:	3341      	adds	r3, #65	; 0x41
 8012990:	781a      	ldrb	r2, [r3, #0]
 8012992:	4b0f      	ldr	r3, [pc, #60]	; (80129d0 <__submore+0x74>)
 8012994:	54c2      	strb	r2, [r0, r3]
 8012996:	782a      	ldrb	r2, [r5, #0]
 8012998:	4b0e      	ldr	r3, [pc, #56]	; (80129d4 <__submore+0x78>)
 801299a:	54c2      	strb	r2, [r0, r3]
 801299c:	18c0      	adds	r0, r0, r3
 801299e:	6020      	str	r0, [r4, #0]
 80129a0:	2000      	movs	r0, #0
 80129a2:	e7eb      	b.n	801297c <__submore+0x20>
 80129a4:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 80129a6:	0029      	movs	r1, r5
 80129a8:	0073      	lsls	r3, r6, #1
 80129aa:	001a      	movs	r2, r3
 80129ac:	9301      	str	r3, [sp, #4]
 80129ae:	f7fe fc47 	bl	8011240 <_realloc_r>
 80129b2:	1e05      	subs	r5, r0, #0
 80129b4:	d0e0      	beq.n	8012978 <__submore+0x1c>
 80129b6:	1987      	adds	r7, r0, r6
 80129b8:	0001      	movs	r1, r0
 80129ba:	0032      	movs	r2, r6
 80129bc:	0038      	movs	r0, r7
 80129be:	f7f9 fde6 	bl	800c58e <memcpy>
 80129c2:	9b01      	ldr	r3, [sp, #4]
 80129c4:	6027      	str	r7, [r4, #0]
 80129c6:	6325      	str	r5, [r4, #48]	; 0x30
 80129c8:	6363      	str	r3, [r4, #52]	; 0x34
 80129ca:	e7e9      	b.n	80129a0 <__submore+0x44>
 80129cc:	000003ff 	.word	0x000003ff
 80129d0:	000003fe 	.word	0x000003fe
 80129d4:	000003fd 	.word	0x000003fd

080129d8 <__swsetup_r>:
 80129d8:	4b30      	ldr	r3, [pc, #192]	; (8012a9c <__swsetup_r+0xc4>)
 80129da:	b570      	push	{r4, r5, r6, lr}
 80129dc:	0005      	movs	r5, r0
 80129de:	6818      	ldr	r0, [r3, #0]
 80129e0:	000c      	movs	r4, r1
 80129e2:	2800      	cmp	r0, #0
 80129e4:	d004      	beq.n	80129f0 <__swsetup_r+0x18>
 80129e6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80129e8:	2b00      	cmp	r3, #0
 80129ea:	d101      	bne.n	80129f0 <__swsetup_r+0x18>
 80129ec:	f7f9 fbec 	bl	800c1c8 <__sinit>
 80129f0:	230c      	movs	r3, #12
 80129f2:	5ee2      	ldrsh	r2, [r4, r3]
 80129f4:	b293      	uxth	r3, r2
 80129f6:	0711      	lsls	r1, r2, #28
 80129f8:	d423      	bmi.n	8012a42 <__swsetup_r+0x6a>
 80129fa:	06d9      	lsls	r1, r3, #27
 80129fc:	d407      	bmi.n	8012a0e <__swsetup_r+0x36>
 80129fe:	2309      	movs	r3, #9
 8012a00:	2001      	movs	r0, #1
 8012a02:	602b      	str	r3, [r5, #0]
 8012a04:	3337      	adds	r3, #55	; 0x37
 8012a06:	4313      	orrs	r3, r2
 8012a08:	81a3      	strh	r3, [r4, #12]
 8012a0a:	4240      	negs	r0, r0
 8012a0c:	bd70      	pop	{r4, r5, r6, pc}
 8012a0e:	075b      	lsls	r3, r3, #29
 8012a10:	d513      	bpl.n	8012a3a <__swsetup_r+0x62>
 8012a12:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012a14:	2900      	cmp	r1, #0
 8012a16:	d008      	beq.n	8012a2a <__swsetup_r+0x52>
 8012a18:	0023      	movs	r3, r4
 8012a1a:	3340      	adds	r3, #64	; 0x40
 8012a1c:	4299      	cmp	r1, r3
 8012a1e:	d002      	beq.n	8012a26 <__swsetup_r+0x4e>
 8012a20:	0028      	movs	r0, r5
 8012a22:	f7f9 fe2f 	bl	800c684 <_free_r>
 8012a26:	2300      	movs	r3, #0
 8012a28:	6323      	str	r3, [r4, #48]	; 0x30
 8012a2a:	2224      	movs	r2, #36	; 0x24
 8012a2c:	89a3      	ldrh	r3, [r4, #12]
 8012a2e:	4393      	bics	r3, r2
 8012a30:	81a3      	strh	r3, [r4, #12]
 8012a32:	2300      	movs	r3, #0
 8012a34:	6063      	str	r3, [r4, #4]
 8012a36:	6923      	ldr	r3, [r4, #16]
 8012a38:	6023      	str	r3, [r4, #0]
 8012a3a:	2308      	movs	r3, #8
 8012a3c:	89a2      	ldrh	r2, [r4, #12]
 8012a3e:	4313      	orrs	r3, r2
 8012a40:	81a3      	strh	r3, [r4, #12]
 8012a42:	6923      	ldr	r3, [r4, #16]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d10b      	bne.n	8012a60 <__swsetup_r+0x88>
 8012a48:	21a0      	movs	r1, #160	; 0xa0
 8012a4a:	2280      	movs	r2, #128	; 0x80
 8012a4c:	89a3      	ldrh	r3, [r4, #12]
 8012a4e:	0089      	lsls	r1, r1, #2
 8012a50:	0092      	lsls	r2, r2, #2
 8012a52:	400b      	ands	r3, r1
 8012a54:	4293      	cmp	r3, r2
 8012a56:	d003      	beq.n	8012a60 <__swsetup_r+0x88>
 8012a58:	0021      	movs	r1, r4
 8012a5a:	0028      	movs	r0, r5
 8012a5c:	f000 f8e8 	bl	8012c30 <__smakebuf_r>
 8012a60:	220c      	movs	r2, #12
 8012a62:	5ea3      	ldrsh	r3, [r4, r2]
 8012a64:	2001      	movs	r0, #1
 8012a66:	001a      	movs	r2, r3
 8012a68:	b299      	uxth	r1, r3
 8012a6a:	4002      	ands	r2, r0
 8012a6c:	4203      	tst	r3, r0
 8012a6e:	d00f      	beq.n	8012a90 <__swsetup_r+0xb8>
 8012a70:	2200      	movs	r2, #0
 8012a72:	60a2      	str	r2, [r4, #8]
 8012a74:	6962      	ldr	r2, [r4, #20]
 8012a76:	4252      	negs	r2, r2
 8012a78:	61a2      	str	r2, [r4, #24]
 8012a7a:	2000      	movs	r0, #0
 8012a7c:	6922      	ldr	r2, [r4, #16]
 8012a7e:	4282      	cmp	r2, r0
 8012a80:	d1c4      	bne.n	8012a0c <__swsetup_r+0x34>
 8012a82:	0609      	lsls	r1, r1, #24
 8012a84:	d5c2      	bpl.n	8012a0c <__swsetup_r+0x34>
 8012a86:	2240      	movs	r2, #64	; 0x40
 8012a88:	4313      	orrs	r3, r2
 8012a8a:	81a3      	strh	r3, [r4, #12]
 8012a8c:	3801      	subs	r0, #1
 8012a8e:	e7bd      	b.n	8012a0c <__swsetup_r+0x34>
 8012a90:	0788      	lsls	r0, r1, #30
 8012a92:	d400      	bmi.n	8012a96 <__swsetup_r+0xbe>
 8012a94:	6962      	ldr	r2, [r4, #20]
 8012a96:	60a2      	str	r2, [r4, #8]
 8012a98:	e7ef      	b.n	8012a7a <__swsetup_r+0xa2>
 8012a9a:	46c0      	nop			; (mov r8, r8)
 8012a9c:	200006d8 	.word	0x200006d8

08012aa0 <__fputwc>:
 8012aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012aa2:	b085      	sub	sp, #20
 8012aa4:	000e      	movs	r6, r1
 8012aa6:	0015      	movs	r5, r2
 8012aa8:	9001      	str	r0, [sp, #4]
 8012aaa:	f7f9 fccf 	bl	800c44c <__locale_mb_cur_max>
 8012aae:	0004      	movs	r4, r0
 8012ab0:	2801      	cmp	r0, #1
 8012ab2:	d119      	bne.n	8012ae8 <__fputwc+0x48>
 8012ab4:	1e73      	subs	r3, r6, #1
 8012ab6:	2bfe      	cmp	r3, #254	; 0xfe
 8012ab8:	d816      	bhi.n	8012ae8 <__fputwc+0x48>
 8012aba:	ab02      	add	r3, sp, #8
 8012abc:	711e      	strb	r6, [r3, #4]
 8012abe:	2700      	movs	r7, #0
 8012ac0:	42a7      	cmp	r7, r4
 8012ac2:	d020      	beq.n	8012b06 <__fputwc+0x66>
 8012ac4:	ab03      	add	r3, sp, #12
 8012ac6:	5dd9      	ldrb	r1, [r3, r7]
 8012ac8:	68ab      	ldr	r3, [r5, #8]
 8012aca:	3b01      	subs	r3, #1
 8012acc:	60ab      	str	r3, [r5, #8]
 8012ace:	2b00      	cmp	r3, #0
 8012ad0:	da04      	bge.n	8012adc <__fputwc+0x3c>
 8012ad2:	69aa      	ldr	r2, [r5, #24]
 8012ad4:	4293      	cmp	r3, r2
 8012ad6:	db19      	blt.n	8012b0c <__fputwc+0x6c>
 8012ad8:	290a      	cmp	r1, #10
 8012ada:	d017      	beq.n	8012b0c <__fputwc+0x6c>
 8012adc:	682b      	ldr	r3, [r5, #0]
 8012ade:	1c5a      	adds	r2, r3, #1
 8012ae0:	602a      	str	r2, [r5, #0]
 8012ae2:	7019      	strb	r1, [r3, #0]
 8012ae4:	3701      	adds	r7, #1
 8012ae6:	e7eb      	b.n	8012ac0 <__fputwc+0x20>
 8012ae8:	002b      	movs	r3, r5
 8012aea:	0032      	movs	r2, r6
 8012aec:	9801      	ldr	r0, [sp, #4]
 8012aee:	335c      	adds	r3, #92	; 0x5c
 8012af0:	a903      	add	r1, sp, #12
 8012af2:	f000 f857 	bl	8012ba4 <_wcrtomb_r>
 8012af6:	0004      	movs	r4, r0
 8012af8:	1c43      	adds	r3, r0, #1
 8012afa:	d1e0      	bne.n	8012abe <__fputwc+0x1e>
 8012afc:	2340      	movs	r3, #64	; 0x40
 8012afe:	0006      	movs	r6, r0
 8012b00:	89aa      	ldrh	r2, [r5, #12]
 8012b02:	4313      	orrs	r3, r2
 8012b04:	81ab      	strh	r3, [r5, #12]
 8012b06:	0030      	movs	r0, r6
 8012b08:	b005      	add	sp, #20
 8012b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b0c:	002a      	movs	r2, r5
 8012b0e:	9801      	ldr	r0, [sp, #4]
 8012b10:	f000 f8cc 	bl	8012cac <__swbuf_r>
 8012b14:	1c43      	adds	r3, r0, #1
 8012b16:	d1e5      	bne.n	8012ae4 <__fputwc+0x44>
 8012b18:	0006      	movs	r6, r0
 8012b1a:	e7f4      	b.n	8012b06 <__fputwc+0x66>

08012b1c <_fputwc_r>:
 8012b1c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8012b1e:	b570      	push	{r4, r5, r6, lr}
 8012b20:	0005      	movs	r5, r0
 8012b22:	000e      	movs	r6, r1
 8012b24:	0014      	movs	r4, r2
 8012b26:	07db      	lsls	r3, r3, #31
 8012b28:	d405      	bmi.n	8012b36 <_fputwc_r+0x1a>
 8012b2a:	8993      	ldrh	r3, [r2, #12]
 8012b2c:	059b      	lsls	r3, r3, #22
 8012b2e:	d402      	bmi.n	8012b36 <_fputwc_r+0x1a>
 8012b30:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8012b32:	f7f9 fd1f 	bl	800c574 <__retarget_lock_acquire_recursive>
 8012b36:	230c      	movs	r3, #12
 8012b38:	5ee2      	ldrsh	r2, [r4, r3]
 8012b3a:	2380      	movs	r3, #128	; 0x80
 8012b3c:	019b      	lsls	r3, r3, #6
 8012b3e:	421a      	tst	r2, r3
 8012b40:	d104      	bne.n	8012b4c <_fputwc_r+0x30>
 8012b42:	431a      	orrs	r2, r3
 8012b44:	81a2      	strh	r2, [r4, #12]
 8012b46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012b48:	4313      	orrs	r3, r2
 8012b4a:	6663      	str	r3, [r4, #100]	; 0x64
 8012b4c:	0028      	movs	r0, r5
 8012b4e:	0022      	movs	r2, r4
 8012b50:	0031      	movs	r1, r6
 8012b52:	f7ff ffa5 	bl	8012aa0 <__fputwc>
 8012b56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012b58:	0005      	movs	r5, r0
 8012b5a:	07db      	lsls	r3, r3, #31
 8012b5c:	d405      	bmi.n	8012b6a <_fputwc_r+0x4e>
 8012b5e:	89a3      	ldrh	r3, [r4, #12]
 8012b60:	059b      	lsls	r3, r3, #22
 8012b62:	d402      	bmi.n	8012b6a <_fputwc_r+0x4e>
 8012b64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012b66:	f7f9 fd06 	bl	800c576 <__retarget_lock_release_recursive>
 8012b6a:	0028      	movs	r0, r5
 8012b6c:	bd70      	pop	{r4, r5, r6, pc}

08012b6e <memmove>:
 8012b6e:	b510      	push	{r4, lr}
 8012b70:	4288      	cmp	r0, r1
 8012b72:	d902      	bls.n	8012b7a <memmove+0xc>
 8012b74:	188b      	adds	r3, r1, r2
 8012b76:	4298      	cmp	r0, r3
 8012b78:	d303      	bcc.n	8012b82 <memmove+0x14>
 8012b7a:	2300      	movs	r3, #0
 8012b7c:	e007      	b.n	8012b8e <memmove+0x20>
 8012b7e:	5c8b      	ldrb	r3, [r1, r2]
 8012b80:	5483      	strb	r3, [r0, r2]
 8012b82:	3a01      	subs	r2, #1
 8012b84:	d2fb      	bcs.n	8012b7e <memmove+0x10>
 8012b86:	bd10      	pop	{r4, pc}
 8012b88:	5ccc      	ldrb	r4, [r1, r3]
 8012b8a:	54c4      	strb	r4, [r0, r3]
 8012b8c:	3301      	adds	r3, #1
 8012b8e:	429a      	cmp	r2, r3
 8012b90:	d1fa      	bne.n	8012b88 <memmove+0x1a>
 8012b92:	e7f8      	b.n	8012b86 <memmove+0x18>

08012b94 <abort>:
 8012b94:	2006      	movs	r0, #6
 8012b96:	b510      	push	{r4, lr}
 8012b98:	f000 f906 	bl	8012da8 <raise>
 8012b9c:	2001      	movs	r0, #1
 8012b9e:	f7f0 fdc9 	bl	8003734 <_exit>
	...

08012ba4 <_wcrtomb_r>:
 8012ba4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8012ba6:	001d      	movs	r5, r3
 8012ba8:	4b09      	ldr	r3, [pc, #36]	; (8012bd0 <_wcrtomb_r+0x2c>)
 8012baa:	0004      	movs	r4, r0
 8012bac:	33e0      	adds	r3, #224	; 0xe0
 8012bae:	681e      	ldr	r6, [r3, #0]
 8012bb0:	002b      	movs	r3, r5
 8012bb2:	2900      	cmp	r1, #0
 8012bb4:	d101      	bne.n	8012bba <_wcrtomb_r+0x16>
 8012bb6:	000a      	movs	r2, r1
 8012bb8:	a901      	add	r1, sp, #4
 8012bba:	0020      	movs	r0, r4
 8012bbc:	47b0      	blx	r6
 8012bbe:	1c43      	adds	r3, r0, #1
 8012bc0:	d103      	bne.n	8012bca <_wcrtomb_r+0x26>
 8012bc2:	2300      	movs	r3, #0
 8012bc4:	602b      	str	r3, [r5, #0]
 8012bc6:	338a      	adds	r3, #138	; 0x8a
 8012bc8:	6023      	str	r3, [r4, #0]
 8012bca:	b004      	add	sp, #16
 8012bcc:	bd70      	pop	{r4, r5, r6, pc}
 8012bce:	46c0      	nop			; (mov r8, r8)
 8012bd0:	20000448 	.word	0x20000448

08012bd4 <__swhatbuf_r>:
 8012bd4:	b570      	push	{r4, r5, r6, lr}
 8012bd6:	000e      	movs	r6, r1
 8012bd8:	001d      	movs	r5, r3
 8012bda:	230e      	movs	r3, #14
 8012bdc:	5ec9      	ldrsh	r1, [r1, r3]
 8012bde:	0014      	movs	r4, r2
 8012be0:	b096      	sub	sp, #88	; 0x58
 8012be2:	2900      	cmp	r1, #0
 8012be4:	da09      	bge.n	8012bfa <__swhatbuf_r+0x26>
 8012be6:	89b2      	ldrh	r2, [r6, #12]
 8012be8:	2380      	movs	r3, #128	; 0x80
 8012bea:	0011      	movs	r1, r2
 8012bec:	4019      	ands	r1, r3
 8012bee:	421a      	tst	r2, r3
 8012bf0:	d018      	beq.n	8012c24 <__swhatbuf_r+0x50>
 8012bf2:	2100      	movs	r1, #0
 8012bf4:	3b40      	subs	r3, #64	; 0x40
 8012bf6:	0008      	movs	r0, r1
 8012bf8:	e010      	b.n	8012c1c <__swhatbuf_r+0x48>
 8012bfa:	466a      	mov	r2, sp
 8012bfc:	f000 f8de 	bl	8012dbc <_fstat_r>
 8012c00:	2800      	cmp	r0, #0
 8012c02:	dbf0      	blt.n	8012be6 <__swhatbuf_r+0x12>
 8012c04:	23f0      	movs	r3, #240	; 0xf0
 8012c06:	9901      	ldr	r1, [sp, #4]
 8012c08:	021b      	lsls	r3, r3, #8
 8012c0a:	4019      	ands	r1, r3
 8012c0c:	4b07      	ldr	r3, [pc, #28]	; (8012c2c <__swhatbuf_r+0x58>)
 8012c0e:	2080      	movs	r0, #128	; 0x80
 8012c10:	18c9      	adds	r1, r1, r3
 8012c12:	424b      	negs	r3, r1
 8012c14:	4159      	adcs	r1, r3
 8012c16:	2380      	movs	r3, #128	; 0x80
 8012c18:	0100      	lsls	r0, r0, #4
 8012c1a:	00db      	lsls	r3, r3, #3
 8012c1c:	6029      	str	r1, [r5, #0]
 8012c1e:	6023      	str	r3, [r4, #0]
 8012c20:	b016      	add	sp, #88	; 0x58
 8012c22:	bd70      	pop	{r4, r5, r6, pc}
 8012c24:	2380      	movs	r3, #128	; 0x80
 8012c26:	00db      	lsls	r3, r3, #3
 8012c28:	e7e5      	b.n	8012bf6 <__swhatbuf_r+0x22>
 8012c2a:	46c0      	nop			; (mov r8, r8)
 8012c2c:	ffffe000 	.word	0xffffe000

08012c30 <__smakebuf_r>:
 8012c30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012c32:	2602      	movs	r6, #2
 8012c34:	898b      	ldrh	r3, [r1, #12]
 8012c36:	0005      	movs	r5, r0
 8012c38:	000c      	movs	r4, r1
 8012c3a:	4233      	tst	r3, r6
 8012c3c:	d006      	beq.n	8012c4c <__smakebuf_r+0x1c>
 8012c3e:	0023      	movs	r3, r4
 8012c40:	3343      	adds	r3, #67	; 0x43
 8012c42:	6023      	str	r3, [r4, #0]
 8012c44:	6123      	str	r3, [r4, #16]
 8012c46:	2301      	movs	r3, #1
 8012c48:	6163      	str	r3, [r4, #20]
 8012c4a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8012c4c:	466a      	mov	r2, sp
 8012c4e:	ab01      	add	r3, sp, #4
 8012c50:	f7ff ffc0 	bl	8012bd4 <__swhatbuf_r>
 8012c54:	9900      	ldr	r1, [sp, #0]
 8012c56:	0007      	movs	r7, r0
 8012c58:	0028      	movs	r0, r5
 8012c5a:	f7f8 f933 	bl	800aec4 <_malloc_r>
 8012c5e:	2800      	cmp	r0, #0
 8012c60:	d108      	bne.n	8012c74 <__smakebuf_r+0x44>
 8012c62:	220c      	movs	r2, #12
 8012c64:	5ea3      	ldrsh	r3, [r4, r2]
 8012c66:	059a      	lsls	r2, r3, #22
 8012c68:	d4ef      	bmi.n	8012c4a <__smakebuf_r+0x1a>
 8012c6a:	2203      	movs	r2, #3
 8012c6c:	4393      	bics	r3, r2
 8012c6e:	431e      	orrs	r6, r3
 8012c70:	81a6      	strh	r6, [r4, #12]
 8012c72:	e7e4      	b.n	8012c3e <__smakebuf_r+0xe>
 8012c74:	2380      	movs	r3, #128	; 0x80
 8012c76:	89a2      	ldrh	r2, [r4, #12]
 8012c78:	6020      	str	r0, [r4, #0]
 8012c7a:	4313      	orrs	r3, r2
 8012c7c:	81a3      	strh	r3, [r4, #12]
 8012c7e:	9b00      	ldr	r3, [sp, #0]
 8012c80:	6120      	str	r0, [r4, #16]
 8012c82:	6163      	str	r3, [r4, #20]
 8012c84:	9b01      	ldr	r3, [sp, #4]
 8012c86:	2b00      	cmp	r3, #0
 8012c88:	d00c      	beq.n	8012ca4 <__smakebuf_r+0x74>
 8012c8a:	0028      	movs	r0, r5
 8012c8c:	230e      	movs	r3, #14
 8012c8e:	5ee1      	ldrsh	r1, [r4, r3]
 8012c90:	f000 f8a6 	bl	8012de0 <_isatty_r>
 8012c94:	2800      	cmp	r0, #0
 8012c96:	d005      	beq.n	8012ca4 <__smakebuf_r+0x74>
 8012c98:	2303      	movs	r3, #3
 8012c9a:	89a2      	ldrh	r2, [r4, #12]
 8012c9c:	439a      	bics	r2, r3
 8012c9e:	3b02      	subs	r3, #2
 8012ca0:	4313      	orrs	r3, r2
 8012ca2:	81a3      	strh	r3, [r4, #12]
 8012ca4:	89a3      	ldrh	r3, [r4, #12]
 8012ca6:	433b      	orrs	r3, r7
 8012ca8:	81a3      	strh	r3, [r4, #12]
 8012caa:	e7ce      	b.n	8012c4a <__smakebuf_r+0x1a>

08012cac <__swbuf_r>:
 8012cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cae:	0006      	movs	r6, r0
 8012cb0:	000d      	movs	r5, r1
 8012cb2:	0014      	movs	r4, r2
 8012cb4:	2800      	cmp	r0, #0
 8012cb6:	d004      	beq.n	8012cc2 <__swbuf_r+0x16>
 8012cb8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d101      	bne.n	8012cc2 <__swbuf_r+0x16>
 8012cbe:	f7f9 fa83 	bl	800c1c8 <__sinit>
 8012cc2:	69a3      	ldr	r3, [r4, #24]
 8012cc4:	60a3      	str	r3, [r4, #8]
 8012cc6:	89a3      	ldrh	r3, [r4, #12]
 8012cc8:	071b      	lsls	r3, r3, #28
 8012cca:	d52e      	bpl.n	8012d2a <__swbuf_r+0x7e>
 8012ccc:	6923      	ldr	r3, [r4, #16]
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d02b      	beq.n	8012d2a <__swbuf_r+0x7e>
 8012cd2:	230c      	movs	r3, #12
 8012cd4:	5ee2      	ldrsh	r2, [r4, r3]
 8012cd6:	2380      	movs	r3, #128	; 0x80
 8012cd8:	019b      	lsls	r3, r3, #6
 8012cda:	b2ef      	uxtb	r7, r5
 8012cdc:	b2ed      	uxtb	r5, r5
 8012cde:	421a      	tst	r2, r3
 8012ce0:	d02c      	beq.n	8012d3c <__swbuf_r+0x90>
 8012ce2:	6923      	ldr	r3, [r4, #16]
 8012ce4:	6820      	ldr	r0, [r4, #0]
 8012ce6:	1ac0      	subs	r0, r0, r3
 8012ce8:	6963      	ldr	r3, [r4, #20]
 8012cea:	4283      	cmp	r3, r0
 8012cec:	dc05      	bgt.n	8012cfa <__swbuf_r+0x4e>
 8012cee:	0021      	movs	r1, r4
 8012cf0:	0030      	movs	r0, r6
 8012cf2:	f7fd fab3 	bl	801025c <_fflush_r>
 8012cf6:	2800      	cmp	r0, #0
 8012cf8:	d11d      	bne.n	8012d36 <__swbuf_r+0x8a>
 8012cfa:	68a3      	ldr	r3, [r4, #8]
 8012cfc:	3001      	adds	r0, #1
 8012cfe:	3b01      	subs	r3, #1
 8012d00:	60a3      	str	r3, [r4, #8]
 8012d02:	6823      	ldr	r3, [r4, #0]
 8012d04:	1c5a      	adds	r2, r3, #1
 8012d06:	6022      	str	r2, [r4, #0]
 8012d08:	701f      	strb	r7, [r3, #0]
 8012d0a:	6963      	ldr	r3, [r4, #20]
 8012d0c:	4283      	cmp	r3, r0
 8012d0e:	d004      	beq.n	8012d1a <__swbuf_r+0x6e>
 8012d10:	89a3      	ldrh	r3, [r4, #12]
 8012d12:	07db      	lsls	r3, r3, #31
 8012d14:	d507      	bpl.n	8012d26 <__swbuf_r+0x7a>
 8012d16:	2d0a      	cmp	r5, #10
 8012d18:	d105      	bne.n	8012d26 <__swbuf_r+0x7a>
 8012d1a:	0021      	movs	r1, r4
 8012d1c:	0030      	movs	r0, r6
 8012d1e:	f7fd fa9d 	bl	801025c <_fflush_r>
 8012d22:	2800      	cmp	r0, #0
 8012d24:	d107      	bne.n	8012d36 <__swbuf_r+0x8a>
 8012d26:	0028      	movs	r0, r5
 8012d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d2a:	0021      	movs	r1, r4
 8012d2c:	0030      	movs	r0, r6
 8012d2e:	f7ff fe53 	bl	80129d8 <__swsetup_r>
 8012d32:	2800      	cmp	r0, #0
 8012d34:	d0cd      	beq.n	8012cd2 <__swbuf_r+0x26>
 8012d36:	2501      	movs	r5, #1
 8012d38:	426d      	negs	r5, r5
 8012d3a:	e7f4      	b.n	8012d26 <__swbuf_r+0x7a>
 8012d3c:	4313      	orrs	r3, r2
 8012d3e:	81a3      	strh	r3, [r4, #12]
 8012d40:	4a02      	ldr	r2, [pc, #8]	; (8012d4c <__swbuf_r+0xa0>)
 8012d42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012d44:	4013      	ands	r3, r2
 8012d46:	6663      	str	r3, [r4, #100]	; 0x64
 8012d48:	e7cb      	b.n	8012ce2 <__swbuf_r+0x36>
 8012d4a:	46c0      	nop			; (mov r8, r8)
 8012d4c:	ffffdfff 	.word	0xffffdfff

08012d50 <_raise_r>:
 8012d50:	b570      	push	{r4, r5, r6, lr}
 8012d52:	0004      	movs	r4, r0
 8012d54:	000d      	movs	r5, r1
 8012d56:	291f      	cmp	r1, #31
 8012d58:	d904      	bls.n	8012d64 <_raise_r+0x14>
 8012d5a:	2316      	movs	r3, #22
 8012d5c:	6003      	str	r3, [r0, #0]
 8012d5e:	2001      	movs	r0, #1
 8012d60:	4240      	negs	r0, r0
 8012d62:	bd70      	pop	{r4, r5, r6, pc}
 8012d64:	0003      	movs	r3, r0
 8012d66:	33fc      	adds	r3, #252	; 0xfc
 8012d68:	69db      	ldr	r3, [r3, #28]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d004      	beq.n	8012d78 <_raise_r+0x28>
 8012d6e:	008a      	lsls	r2, r1, #2
 8012d70:	189b      	adds	r3, r3, r2
 8012d72:	681a      	ldr	r2, [r3, #0]
 8012d74:	2a00      	cmp	r2, #0
 8012d76:	d108      	bne.n	8012d8a <_raise_r+0x3a>
 8012d78:	0020      	movs	r0, r4
 8012d7a:	f000 f855 	bl	8012e28 <_getpid_r>
 8012d7e:	002a      	movs	r2, r5
 8012d80:	0001      	movs	r1, r0
 8012d82:	0020      	movs	r0, r4
 8012d84:	f000 f83e 	bl	8012e04 <_kill_r>
 8012d88:	e7eb      	b.n	8012d62 <_raise_r+0x12>
 8012d8a:	2000      	movs	r0, #0
 8012d8c:	2a01      	cmp	r2, #1
 8012d8e:	d0e8      	beq.n	8012d62 <_raise_r+0x12>
 8012d90:	1c51      	adds	r1, r2, #1
 8012d92:	d103      	bne.n	8012d9c <_raise_r+0x4c>
 8012d94:	2316      	movs	r3, #22
 8012d96:	3001      	adds	r0, #1
 8012d98:	6023      	str	r3, [r4, #0]
 8012d9a:	e7e2      	b.n	8012d62 <_raise_r+0x12>
 8012d9c:	2400      	movs	r4, #0
 8012d9e:	0028      	movs	r0, r5
 8012da0:	601c      	str	r4, [r3, #0]
 8012da2:	4790      	blx	r2
 8012da4:	0020      	movs	r0, r4
 8012da6:	e7dc      	b.n	8012d62 <_raise_r+0x12>

08012da8 <raise>:
 8012da8:	b510      	push	{r4, lr}
 8012daa:	4b03      	ldr	r3, [pc, #12]	; (8012db8 <raise+0x10>)
 8012dac:	0001      	movs	r1, r0
 8012dae:	6818      	ldr	r0, [r3, #0]
 8012db0:	f7ff ffce 	bl	8012d50 <_raise_r>
 8012db4:	bd10      	pop	{r4, pc}
 8012db6:	46c0      	nop			; (mov r8, r8)
 8012db8:	200006d8 	.word	0x200006d8

08012dbc <_fstat_r>:
 8012dbc:	2300      	movs	r3, #0
 8012dbe:	b570      	push	{r4, r5, r6, lr}
 8012dc0:	4d06      	ldr	r5, [pc, #24]	; (8012ddc <_fstat_r+0x20>)
 8012dc2:	0004      	movs	r4, r0
 8012dc4:	0008      	movs	r0, r1
 8012dc6:	0011      	movs	r1, r2
 8012dc8:	602b      	str	r3, [r5, #0]
 8012dca:	f7f0 fd02 	bl	80037d2 <_fstat>
 8012dce:	1c43      	adds	r3, r0, #1
 8012dd0:	d103      	bne.n	8012dda <_fstat_r+0x1e>
 8012dd2:	682b      	ldr	r3, [r5, #0]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d000      	beq.n	8012dda <_fstat_r+0x1e>
 8012dd8:	6023      	str	r3, [r4, #0]
 8012dda:	bd70      	pop	{r4, r5, r6, pc}
 8012ddc:	20000d24 	.word	0x20000d24

08012de0 <_isatty_r>:
 8012de0:	2300      	movs	r3, #0
 8012de2:	b570      	push	{r4, r5, r6, lr}
 8012de4:	4d06      	ldr	r5, [pc, #24]	; (8012e00 <_isatty_r+0x20>)
 8012de6:	0004      	movs	r4, r0
 8012de8:	0008      	movs	r0, r1
 8012dea:	602b      	str	r3, [r5, #0]
 8012dec:	f7f0 fcff 	bl	80037ee <_isatty>
 8012df0:	1c43      	adds	r3, r0, #1
 8012df2:	d103      	bne.n	8012dfc <_isatty_r+0x1c>
 8012df4:	682b      	ldr	r3, [r5, #0]
 8012df6:	2b00      	cmp	r3, #0
 8012df8:	d000      	beq.n	8012dfc <_isatty_r+0x1c>
 8012dfa:	6023      	str	r3, [r4, #0]
 8012dfc:	bd70      	pop	{r4, r5, r6, pc}
 8012dfe:	46c0      	nop			; (mov r8, r8)
 8012e00:	20000d24 	.word	0x20000d24

08012e04 <_kill_r>:
 8012e04:	2300      	movs	r3, #0
 8012e06:	b570      	push	{r4, r5, r6, lr}
 8012e08:	4d06      	ldr	r5, [pc, #24]	; (8012e24 <_kill_r+0x20>)
 8012e0a:	0004      	movs	r4, r0
 8012e0c:	0008      	movs	r0, r1
 8012e0e:	0011      	movs	r1, r2
 8012e10:	602b      	str	r3, [r5, #0]
 8012e12:	f7f0 fc7f 	bl	8003714 <_kill>
 8012e16:	1c43      	adds	r3, r0, #1
 8012e18:	d103      	bne.n	8012e22 <_kill_r+0x1e>
 8012e1a:	682b      	ldr	r3, [r5, #0]
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d000      	beq.n	8012e22 <_kill_r+0x1e>
 8012e20:	6023      	str	r3, [r4, #0]
 8012e22:	bd70      	pop	{r4, r5, r6, pc}
 8012e24:	20000d24 	.word	0x20000d24

08012e28 <_getpid_r>:
 8012e28:	b510      	push	{r4, lr}
 8012e2a:	f7f0 fc6d 	bl	8003708 <_getpid>
 8012e2e:	bd10      	pop	{r4, pc}

08012e30 <round>:
 8012e30:	b570      	push	{r4, r5, r6, lr}
 8012e32:	004a      	lsls	r2, r1, #1
 8012e34:	000d      	movs	r5, r1
 8012e36:	4920      	ldr	r1, [pc, #128]	; (8012eb8 <round+0x88>)
 8012e38:	0d52      	lsrs	r2, r2, #21
 8012e3a:	1851      	adds	r1, r2, r1
 8012e3c:	0006      	movs	r6, r0
 8012e3e:	2913      	cmp	r1, #19
 8012e40:	dc18      	bgt.n	8012e74 <round+0x44>
 8012e42:	2900      	cmp	r1, #0
 8012e44:	da09      	bge.n	8012e5a <round+0x2a>
 8012e46:	0feb      	lsrs	r3, r5, #31
 8012e48:	2200      	movs	r2, #0
 8012e4a:	07db      	lsls	r3, r3, #31
 8012e4c:	3101      	adds	r1, #1
 8012e4e:	d101      	bne.n	8012e54 <round+0x24>
 8012e50:	491a      	ldr	r1, [pc, #104]	; (8012ebc <round+0x8c>)
 8012e52:	430b      	orrs	r3, r1
 8012e54:	0019      	movs	r1, r3
 8012e56:	0010      	movs	r0, r2
 8012e58:	e017      	b.n	8012e8a <round+0x5a>
 8012e5a:	4c19      	ldr	r4, [pc, #100]	; (8012ec0 <round+0x90>)
 8012e5c:	410c      	asrs	r4, r1
 8012e5e:	0022      	movs	r2, r4
 8012e60:	402a      	ands	r2, r5
 8012e62:	4302      	orrs	r2, r0
 8012e64:	d013      	beq.n	8012e8e <round+0x5e>
 8012e66:	2280      	movs	r2, #128	; 0x80
 8012e68:	0312      	lsls	r2, r2, #12
 8012e6a:	410a      	asrs	r2, r1
 8012e6c:	1953      	adds	r3, r2, r5
 8012e6e:	43a3      	bics	r3, r4
 8012e70:	2200      	movs	r2, #0
 8012e72:	e7ef      	b.n	8012e54 <round+0x24>
 8012e74:	2933      	cmp	r1, #51	; 0x33
 8012e76:	dd0d      	ble.n	8012e94 <round+0x64>
 8012e78:	2380      	movs	r3, #128	; 0x80
 8012e7a:	00db      	lsls	r3, r3, #3
 8012e7c:	4299      	cmp	r1, r3
 8012e7e:	d106      	bne.n	8012e8e <round+0x5e>
 8012e80:	0002      	movs	r2, r0
 8012e82:	002b      	movs	r3, r5
 8012e84:	0029      	movs	r1, r5
 8012e86:	f7ed fc97 	bl	80007b8 <__aeabi_dadd>
 8012e8a:	0006      	movs	r6, r0
 8012e8c:	000d      	movs	r5, r1
 8012e8e:	0030      	movs	r0, r6
 8012e90:	0029      	movs	r1, r5
 8012e92:	bd70      	pop	{r4, r5, r6, pc}
 8012e94:	4c0b      	ldr	r4, [pc, #44]	; (8012ec4 <round+0x94>)
 8012e96:	1912      	adds	r2, r2, r4
 8012e98:	2401      	movs	r4, #1
 8012e9a:	4264      	negs	r4, r4
 8012e9c:	40d4      	lsrs	r4, r2
 8012e9e:	4220      	tst	r0, r4
 8012ea0:	d0f5      	beq.n	8012e8e <round+0x5e>
 8012ea2:	2233      	movs	r2, #51	; 0x33
 8012ea4:	1a51      	subs	r1, r2, r1
 8012ea6:	3a32      	subs	r2, #50	; 0x32
 8012ea8:	408a      	lsls	r2, r1
 8012eaa:	1812      	adds	r2, r2, r0
 8012eac:	4282      	cmp	r2, r0
 8012eae:	4180      	sbcs	r0, r0
 8012eb0:	4240      	negs	r0, r0
 8012eb2:	182b      	adds	r3, r5, r0
 8012eb4:	43a2      	bics	r2, r4
 8012eb6:	e7cd      	b.n	8012e54 <round+0x24>
 8012eb8:	fffffc01 	.word	0xfffffc01
 8012ebc:	3ff00000 	.word	0x3ff00000
 8012ec0:	000fffff 	.word	0x000fffff
 8012ec4:	fffffbed 	.word	0xfffffbed

08012ec8 <_init>:
 8012ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012eca:	46c0      	nop			; (mov r8, r8)
 8012ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012ece:	bc08      	pop	{r3}
 8012ed0:	469e      	mov	lr, r3
 8012ed2:	4770      	bx	lr

08012ed4 <_fini>:
 8012ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ed6:	46c0      	nop			; (mov r8, r8)
 8012ed8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012eda:	bc08      	pop	{r3}
 8012edc:	469e      	mov	lr, r3
 8012ede:	4770      	bx	lr
