Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Nov  7 11:22:47 2018
| Host         : a13p3 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file alarme_top_control_sets_placed.rpt
| Design       : alarme_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------+----------------------------------------------+------------------+----------------+
|                  Clock Signal                 |  Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                |                | btnC_IBUF                                    |                1 |              2 |
|  cmp/FSM_sequential_next_state_reg[1]_i_2_n_0 |                | cmp/FSM_sequential_next_state_reg[1]_i_3_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                                |                |                                              |                3 |             12 |
|  clk_IBUF_BUFG                                | cmp/second_i_0 | cmp/FSM_sequential_next_state_reg[1]_i_3_n_0 |               12 |             64 |
+-----------------------------------------------+----------------+----------------------------------------------+------------------+----------------+


