//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: /Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2/impl/gwsynthesis/a2n20v2.vg
  <Physical Constraints File>: /Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2/hdl/a2n20v2.cst
  <Timing Constraints File>: /Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2/hdl/a2n20v2.sdc
  <Tool Version>: V1.9.10.03 Education
  <Part Number>: GW2AR-LV18QN88C8/I7
  <Device>: GW2AR-18
  <Device Version>: C
  <Created Time>:Thu Dec 12 21:12:35 2024


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.711s, Elapsed time = 0h 0m 0.706s
    Placement Phase 1: CPU time = 0h 0m 0.178s, Elapsed time = 0h 0m 0.18s
    Placement Phase 2: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s
    Placement Phase 3: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s
    Total Placement: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 5s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s
    Routing Phase 1: CPU time = 0h 0m 0.207s, Elapsed time = 0h 0m 0.216s
    Routing Phase 2: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s
    Routing Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s
    Total Routing: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s
 Generate output files:
    CPU time = 0h 0m 0.916s, Elapsed time = 0h 0m 0.905s

 Total Time and Memory Usage: CPU time = 0h 0m 11s, Elapsed time = 0h 0m 12s, Peak memory usage = 856MB


3. Resource Usage Summary

  --------------------------------------------------------------------------------
  Resources                   | Usage                               | Utilization
  --------------------------------------------------------------------------------
  Logic                       | 8084/20736                          |  39%
    --LUT,ALU,ROM16           | 7214(6076 LUT, 1138 ALU, 0 ROM16)   | -
    --SSRAM(RAM16)            | 145                                 | -
  Register                    | 3892/15750                          |  25%
    --Logic Register as Latch | 0/15552                             |  0%
    --Logic Register as FF    | 3873/15552                          |  25%
    --I/O Register as Latch   | 0/198                               |  0%
    --I/O Register as FF      | 19/198                              |  10%
  CLS                         | 5696/10368                          |  55%
  I/O Port                    | 36/66                               |  55%
  I/O Buf                     | 31                                  | -
    --Input Buf               | 6                                   | -
    --Output Buf              | 17                                  | -
    --Inout Buf               | 8                                   | -
  IOLOGIC                     | 6/121                               | 5%
    --OSER10                  | 3
  BSRAM                       | 40/46                               | 87%
    --SDPB                    | 28
    --DPB                     | 8
    --DPX9B                   | 2
    --pROM                    | 2
  DSP                         | 14/24                               | 59%
    --MULT9X9                 | 4
    --MULT18X18               | 4
    --MULTADDALU18X18         | 11
  ================================================================================



4. I/O Bank Usage Summary

  --------------------------------------
  I/O Bank  | Usage       | Utilization 
  --------------------------------------
  bank 0   | 0/8         | 0%          
  bank 1   | 7/9         | 78%         
  bank 2   | 0/4         | 0%          
  bank 3   | 7/17        | 42%         
  bank 4   | 8/8         | 100%        
  bank 5   | 7/10        | 70%         
  bank 6   | 6/9         | 67%         
  bank 7   | 1/1         | 100%        
  ======================================


5. Clock Resource Usage Summary

  ------------------------------------------
  Clock Resource| Usage         | Utilization 
  ------------------------------------------
  PRIMARY       | 4/8           | 50%
  LW            | 8/8           | 100%
  GCLK_PIN      | 2/5           | 40%
  rPLL          | 2/2           | 100%
  ==========================================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  clk_d          | PRIMARY        |  BL
  clk_logic_w    | PRIMARY        |  TR TL BR BL
  clk_pixel_w    | PRIMARY        |  TR TL BR BL
  audio_out/IIR_filter/n869_5| PRIMARY        |  TL BL
  n686_7         | LW             |  -
  n29_13         | LW             |  -
  timer_a_count_15_7| LW             |  -
  supersprite/vdp/f18a_core/reset_n_r| LW             |  -
  supersprite/vdp/f18a_core/inst_cpu/n931_6| LW             |  -
  mockingboard/pb_l_o[2]| LW             |  -
  mockingboard/pb_r_o[2]| LW             |  -
  superserial/COM2/n67_5| LW             |  -
  clk_hdmi_w     | HCLK           | BOTTOM[1]
  ===========================================


7. Pinout by Port Name

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name             | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | BankVccio 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                   | -         | 4/7           | Y          | in    | IOL7[A]  | LVCMOS18   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
s1                    | -         | 88/3          | Y          | in    | IOR30[A] | LVCMOS18   | NA    | NONE      | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
s2                    | -         | 87/3          | Y          | in    | IOR30[B] | LVCMOS18   | NA    | NONE      | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
a2_reset_n            | -         | 15/6          | Y          | in    | IOL47[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3       
a2_phi1               | -         | 31/5          | Y          | in    | IOB18[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3       
a2_7M                 | -         | 73/1          | Y          | in    | IOT40[A] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3       
uart_rx               | -         | 70/1          | Y          | in    | IOT44[B] | LVCMOS33   | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3       
a2_bridge_sel[0]      | -         | 30/5          | Y          | out   | IOB14[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_sel[1]      | -         | 29/5          | Y          | out   | IOB14[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_sel[2]      | -         | 28/5          | Y          | out   | IOB8[B]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_bus_a_oe_n  | -         | 27/5          | Y          | out   | IOB8[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_bus_d_oe_n  | -         | 77/1          | Y          | out   | IOT30[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_rd_n        | -         | 74/1          | Y          | out   | IOT34[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_wr_n        | -         | 71/1          | Y          | out   | IOT44[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
tmds_clk_p            | tmds_clk_n | 33,34/5       | Y          | out   | IOB24    | LVCMOS33D  | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3       
tmds_d_p[0]           | tmds_d_n[0] | 35,36/4       | Y          | out   | IOB30    | LVCMOS33D  | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3       
tmds_d_p[1]           | tmds_d_n[1] | 37,38/4       | Y          | out   | IOB34    | LVCMOS33D  | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3       
tmds_d_p[2]           | tmds_d_n[2] | 39,40/4       | Y          | out   | IOB40    | LVCMOS33D  | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3       
led[0]                | -         | 16/6          | Y          | out   | IOL47[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
led[1]                | -         | 17/6          | Y          | out   | IOL49[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
led[2]                | -         | 18/6          | Y          | out   | IOL49[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
led[3]                | -         | 19/6          | Y          | out   | IOL51[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
led[4]                | -         | 20/6          | Y          | out   | IOL51[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3       
uart_tx               | -         | 69/1          | Y          | out   | IOT50[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_d[0]        | -         | 72/1          | Y          | io    | IOT40[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_d[1]        | -         | 49/3          | Y          | io    | IOR49[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
a2_bridge_d[2]        | -         | 55/3          | Y          | io    | IOR36[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
a2_bridge_d[3]        | -         | 48/3          | Y          | io    | IOR49[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
a2_bridge_d[4]        | -         | 54/3          | Y          | io    | IOR38[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
a2_bridge_d[5]        | -         | 56/3          | Y          | io    | IOR36[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3       
a2_bridge_d[6]        | -         | 41/4          | Y          | io    | IOB43[A] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3       
a2_bridge_d[7]        | -         | 42/4          | Y          | io    | IOB42[B] | LVCMOS33   | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3       
=============================================================================================================================================================================================================================




8. All Package Pins

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal                | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Vref       | Single Resistor | Diff Resistor | Bank Vccio
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
86/0     | -                     | in    | IOT4[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
85/0     | -                     | in    | IOT4[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
84/0     | -                     | in    | IOT6[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
83/0     | -                     | in    | IOT6[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
82/0     | -                     | in    | IOT17[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
81/0     | -                     | in    | IOT17[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
80/0     | -                     | in    | IOT27[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
79/0     | -                     | in    | IOT27[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 1.8  
77/1     | a2_bridge_bus_d_oe_n  | out   | IOT30[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
76/1     | -                     | in    | IOT30[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
75/1     | -                     | in    | IOT34[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
74/1     | a2_bridge_rd_n        | out   | IOT34[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
73/1     | a2_7M                 | in    | IOT40[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
72/1     | a2_bridge_d[0]        | io    | IOT40[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3  
71/1     | a2_bridge_wr_n        | out   | IOT44[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
70/1     | uart_rx               | in    | IOT44[B] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
69/1     | uart_tx               | out   | IOT50[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
25/5     | -                     | in    | IOB6[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
26/5     | -                     | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
27/5     | a2_bridge_bus_a_oe_n  | out   | IOB8[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
28/5     | a2_bridge_sel[2]      | out   | IOB8[B]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
29/5     | a2_bridge_sel[1]      | out   | IOB14[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
30/5     | a2_bridge_sel[0]      | out   | IOB14[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
31/5     | a2_phi1               | in    | IOB18[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
32/5     | -                     | in    | IOB18[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
33/5     | tmds_clk_p            | out   | IOB24[A] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
34/5     | tmds_clk_n            | out   | IOB24[B] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
35/4     | tmds_d_p[0]           | out   | IOB30[A] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
36/4     | tmds_d_n[0]           | out   | IOB30[B] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
37/4     | tmds_d_p[1]           | out   | IOB34[A] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
38/4     | tmds_d_n[1]           | out   | IOB34[B] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
39/4     | tmds_d_p[2]           | out   | IOB40[A] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
40/4     | tmds_d_n[2]           | out   | IOB40[B] | LVCMOS33D | 8     | NONE      | NA        | NA         | NA         | NA         | NA              | NA            | 3.3  
42/4     | a2_bridge_d[7]        | io    | IOB42[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3  
41/4     | a2_bridge_d[6]        | io    | IOB43[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | NA              | NA            | 3.3  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
4/7      | clk                   | in    | IOL7[A]  | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
10/6     | -                     | in    | IOL29[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
11/6     | -                     | in    | IOL29[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
13/6     | -                     | in    | IOL45[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
15/6     | a2_reset_n            | in    | IOL47[A] | LVCMOS33 | NA    | UP        | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
16/6     | led[0]                | out   | IOL47[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
17/6     | led[1]                | out   | IOL49[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
18/6     | led[2]                | out   | IOL49[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
19/6     | led[3]                | out   | IOL51[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
20/6     | led[4]                | out   | IOL51[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | NA         | OFF             | NA            | 3.3  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
8/2      | -                     | out   | IOR25[A] | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | NA         | NA              | NA            | 3.3  
5/2      | -                     | in    | IOR25[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
6/2      | -                     | in    | IOR26[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
7/2      | -                     | in    | IOR26[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
63/3     | -                     | in    | IOR29[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
88/3     | s1                    | in    | IOR30[A] | LVCMOS18 | NA    | NONE      | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
87/3     | s2                    | in    | IOR30[B] | LVCMOS18 | NA    | NONE      | ON        | NONE       | NA         | NA         | OFF             | NA            | 3.3  
9/3      | -                     | in    | IOR31[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
62/3     | -                     | in    | IOR33[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
61/3     | -                     | in    | IOR33[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
60/3     | -                     | in    | IOR34[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
59/3     | -                     | in    | IOR34[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
57/3     | -                     | in    | IOR35[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
56/3     | a2_bridge_d[5]        | io    | IOR36[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
55/3     | a2_bridge_d[2]        | io    | IOR36[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
54/3     | a2_bridge_d[4]        | io    | IOR38[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
53/3     | -                     | in    | IOR38[B] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
52/3     | -                     | in    | IOR39[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
51/3     | -                     | in    | IOR45[A] | LVCMOS18 | NA    | UP        | ON        | NONE       | NA         | NA         | NA              | NA            | 3.3  
49/3     | a2_bridge_d[1]        | io    | IOR49[A] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
48/3     | a2_bridge_d[3]        | io    | IOR49[B] | LVCMOS33 | 8     | UP        | NA        | NONE       | OFF        | NA         | OFF             | NA            | 3.3  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==================================================================================================================================================================================================


