
UWFE-Firmware-Onboarding.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000728c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  0800742c  0800742c  0000842c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077c0  080077c0  00009080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080077c0  080077c0  000087c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077c8  080077c8  00009080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077c8  080077c8  000087c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077cc  080077cc  000087cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  080077d0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c70  20000080  08007850  00009080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004cf0  08007850  00009cf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a6fc  00000000  00000000  000090b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004180  00000000  00000000  000237ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001710  00000000  00000000  00027930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011c8  00000000  00000000  00029040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019dc3  00000000  00000000  0002a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b6be  00000000  00000000  00043fcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a19c  00000000  00000000  0005f689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f9825  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067ec  00000000  00000000  000f9868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  00100054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007414 	.word	0x08007414

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	08007414 	.word	0x08007414

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <FreeRTOS_CLIRegisterCommand>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    BaseType_t FreeRTOS_CLIRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister )
    {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFAIL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]
        CLI_Definition_List_Item_t * pxNewListItem;

        /* Check the parameter is not NULL. */
        configASSERT( pxCommandToRegister != NULL );
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d10b      	bne.n	80005e6 <FreeRTOS_CLIRegisterCommand+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005d2:	f383 8811 	msr	BASEPRI, r3
 80005d6:	f3bf 8f6f 	isb	sy
 80005da:	f3bf 8f4f 	dsb	sy
 80005de:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005e0:	bf00      	nop
 80005e2:	bf00      	nop
 80005e4:	e7fd      	b.n	80005e2 <FreeRTOS_CLIRegisterCommand+0x26>

        /* Create a new list item that will reference the command being registered. */
        pxNewListItem = ( CLI_Definition_List_Item_t * ) pvPortMalloc( sizeof( CLI_Definition_List_Item_t ) );
 80005e6:	2008      	movs	r0, #8
 80005e8:	f005 fba0 	bl	8005d2c <pvPortMalloc>
 80005ec:	6138      	str	r0, [r7, #16]
        configASSERT( pxNewListItem != NULL );
 80005ee:	693b      	ldr	r3, [r7, #16]
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d10b      	bne.n	800060c <FreeRTOS_CLIRegisterCommand+0x50>
	__asm volatile
 80005f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005f8:	f383 8811 	msr	BASEPRI, r3
 80005fc:	f3bf 8f6f 	isb	sy
 8000600:	f3bf 8f4f 	dsb	sy
 8000604:	60bb      	str	r3, [r7, #8]
}
 8000606:	bf00      	nop
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <FreeRTOS_CLIRegisterCommand+0x4c>

        if( pxNewListItem != NULL )
 800060c:	693b      	ldr	r3, [r7, #16]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d005      	beq.n	800061e <FreeRTOS_CLIRegisterCommand+0x62>
        {
            prvRegisterCommand( pxCommandToRegister, pxNewListItem );
 8000612:	6939      	ldr	r1, [r7, #16]
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f000 f88d 	bl	8000734 <prvRegisterCommand>
            xReturn = pdPASS;
 800061a:	2301      	movs	r3, #1
 800061c:	617b      	str	r3, [r7, #20]
        }

        return xReturn;
 800061e:	697b      	ldr	r3, [r7, #20]
    }
 8000620:	4618      	mov	r0, r3
 8000622:	3718      	adds	r7, #24
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}

08000628 <FreeRTOS_CLIProcessCommand>:
/*-----------------------------------------------------------*/

BaseType_t FreeRTOS_CLIProcessCommand( const char * const pcCommandInput,
                                       char * pcWriteBuffer,
                                       size_t xWriteBufferLen )
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b088      	sub	sp, #32
 800062c:	af00      	add	r7, sp, #0
 800062e:	60f8      	str	r0, [r7, #12]
 8000630:	60b9      	str	r1, [r7, #8]
 8000632:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn = pdTRUE;
 8000634:	2301      	movs	r3, #1
 8000636:	61fb      	str	r3, [r7, #28]
    size_t xCommandStringLength;

    /* Note:  This function is not re-entrant.  It must not be called from more
     * thank one task. */

    if( pxCommand == NULL )
 8000638:	4b3a      	ldr	r3, [pc, #232]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d141      	bne.n	80006c4 <FreeRTOS_CLIProcessCommand+0x9c>
    {
        /* Search for the command string in the list of registered commands. */
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 8000640:	4b38      	ldr	r3, [pc, #224]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000642:	4a39      	ldr	r2, [pc, #228]	@ (8000728 <FreeRTOS_CLIProcessCommand+0x100>)
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	e037      	b.n	80006b8 <FreeRTOS_CLIProcessCommand+0x90>
        {
            pcRegisteredCommandString = pxCommand->pxCommandLineDefinition->pcCommand;
 8000648:	4b36      	ldr	r3, [pc, #216]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	61bb      	str	r3, [r7, #24]
            xCommandStringLength = strlen( pcRegisteredCommandString );
 8000652:	69b8      	ldr	r0, [r7, #24]
 8000654:	f7ff fdc4 	bl	80001e0 <strlen>
 8000658:	6178      	str	r0, [r7, #20]

            /* To ensure the string lengths match exactly, so as not to pick up
             * a sub-string of a longer command, check the byte after the expected
             * end of the string is either the end of the string or a space before
             * a parameter. */
            if( strncmp( pcCommandInput, pcRegisteredCommandString, xCommandStringLength ) == 0 )
 800065a:	697a      	ldr	r2, [r7, #20]
 800065c:	69b9      	ldr	r1, [r7, #24]
 800065e:	68f8      	ldr	r0, [r7, #12]
 8000660:	f005 fdbe 	bl	80061e0 <strncmp>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d121      	bne.n	80006ae <FreeRTOS_CLIProcessCommand+0x86>
            {
                if( ( pcCommandInput[ xCommandStringLength ] == ' ' ) || ( pcCommandInput[ xCommandStringLength ] == 0x00 ) )
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	4413      	add	r3, r2
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b20      	cmp	r3, #32
 8000674:	d005      	beq.n	8000682 <FreeRTOS_CLIProcessCommand+0x5a>
 8000676:	68fa      	ldr	r2, [r7, #12]
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	4413      	add	r3, r2
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d115      	bne.n	80006ae <FreeRTOS_CLIProcessCommand+0x86>
                {
                    /* The command has been found.  Check it has the expected
                     * number of parameters.  If cExpectedNumberOfParameters is -1,
                     * then there could be a variable number of parameters and no
                     * check is made. */
                    if( pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters >= 0 )
 8000682:	4b28      	ldr	r3, [pc, #160]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800068c:	2b00      	cmp	r3, #0
 800068e:	db18      	blt.n	80006c2 <FreeRTOS_CLIProcessCommand+0x9a>
                    {
                        if( prvGetNumberOfParameters( pcCommandInput ) != pxCommand->pxCommandLineDefinition->cExpectedNumberOfParameters )
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f000 f8b7 	bl	8000804 <prvGetNumberOfParameters>
 8000696:	4603      	mov	r3, r0
 8000698:	461a      	mov	r2, r3
 800069a:	4b22      	ldr	r3, [pc, #136]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80006a4:	429a      	cmp	r2, r3
 80006a6:	d00c      	beq.n	80006c2 <FreeRTOS_CLIProcessCommand+0x9a>
                        {
                            xReturn = pdFALSE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	61fb      	str	r3, [r7, #28]
                        }
                    }

                    break;
 80006ac:	e009      	b.n	80006c2 <FreeRTOS_CLIProcessCommand+0x9a>
        for( pxCommand = &xRegisteredCommands; pxCommand != NULL; pxCommand = pxCommand->pxNext )
 80006ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d1c3      	bne.n	8000648 <FreeRTOS_CLIProcessCommand+0x20>
 80006c0:	e000      	b.n	80006c4 <FreeRTOS_CLIProcessCommand+0x9c>
                    break;
 80006c2:	bf00      	nop
                }
            }
        }
    }

    if( ( pxCommand != NULL ) && ( xReturn == pdFALSE ) )
 80006c4:	4b17      	ldr	r3, [pc, #92]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d00b      	beq.n	80006e4 <FreeRTOS_CLIProcessCommand+0xbc>
 80006cc:	69fb      	ldr	r3, [r7, #28]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d108      	bne.n	80006e4 <FreeRTOS_CLIProcessCommand+0xbc>
    {
        /* The command was found, but the number of parameters with the command
         * was incorrect. */
        strncpy( pcWriteBuffer, "Incorrect command parameter(s).  Enter \"help\" to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	4915      	ldr	r1, [pc, #84]	@ (800072c <FreeRTOS_CLIProcessCommand+0x104>)
 80006d6:	68b8      	ldr	r0, [r7, #8]
 80006d8:	f005 fd94 	bl	8006204 <strncpy>
        pxCommand = NULL;
 80006dc:	4b11      	ldr	r3, [pc, #68]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	e01a      	b.n	800071a <FreeRTOS_CLIProcessCommand+0xf2>
    }
    else if( pxCommand != NULL )
 80006e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d00f      	beq.n	800070c <FreeRTOS_CLIProcessCommand+0xe4>
    {
        /* Call the callback function that is registered to this command. */
        xReturn = pxCommand->pxCommandLineDefinition->pxCommandInterpreter( pcWriteBuffer, xWriteBufferLen, pcCommandInput );
 80006ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	689b      	ldr	r3, [r3, #8]
 80006f4:	68fa      	ldr	r2, [r7, #12]
 80006f6:	6879      	ldr	r1, [r7, #4]
 80006f8:	68b8      	ldr	r0, [r7, #8]
 80006fa:	4798      	blx	r3
 80006fc:	61f8      	str	r0, [r7, #28]

        /* If xReturn is pdFALSE, then no further strings will be returned
         * after this one, and	pxCommand can be reset to NULL ready to search
         * for the next entered command. */
        if( xReturn == pdFALSE )
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d10a      	bne.n	800071a <FreeRTOS_CLIProcessCommand+0xf2>
        {
            pxCommand = NULL;
 8000704:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <FreeRTOS_CLIProcessCommand+0xfc>)
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	e006      	b.n	800071a <FreeRTOS_CLIProcessCommand+0xf2>
        }
    }
    else
    {
        /* pxCommand was NULL, the command was not found. */
        strncpy( pcWriteBuffer, "Command not recognised.  Enter 'help' to view a list of available commands.\r\n\r\n", xWriteBufferLen );
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	4908      	ldr	r1, [pc, #32]	@ (8000730 <FreeRTOS_CLIProcessCommand+0x108>)
 8000710:	68b8      	ldr	r0, [r7, #8]
 8000712:	f005 fd77 	bl	8006204 <strncpy>
        xReturn = pdFALSE;
 8000716:	2300      	movs	r3, #0
 8000718:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 800071a:	69fb      	ldr	r3, [r7, #28]
}
 800071c:	4618      	mov	r0, r3
 800071e:	3720      	adds	r7, #32
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	2000009c 	.word	0x2000009c
 8000728:	20000000 	.word	0x20000000
 800072c:	08007464 	.word	0x08007464
 8000730:	080074bc 	.word	0x080074bc

08000734 <prvRegisterCommand>:
}
/*-----------------------------------------------------------*/

static void prvRegisterCommand( const CLI_Command_Definition_t * const pxCommandToRegister,
                                CLI_Definition_List_Item_t * pxCliDefinitionListItemBuffer )
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	6039      	str	r1, [r7, #0]
    static CLI_Definition_List_Item_t * pxLastCommandInList = &xRegisteredCommands;

    /* Check the parameters are not NULL. */
    configASSERT( pxCommandToRegister != NULL );
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d10b      	bne.n	800075c <prvRegisterCommand+0x28>
	__asm volatile
 8000744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000748:	f383 8811 	msr	BASEPRI, r3
 800074c:	f3bf 8f6f 	isb	sy
 8000750:	f3bf 8f4f 	dsb	sy
 8000754:	60fb      	str	r3, [r7, #12]
}
 8000756:	bf00      	nop
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <prvRegisterCommand+0x24>
    configASSERT( pxCliDefinitionListItemBuffer != NULL );
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d10b      	bne.n	800077a <prvRegisterCommand+0x46>
	__asm volatile
 8000762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000766:	f383 8811 	msr	BASEPRI, r3
 800076a:	f3bf 8f6f 	isb	sy
 800076e:	f3bf 8f4f 	dsb	sy
 8000772:	60bb      	str	r3, [r7, #8]
}
 8000774:	bf00      	nop
 8000776:	bf00      	nop
 8000778:	e7fd      	b.n	8000776 <prvRegisterCommand+0x42>

    taskENTER_CRITICAL();
 800077a:	f005 f9b5 	bl	8005ae8 <vPortEnterCritical>
    {
        /* Reference the command being registered from the newly created
         * list item. */
        pxCliDefinitionListItemBuffer->pxCommandLineDefinition = pxCommandToRegister;
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	601a      	str	r2, [r3, #0]

        /* The new list item will get added to the end of the list, so
         * pxNext has nowhere to point. */
        pxCliDefinitionListItemBuffer->pxNext = NULL;
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	2200      	movs	r2, #0
 8000788:	605a      	str	r2, [r3, #4]

        /* Add the newly created list item to the end of the already existing
         * list. */
        pxLastCommandInList->pxNext = pxCliDefinitionListItemBuffer;
 800078a:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <prvRegisterCommand+0x70>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	683a      	ldr	r2, [r7, #0]
 8000790:	605a      	str	r2, [r3, #4]

        /* Set the end of list marker to the new list item. */
        pxLastCommandInList = pxCliDefinitionListItemBuffer;
 8000792:	4a04      	ldr	r2, [pc, #16]	@ (80007a4 <prvRegisterCommand+0x70>)
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	6013      	str	r3, [r2, #0]
    }
    taskEXIT_CRITICAL();
 8000798:	f005 f9d8 	bl	8005b4c <vPortExitCritical>
}
 800079c:	bf00      	nop
 800079e:	3710      	adds	r7, #16
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000008 	.word	0x20000008

080007a8 <prvHelpCommand>:
/*-----------------------------------------------------------*/

static BaseType_t prvHelpCommand( char * pcWriteBuffer,
                                  size_t xWriteBufferLen,
                                  const char * pcCommandString )
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	607a      	str	r2, [r7, #4]
    static const CLI_Definition_List_Item_t * pxCommand = NULL;
    BaseType_t xReturn;

    ( void ) pcCommandString;

    if( pxCommand == NULL )
 80007b4:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <prvHelpCommand+0x54>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d102      	bne.n	80007c2 <prvHelpCommand+0x1a>
    {
        /* Reset the pxCommand pointer back to the start of the list. */
        pxCommand = &xRegisteredCommands;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <prvHelpCommand+0x54>)
 80007be:	4a10      	ldr	r2, [pc, #64]	@ (8000800 <prvHelpCommand+0x58>)
 80007c0:	601a      	str	r2, [r3, #0]
    }

    /* Return the next command help string, before moving the pointer on to
     * the next command in the list. */
    strncpy( pcWriteBuffer, pxCommand->pxCommandLineDefinition->pcHelpString, xWriteBufferLen );
 80007c2:	4b0e      	ldr	r3, [pc, #56]	@ (80007fc <prvHelpCommand+0x54>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	4619      	mov	r1, r3
 80007ce:	68f8      	ldr	r0, [r7, #12]
 80007d0:	f005 fd18 	bl	8006204 <strncpy>
    pxCommand = pxCommand->pxNext;
 80007d4:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <prvHelpCommand+0x54>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	685b      	ldr	r3, [r3, #4]
 80007da:	4a08      	ldr	r2, [pc, #32]	@ (80007fc <prvHelpCommand+0x54>)
 80007dc:	6013      	str	r3, [r2, #0]

    if( pxCommand == NULL )
 80007de:	4b07      	ldr	r3, [pc, #28]	@ (80007fc <prvHelpCommand+0x54>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d102      	bne.n	80007ec <prvHelpCommand+0x44>
    {
        /* There are no more commands in the list, so there will be no more
         *  strings to return after this one and pdFALSE should be returned. */
        xReturn = pdFALSE;
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	e001      	b.n	80007f0 <prvHelpCommand+0x48>
    }
    else
    {
        xReturn = pdTRUE;
 80007ec:	2301      	movs	r3, #1
 80007ee:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80007f0:	697b      	ldr	r3, [r7, #20]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3718      	adds	r7, #24
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	200000a0 	.word	0x200000a0
 8000800:	20000000 	.word	0x20000000

08000804 <prvGetNumberOfParameters>:
/*-----------------------------------------------------------*/

static int8_t prvGetNumberOfParameters( const char * pcCommandString )
{
 8000804:	b480      	push	{r7}
 8000806:	b085      	sub	sp, #20
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
    int8_t cParameters = 0;
 800080c:	2300      	movs	r3, #0
 800080e:	73fb      	strb	r3, [r7, #15]
    BaseType_t xLastCharacterWasSpace = pdFALSE;
 8000810:	2300      	movs	r3, #0
 8000812:	60bb      	str	r3, [r7, #8]

    /* Count the number of space delimited words in pcCommandString. */
    while( *pcCommandString != 0x00 )
 8000814:	e014      	b.n	8000840 <prvGetNumberOfParameters+0x3c>
    {
        if( ( *pcCommandString ) == ' ' )
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b20      	cmp	r3, #32
 800081c:	d10b      	bne.n	8000836 <prvGetNumberOfParameters+0x32>
        {
            if( xLastCharacterWasSpace != pdTRUE )
 800081e:	68bb      	ldr	r3, [r7, #8]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d00a      	beq.n	800083a <prvGetNumberOfParameters+0x36>
            {
                cParameters++;
 8000824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000828:	b2db      	uxtb	r3, r3
 800082a:	3301      	adds	r3, #1
 800082c:	b2db      	uxtb	r3, r3
 800082e:	73fb      	strb	r3, [r7, #15]
                xLastCharacterWasSpace = pdTRUE;
 8000830:	2301      	movs	r3, #1
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	e001      	b.n	800083a <prvGetNumberOfParameters+0x36>
            }
        }
        else
        {
            xLastCharacterWasSpace = pdFALSE;
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
        }

        pcCommandString++;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3301      	adds	r3, #1
 800083e:	607b      	str	r3, [r7, #4]
    while( *pcCommandString != 0x00 )
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d1e6      	bne.n	8000816 <prvGetNumberOfParameters+0x12>
    }

    /* If the command string ended with spaces, then there will have been too
     * many parameters counted. */
    if( xLastCharacterWasSpace == pdTRUE )
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	2b01      	cmp	r3, #1
 800084c:	d105      	bne.n	800085a <prvGetNumberOfParameters+0x56>
    {
        cParameters--;
 800084e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000852:	b2db      	uxtb	r3, r3
 8000854:	3b01      	subs	r3, #1
 8000856:	b2db      	uxtb	r3, r3
 8000858:	73fb      	strb	r3, [r7, #15]
    }

    /* The value returned is one less than the number of space delimited words,
     * as the first word should be the command itself. */
    return cParameters;
 800085a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800085e:	4618      	mov	r0, r3
 8000860:	3714      	adds	r7, #20
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
	...

0800086c <prvUARTGetChar>:
static char rx_line[64];
static char tx_buf[128];
static const char * prompt = "\r\n> ";

static BaseType_t prvUARTGetChar(char *ch, TickType_t to)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	6039      	str	r1, [r7, #0]
    if (HAL_UART_Receive(&huart2, (uint8_t*)ch, 1, to)==HAL_OK) return pdPASS;
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	2201      	movs	r2, #1
 800087a:	6879      	ldr	r1, [r7, #4]
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <prvUARTGetChar+0x2c>)
 800087e:	f002 fab6 	bl	8002dee <HAL_UART_Receive>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d101      	bne.n	800088c <prvUARTGetChar+0x20>
 8000888:	2301      	movs	r3, #1
 800088a:	e000      	b.n	800088e <prvUARTGetChar+0x22>
    return pdFAIL;
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	3708      	adds	r7, #8
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	2000020c 	.word	0x2000020c

0800089c <UARTWrite>:
static void UARTWrite(const char *s){ HAL_UART_Transmit(&huart2,(uint8_t*)s,strlen(s),HAL_MAX_DELAY); }
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6878      	ldr	r0, [r7, #4]
 80008a6:	f7ff fc9b 	bl	80001e0 <strlen>
 80008aa:	4603      	mov	r3, r0
 80008ac:	b29a      	uxth	r2, r3
 80008ae:	f04f 33ff 	mov.w	r3, #4294967295
 80008b2:	6879      	ldr	r1, [r7, #4]
 80008b4:	4803      	ldr	r0, [pc, #12]	@ (80008c4 <UARTWrite+0x28>)
 80008b6:	f002 fa0f 	bl	8002cd8 <HAL_UART_Transmit>
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	2000020c 	.word	0x2000020c

080008c8 <vCliTask>:

void vCliTask(void *arg)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
    UARTWrite("\r\nDAC6551 CLI ready");
 80008d0:	482b      	ldr	r0, [pc, #172]	@ (8000980 <vCliTask+0xb8>)
 80008d2:	f7ff ffe3 	bl	800089c <UARTWrite>
    UARTWrite(prompt);
 80008d6:	4b2b      	ldr	r3, [pc, #172]	@ (8000984 <vCliTask+0xbc>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4618      	mov	r0, r3
 80008dc:	f7ff ffde 	bl	800089c <UARTWrite>
    for (;;)
    {
        size_t len = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	617b      	str	r3, [r7, #20]
        char c;
        // very small line editor
        while ( len < sizeof( rx_line ) - 1 ) {
 80008e4:	e033      	b.n	800094e <vCliTask+0x86>
            if ( prvUARTGetChar( &c, portMAX_DELAY ) == pdPASS) {
 80008e6:	f107 030f 	add.w	r3, r7, #15
 80008ea:	f04f 31ff 	mov.w	r1, #4294967295
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff ffbc 	bl	800086c <prvUARTGetChar>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d129      	bne.n	800094e <vCliTask+0x86>
                if ( c == '\r' || c == '\n' ) {
 80008fa:	7bfb      	ldrb	r3, [r7, #15]
 80008fc:	2b0d      	cmp	r3, #13
 80008fe:	d002      	beq.n	8000906 <vCliTask+0x3e>
 8000900:	7bfb      	ldrb	r3, [r7, #15]
 8000902:	2b0a      	cmp	r3, #10
 8000904:	d105      	bne.n	8000912 <vCliTask+0x4a>
                	rx_line[len] = '\0';
 8000906:	4a20      	ldr	r2, [pc, #128]	@ (8000988 <vCliTask+0xc0>)
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	4413      	add	r3, r2
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]
                	break;
 8000910:	e020      	b.n	8000954 <vCliTask+0x8c>
                } else if ( ( c == 0x7F || c == '\b' ) && len ) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b7f      	cmp	r3, #127	@ 0x7f
 8000916:	d002      	beq.n	800091e <vCliTask+0x56>
 8000918:	7bfb      	ldrb	r3, [r7, #15]
 800091a:	2b08      	cmp	r3, #8
 800091c:	d109      	bne.n	8000932 <vCliTask+0x6a>
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	2b00      	cmp	r3, #0
 8000922:	d006      	beq.n	8000932 <vCliTask+0x6a>
                	len--;
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	3b01      	subs	r3, #1
 8000928:	617b      	str	r3, [r7, #20]
                	UARTWrite( "\b \b" );
 800092a:	4818      	ldr	r0, [pc, #96]	@ (800098c <vCliTask+0xc4>)
 800092c:	f7ff ffb6 	bl	800089c <UARTWrite>
 8000930:	e00d      	b.n	800094e <vCliTask+0x86>
                } else {
                	rx_line[len++] = c;
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	1c5a      	adds	r2, r3, #1
 8000936:	617a      	str	r2, [r7, #20]
 8000938:	7bf9      	ldrb	r1, [r7, #15]
 800093a:	4a13      	ldr	r2, [pc, #76]	@ (8000988 <vCliTask+0xc0>)
 800093c:	54d1      	strb	r1, [r2, r3]
                	HAL_UART_Transmit( &huart2, (uint8_t*) &c, 1, HAL_MAX_DELAY );
 800093e:	f107 010f 	add.w	r1, r7, #15
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	2201      	movs	r2, #1
 8000948:	4811      	ldr	r0, [pc, #68]	@ (8000990 <vCliTask+0xc8>)
 800094a:	f002 f9c5 	bl	8002cd8 <HAL_UART_Transmit>
        while ( len < sizeof( rx_line ) - 1 ) {
 800094e:	697b      	ldr	r3, [r7, #20]
 8000950:	2b3e      	cmp	r3, #62	@ 0x3e
 8000952:	d9c8      	bls.n	80008e6 <vCliTask+0x1e>
            }
        }

        BaseType_t more;
        do {
            more = FreeRTOS_CLIProcessCommand(rx_line, tx_buf, sizeof(tx_buf));
 8000954:	2280      	movs	r2, #128	@ 0x80
 8000956:	490f      	ldr	r1, [pc, #60]	@ (8000994 <vCliTask+0xcc>)
 8000958:	480b      	ldr	r0, [pc, #44]	@ (8000988 <vCliTask+0xc0>)
 800095a:	f7ff fe65 	bl	8000628 <FreeRTOS_CLIProcessCommand>
 800095e:	6138      	str	r0, [r7, #16]
            UARTWrite("\r\n"); UARTWrite(tx_buf);
 8000960:	480d      	ldr	r0, [pc, #52]	@ (8000998 <vCliTask+0xd0>)
 8000962:	f7ff ff9b 	bl	800089c <UARTWrite>
 8000966:	480b      	ldr	r0, [pc, #44]	@ (8000994 <vCliTask+0xcc>)
 8000968:	f7ff ff98 	bl	800089c <UARTWrite>
        } while (more != pdFALSE);
 800096c:	693b      	ldr	r3, [r7, #16]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d1f0      	bne.n	8000954 <vCliTask+0x8c>

        UARTWrite(prompt);
 8000972:	4b04      	ldr	r3, [pc, #16]	@ (8000984 <vCliTask+0xbc>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff ff90 	bl	800089c <UARTWrite>
    {
 800097c:	e7b0      	b.n	80008e0 <vCliTask+0x18>
 800097e:	bf00      	nop
 8000980:	08007514 	.word	0x08007514
 8000984:	2000000c 	.word	0x2000000c
 8000988:	200000a4 	.word	0x200000a4
 800098c:	08007528 	.word	0x08007528
 8000990:	2000020c 	.word	0x2000020c
 8000994:	200000e4 	.word	0x200000e4
 8000998:	0800752c 	.word	0x0800752c

0800099c <cs_low>:
#include "dac6551.h"

extern SPI_HandleTypeDef hspi2;

static inline void cs_low( dac6551_t * d )
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin( d->cs_port, d->cs_pin, GPIO_PIN_RESET );
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	6858      	ldr	r0, [r3, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	891b      	ldrh	r3, [r3, #8]
 80009ac:	2200      	movs	r2, #0
 80009ae:	4619      	mov	r1, r3
 80009b0:	f000 ff46 	bl	8001840 <HAL_GPIO_WritePin>
}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <cs_high>:

static inline void cs_high( dac6551_t * d )
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin( d->cs_port, d->cs_pin, GPIO_PIN_SET );
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6858      	ldr	r0, [r3, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	891b      	ldrh	r3, [r3, #8]
 80009cc:	2201      	movs	r2, #1
 80009ce:	4619      	mov	r1, r3
 80009d0:	f000 ff36 	bl	8001840 <HAL_GPIO_WritePin>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <dac6551_init>:

void dac6551_init( dac6551_t * d )
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
	// Init CS to high
	cs_high (d);
 80009e4:	6878      	ldr	r0, [r7, #4]
 80009e6:	f7ff ffe9 	bl	80009bc <cs_high>
	// First write: 0 V
	dac6551_write_code(d, 0);
 80009ea:	2100      	movs	r1, #0
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f000 f805 	bl	80009fc <dac6551_write_code>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
	...

080009fc <dac6551_write_code>:

HAL_StatusTypeDef dac6551_write_code( dac6551_t * d, uint16_t D_in )
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	807b      	strh	r3, [r7, #2]
    // clamp to 12-bit
    D_in &= 0x0FFF;
 8000a08:	887b      	ldrh	r3, [r7, #2]
 8000a0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a0e:	807b      	strh	r3, [r7, #2]

    // Constructing a byte array to ensure correct endianness

    uint8_t tx_data[3];

    tx_data[0] = 0x00;
 8000a10:	2300      	movs	r3, #0
 8000a12:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (D_in >> 4) & 0xFF;
 8000a14:	887b      	ldrh	r3, [r7, #2]
 8000a16:	091b      	lsrs	r3, r3, #4
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	737b      	strb	r3, [r7, #13]
    tx_data[2] = (D_in << 4) & 0xF0;
 8000a1e:	887b      	ldrh	r3, [r7, #2]
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	011b      	lsls	r3, r3, #4
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	73bb      	strb	r3, [r7, #14]

    cs_low(d); // bring cs low to start write sequence
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f7ff ffb7 	bl	800099c <cs_low>
    // HAL_StatusTypeDef status = HAL_SPI_Transmit ( &hspi2, ( uint8_t * ) & input_value, 3, HAL_MAX_DELAY );
    HAL_StatusTypeDef status = HAL_SPI_Transmit ( &hspi2, tx_data, 3, HAL_MAX_DELAY );
 8000a2e:	f107 010c 	add.w	r1, r7, #12
 8000a32:	f04f 33ff 	mov.w	r3, #4294967295
 8000a36:	2203      	movs	r2, #3
 8000a38:	4806      	ldr	r0, [pc, #24]	@ (8000a54 <dac6551_write_code+0x58>)
 8000a3a:	f001 fc6e 	bl	800231a <HAL_SPI_Transmit>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	73fb      	strb	r3, [r7, #15]
    cs_high(d); // bring cs high after write sequence
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f7ff ffba 	bl	80009bc <cs_high>

    return status;
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3710      	adds	r7, #16
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20000168 	.word	0x20000168

08000a58 <dac6551_set_mv>:

HAL_StatusTypeDef dac6551_set_mv( dac6551_t * d, uint32_t mv )
{
 8000a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000a5c:	b084      	sub	sp, #16
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
 8000a62:	6039      	str	r1, [r7, #0]
    uint16_t code = ( (uint64_t)mv * 4095UL ) / d->vref_mv;  // 4095 for 12-bit (0-4095)
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	2200      	movs	r2, #0
 8000a68:	461c      	mov	r4, r3
 8000a6a:	4615      	mov	r5, r2
 8000a6c:	4622      	mov	r2, r4
 8000a6e:	462b      	mov	r3, r5
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	f04f 0100 	mov.w	r1, #0
 8000a78:	0319      	lsls	r1, r3, #12
 8000a7a:	ea41 5112 	orr.w	r1, r1, r2, lsr #20
 8000a7e:	0310      	lsls	r0, r2, #12
 8000a80:	4602      	mov	r2, r0
 8000a82:	460b      	mov	r3, r1
 8000a84:	ebb2 0804 	subs.w	r8, r2, r4
 8000a88:	eb63 0905 	sbc.w	r9, r3, r5
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	2200      	movs	r2, #0
 8000a92:	469a      	mov	sl, r3
 8000a94:	4693      	mov	fp, r2
 8000a96:	4652      	mov	r2, sl
 8000a98:	465b      	mov	r3, fp
 8000a9a:	4640      	mov	r0, r8
 8000a9c:	4649      	mov	r1, r9
 8000a9e:	f7ff fbf7 	bl	8000290 <__aeabi_uldivmod>
 8000aa2:	4602      	mov	r2, r0
 8000aa4:	460b      	mov	r3, r1
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	81fb      	strh	r3, [r7, #14]

    // clamp to 12 bit
    if( code > 4095 ) code = 4095;
 8000aaa:	89fb      	ldrh	r3, [r7, #14]
 8000aac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ab0:	d302      	bcc.n	8000ab8 <dac6551_set_mv+0x60>
 8000ab2:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000ab6:	81fb      	strh	r3, [r7, #14]

    HAL_StatusTypeDef status = dac6551_write_code( d, code );
 8000ab8:	89fb      	ldrh	r3, [r7, #14]
 8000aba:	4619      	mov	r1, r3
 8000abc:	6878      	ldr	r0, [r7, #4]
 8000abe:	f7ff ff9d 	bl	80009fc <dac6551_write_code>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	737b      	strb	r3, [r7, #13]

    return status;
 8000ac6:	7b7b      	ldrb	r3, [r7, #13]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08000ad4 <cmdDacSet_mV>:
#include <stdio.h>

extern dac6551_t g_dac;

static BaseType_t cmdDacSet_mV(char *writeBuf, size_t writeLen, const char *cmdStr)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
    // Usage: dac <vout_mV>
    uint32_t vout;
    if (sscanf(cmdStr, "dac %lu", &vout) != 1) {
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4913      	ldr	r1, [pc, #76]	@ (8000b34 <cmdDacSet_mV+0x60>)
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f005 fb43 	bl	8006174 <siscanf>
 8000aee:	4603      	mov	r3, r0
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d006      	beq.n	8000b02 <cmdDacSet_mV+0x2e>
        snprintf(writeBuf, writeLen, "Usage: dac <vout_mV>");
 8000af4:	4a10      	ldr	r2, [pc, #64]	@ (8000b38 <cmdDacSet_mV+0x64>)
 8000af6:	68b9      	ldr	r1, [r7, #8]
 8000af8:	68f8      	ldr	r0, [r7, #12]
 8000afa:	f005 fb05 	bl	8006108 <sniprintf>
        return pdFALSE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	e013      	b.n	8000b2a <cmdDacSet_mV+0x56>
    }
    if (dac6551_set_mv(&g_dac, vout) == HAL_OK)
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	4619      	mov	r1, r3
 8000b06:	480d      	ldr	r0, [pc, #52]	@ (8000b3c <cmdDacSet_mV+0x68>)
 8000b08:	f7ff ffa6 	bl	8000a58 <dac6551_set_mv>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d105      	bne.n	8000b1e <cmdDacSet_mV+0x4a>
        snprintf(writeBuf, writeLen, "Command Sent");
 8000b12:	4a0b      	ldr	r2, [pc, #44]	@ (8000b40 <cmdDacSet_mV+0x6c>)
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	68f8      	ldr	r0, [r7, #12]
 8000b18:	f005 faf6 	bl	8006108 <sniprintf>
 8000b1c:	e004      	b.n	8000b28 <cmdDacSet_mV+0x54>
    else
        snprintf(writeBuf, writeLen, "SPI error");
 8000b1e:	4a09      	ldr	r2, [pc, #36]	@ (8000b44 <cmdDacSet_mV+0x70>)
 8000b20:	68b9      	ldr	r1, [r7, #8]
 8000b22:	68f8      	ldr	r0, [r7, #12]
 8000b24:	f005 faf0 	bl	8006108 <sniprintf>
    return pdFALSE;
 8000b28:	2300      	movs	r3, #0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	08007530 	.word	0x08007530
 8000b38:	08007538 	.word	0x08007538
 8000b3c:	20000010 	.word	0x20000010
 8000b40:	08007550 	.word	0x08007550
 8000b44:	08007560 	.word	0x08007560

08000b48 <cmdDacRaw>:

// optional
static BaseType_t cmdDacRaw(char *writeBuf, size_t writeLen, const char *cmdStr)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
    // Usage: dacRaw <code0..4095>
    unsigned int code = 0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	613b      	str	r3, [r7, #16]
    int n = sscanf(cmdStr, "dacRaw %u", &code);
 8000b58:	f107 0310 	add.w	r3, r7, #16
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4916      	ldr	r1, [pc, #88]	@ (8000bb8 <cmdDacRaw+0x70>)
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f005 fb07 	bl	8006174 <siscanf>
 8000b66:	6178      	str	r0, [r7, #20]
    if (n < 1 || code>4095) {
 8000b68:	697b      	ldr	r3, [r7, #20]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	dd03      	ble.n	8000b76 <cmdDacRaw+0x2e>
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b74:	d306      	bcc.n	8000b84 <cmdDacRaw+0x3c>
        snprintf(writeBuf, writeLen, "Usage: dac <0..4095>");
 8000b76:	4a11      	ldr	r2, [pc, #68]	@ (8000bbc <cmdDacRaw+0x74>)
 8000b78:	68b9      	ldr	r1, [r7, #8]
 8000b7a:	68f8      	ldr	r0, [r7, #12]
 8000b7c:	f005 fac4 	bl	8006108 <sniprintf>
        return pdFALSE;
 8000b80:	2300      	movs	r3, #0
 8000b82:	e015      	b.n	8000bb0 <cmdDacRaw+0x68>
    }
    if (dac6551_write_code(&g_dac, (uint16_t)code) == HAL_OK)
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	4619      	mov	r1, r3
 8000b8a:	480d      	ldr	r0, [pc, #52]	@ (8000bc0 <cmdDacRaw+0x78>)
 8000b8c:	f7ff ff36 	bl	80009fc <dac6551_write_code>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d106      	bne.n	8000ba4 <cmdDacRaw+0x5c>
        snprintf(writeBuf, writeLen, "OK: code=%u", code);
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc4 <cmdDacRaw+0x7c>)
 8000b9a:	68b9      	ldr	r1, [r7, #8]
 8000b9c:	68f8      	ldr	r0, [r7, #12]
 8000b9e:	f005 fab3 	bl	8006108 <sniprintf>
 8000ba2:	e004      	b.n	8000bae <cmdDacRaw+0x66>
    else
        snprintf(writeBuf, writeLen, "SPI error");
 8000ba4:	4a08      	ldr	r2, [pc, #32]	@ (8000bc8 <cmdDacRaw+0x80>)
 8000ba6:	68b9      	ldr	r1, [r7, #8]
 8000ba8:	68f8      	ldr	r0, [r7, #12]
 8000baa:	f005 faad 	bl	8006108 <sniprintf>
    return pdFALSE;
 8000bae:	2300      	movs	r3, #0
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	3718      	adds	r7, #24
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	0800756c 	.word	0x0800756c
 8000bbc:	08007578 	.word	0x08007578
 8000bc0:	20000010 	.word	0x20000010
 8000bc4:	08007590 	.word	0x08007590
 8000bc8:	08007560 	.word	0x08007560

08000bcc <vRegisterDacCLI>:
static const CLI_Command_Definition_t xDacSetRaw = {
    "dacRaw", "\r\ndacRaw <code>\r\n", cmdDacRaw, 1
};

void vRegisterDacCLI(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	FreeRTOS_CLIRegisterCommand(&xDacSetCmd);
 8000bd0:	4803      	ldr	r0, [pc, #12]	@ (8000be0 <vRegisterDacCLI+0x14>)
 8000bd2:	f7ff fcf3 	bl	80005bc <FreeRTOS_CLIRegisterCommand>
	FreeRTOS_CLIRegisterCommand(&xDacSetRaw);
 8000bd6:	4803      	ldr	r0, [pc, #12]	@ (8000be4 <vRegisterDacCLI+0x18>)
 8000bd8:	f7ff fcf0 	bl	80005bc <FreeRTOS_CLIRegisterCommand>
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	08007614 	.word	0x08007614
 8000be4:	08007624 	.word	0x08007624

08000be8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000bec:	4a04      	ldr	r2, [pc, #16]	@ (8000c00 <MX_FREERTOS_Init+0x18>)
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4804      	ldr	r0, [pc, #16]	@ (8000c04 <MX_FREERTOS_Init+0x1c>)
 8000bf2:	f002 fd51 	bl	8003698 <osThreadNew>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a03      	ldr	r2, [pc, #12]	@ (8000c08 <MX_FREERTOS_Init+0x20>)
 8000bfa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	08007634 	.word	0x08007634
 8000c04:	08000c0d 	.word	0x08000c0d
 8000c08:	20000164 	.word	0x20000164

08000c0c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c14:	2001      	movs	r0, #1
 8000c16:	f002 fdd1 	bl	80037bc <osDelay>
 8000c1a:	e7fb      	b.n	8000c14 <StartDefaultTask+0x8>

08000c1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	4b30      	ldr	r3, [pc, #192]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	4a2f      	ldr	r2, [pc, #188]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c3c:	f043 0304 	orr.w	r3, r3, #4
 8000c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c42:	4b2d      	ldr	r3, [pc, #180]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	f003 0304 	and.w	r3, r3, #4
 8000c4a:	613b      	str	r3, [r7, #16]
 8000c4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
 8000c52:	4b29      	ldr	r3, [pc, #164]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c56:	4a28      	ldr	r2, [pc, #160]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c5e:	4b26      	ldr	r3, [pc, #152]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60bb      	str	r3, [r7, #8]
 8000c6e:	4b22      	ldr	r3, [pc, #136]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a21      	ldr	r2, [pc, #132]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a1a      	ldr	r2, [pc, #104]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c90:	f043 0302 	orr.w	r3, r3, #2
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b18      	ldr	r3, [pc, #96]	@ (8000cf8 <MX_GPIO_Init+0xdc>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0302 	and.w	r3, r3, #2
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAC_6551_SYNC_Pin_GPIO_Port, DAC_6551_SYNC_Pin_Pin, GPIO_PIN_SET);
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	2110      	movs	r1, #16
 8000ca6:	4815      	ldr	r0, [pc, #84]	@ (8000cfc <MX_GPIO_Init+0xe0>)
 8000ca8:	f000 fdca 	bl	8001840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2120      	movs	r1, #32
 8000cb0:	4812      	ldr	r0, [pc, #72]	@ (8000cfc <MX_GPIO_Init+0xe0>)
 8000cb2:	f000 fdc5 	bl	8001840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cbc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 0314 	add.w	r3, r7, #20
 8000cca:	4619      	mov	r1, r3
 8000ccc:	480c      	ldr	r0, [pc, #48]	@ (8000d00 <MX_GPIO_Init+0xe4>)
 8000cce:	f000 fc33 	bl	8001538 <HAL_GPIO_Init>

  /*Configure GPIO pins : DAC_6551_SYNC_Pin_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DAC_6551_SYNC_Pin_Pin|LD2_Pin;
 8000cd2:	2330      	movs	r3, #48	@ 0x30
 8000cd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce2:	f107 0314 	add.w	r3, r7, #20
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4804      	ldr	r0, [pc, #16]	@ (8000cfc <MX_GPIO_Init+0xe0>)
 8000cea:	f000 fc25 	bl	8001538 <HAL_GPIO_Init>

}
 8000cee:	bf00      	nop
 8000cf0:	3728      	adds	r7, #40	@ 0x28
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40020000 	.word	0x40020000
 8000d00:	40020800 	.word	0x40020800

08000d04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d0a:	f000 faf1 	bl	80012f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d0e:	f000 f825 	bl	8000d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d12:	f7ff ff83 	bl	8000c1c <MX_GPIO_Init>
  MX_SPI2_Init();
 8000d16:	f000 f8a5 	bl	8000e64 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8000d1a:	f000 fa4d 	bl	80011b8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  dac6551_init(&g_dac);
 8000d1e:	480c      	ldr	r0, [pc, #48]	@ (8000d50 <main+0x4c>)
 8000d20:	f7ff fe5c 	bl	80009dc <dac6551_init>
  vRegisterDacCLI();
 8000d24:	f7ff ff52 	bl	8000bcc <vRegisterDacCLI>
  xTaskCreate(vCliTask, "cli", 1024, NULL, tskIDLE_PRIORITY+1, NULL);
 8000d28:	2300      	movs	r3, #0
 8000d2a:	9301      	str	r3, [sp, #4]
 8000d2c:	2301      	movs	r3, #1
 8000d2e:	9300      	str	r3, [sp, #0]
 8000d30:	2300      	movs	r3, #0
 8000d32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d36:	4907      	ldr	r1, [pc, #28]	@ (8000d54 <main+0x50>)
 8000d38:	4807      	ldr	r0, [pc, #28]	@ (8000d58 <main+0x54>)
 8000d3a:	f003 fb9d 	bl	8004478 <xTaskCreate>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000d3e:	f002 fc61 	bl	8003604 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000d42:	f7ff ff51 	bl	8000be8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d46:	f002 fc81 	bl	800364c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d4a:	bf00      	nop
 8000d4c:	e7fd      	b.n	8000d4a <main+0x46>
 8000d4e:	bf00      	nop
 8000d50:	20000010 	.word	0x20000010
 8000d54:	080075dc 	.word	0x080075dc
 8000d58:	080008c9 	.word	0x080008c9

08000d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b094      	sub	sp, #80	@ 0x50
 8000d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d62:	f107 0320 	add.w	r3, r7, #32
 8000d66:	2230      	movs	r2, #48	@ 0x30
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f005 fa30 	bl	80061d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d70:	f107 030c 	add.w	r3, r7, #12
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d80:	2300      	movs	r3, #0
 8000d82:	60bb      	str	r3, [r7, #8]
 8000d84:	4b29      	ldr	r3, [pc, #164]	@ (8000e2c <SystemClock_Config+0xd0>)
 8000d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d88:	4a28      	ldr	r2, [pc, #160]	@ (8000e2c <SystemClock_Config+0xd0>)
 8000d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d90:	4b26      	ldr	r3, [pc, #152]	@ (8000e2c <SystemClock_Config+0xd0>)
 8000d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	4b23      	ldr	r3, [pc, #140]	@ (8000e30 <SystemClock_Config+0xd4>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000da8:	4a21      	ldr	r2, [pc, #132]	@ (8000e30 <SystemClock_Config+0xd4>)
 8000daa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000dae:	6013      	str	r3, [r2, #0]
 8000db0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e30 <SystemClock_Config+0xd4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000db8:	607b      	str	r3, [r7, #4]
 8000dba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc4:	2310      	movs	r3, #16
 8000dc6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dc8:	2302      	movs	r3, #2
 8000dca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000dd0:	2310      	movs	r3, #16
 8000dd2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000dd4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000dd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000dda:	2304      	movs	r3, #4
 8000ddc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000dde:	2307      	movs	r3, #7
 8000de0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de2:	f107 0320 	add.w	r3, r7, #32
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 fd44 	bl	8001874 <HAL_RCC_OscConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000df2:	f000 f831 	bl	8000e58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df6:	230f      	movs	r3, #15
 8000df8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e06:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	2102      	movs	r1, #2
 8000e12:	4618      	mov	r0, r3
 8000e14:	f000 ffa6 	bl	8001d64 <HAL_RCC_ClockConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000e1e:	f000 f81b 	bl	8000e58 <Error_Handler>
  }
}
 8000e22:	bf00      	nop
 8000e24:	3750      	adds	r7, #80	@ 0x50
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	40007000 	.word	0x40007000

08000e34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a04      	ldr	r2, [pc, #16]	@ (8000e54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d101      	bne.n	8000e4a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e46:	f000 fa75 	bl	8001334 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40014400 	.word	0x40014400

08000e58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e5c:	b672      	cpsid	i
}
 8000e5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e60:	bf00      	nop
 8000e62:	e7fd      	b.n	8000e60 <Error_Handler+0x8>

08000e64 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000e68:	4b17      	ldr	r3, [pc, #92]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e6a:	4a18      	ldr	r2, [pc, #96]	@ (8000ecc <MX_SPI2_Init+0x68>)
 8000e6c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e6e:	4b16      	ldr	r3, [pc, #88]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e70:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e74:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e76:	4b14      	ldr	r3, [pc, #80]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e7c:	4b12      	ldr	r3, [pc, #72]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e82:	4b11      	ldr	r3, [pc, #68]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e94:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e96:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ea2:	4b09      	ldr	r3, [pc, #36]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ea8:	4b07      	ldr	r3, [pc, #28]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000eae:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000eb0:	220a      	movs	r2, #10
 8000eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000eb4:	4804      	ldr	r0, [pc, #16]	@ (8000ec8 <MX_SPI2_Init+0x64>)
 8000eb6:	f001 f9a7 	bl	8002208 <HAL_SPI_Init>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000ec0:	f7ff ffca 	bl	8000e58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000168 	.word	0x20000168
 8000ecc:	40003800 	.word	0x40003800

08000ed0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08a      	sub	sp, #40	@ 0x28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed8:	f107 0314 	add.w	r3, r7, #20
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a28      	ldr	r2, [pc, #160]	@ (8000f90 <HAL_SPI_MspInit+0xc0>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d14a      	bne.n	8000f88 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	4b27      	ldr	r3, [pc, #156]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efa:	4a26      	ldr	r2, [pc, #152]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000efc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f02:	4b24      	ldr	r3, [pc, #144]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	4b20      	ldr	r3, [pc, #128]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	4a1f      	ldr	r2, [pc, #124]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000f18:	f043 0304 	orr.w	r3, r3, #4
 8000f1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	f003 0304 	and.w	r3, r3, #4
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	4b19      	ldr	r3, [pc, #100]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a18      	ldr	r2, [pc, #96]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000f34:	f043 0302 	orr.w	r3, r3, #2
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <HAL_SPI_MspInit+0xc4>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f46:	230c      	movs	r3, #12
 8000f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f52:	2303      	movs	r3, #3
 8000f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f56:	2305      	movs	r3, #5
 8000f58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	4619      	mov	r1, r3
 8000f60:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <HAL_SPI_MspInit+0xc8>)
 8000f62:	f000 fae9 	bl	8001538 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f74:	2303      	movs	r3, #3
 8000f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f78:	2305      	movs	r3, #5
 8000f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	@ (8000f9c <HAL_SPI_MspInit+0xcc>)
 8000f84:	f000 fad8 	bl	8001538 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000f88:	bf00      	nop
 8000f8a:	3728      	adds	r7, #40	@ 0x28
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	40003800 	.word	0x40003800
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40020800 	.word	0x40020800
 8000f9c:	40020400 	.word	0x40020400

08000fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	4b12      	ldr	r3, [pc, #72]	@ (8000ff4 <HAL_MspInit+0x54>)
 8000fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fae:	4a11      	ldr	r2, [pc, #68]	@ (8000ff4 <HAL_MspInit+0x54>)
 8000fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <HAL_MspInit+0x54>)
 8000fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	603b      	str	r3, [r7, #0]
 8000fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff4 <HAL_MspInit+0x54>)
 8000fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <HAL_MspInit+0x54>)
 8000fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <HAL_MspInit+0x54>)
 8000fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	603b      	str	r3, [r7, #0]
 8000fdc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	210f      	movs	r1, #15
 8000fe2:	f06f 0001 	mvn.w	r0, #1
 8000fe6:	f000 fa7d 	bl	80014e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40023800 	.word	0x40023800

08000ff8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08c      	sub	sp, #48	@ 0x30
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001000:	2300      	movs	r3, #0
 8001002:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001004:	2300      	movs	r3, #0
 8001006:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001008:	2300      	movs	r3, #0
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	4b2e      	ldr	r3, [pc, #184]	@ (80010c8 <HAL_InitTick+0xd0>)
 800100e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001010:	4a2d      	ldr	r2, [pc, #180]	@ (80010c8 <HAL_InitTick+0xd0>)
 8001012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001016:	6453      	str	r3, [r2, #68]	@ 0x44
 8001018:	4b2b      	ldr	r3, [pc, #172]	@ (80010c8 <HAL_InitTick+0xd0>)
 800101a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001024:	f107 020c 	add.w	r2, r7, #12
 8001028:	f107 0310 	add.w	r3, r7, #16
 800102c:	4611      	mov	r1, r2
 800102e:	4618      	mov	r0, r3
 8001030:	f001 f8b8 	bl	80021a4 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001034:	f001 f8a2 	bl	800217c <HAL_RCC_GetPCLK2Freq>
 8001038:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800103a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800103c:	4a23      	ldr	r2, [pc, #140]	@ (80010cc <HAL_InitTick+0xd4>)
 800103e:	fba2 2303 	umull	r2, r3, r2, r3
 8001042:	0c9b      	lsrs	r3, r3, #18
 8001044:	3b01      	subs	r3, #1
 8001046:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8001048:	4b21      	ldr	r3, [pc, #132]	@ (80010d0 <HAL_InitTick+0xd8>)
 800104a:	4a22      	ldr	r2, [pc, #136]	@ (80010d4 <HAL_InitTick+0xdc>)
 800104c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 800104e:	4b20      	ldr	r3, [pc, #128]	@ (80010d0 <HAL_InitTick+0xd8>)
 8001050:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001054:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8001056:	4a1e      	ldr	r2, [pc, #120]	@ (80010d0 <HAL_InitTick+0xd8>)
 8001058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800105a:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 800105c:	4b1c      	ldr	r3, [pc, #112]	@ (80010d0 <HAL_InitTick+0xd8>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001062:	4b1b      	ldr	r3, [pc, #108]	@ (80010d0 <HAL_InitTick+0xd8>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001068:	4b19      	ldr	r3, [pc, #100]	@ (80010d0 <HAL_InitTick+0xd8>)
 800106a:	2200      	movs	r2, #0
 800106c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 800106e:	4818      	ldr	r0, [pc, #96]	@ (80010d0 <HAL_InitTick+0xd8>)
 8001070:	f001 fb74 	bl	800275c <HAL_TIM_Base_Init>
 8001074:	4603      	mov	r3, r0
 8001076:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800107a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800107e:	2b00      	cmp	r3, #0
 8001080:	d11b      	bne.n	80010ba <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8001082:	4813      	ldr	r0, [pc, #76]	@ (80010d0 <HAL_InitTick+0xd8>)
 8001084:	f001 fbc4 	bl	8002810 <HAL_TIM_Base_Start_IT>
 8001088:	4603      	mov	r3, r0
 800108a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800108e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001092:	2b00      	cmp	r3, #0
 8001094:	d111      	bne.n	80010ba <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001096:	2019      	movs	r0, #25
 8001098:	f000 fa40 	bl	800151c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b0f      	cmp	r3, #15
 80010a0:	d808      	bhi.n	80010b4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80010a2:	2200      	movs	r2, #0
 80010a4:	6879      	ldr	r1, [r7, #4]
 80010a6:	2019      	movs	r0, #25
 80010a8:	f000 fa1c 	bl	80014e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010ac:	4a0a      	ldr	r2, [pc, #40]	@ (80010d8 <HAL_InitTick+0xe0>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6013      	str	r3, [r2, #0]
 80010b2:	e002      	b.n	80010ba <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80010ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3730      	adds	r7, #48	@ 0x30
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40023800 	.word	0x40023800
 80010cc:	431bde83 	.word	0x431bde83
 80010d0:	200001c0 	.word	0x200001c0
 80010d4:	40014400 	.word	0x40014400
 80010d8:	20000024 	.word	0x20000024

080010dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <NMI_Handler+0x4>

080010e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <HardFault_Handler+0x4>

080010ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <MemManage_Handler+0x4>

080010f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <BusFault_Handler+0x4>

080010fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001100:	bf00      	nop
 8001102:	e7fd      	b.n	8001100 <UsageFault_Handler+0x4>

08001104 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
	...

08001114 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800111a:	f001 fbdb 	bl	80028d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200001c0 	.word	0x200001c0

08001128 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001130:	4a14      	ldr	r2, [pc, #80]	@ (8001184 <_sbrk+0x5c>)
 8001132:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <_sbrk+0x60>)
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800113c:	4b13      	ldr	r3, [pc, #76]	@ (800118c <_sbrk+0x64>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d102      	bne.n	800114a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001144:	4b11      	ldr	r3, [pc, #68]	@ (800118c <_sbrk+0x64>)
 8001146:	4a12      	ldr	r2, [pc, #72]	@ (8001190 <_sbrk+0x68>)
 8001148:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800114a:	4b10      	ldr	r3, [pc, #64]	@ (800118c <_sbrk+0x64>)
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4413      	add	r3, r2
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	429a      	cmp	r2, r3
 8001156:	d207      	bcs.n	8001168 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001158:	f005 f868 	bl	800622c <__errno>
 800115c:	4603      	mov	r3, r0
 800115e:	220c      	movs	r2, #12
 8001160:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	e009      	b.n	800117c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001168:	4b08      	ldr	r3, [pc, #32]	@ (800118c <_sbrk+0x64>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800116e:	4b07      	ldr	r3, [pc, #28]	@ (800118c <_sbrk+0x64>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4413      	add	r3, r2
 8001176:	4a05      	ldr	r2, [pc, #20]	@ (800118c <_sbrk+0x64>)
 8001178:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800117a:	68fb      	ldr	r3, [r7, #12]
}
 800117c:	4618      	mov	r0, r3
 800117e:	3718      	adds	r7, #24
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20018000 	.word	0x20018000
 8001188:	00000400 	.word	0x00000400
 800118c:	20000208 	.word	0x20000208
 8001190:	20004cf0 	.word	0x20004cf0

08001194 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <SystemInit+0x20>)
 800119a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800119e:	4a05      	ldr	r2, [pc, #20]	@ (80011b4 <SystemInit+0x20>)
 80011a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a8:	bf00      	nop
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000ed00 	.word	0xe000ed00

080011b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011be:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <MX_USART2_UART_Init+0x50>)
 80011c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011c2:	4b10      	ldr	r3, [pc, #64]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011dc:	4b09      	ldr	r3, [pc, #36]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011de:	220c      	movs	r2, #12
 80011e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e8:	4b06      	ldr	r3, [pc, #24]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	@ (8001204 <MX_USART2_UART_Init+0x4c>)
 80011f0:	f001 fd22 	bl	8002c38 <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011fa:	f7ff fe2d 	bl	8000e58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	2000020c 	.word	0x2000020c
 8001208:	40004400 	.word	0x40004400

0800120c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	@ 0x28
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
 800121e:	609a      	str	r2, [r3, #8]
 8001220:	60da      	str	r2, [r3, #12]
 8001222:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a19      	ldr	r2, [pc, #100]	@ (8001290 <HAL_UART_MspInit+0x84>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d12b      	bne.n	8001286 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800122e:	2300      	movs	r3, #0
 8001230:	613b      	str	r3, [r7, #16]
 8001232:	4b18      	ldr	r3, [pc, #96]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	4a17      	ldr	r2, [pc, #92]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800123c:	6413      	str	r3, [r2, #64]	@ 0x40
 800123e:	4b15      	ldr	r3, [pc, #84]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	4b11      	ldr	r3, [pc, #68]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a10      	ldr	r2, [pc, #64]	@ (8001294 <HAL_UART_MspInit+0x88>)
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b0e      	ldr	r3, [pc, #56]	@ (8001294 <HAL_UART_MspInit+0x88>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001266:	230c      	movs	r3, #12
 8001268:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001276:	2307      	movs	r3, #7
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127a:	f107 0314 	add.w	r3, r7, #20
 800127e:	4619      	mov	r1, r3
 8001280:	4805      	ldr	r0, [pc, #20]	@ (8001298 <HAL_UART_MspInit+0x8c>)
 8001282:	f000 f959 	bl	8001538 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001286:	bf00      	nop
 8001288:	3728      	adds	r7, #40	@ 0x28
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40004400 	.word	0x40004400
 8001294:	40023800 	.word	0x40023800
 8001298:	40020000 	.word	0x40020000

0800129c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800129c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80012a0:	f7ff ff78 	bl	8001194 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012a4:	480c      	ldr	r0, [pc, #48]	@ (80012d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012a6:	490d      	ldr	r1, [pc, #52]	@ (80012dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012a8:	4a0d      	ldr	r2, [pc, #52]	@ (80012e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012ac:	e002      	b.n	80012b4 <LoopCopyDataInit>

080012ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012b2:	3304      	adds	r3, #4

080012b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012b8:	d3f9      	bcc.n	80012ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ba:	4a0a      	ldr	r2, [pc, #40]	@ (80012e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012bc:	4c0a      	ldr	r4, [pc, #40]	@ (80012e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012c0:	e001      	b.n	80012c6 <LoopFillZerobss>

080012c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c4:	3204      	adds	r2, #4

080012c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012c8:	d3fb      	bcc.n	80012c2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80012ca:	f004 ffb5 	bl	8006238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ce:	f7ff fd19 	bl	8000d04 <main>
  bx  lr    
 80012d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012d4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012dc:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80012e0:	080077d0 	.word	0x080077d0
  ldr r2, =_sbss
 80012e4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80012e8:	20004cf0 	.word	0x20004cf0

080012ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012ec:	e7fe      	b.n	80012ec <ADC_IRQHandler>
	...

080012f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <HAL_Init+0x40>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001330 <HAL_Init+0x40>)
 80012fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001300:	4b0b      	ldr	r3, [pc, #44]	@ (8001330 <HAL_Init+0x40>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a0a      	ldr	r2, [pc, #40]	@ (8001330 <HAL_Init+0x40>)
 8001306:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800130a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800130c:	4b08      	ldr	r3, [pc, #32]	@ (8001330 <HAL_Init+0x40>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a07      	ldr	r2, [pc, #28]	@ (8001330 <HAL_Init+0x40>)
 8001312:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001316:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001318:	2003      	movs	r0, #3
 800131a:	f000 f8d8 	bl	80014ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800131e:	200f      	movs	r0, #15
 8001320:	f7ff fe6a 	bl	8000ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001324:	f7ff fe3c 	bl	8000fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40023c00 	.word	0x40023c00

08001334 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001338:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_IncTick+0x20>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <HAL_IncTick+0x24>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4413      	add	r3, r2
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <HAL_IncTick+0x24>)
 8001346:	6013      	str	r3, [r2, #0]
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	20000028 	.word	0x20000028
 8001358:	20000254 	.word	0x20000254

0800135c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return uwTick;
 8001360:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <HAL_GetTick+0x14>)
 8001362:	681b      	ldr	r3, [r3, #0]
}
 8001364:	4618      	mov	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000254 	.word	0x20000254

08001374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001384:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800138a:	68ba      	ldr	r2, [r7, #8]
 800138c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001390:	4013      	ands	r3, r2
 8001392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800139c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013a6:	4a04      	ldr	r2, [pc, #16]	@ (80013b8 <__NVIC_SetPriorityGrouping+0x44>)
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	60d3      	str	r3, [r2, #12]
}
 80013ac:	bf00      	nop
 80013ae:	3714      	adds	r7, #20
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr
 80013b8:	e000ed00 	.word	0xe000ed00

080013bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013c0:	4b04      	ldr	r3, [pc, #16]	@ (80013d4 <__NVIC_GetPriorityGrouping+0x18>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	0a1b      	lsrs	r3, r3, #8
 80013c6:	f003 0307 	and.w	r3, r3, #7
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	db0b      	blt.n	8001402 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	f003 021f 	and.w	r2, r3, #31
 80013f0:	4907      	ldr	r1, [pc, #28]	@ (8001410 <__NVIC_EnableIRQ+0x38>)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	095b      	lsrs	r3, r3, #5
 80013f8:	2001      	movs	r0, #1
 80013fa:	fa00 f202 	lsl.w	r2, r0, r2
 80013fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	e000e100 	.word	0xe000e100

08001414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	6039      	str	r1, [r7, #0]
 800141e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001424:	2b00      	cmp	r3, #0
 8001426:	db0a      	blt.n	800143e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	b2da      	uxtb	r2, r3
 800142c:	490c      	ldr	r1, [pc, #48]	@ (8001460 <__NVIC_SetPriority+0x4c>)
 800142e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001432:	0112      	lsls	r2, r2, #4
 8001434:	b2d2      	uxtb	r2, r2
 8001436:	440b      	add	r3, r1
 8001438:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800143c:	e00a      	b.n	8001454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800143e:	683b      	ldr	r3, [r7, #0]
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4908      	ldr	r1, [pc, #32]	@ (8001464 <__NVIC_SetPriority+0x50>)
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	f003 030f 	and.w	r3, r3, #15
 800144a:	3b04      	subs	r3, #4
 800144c:	0112      	lsls	r2, r2, #4
 800144e:	b2d2      	uxtb	r2, r2
 8001450:	440b      	add	r3, r1
 8001452:	761a      	strb	r2, [r3, #24]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	e000e100 	.word	0xe000e100
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001468:	b480      	push	{r7}
 800146a:	b089      	sub	sp, #36	@ 0x24
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	f1c3 0307 	rsb	r3, r3, #7
 8001482:	2b04      	cmp	r3, #4
 8001484:	bf28      	it	cs
 8001486:	2304      	movcs	r3, #4
 8001488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	3304      	adds	r3, #4
 800148e:	2b06      	cmp	r3, #6
 8001490:	d902      	bls.n	8001498 <NVIC_EncodePriority+0x30>
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	3b03      	subs	r3, #3
 8001496:	e000      	b.n	800149a <NVIC_EncodePriority+0x32>
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	f04f 32ff 	mov.w	r2, #4294967295
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	fa02 f303 	lsl.w	r3, r2, r3
 80014a6:	43da      	mvns	r2, r3
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	401a      	ands	r2, r3
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014b0:	f04f 31ff 	mov.w	r1, #4294967295
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ba:	43d9      	mvns	r1, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014c0:	4313      	orrs	r3, r2
         );
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3724      	adds	r7, #36	@ 0x24
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b082      	sub	sp, #8
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ff4c 	bl	8001374 <__NVIC_SetPriorityGrouping>
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	4603      	mov	r3, r0
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
 80014f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014f2:	2300      	movs	r3, #0
 80014f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014f6:	f7ff ff61 	bl	80013bc <__NVIC_GetPriorityGrouping>
 80014fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	68b9      	ldr	r1, [r7, #8]
 8001500:	6978      	ldr	r0, [r7, #20]
 8001502:	f7ff ffb1 	bl	8001468 <NVIC_EncodePriority>
 8001506:	4602      	mov	r2, r0
 8001508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800150c:	4611      	mov	r1, r2
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ff80 	bl	8001414 <__NVIC_SetPriority>
}
 8001514:	bf00      	nop
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff ff54 	bl	80013d8 <__NVIC_EnableIRQ>
}
 8001530:	bf00      	nop
 8001532:	3708      	adds	r7, #8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001538:	b480      	push	{r7}
 800153a:	b089      	sub	sp, #36	@ 0x24
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
 8001552:	e159      	b.n	8001808 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001554:	2201      	movs	r2, #1
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	fa02 f303 	lsl.w	r3, r2, r3
 800155c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	697a      	ldr	r2, [r7, #20]
 8001564:	4013      	ands	r3, r2
 8001566:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	429a      	cmp	r2, r3
 800156e:	f040 8148 	bne.w	8001802 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f003 0303 	and.w	r3, r3, #3
 800157a:	2b01      	cmp	r3, #1
 800157c:	d005      	beq.n	800158a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001586:	2b02      	cmp	r3, #2
 8001588:	d130      	bne.n	80015ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001590:	69fb      	ldr	r3, [r7, #28]
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	2203      	movs	r2, #3
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43db      	mvns	r3, r3
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	4013      	ands	r3, r2
 80015a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	68da      	ldr	r2, [r3, #12]
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	69ba      	ldr	r2, [r7, #24]
 80015b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015c0:	2201      	movs	r2, #1
 80015c2:	69fb      	ldr	r3, [r7, #28]
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	4013      	ands	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	091b      	lsrs	r3, r3, #4
 80015d6:	f003 0201 	and.w	r2, r3, #1
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0303 	and.w	r3, r3, #3
 80015f4:	2b03      	cmp	r3, #3
 80015f6:	d017      	beq.n	8001628 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	2203      	movs	r2, #3
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	43db      	mvns	r3, r3
 800160a:	69ba      	ldr	r2, [r7, #24]
 800160c:	4013      	ands	r3, r2
 800160e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	689a      	ldr	r2, [r3, #8]
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	4313      	orrs	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 0303 	and.w	r3, r3, #3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d123      	bne.n	800167c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	08da      	lsrs	r2, r3, #3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3208      	adds	r2, #8
 800163c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001640:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	f003 0307 	and.w	r3, r3, #7
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	220f      	movs	r2, #15
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	43db      	mvns	r3, r3
 8001652:	69ba      	ldr	r2, [r7, #24]
 8001654:	4013      	ands	r3, r2
 8001656:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	691a      	ldr	r2, [r3, #16]
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	69ba      	ldr	r2, [r7, #24]
 800166a:	4313      	orrs	r3, r2
 800166c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	08da      	lsrs	r2, r3, #3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	3208      	adds	r2, #8
 8001676:	69b9      	ldr	r1, [r7, #24]
 8001678:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	2203      	movs	r2, #3
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4013      	ands	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f003 0203 	and.w	r2, r3, #3
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	69ba      	ldr	r2, [r7, #24]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	f000 80a2 	beq.w	8001802 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	4b57      	ldr	r3, [pc, #348]	@ (8001820 <HAL_GPIO_Init+0x2e8>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c6:	4a56      	ldr	r2, [pc, #344]	@ (8001820 <HAL_GPIO_Init+0x2e8>)
 80016c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ce:	4b54      	ldr	r3, [pc, #336]	@ (8001820 <HAL_GPIO_Init+0x2e8>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016da:	4a52      	ldr	r2, [pc, #328]	@ (8001824 <HAL_GPIO_Init+0x2ec>)
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	089b      	lsrs	r3, r3, #2
 80016e0:	3302      	adds	r3, #2
 80016e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	f003 0303 	and.w	r3, r3, #3
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	220f      	movs	r2, #15
 80016f2:	fa02 f303 	lsl.w	r3, r2, r3
 80016f6:	43db      	mvns	r3, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4013      	ands	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a49      	ldr	r2, [pc, #292]	@ (8001828 <HAL_GPIO_Init+0x2f0>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d019      	beq.n	800173a <HAL_GPIO_Init+0x202>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a48      	ldr	r2, [pc, #288]	@ (800182c <HAL_GPIO_Init+0x2f4>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d013      	beq.n	8001736 <HAL_GPIO_Init+0x1fe>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4a47      	ldr	r2, [pc, #284]	@ (8001830 <HAL_GPIO_Init+0x2f8>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d00d      	beq.n	8001732 <HAL_GPIO_Init+0x1fa>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a46      	ldr	r2, [pc, #280]	@ (8001834 <HAL_GPIO_Init+0x2fc>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d007      	beq.n	800172e <HAL_GPIO_Init+0x1f6>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a45      	ldr	r2, [pc, #276]	@ (8001838 <HAL_GPIO_Init+0x300>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d101      	bne.n	800172a <HAL_GPIO_Init+0x1f2>
 8001726:	2304      	movs	r3, #4
 8001728:	e008      	b.n	800173c <HAL_GPIO_Init+0x204>
 800172a:	2307      	movs	r3, #7
 800172c:	e006      	b.n	800173c <HAL_GPIO_Init+0x204>
 800172e:	2303      	movs	r3, #3
 8001730:	e004      	b.n	800173c <HAL_GPIO_Init+0x204>
 8001732:	2302      	movs	r3, #2
 8001734:	e002      	b.n	800173c <HAL_GPIO_Init+0x204>
 8001736:	2301      	movs	r3, #1
 8001738:	e000      	b.n	800173c <HAL_GPIO_Init+0x204>
 800173a:	2300      	movs	r3, #0
 800173c:	69fa      	ldr	r2, [r7, #28]
 800173e:	f002 0203 	and.w	r2, r2, #3
 8001742:	0092      	lsls	r2, r2, #2
 8001744:	4093      	lsls	r3, r2
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	4313      	orrs	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800174c:	4935      	ldr	r1, [pc, #212]	@ (8001824 <HAL_GPIO_Init+0x2ec>)
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	089b      	lsrs	r3, r3, #2
 8001752:	3302      	adds	r3, #2
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800175a:	4b38      	ldr	r3, [pc, #224]	@ (800183c <HAL_GPIO_Init+0x304>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800177e:	4a2f      	ldr	r2, [pc, #188]	@ (800183c <HAL_GPIO_Init+0x304>)
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001784:	4b2d      	ldr	r3, [pc, #180]	@ (800183c <HAL_GPIO_Init+0x304>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017a8:	4a24      	ldr	r2, [pc, #144]	@ (800183c <HAL_GPIO_Init+0x304>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017ae:	4b23      	ldr	r3, [pc, #140]	@ (800183c <HAL_GPIO_Init+0x304>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	43db      	mvns	r3, r3
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	4013      	ands	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017d2:	4a1a      	ldr	r2, [pc, #104]	@ (800183c <HAL_GPIO_Init+0x304>)
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017d8:	4b18      	ldr	r3, [pc, #96]	@ (800183c <HAL_GPIO_Init+0x304>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	4013      	ands	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d003      	beq.n	80017fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017fc:	4a0f      	ldr	r2, [pc, #60]	@ (800183c <HAL_GPIO_Init+0x304>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3301      	adds	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	2b0f      	cmp	r3, #15
 800180c:	f67f aea2 	bls.w	8001554 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001810:	bf00      	nop
 8001812:	bf00      	nop
 8001814:	3724      	adds	r7, #36	@ 0x24
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800
 8001824:	40013800 	.word	0x40013800
 8001828:	40020000 	.word	0x40020000
 800182c:	40020400 	.word	0x40020400
 8001830:	40020800 	.word	0x40020800
 8001834:	40020c00 	.word	0x40020c00
 8001838:	40021000 	.word	0x40021000
 800183c:	40013c00 	.word	0x40013c00

08001840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	807b      	strh	r3, [r7, #2]
 800184c:	4613      	mov	r3, r2
 800184e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001850:	787b      	ldrb	r3, [r7, #1]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001856:	887a      	ldrh	r2, [r7, #2]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800185c:	e003      	b.n	8001866 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800185e:	887b      	ldrh	r3, [r7, #2]
 8001860:	041a      	lsls	r2, r3, #16
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	619a      	str	r2, [r3, #24]
}
 8001866:	bf00      	nop
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr
	...

08001874 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e267      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	d075      	beq.n	800197e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001892:	4b88      	ldr	r3, [pc, #544]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f003 030c 	and.w	r3, r3, #12
 800189a:	2b04      	cmp	r3, #4
 800189c:	d00c      	beq.n	80018b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800189e:	4b85      	ldr	r3, [pc, #532]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80018a6:	2b08      	cmp	r3, #8
 80018a8:	d112      	bne.n	80018d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018aa:	4b82      	ldr	r3, [pc, #520]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018b6:	d10b      	bne.n	80018d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018b8:	4b7e      	ldr	r3, [pc, #504]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d05b      	beq.n	800197c <HAL_RCC_OscConfig+0x108>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d157      	bne.n	800197c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e242      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018d8:	d106      	bne.n	80018e8 <HAL_RCC_OscConfig+0x74>
 80018da:	4b76      	ldr	r3, [pc, #472]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a75      	ldr	r2, [pc, #468]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018e4:	6013      	str	r3, [r2, #0]
 80018e6:	e01d      	b.n	8001924 <HAL_RCC_OscConfig+0xb0>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018f0:	d10c      	bne.n	800190c <HAL_RCC_OscConfig+0x98>
 80018f2:	4b70      	ldr	r3, [pc, #448]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a6f      	ldr	r2, [pc, #444]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80018f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018fc:	6013      	str	r3, [r2, #0]
 80018fe:	4b6d      	ldr	r3, [pc, #436]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a6c      	ldr	r2, [pc, #432]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001908:	6013      	str	r3, [r2, #0]
 800190a:	e00b      	b.n	8001924 <HAL_RCC_OscConfig+0xb0>
 800190c:	4b69      	ldr	r3, [pc, #420]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a68      	ldr	r2, [pc, #416]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001912:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	4b66      	ldr	r3, [pc, #408]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a65      	ldr	r2, [pc, #404]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800191e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001922:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d013      	beq.n	8001954 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192c:	f7ff fd16 	bl	800135c <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001934:	f7ff fd12 	bl	800135c <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b64      	cmp	r3, #100	@ 0x64
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e207      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001946:	4b5b      	ldr	r3, [pc, #364]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <HAL_RCC_OscConfig+0xc0>
 8001952:	e014      	b.n	800197e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001954:	f7ff fd02 	bl	800135c <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800195c:	f7ff fcfe 	bl	800135c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b64      	cmp	r3, #100	@ 0x64
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e1f3      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800196e:	4b51      	ldr	r3, [pc, #324]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0xe8>
 800197a:	e000      	b.n	800197e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800197c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0302 	and.w	r3, r3, #2
 8001986:	2b00      	cmp	r3, #0
 8001988:	d063      	beq.n	8001a52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800198a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	2b00      	cmp	r3, #0
 8001994:	d00b      	beq.n	80019ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001996:	4b47      	ldr	r3, [pc, #284]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d11c      	bne.n	80019dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019a2:	4b44      	ldr	r3, [pc, #272]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d116      	bne.n	80019dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019ae:	4b41      	ldr	r3, [pc, #260]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0302 	and.w	r3, r3, #2
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d005      	beq.n	80019c6 <HAL_RCC_OscConfig+0x152>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d001      	beq.n	80019c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e1c7      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019c6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	4937      	ldr	r1, [pc, #220]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019da:	e03a      	b.n	8001a52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d020      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019e4:	4b34      	ldr	r3, [pc, #208]	@ (8001ab8 <HAL_RCC_OscConfig+0x244>)
 80019e6:	2201      	movs	r2, #1
 80019e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ea:	f7ff fcb7 	bl	800135c <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019f2:	f7ff fcb3 	bl	800135c <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e1a8      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a04:	4b2b      	ldr	r3, [pc, #172]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a10:	4b28      	ldr	r3, [pc, #160]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	4925      	ldr	r1, [pc, #148]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a20:	4313      	orrs	r3, r2
 8001a22:	600b      	str	r3, [r1, #0]
 8001a24:	e015      	b.n	8001a52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a26:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <HAL_RCC_OscConfig+0x244>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a2c:	f7ff fc96 	bl	800135c <HAL_GetTick>
 8001a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a32:	e008      	b.n	8001a46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a34:	f7ff fc92 	bl	800135c <HAL_GetTick>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	1ad3      	subs	r3, r2, r3
 8001a3e:	2b02      	cmp	r3, #2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e187      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a46:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1f0      	bne.n	8001a34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0308 	and.w	r3, r3, #8
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d036      	beq.n	8001acc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d016      	beq.n	8001a94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <HAL_RCC_OscConfig+0x248>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a6c:	f7ff fc76 	bl	800135c <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a74:	f7ff fc72 	bl	800135c <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e167      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a86:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab4 <HAL_RCC_OscConfig+0x240>)
 8001a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a8a:	f003 0302 	and.w	r3, r3, #2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d0f0      	beq.n	8001a74 <HAL_RCC_OscConfig+0x200>
 8001a92:	e01b      	b.n	8001acc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a94:	4b09      	ldr	r3, [pc, #36]	@ (8001abc <HAL_RCC_OscConfig+0x248>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a9a:	f7ff fc5f 	bl	800135c <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa0:	e00e      	b.n	8001ac0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa2:	f7ff fc5b 	bl	800135c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d907      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e150      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	42470000 	.word	0x42470000
 8001abc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac0:	4b88      	ldr	r3, [pc, #544]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001ac2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1ea      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f000 8097 	beq.w	8001c08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ade:	4b81      	ldr	r3, [pc, #516]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d10f      	bne.n	8001b0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	4b7d      	ldr	r3, [pc, #500]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	4a7c      	ldr	r2, [pc, #496]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001af4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001af8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001afa:	4b7a      	ldr	r3, [pc, #488]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b06:	2301      	movs	r3, #1
 8001b08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b0a:	4b77      	ldr	r3, [pc, #476]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d118      	bne.n	8001b48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b16:	4b74      	ldr	r3, [pc, #464]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a73      	ldr	r2, [pc, #460]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b22:	f7ff fc1b 	bl	800135c <HAL_GetTick>
 8001b26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b2a:	f7ff fc17 	bl	800135c <HAL_GetTick>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e10c      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b3c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ce8 <HAL_RCC_OscConfig+0x474>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d0f0      	beq.n	8001b2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d106      	bne.n	8001b5e <HAL_RCC_OscConfig+0x2ea>
 8001b50:	4b64      	ldr	r3, [pc, #400]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b54:	4a63      	ldr	r2, [pc, #396]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b56:	f043 0301 	orr.w	r3, r3, #1
 8001b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b5c:	e01c      	b.n	8001b98 <HAL_RCC_OscConfig+0x324>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	2b05      	cmp	r3, #5
 8001b64:	d10c      	bne.n	8001b80 <HAL_RCC_OscConfig+0x30c>
 8001b66:	4b5f      	ldr	r3, [pc, #380]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b6a:	4a5e      	ldr	r2, [pc, #376]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b6c:	f043 0304 	orr.w	r3, r3, #4
 8001b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b72:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b76:	4a5b      	ldr	r2, [pc, #364]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b7e:	e00b      	b.n	8001b98 <HAL_RCC_OscConfig+0x324>
 8001b80:	4b58      	ldr	r3, [pc, #352]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b84:	4a57      	ldr	r2, [pc, #348]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b86:	f023 0301 	bic.w	r3, r3, #1
 8001b8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b8c:	4b55      	ldr	r3, [pc, #340]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b90:	4a54      	ldr	r2, [pc, #336]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001b92:	f023 0304 	bic.w	r3, r3, #4
 8001b96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d015      	beq.n	8001bcc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba0:	f7ff fbdc 	bl	800135c <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ba6:	e00a      	b.n	8001bbe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ba8:	f7ff fbd8 	bl	800135c <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e0cb      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bbe:	4b49      	ldr	r3, [pc, #292]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0ee      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x334>
 8001bca:	e014      	b.n	8001bf6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bcc:	f7ff fbc6 	bl	800135c <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bd2:	e00a      	b.n	8001bea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bd4:	f7ff fbc2 	bl	800135c <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e0b5      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bea:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d1ee      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bf6:	7dfb      	ldrb	r3, [r7, #23]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d105      	bne.n	8001c08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bfc:	4b39      	ldr	r3, [pc, #228]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	4a38      	ldr	r2, [pc, #224]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f000 80a1 	beq.w	8001d54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c12:	4b34      	ldr	r3, [pc, #208]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 030c 	and.w	r3, r3, #12
 8001c1a:	2b08      	cmp	r3, #8
 8001c1c:	d05c      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d141      	bne.n	8001caa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c26:	4b31      	ldr	r3, [pc, #196]	@ (8001cec <HAL_RCC_OscConfig+0x478>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fb96 	bl	800135c <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c34:	f7ff fb92 	bl	800135c <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e087      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c46:	4b27      	ldr	r3, [pc, #156]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69da      	ldr	r2, [r3, #28]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a1b      	ldr	r3, [r3, #32]
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c60:	019b      	lsls	r3, r3, #6
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c68:	085b      	lsrs	r3, r3, #1
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	041b      	lsls	r3, r3, #16
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c74:	061b      	lsls	r3, r3, #24
 8001c76:	491b      	ldr	r1, [pc, #108]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <HAL_RCC_OscConfig+0x478>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c82:	f7ff fb6b 	bl	800135c <HAL_GetTick>
 8001c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8a:	f7ff fb67 	bl	800135c <HAL_GetTick>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e05c      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0x416>
 8001ca8:	e054      	b.n	8001d54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001caa:	4b10      	ldr	r3, [pc, #64]	@ (8001cec <HAL_RCC_OscConfig+0x478>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb0:	f7ff fb54 	bl	800135c <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb8:	f7ff fb50 	bl	800135c <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e045      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cca:	4b06      	ldr	r3, [pc, #24]	@ (8001ce4 <HAL_RCC_OscConfig+0x470>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d1f0      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x444>
 8001cd6:	e03d      	b.n	8001d54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d107      	bne.n	8001cf0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e038      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40007000 	.word	0x40007000
 8001cec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d60 <HAL_RCC_OscConfig+0x4ec>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	699b      	ldr	r3, [r3, #24]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d028      	beq.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d121      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d11a      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d20:	4013      	ands	r3, r2
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d111      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d36:	085b      	lsrs	r3, r3, #1
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d107      	bne.n	8001d50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d001      	beq.n	8001d54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e000      	b.n	8001d56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3718      	adds	r7, #24
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40023800 	.word	0x40023800

08001d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0cc      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d78:	4b68      	ldr	r3, [pc, #416]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d90c      	bls.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b65      	ldr	r3, [pc, #404]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	b2d2      	uxtb	r2, r2
 8001d8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d8e:	4b63      	ldr	r3, [pc, #396]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e0b8      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d020      	beq.n	8001dee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0304 	and.w	r3, r3, #4
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001db8:	4b59      	ldr	r3, [pc, #356]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	4a58      	ldr	r2, [pc, #352]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001dc2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dd0:	4b53      	ldr	r3, [pc, #332]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	4a52      	ldr	r2, [pc, #328]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dd6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001dda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ddc:	4b50      	ldr	r3, [pc, #320]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	494d      	ldr	r1, [pc, #308]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001dea:	4313      	orrs	r3, r2
 8001dec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d044      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d107      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e02:	4b47      	ldr	r3, [pc, #284]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d119      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e07f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d003      	beq.n	8001e22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e22:	4b3f      	ldr	r3, [pc, #252]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d109      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e06f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e32:	4b3b      	ldr	r3, [pc, #236]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e067      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e42:	4b37      	ldr	r3, [pc, #220]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f023 0203 	bic.w	r2, r3, #3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	4934      	ldr	r1, [pc, #208]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e54:	f7ff fa82 	bl	800135c <HAL_GetTick>
 8001e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5a:	e00a      	b.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e5c:	f7ff fa7e 	bl	800135c <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e04f      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e72:	4b2b      	ldr	r3, [pc, #172]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 020c 	and.w	r2, r3, #12
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d1eb      	bne.n	8001e5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e84:	4b25      	ldr	r3, [pc, #148]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	683a      	ldr	r2, [r7, #0]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d20c      	bcs.n	8001eac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e92:	4b22      	ldr	r3, [pc, #136]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	b2d2      	uxtb	r2, r2
 8001e98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	4b20      	ldr	r3, [pc, #128]	@ (8001f1c <HAL_RCC_ClockConfig+0x1b8>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d001      	beq.n	8001eac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e032      	b.n	8001f12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0304 	and.w	r3, r3, #4
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d008      	beq.n	8001eca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb8:	4b19      	ldr	r3, [pc, #100]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4916      	ldr	r1, [pc, #88]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0308 	and.w	r3, r3, #8
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ed6:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	00db      	lsls	r3, r3, #3
 8001ee4:	490e      	ldr	r1, [pc, #56]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001eea:	f000 f821 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f20 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	091b      	lsrs	r3, r3, #4
 8001ef6:	f003 030f 	and.w	r3, r3, #15
 8001efa:	490a      	ldr	r1, [pc, #40]	@ (8001f24 <HAL_RCC_ClockConfig+0x1c0>)
 8001efc:	5ccb      	ldrb	r3, [r1, r3]
 8001efe:	fa22 f303 	lsr.w	r3, r2, r3
 8001f02:	4a09      	ldr	r2, [pc, #36]	@ (8001f28 <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f06:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c8>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff f874 	bl	8000ff8 <HAL_InitTick>

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40023c00 	.word	0x40023c00
 8001f20:	40023800 	.word	0x40023800
 8001f24:	08007658 	.word	0x08007658
 8001f28:	20000020 	.word	0x20000020
 8001f2c:	20000024 	.word	0x20000024

08001f30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f34:	b094      	sub	sp, #80	@ 0x50
 8001f36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f48:	4b79      	ldr	r3, [pc, #484]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	f003 030c 	and.w	r3, r3, #12
 8001f50:	2b08      	cmp	r3, #8
 8001f52:	d00d      	beq.n	8001f70 <HAL_RCC_GetSysClockFreq+0x40>
 8001f54:	2b08      	cmp	r3, #8
 8001f56:	f200 80e1 	bhi.w	800211c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d002      	beq.n	8001f64 <HAL_RCC_GetSysClockFreq+0x34>
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	d003      	beq.n	8001f6a <HAL_RCC_GetSysClockFreq+0x3a>
 8001f62:	e0db      	b.n	800211c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f64:	4b73      	ldr	r3, [pc, #460]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x204>)
 8001f66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f68:	e0db      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f6a:	4b73      	ldr	r3, [pc, #460]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f6e:	e0d8      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f70:	4b6f      	ldr	r3, [pc, #444]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f78:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d063      	beq.n	800204e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f86:	4b6a      	ldr	r3, [pc, #424]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	099b      	lsrs	r3, r3, #6
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f98:	633b      	str	r3, [r7, #48]	@ 0x30
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001fa2:	4622      	mov	r2, r4
 8001fa4:	462b      	mov	r3, r5
 8001fa6:	f04f 0000 	mov.w	r0, #0
 8001faa:	f04f 0100 	mov.w	r1, #0
 8001fae:	0159      	lsls	r1, r3, #5
 8001fb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fb4:	0150      	lsls	r0, r2, #5
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	4621      	mov	r1, r4
 8001fbc:	1a51      	subs	r1, r2, r1
 8001fbe:	6139      	str	r1, [r7, #16]
 8001fc0:	4629      	mov	r1, r5
 8001fc2:	eb63 0301 	sbc.w	r3, r3, r1
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	f04f 0200 	mov.w	r2, #0
 8001fcc:	f04f 0300 	mov.w	r3, #0
 8001fd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fd4:	4659      	mov	r1, fp
 8001fd6:	018b      	lsls	r3, r1, #6
 8001fd8:	4651      	mov	r1, sl
 8001fda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fde:	4651      	mov	r1, sl
 8001fe0:	018a      	lsls	r2, r1, #6
 8001fe2:	4651      	mov	r1, sl
 8001fe4:	ebb2 0801 	subs.w	r8, r2, r1
 8001fe8:	4659      	mov	r1, fp
 8001fea:	eb63 0901 	sbc.w	r9, r3, r1
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	f04f 0300 	mov.w	r3, #0
 8001ff6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ffa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ffe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002002:	4690      	mov	r8, r2
 8002004:	4699      	mov	r9, r3
 8002006:	4623      	mov	r3, r4
 8002008:	eb18 0303 	adds.w	r3, r8, r3
 800200c:	60bb      	str	r3, [r7, #8]
 800200e:	462b      	mov	r3, r5
 8002010:	eb49 0303 	adc.w	r3, r9, r3
 8002014:	60fb      	str	r3, [r7, #12]
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002022:	4629      	mov	r1, r5
 8002024:	024b      	lsls	r3, r1, #9
 8002026:	4621      	mov	r1, r4
 8002028:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800202c:	4621      	mov	r1, r4
 800202e:	024a      	lsls	r2, r1, #9
 8002030:	4610      	mov	r0, r2
 8002032:	4619      	mov	r1, r3
 8002034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002036:	2200      	movs	r2, #0
 8002038:	62bb      	str	r3, [r7, #40]	@ 0x28
 800203a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800203c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002040:	f7fe f926 	bl	8000290 <__aeabi_uldivmod>
 8002044:	4602      	mov	r2, r0
 8002046:	460b      	mov	r3, r1
 8002048:	4613      	mov	r3, r2
 800204a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800204c:	e058      	b.n	8002100 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800204e:	4b38      	ldr	r3, [pc, #224]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	099b      	lsrs	r3, r3, #6
 8002054:	2200      	movs	r2, #0
 8002056:	4618      	mov	r0, r3
 8002058:	4611      	mov	r1, r2
 800205a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800205e:	623b      	str	r3, [r7, #32]
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	@ 0x24
 8002064:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002068:	4642      	mov	r2, r8
 800206a:	464b      	mov	r3, r9
 800206c:	f04f 0000 	mov.w	r0, #0
 8002070:	f04f 0100 	mov.w	r1, #0
 8002074:	0159      	lsls	r1, r3, #5
 8002076:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800207a:	0150      	lsls	r0, r2, #5
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4641      	mov	r1, r8
 8002082:	ebb2 0a01 	subs.w	sl, r2, r1
 8002086:	4649      	mov	r1, r9
 8002088:	eb63 0b01 	sbc.w	fp, r3, r1
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	f04f 0300 	mov.w	r3, #0
 8002094:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002098:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800209c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80020a0:	ebb2 040a 	subs.w	r4, r2, sl
 80020a4:	eb63 050b 	sbc.w	r5, r3, fp
 80020a8:	f04f 0200 	mov.w	r2, #0
 80020ac:	f04f 0300 	mov.w	r3, #0
 80020b0:	00eb      	lsls	r3, r5, #3
 80020b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020b6:	00e2      	lsls	r2, r4, #3
 80020b8:	4614      	mov	r4, r2
 80020ba:	461d      	mov	r5, r3
 80020bc:	4643      	mov	r3, r8
 80020be:	18e3      	adds	r3, r4, r3
 80020c0:	603b      	str	r3, [r7, #0]
 80020c2:	464b      	mov	r3, r9
 80020c4:	eb45 0303 	adc.w	r3, r5, r3
 80020c8:	607b      	str	r3, [r7, #4]
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	f04f 0300 	mov.w	r3, #0
 80020d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020d6:	4629      	mov	r1, r5
 80020d8:	028b      	lsls	r3, r1, #10
 80020da:	4621      	mov	r1, r4
 80020dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020e0:	4621      	mov	r1, r4
 80020e2:	028a      	lsls	r2, r1, #10
 80020e4:	4610      	mov	r0, r2
 80020e6:	4619      	mov	r1, r3
 80020e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020ea:	2200      	movs	r2, #0
 80020ec:	61bb      	str	r3, [r7, #24]
 80020ee:	61fa      	str	r2, [r7, #28]
 80020f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020f4:	f7fe f8cc 	bl	8000290 <__aeabi_uldivmod>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4613      	mov	r3, r2
 80020fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <HAL_RCC_GetSysClockFreq+0x200>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	0c1b      	lsrs	r3, r3, #16
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	3301      	adds	r3, #1
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002110:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002114:	fbb2 f3f3 	udiv	r3, r2, r3
 8002118:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800211a:	e002      	b.n	8002122 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800211c:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <HAL_RCC_GetSysClockFreq+0x204>)
 800211e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002120:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002122:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002124:	4618      	mov	r0, r3
 8002126:	3750      	adds	r7, #80	@ 0x50
 8002128:	46bd      	mov	sp, r7
 800212a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800212e:	bf00      	nop
 8002130:	40023800 	.word	0x40023800
 8002134:	00f42400 	.word	0x00f42400
 8002138:	007a1200 	.word	0x007a1200

0800213c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002140:	4b03      	ldr	r3, [pc, #12]	@ (8002150 <HAL_RCC_GetHCLKFreq+0x14>)
 8002142:	681b      	ldr	r3, [r3, #0]
}
 8002144:	4618      	mov	r0, r3
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	20000020 	.word	0x20000020

08002154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002158:	f7ff fff0 	bl	800213c <HAL_RCC_GetHCLKFreq>
 800215c:	4602      	mov	r2, r0
 800215e:	4b05      	ldr	r3, [pc, #20]	@ (8002174 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	0a9b      	lsrs	r3, r3, #10
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	4903      	ldr	r1, [pc, #12]	@ (8002178 <HAL_RCC_GetPCLK1Freq+0x24>)
 800216a:	5ccb      	ldrb	r3, [r1, r3]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002170:	4618      	mov	r0, r3
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40023800 	.word	0x40023800
 8002178:	08007668 	.word	0x08007668

0800217c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002180:	f7ff ffdc 	bl	800213c <HAL_RCC_GetHCLKFreq>
 8002184:	4602      	mov	r2, r0
 8002186:	4b05      	ldr	r3, [pc, #20]	@ (800219c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	0b5b      	lsrs	r3, r3, #13
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	4903      	ldr	r1, [pc, #12]	@ (80021a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002192:	5ccb      	ldrb	r3, [r1, r3]
 8002194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002198:	4618      	mov	r0, r3
 800219a:	bd80      	pop	{r7, pc}
 800219c:	40023800 	.word	0x40023800
 80021a0:	08007668 	.word	0x08007668

080021a4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	220f      	movs	r2, #15
 80021b2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021b4:	4b12      	ldr	r3, [pc, #72]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 0203 	and.w	r2, r3, #3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80021cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80021d8:	4b09      	ldr	r3, [pc, #36]	@ (8002200 <HAL_RCC_GetClockConfig+0x5c>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	08db      	lsrs	r3, r3, #3
 80021de:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80021e6:	4b07      	ldr	r3, [pc, #28]	@ (8002204 <HAL_RCC_GetClockConfig+0x60>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 0207 	and.w	r2, r3, #7
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	601a      	str	r2, [r3, #0]
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	40023800 	.word	0x40023800
 8002204:	40023c00 	.word	0x40023c00

08002208 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e07b      	b.n	8002312 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221e:	2b00      	cmp	r3, #0
 8002220:	d108      	bne.n	8002234 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800222a:	d009      	beq.n	8002240 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
 8002232:	e005      	b.n	8002240 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d106      	bne.n	8002260 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7fe fe38 	bl	8000ed0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2202      	movs	r2, #2
 8002264:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002276:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002288:	431a      	orrs	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002292:	431a      	orrs	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	431a      	orrs	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022b0:	431a      	orrs	r2, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80022ba:	431a      	orrs	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022c4:	ea42 0103 	orr.w	r1, r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022cc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	430a      	orrs	r2, r1
 80022d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	0c1b      	lsrs	r3, r3, #16
 80022de:	f003 0104 	and.w	r1, r3, #4
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e6:	f003 0210 	and.w	r2, r3, #16
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	430a      	orrs	r2, r1
 80022f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	69da      	ldr	r2, [r3, #28]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002300:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b088      	sub	sp, #32
 800231e:	af00      	add	r7, sp, #0
 8002320:	60f8      	str	r0, [r7, #12]
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	603b      	str	r3, [r7, #0]
 8002326:	4613      	mov	r3, r2
 8002328:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800232a:	f7ff f817 	bl	800135c <HAL_GetTick>
 800232e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002330:	88fb      	ldrh	r3, [r7, #6]
 8002332:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b01      	cmp	r3, #1
 800233e:	d001      	beq.n	8002344 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002340:	2302      	movs	r3, #2
 8002342:	e12a      	b.n	800259a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d002      	beq.n	8002350 <HAL_SPI_Transmit+0x36>
 800234a:	88fb      	ldrh	r3, [r7, #6]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d101      	bne.n	8002354 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e122      	b.n	800259a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800235a:	2b01      	cmp	r3, #1
 800235c:	d101      	bne.n	8002362 <HAL_SPI_Transmit+0x48>
 800235e:	2302      	movs	r3, #2
 8002360:	e11b      	b.n	800259a <HAL_SPI_Transmit+0x280>
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2201      	movs	r2, #1
 8002366:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2203      	movs	r2, #3
 800236e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	88fa      	ldrh	r2, [r7, #6]
 8002382:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	88fa      	ldrh	r2, [r7, #6]
 8002388:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	2200      	movs	r2, #0
 80023a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023b0:	d10f      	bne.n	80023d2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80023c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023dc:	2b40      	cmp	r3, #64	@ 0x40
 80023de:	d007      	beq.n	80023f0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80023ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023f8:	d152      	bne.n	80024a0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d002      	beq.n	8002408 <HAL_SPI_Transmit+0xee>
 8002402:	8b7b      	ldrh	r3, [r7, #26]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d145      	bne.n	8002494 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240c:	881a      	ldrh	r2, [r3, #0]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002418:	1c9a      	adds	r2, r3, #2
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002422:	b29b      	uxth	r3, r3
 8002424:	3b01      	subs	r3, #1
 8002426:	b29a      	uxth	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800242c:	e032      	b.n	8002494 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b02      	cmp	r3, #2
 800243a:	d112      	bne.n	8002462 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002440:	881a      	ldrh	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244c:	1c9a      	adds	r2, r3, #2
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002456:	b29b      	uxth	r3, r3
 8002458:	3b01      	subs	r3, #1
 800245a:	b29a      	uxth	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002460:	e018      	b.n	8002494 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002462:	f7fe ff7b 	bl	800135c <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	683a      	ldr	r2, [r7, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d803      	bhi.n	800247a <HAL_SPI_Transmit+0x160>
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002478:	d102      	bne.n	8002480 <HAL_SPI_Transmit+0x166>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d109      	bne.n	8002494 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e082      	b.n	800259a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002498:	b29b      	uxth	r3, r3
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1c7      	bne.n	800242e <HAL_SPI_Transmit+0x114>
 800249e:	e053      	b.n	8002548 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d002      	beq.n	80024ae <HAL_SPI_Transmit+0x194>
 80024a8:	8b7b      	ldrh	r3, [r7, #26]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d147      	bne.n	800253e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	330c      	adds	r3, #12
 80024b8:	7812      	ldrb	r2, [r2, #0]
 80024ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c0:	1c5a      	adds	r2, r3, #1
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	3b01      	subs	r3, #1
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80024d4:	e033      	b.n	800253e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d113      	bne.n	800250c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	330c      	adds	r3, #12
 80024ee:	7812      	ldrb	r2, [r2, #0]
 80024f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f6:	1c5a      	adds	r2, r3, #1
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002500:	b29b      	uxth	r3, r3
 8002502:	3b01      	subs	r3, #1
 8002504:	b29a      	uxth	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	86da      	strh	r2, [r3, #54]	@ 0x36
 800250a:	e018      	b.n	800253e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800250c:	f7fe ff26 	bl	800135c <HAL_GetTick>
 8002510:	4602      	mov	r2, r0
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	683a      	ldr	r2, [r7, #0]
 8002518:	429a      	cmp	r2, r3
 800251a:	d803      	bhi.n	8002524 <HAL_SPI_Transmit+0x20a>
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002522:	d102      	bne.n	800252a <HAL_SPI_Transmit+0x210>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d109      	bne.n	800253e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2201      	movs	r2, #1
 800252e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e02d      	b.n	800259a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002542:	b29b      	uxth	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1c6      	bne.n	80024d6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002548:	69fa      	ldr	r2, [r7, #28]
 800254a:	6839      	ldr	r1, [r7, #0]
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f000 f8b1 	bl	80026b4 <SPI_EndRxTxTransaction>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2220      	movs	r2, #32
 800255c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d10a      	bne.n	800257c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	617b      	str	r3, [r7, #20]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	617b      	str	r3, [r7, #20]
 800257a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e000      	b.n	800259a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002598:	2300      	movs	r3, #0
  }
}
 800259a:	4618      	mov	r0, r3
 800259c:	3720      	adds	r7, #32
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	60f8      	str	r0, [r7, #12]
 80025ac:	60b9      	str	r1, [r7, #8]
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	4613      	mov	r3, r2
 80025b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80025b4:	f7fe fed2 	bl	800135c <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	683a      	ldr	r2, [r7, #0]
 80025c0:	4413      	add	r3, r2
 80025c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80025c4:	f7fe feca 	bl	800135c <HAL_GetTick>
 80025c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80025ca:	4b39      	ldr	r3, [pc, #228]	@ (80026b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	015b      	lsls	r3, r3, #5
 80025d0:	0d1b      	lsrs	r3, r3, #20
 80025d2:	69fa      	ldr	r2, [r7, #28]
 80025d4:	fb02 f303 	mul.w	r3, r2, r3
 80025d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80025da:	e055      	b.n	8002688 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e2:	d051      	beq.n	8002688 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80025e4:	f7fe feba 	bl	800135c <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d902      	bls.n	80025fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d13d      	bne.n	8002676 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002608:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002612:	d111      	bne.n	8002638 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800261c:	d004      	beq.n	8002628 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002626:	d107      	bne.n	8002638 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002636:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002640:	d10f      	bne.n	8002662 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002650:	601a      	str	r2, [r3, #0]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2201      	movs	r2, #1
 8002666:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e018      	b.n	80026a8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800267c:	2300      	movs	r3, #0
 800267e:	61fb      	str	r3, [r7, #28]
 8002680:	e002      	b.n	8002688 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	3b01      	subs	r3, #1
 8002686:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689a      	ldr	r2, [r3, #8]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	4013      	ands	r3, r2
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	429a      	cmp	r2, r3
 8002696:	bf0c      	ite	eq
 8002698:	2301      	moveq	r3, #1
 800269a:	2300      	movne	r3, #0
 800269c:	b2db      	uxtb	r3, r3
 800269e:	461a      	mov	r2, r3
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d19a      	bne.n	80025dc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3720      	adds	r7, #32
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	20000020 	.word	0x20000020

080026b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b088      	sub	sp, #32
 80026b8:	af02      	add	r7, sp, #8
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	60b9      	str	r1, [r7, #8]
 80026be:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	2201      	movs	r2, #1
 80026c8:	2102      	movs	r1, #2
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f7ff ff6a 	bl	80025a4 <SPI_WaitFlagStateUntilTimeout>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d007      	beq.n	80026e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026da:	f043 0220 	orr.w	r2, r3, #32
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e032      	b.n	800274c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80026e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002754 <SPI_EndRxTxTransaction+0xa0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002758 <SPI_EndRxTxTransaction+0xa4>)
 80026ec:	fba2 2303 	umull	r2, r3, r2, r3
 80026f0:	0d5b      	lsrs	r3, r3, #21
 80026f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80026f6:	fb02 f303 	mul.w	r3, r2, r3
 80026fa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002704:	d112      	bne.n	800272c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	2200      	movs	r2, #0
 800270e:	2180      	movs	r1, #128	@ 0x80
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f7ff ff47 	bl	80025a4 <SPI_WaitFlagStateUntilTimeout>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d016      	beq.n	800274a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002720:	f043 0220 	orr.w	r2, r3, #32
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002728:	2303      	movs	r3, #3
 800272a:	e00f      	b.n	800274c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d00a      	beq.n	8002748 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	3b01      	subs	r3, #1
 8002736:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002742:	2b80      	cmp	r3, #128	@ 0x80
 8002744:	d0f2      	beq.n	800272c <SPI_EndRxTxTransaction+0x78>
 8002746:	e000      	b.n	800274a <SPI_EndRxTxTransaction+0x96>
        break;
 8002748:	bf00      	nop
  }

  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	20000020 	.word	0x20000020
 8002758:	165e9f81 	.word	0x165e9f81

0800275c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e041      	b.n	80027f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d106      	bne.n	8002788 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f839 	bl	80027fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3304      	adds	r3, #4
 8002798:	4619      	mov	r1, r3
 800279a:	4610      	mov	r0, r2
 800279c:	f000 f9b2 	bl	8002b04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
	...

08002810 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b01      	cmp	r3, #1
 8002822:	d001      	beq.n	8002828 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e044      	b.n	80028b2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68da      	ldr	r2, [r3, #12]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1e      	ldr	r2, [pc, #120]	@ (80028c0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d018      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x6c>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002852:	d013      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x6c>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a1a      	ldr	r2, [pc, #104]	@ (80028c4 <HAL_TIM_Base_Start_IT+0xb4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d00e      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x6c>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a19      	ldr	r2, [pc, #100]	@ (80028c8 <HAL_TIM_Base_Start_IT+0xb8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d009      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x6c>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a17      	ldr	r2, [pc, #92]	@ (80028cc <HAL_TIM_Base_Start_IT+0xbc>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d004      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x6c>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a16      	ldr	r2, [pc, #88]	@ (80028d0 <HAL_TIM_Base_Start_IT+0xc0>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d111      	bne.n	80028a0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b06      	cmp	r3, #6
 800288c:	d010      	beq.n	80028b0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0201 	orr.w	r2, r2, #1
 800289c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800289e:	e007      	b.n	80028b0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0201 	orr.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40010000 	.word	0x40010000
 80028c4:	40000400 	.word	0x40000400
 80028c8:	40000800 	.word	0x40000800
 80028cc:	40000c00 	.word	0x40000c00
 80028d0:	40014000 	.word	0x40014000

080028d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d020      	beq.n	8002938 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d01b      	beq.n	8002938 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f06f 0202 	mvn.w	r2, #2
 8002908:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2201      	movs	r2, #1
 800290e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	f003 0303 	and.w	r3, r3, #3
 800291a:	2b00      	cmp	r3, #0
 800291c:	d003      	beq.n	8002926 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800291e:	6878      	ldr	r0, [r7, #4]
 8002920:	f000 f8d2 	bl	8002ac8 <HAL_TIM_IC_CaptureCallback>
 8002924:	e005      	b.n	8002932 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f8c4 	bl	8002ab4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 f8d5 	bl	8002adc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	f003 0304 	and.w	r3, r3, #4
 800293e:	2b00      	cmp	r3, #0
 8002940:	d020      	beq.n	8002984 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f003 0304 	and.w	r3, r3, #4
 8002948:	2b00      	cmp	r3, #0
 800294a:	d01b      	beq.n	8002984 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f06f 0204 	mvn.w	r2, #4
 8002954:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2202      	movs	r2, #2
 800295a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	699b      	ldr	r3, [r3, #24]
 8002962:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f8ac 	bl	8002ac8 <HAL_TIM_IC_CaptureCallback>
 8002970:	e005      	b.n	800297e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f89e 	bl	8002ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 f8af 	bl	8002adc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f003 0308 	and.w	r3, r3, #8
 800298a:	2b00      	cmp	r3, #0
 800298c:	d020      	beq.n	80029d0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f003 0308 	and.w	r3, r3, #8
 8002994:	2b00      	cmp	r3, #0
 8002996:	d01b      	beq.n	80029d0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f06f 0208 	mvn.w	r2, #8
 80029a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2204      	movs	r2, #4
 80029a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f003 0303 	and.w	r3, r3, #3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d003      	beq.n	80029be <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 f886 	bl	8002ac8 <HAL_TIM_IC_CaptureCallback>
 80029bc:	e005      	b.n	80029ca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f878 	bl	8002ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f000 f889 	bl	8002adc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d020      	beq.n	8002a1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f003 0310 	and.w	r3, r3, #16
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d01b      	beq.n	8002a1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f06f 0210 	mvn.w	r2, #16
 80029ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2208      	movs	r2, #8
 80029f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f860 	bl	8002ac8 <HAL_TIM_IC_CaptureCallback>
 8002a08:	e005      	b.n	8002a16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 f852 	bl	8002ab4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f000 f863 	bl	8002adc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d00c      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d007      	beq.n	8002a40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f06f 0201 	mvn.w	r2, #1
 8002a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f7fe f9fa 	bl	8000e34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00c      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d007      	beq.n	8002a64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f8e0 	bl	8002c24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00c      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d007      	beq.n	8002a88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f000 f834 	bl	8002af0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f003 0320 	and.w	r3, r3, #32
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00c      	beq.n	8002aac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	f003 0320 	and.w	r3, r3, #32
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d007      	beq.n	8002aac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f06f 0220 	mvn.w	r2, #32
 8002aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f000 f8b2 	bl	8002c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002aac:	bf00      	nop
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a37      	ldr	r2, [pc, #220]	@ (8002bf4 <TIM_Base_SetConfig+0xf0>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d00f      	beq.n	8002b3c <TIM_Base_SetConfig+0x38>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b22:	d00b      	beq.n	8002b3c <TIM_Base_SetConfig+0x38>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a34      	ldr	r2, [pc, #208]	@ (8002bf8 <TIM_Base_SetConfig+0xf4>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d007      	beq.n	8002b3c <TIM_Base_SetConfig+0x38>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4a33      	ldr	r2, [pc, #204]	@ (8002bfc <TIM_Base_SetConfig+0xf8>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d003      	beq.n	8002b3c <TIM_Base_SetConfig+0x38>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4a32      	ldr	r2, [pc, #200]	@ (8002c00 <TIM_Base_SetConfig+0xfc>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d108      	bne.n	8002b4e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4a28      	ldr	r2, [pc, #160]	@ (8002bf4 <TIM_Base_SetConfig+0xf0>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d01b      	beq.n	8002b8e <TIM_Base_SetConfig+0x8a>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b5c:	d017      	beq.n	8002b8e <TIM_Base_SetConfig+0x8a>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a25      	ldr	r2, [pc, #148]	@ (8002bf8 <TIM_Base_SetConfig+0xf4>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d013      	beq.n	8002b8e <TIM_Base_SetConfig+0x8a>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a24      	ldr	r2, [pc, #144]	@ (8002bfc <TIM_Base_SetConfig+0xf8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d00f      	beq.n	8002b8e <TIM_Base_SetConfig+0x8a>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a23      	ldr	r2, [pc, #140]	@ (8002c00 <TIM_Base_SetConfig+0xfc>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d00b      	beq.n	8002b8e <TIM_Base_SetConfig+0x8a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a22      	ldr	r2, [pc, #136]	@ (8002c04 <TIM_Base_SetConfig+0x100>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d007      	beq.n	8002b8e <TIM_Base_SetConfig+0x8a>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a21      	ldr	r2, [pc, #132]	@ (8002c08 <TIM_Base_SetConfig+0x104>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d003      	beq.n	8002b8e <TIM_Base_SetConfig+0x8a>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a20      	ldr	r2, [pc, #128]	@ (8002c0c <TIM_Base_SetConfig+0x108>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d108      	bne.n	8002ba0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	689a      	ldr	r2, [r3, #8]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8002bf4 <TIM_Base_SetConfig+0xf0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d103      	bne.n	8002bce <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	691a      	ldr	r2, [r3, #16]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f043 0204 	orr.w	r2, r3, #4
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	68fa      	ldr	r2, [r7, #12]
 8002be4:	601a      	str	r2, [r3, #0]
}
 8002be6:	bf00      	nop
 8002be8:	3714      	adds	r7, #20
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40010000 	.word	0x40010000
 8002bf8:	40000400 	.word	0x40000400
 8002bfc:	40000800 	.word	0x40000800
 8002c00:	40000c00 	.word	0x40000c00
 8002c04:	40014000 	.word	0x40014000
 8002c08:	40014400 	.word	0x40014400
 8002c0c:	40014800 	.word	0x40014800

08002c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e042      	b.n	8002cd0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d106      	bne.n	8002c64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7fe fad4 	bl	800120c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2224      	movs	r2, #36	@ 0x24
 8002c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68da      	ldr	r2, [r3, #12]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 fa09 	bl	8003094 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	691a      	ldr	r2, [r3, #16]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	695a      	ldr	r2, [r3, #20]
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002ca0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68da      	ldr	r2, [r3, #12]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2220      	movs	r2, #32
 8002cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	@ 0x28
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	60f8      	str	r0, [r7, #12]
 8002ce0:	60b9      	str	r1, [r7, #8]
 8002ce2:	603b      	str	r3, [r7, #0]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	2b20      	cmp	r3, #32
 8002cf6:	d175      	bne.n	8002de4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d002      	beq.n	8002d04 <HAL_UART_Transmit+0x2c>
 8002cfe:	88fb      	ldrh	r3, [r7, #6]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e06e      	b.n	8002de6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2221      	movs	r2, #33	@ 0x21
 8002d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d16:	f7fe fb21 	bl	800135c <HAL_GetTick>
 8002d1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	88fa      	ldrh	r2, [r7, #6]
 8002d20:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	88fa      	ldrh	r2, [r7, #6]
 8002d26:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d30:	d108      	bne.n	8002d44 <HAL_UART_Transmit+0x6c>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d104      	bne.n	8002d44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	61bb      	str	r3, [r7, #24]
 8002d42:	e003      	b.n	8002d4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d4c:	e02e      	b.n	8002dac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	2200      	movs	r2, #0
 8002d56:	2180      	movs	r1, #128	@ 0x80
 8002d58:	68f8      	ldr	r0, [r7, #12]
 8002d5a:	f000 f8df 	bl	8002f1c <UART_WaitOnFlagUntilTimeout>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2220      	movs	r2, #32
 8002d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e03a      	b.n	8002de6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10b      	bne.n	8002d8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	881b      	ldrh	r3, [r3, #0]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	3302      	adds	r3, #2
 8002d8a:	61bb      	str	r3, [r7, #24]
 8002d8c:	e007      	b.n	8002d9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	781a      	ldrb	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	3b01      	subs	r3, #1
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002db0:	b29b      	uxth	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1cb      	bne.n	8002d4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	9300      	str	r3, [sp, #0]
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	2140      	movs	r1, #64	@ 0x40
 8002dc0:	68f8      	ldr	r0, [r7, #12]
 8002dc2:	f000 f8ab 	bl	8002f1c <UART_WaitOnFlagUntilTimeout>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d005      	beq.n	8002dd8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e006      	b.n	8002de6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2220      	movs	r2, #32
 8002ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002de0:	2300      	movs	r3, #0
 8002de2:	e000      	b.n	8002de6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002de4:	2302      	movs	r3, #2
  }
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3720      	adds	r7, #32
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b08a      	sub	sp, #40	@ 0x28
 8002df2:	af02      	add	r7, sp, #8
 8002df4:	60f8      	str	r0, [r7, #12]
 8002df6:	60b9      	str	r1, [r7, #8]
 8002df8:	603b      	str	r3, [r7, #0]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b20      	cmp	r3, #32
 8002e0c:	f040 8081 	bne.w	8002f12 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d002      	beq.n	8002e1c <HAL_UART_Receive+0x2e>
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e079      	b.n	8002f14 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2222      	movs	r2, #34	@ 0x22
 8002e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e34:	f7fe fa92 	bl	800135c <HAL_GetTick>
 8002e38:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	88fa      	ldrh	r2, [r7, #6]
 8002e3e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	88fa      	ldrh	r2, [r7, #6]
 8002e44:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e4e:	d108      	bne.n	8002e62 <HAL_UART_Receive+0x74>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d104      	bne.n	8002e62 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	61bb      	str	r3, [r7, #24]
 8002e60:	e003      	b.n	8002e6a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002e6a:	e047      	b.n	8002efc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	2200      	movs	r2, #0
 8002e74:	2120      	movs	r1, #32
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f000 f850 	bl	8002f1c <UART_WaitOnFlagUntilTimeout>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d005      	beq.n	8002e8e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2220      	movs	r2, #32
 8002e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e042      	b.n	8002f14 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10c      	bne.n	8002eae <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ea0:	b29a      	uxth	r2, r3
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	3302      	adds	r3, #2
 8002eaa:	61bb      	str	r3, [r7, #24]
 8002eac:	e01f      	b.n	8002eee <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eb6:	d007      	beq.n	8002ec8 <HAL_UART_Receive+0xda>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10a      	bne.n	8002ed6 <HAL_UART_Receive+0xe8>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	691b      	ldr	r3, [r3, #16]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d106      	bne.n	8002ed6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	701a      	strb	r2, [r3, #0]
 8002ed4:	e008      	b.n	8002ee8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	3301      	adds	r3, #1
 8002eec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1b2      	bne.n	8002e6c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	e000      	b.n	8002f14 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002f12:	2302      	movs	r3, #2
  }
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3720      	adds	r7, #32
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f2c:	e03b      	b.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f34:	d037      	beq.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f36:	f7fe fa11 	bl	800135c <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	6a3a      	ldr	r2, [r7, #32]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d302      	bcc.n	8002f4c <UART_WaitOnFlagUntilTimeout+0x30>
 8002f46:	6a3b      	ldr	r3, [r7, #32]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e03a      	b.n	8002fc6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68db      	ldr	r3, [r3, #12]
 8002f56:	f003 0304 	and.w	r3, r3, #4
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d023      	beq.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	2b80      	cmp	r3, #128	@ 0x80
 8002f62:	d020      	beq.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	2b40      	cmp	r3, #64	@ 0x40
 8002f68:	d01d      	beq.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0308 	and.w	r3, r3, #8
 8002f74:	2b08      	cmp	r3, #8
 8002f76:	d116      	bne.n	8002fa6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	617b      	str	r3, [r7, #20]
 8002f8c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 f81d 	bl	8002fce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2208      	movs	r2, #8
 8002f98:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e00f      	b.n	8002fc6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	68ba      	ldr	r2, [r7, #8]
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	bf0c      	ite	eq
 8002fb6:	2301      	moveq	r3, #1
 8002fb8:	2300      	movne	r3, #0
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d0b4      	beq.n	8002f2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3718      	adds	r7, #24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b095      	sub	sp, #84	@ 0x54
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	330c      	adds	r3, #12
 8002fdc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fe0:	e853 3f00 	ldrex	r3, [r3]
 8002fe4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	330c      	adds	r3, #12
 8002ff4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ff6:	643a      	str	r2, [r7, #64]	@ 0x40
 8002ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ffa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002ffc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002ffe:	e841 2300 	strex	r3, r2, [r1]
 8003002:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1e5      	bne.n	8002fd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	3314      	adds	r3, #20
 8003010:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	e853 3f00 	ldrex	r3, [r3]
 8003018:	61fb      	str	r3, [r7, #28]
   return(result);
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	f023 0301 	bic.w	r3, r3, #1
 8003020:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	3314      	adds	r3, #20
 8003028:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800302a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800302c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800302e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003032:	e841 2300 	strex	r3, r2, [r1]
 8003036:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1e5      	bne.n	800300a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	2b01      	cmp	r3, #1
 8003044:	d119      	bne.n	800307a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	330c      	adds	r3, #12
 800304c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	e853 3f00 	ldrex	r3, [r3]
 8003054:	60bb      	str	r3, [r7, #8]
   return(result);
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	f023 0310 	bic.w	r3, r3, #16
 800305c:	647b      	str	r3, [r7, #68]	@ 0x44
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	330c      	adds	r3, #12
 8003064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003066:	61ba      	str	r2, [r7, #24]
 8003068:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800306a:	6979      	ldr	r1, [r7, #20]
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	e841 2300 	strex	r3, r2, [r1]
 8003072:	613b      	str	r3, [r7, #16]
   return(result);
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1e5      	bne.n	8003046 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2220      	movs	r2, #32
 800307e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003088:	bf00      	nop
 800308a:	3754      	adds	r7, #84	@ 0x54
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003094:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003098:	b0c0      	sub	sp, #256	@ 0x100
 800309a:	af00      	add	r7, sp, #0
 800309c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80030ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b0:	68d9      	ldr	r1, [r3, #12]
 80030b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	ea40 0301 	orr.w	r3, r0, r1
 80030bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80030be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	431a      	orrs	r2, r3
 80030d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d8:	69db      	ldr	r3, [r3, #28]
 80030da:	4313      	orrs	r3, r2
 80030dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80030e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80030ec:	f021 010c 	bic.w	r1, r1, #12
 80030f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80030fa:	430b      	orrs	r3, r1
 80030fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800310a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800310e:	6999      	ldr	r1, [r3, #24]
 8003110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	ea40 0301 	orr.w	r3, r0, r1
 800311a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800311c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	4b8f      	ldr	r3, [pc, #572]	@ (8003360 <UART_SetConfig+0x2cc>)
 8003124:	429a      	cmp	r2, r3
 8003126:	d005      	beq.n	8003134 <UART_SetConfig+0xa0>
 8003128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	4b8d      	ldr	r3, [pc, #564]	@ (8003364 <UART_SetConfig+0x2d0>)
 8003130:	429a      	cmp	r2, r3
 8003132:	d104      	bne.n	800313e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003134:	f7ff f822 	bl	800217c <HAL_RCC_GetPCLK2Freq>
 8003138:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800313c:	e003      	b.n	8003146 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800313e:	f7ff f809 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 8003142:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003150:	f040 810c 	bne.w	800336c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003154:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003158:	2200      	movs	r2, #0
 800315a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800315e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003162:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003166:	4622      	mov	r2, r4
 8003168:	462b      	mov	r3, r5
 800316a:	1891      	adds	r1, r2, r2
 800316c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800316e:	415b      	adcs	r3, r3
 8003170:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003172:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003176:	4621      	mov	r1, r4
 8003178:	eb12 0801 	adds.w	r8, r2, r1
 800317c:	4629      	mov	r1, r5
 800317e:	eb43 0901 	adc.w	r9, r3, r1
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	f04f 0300 	mov.w	r3, #0
 800318a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800318e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003192:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003196:	4690      	mov	r8, r2
 8003198:	4699      	mov	r9, r3
 800319a:	4623      	mov	r3, r4
 800319c:	eb18 0303 	adds.w	r3, r8, r3
 80031a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80031a4:	462b      	mov	r3, r5
 80031a6:	eb49 0303 	adc.w	r3, r9, r3
 80031aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80031ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80031ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80031be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80031c2:	460b      	mov	r3, r1
 80031c4:	18db      	adds	r3, r3, r3
 80031c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80031c8:	4613      	mov	r3, r2
 80031ca:	eb42 0303 	adc.w	r3, r2, r3
 80031ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80031d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80031d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80031d8:	f7fd f85a 	bl	8000290 <__aeabi_uldivmod>
 80031dc:	4602      	mov	r2, r0
 80031de:	460b      	mov	r3, r1
 80031e0:	4b61      	ldr	r3, [pc, #388]	@ (8003368 <UART_SetConfig+0x2d4>)
 80031e2:	fba3 2302 	umull	r2, r3, r3, r2
 80031e6:	095b      	lsrs	r3, r3, #5
 80031e8:	011c      	lsls	r4, r3, #4
 80031ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031ee:	2200      	movs	r2, #0
 80031f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80031f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80031fc:	4642      	mov	r2, r8
 80031fe:	464b      	mov	r3, r9
 8003200:	1891      	adds	r1, r2, r2
 8003202:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003204:	415b      	adcs	r3, r3
 8003206:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003208:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800320c:	4641      	mov	r1, r8
 800320e:	eb12 0a01 	adds.w	sl, r2, r1
 8003212:	4649      	mov	r1, r9
 8003214:	eb43 0b01 	adc.w	fp, r3, r1
 8003218:	f04f 0200 	mov.w	r2, #0
 800321c:	f04f 0300 	mov.w	r3, #0
 8003220:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003224:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003228:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800322c:	4692      	mov	sl, r2
 800322e:	469b      	mov	fp, r3
 8003230:	4643      	mov	r3, r8
 8003232:	eb1a 0303 	adds.w	r3, sl, r3
 8003236:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800323a:	464b      	mov	r3, r9
 800323c:	eb4b 0303 	adc.w	r3, fp, r3
 8003240:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003250:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003254:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003258:	460b      	mov	r3, r1
 800325a:	18db      	adds	r3, r3, r3
 800325c:	643b      	str	r3, [r7, #64]	@ 0x40
 800325e:	4613      	mov	r3, r2
 8003260:	eb42 0303 	adc.w	r3, r2, r3
 8003264:	647b      	str	r3, [r7, #68]	@ 0x44
 8003266:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800326a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800326e:	f7fd f80f 	bl	8000290 <__aeabi_uldivmod>
 8003272:	4602      	mov	r2, r0
 8003274:	460b      	mov	r3, r1
 8003276:	4611      	mov	r1, r2
 8003278:	4b3b      	ldr	r3, [pc, #236]	@ (8003368 <UART_SetConfig+0x2d4>)
 800327a:	fba3 2301 	umull	r2, r3, r3, r1
 800327e:	095b      	lsrs	r3, r3, #5
 8003280:	2264      	movs	r2, #100	@ 0x64
 8003282:	fb02 f303 	mul.w	r3, r2, r3
 8003286:	1acb      	subs	r3, r1, r3
 8003288:	00db      	lsls	r3, r3, #3
 800328a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800328e:	4b36      	ldr	r3, [pc, #216]	@ (8003368 <UART_SetConfig+0x2d4>)
 8003290:	fba3 2302 	umull	r2, r3, r3, r2
 8003294:	095b      	lsrs	r3, r3, #5
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800329c:	441c      	add	r4, r3
 800329e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032a2:	2200      	movs	r2, #0
 80032a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80032a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80032ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80032b0:	4642      	mov	r2, r8
 80032b2:	464b      	mov	r3, r9
 80032b4:	1891      	adds	r1, r2, r2
 80032b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80032b8:	415b      	adcs	r3, r3
 80032ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80032c0:	4641      	mov	r1, r8
 80032c2:	1851      	adds	r1, r2, r1
 80032c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80032c6:	4649      	mov	r1, r9
 80032c8:	414b      	adcs	r3, r1
 80032ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80032cc:	f04f 0200 	mov.w	r2, #0
 80032d0:	f04f 0300 	mov.w	r3, #0
 80032d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80032d8:	4659      	mov	r1, fp
 80032da:	00cb      	lsls	r3, r1, #3
 80032dc:	4651      	mov	r1, sl
 80032de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032e2:	4651      	mov	r1, sl
 80032e4:	00ca      	lsls	r2, r1, #3
 80032e6:	4610      	mov	r0, r2
 80032e8:	4619      	mov	r1, r3
 80032ea:	4603      	mov	r3, r0
 80032ec:	4642      	mov	r2, r8
 80032ee:	189b      	adds	r3, r3, r2
 80032f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80032f4:	464b      	mov	r3, r9
 80032f6:	460a      	mov	r2, r1
 80032f8:	eb42 0303 	adc.w	r3, r2, r3
 80032fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800330c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003310:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003314:	460b      	mov	r3, r1
 8003316:	18db      	adds	r3, r3, r3
 8003318:	62bb      	str	r3, [r7, #40]	@ 0x28
 800331a:	4613      	mov	r3, r2
 800331c:	eb42 0303 	adc.w	r3, r2, r3
 8003320:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003322:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003326:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800332a:	f7fc ffb1 	bl	8000290 <__aeabi_uldivmod>
 800332e:	4602      	mov	r2, r0
 8003330:	460b      	mov	r3, r1
 8003332:	4b0d      	ldr	r3, [pc, #52]	@ (8003368 <UART_SetConfig+0x2d4>)
 8003334:	fba3 1302 	umull	r1, r3, r3, r2
 8003338:	095b      	lsrs	r3, r3, #5
 800333a:	2164      	movs	r1, #100	@ 0x64
 800333c:	fb01 f303 	mul.w	r3, r1, r3
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	3332      	adds	r3, #50	@ 0x32
 8003346:	4a08      	ldr	r2, [pc, #32]	@ (8003368 <UART_SetConfig+0x2d4>)
 8003348:	fba2 2303 	umull	r2, r3, r2, r3
 800334c:	095b      	lsrs	r3, r3, #5
 800334e:	f003 0207 	and.w	r2, r3, #7
 8003352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4422      	add	r2, r4
 800335a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800335c:	e106      	b.n	800356c <UART_SetConfig+0x4d8>
 800335e:	bf00      	nop
 8003360:	40011000 	.word	0x40011000
 8003364:	40011400 	.word	0x40011400
 8003368:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800336c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003370:	2200      	movs	r2, #0
 8003372:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003376:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800337a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800337e:	4642      	mov	r2, r8
 8003380:	464b      	mov	r3, r9
 8003382:	1891      	adds	r1, r2, r2
 8003384:	6239      	str	r1, [r7, #32]
 8003386:	415b      	adcs	r3, r3
 8003388:	627b      	str	r3, [r7, #36]	@ 0x24
 800338a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800338e:	4641      	mov	r1, r8
 8003390:	1854      	adds	r4, r2, r1
 8003392:	4649      	mov	r1, r9
 8003394:	eb43 0501 	adc.w	r5, r3, r1
 8003398:	f04f 0200 	mov.w	r2, #0
 800339c:	f04f 0300 	mov.w	r3, #0
 80033a0:	00eb      	lsls	r3, r5, #3
 80033a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033a6:	00e2      	lsls	r2, r4, #3
 80033a8:	4614      	mov	r4, r2
 80033aa:	461d      	mov	r5, r3
 80033ac:	4643      	mov	r3, r8
 80033ae:	18e3      	adds	r3, r4, r3
 80033b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80033b4:	464b      	mov	r3, r9
 80033b6:	eb45 0303 	adc.w	r3, r5, r3
 80033ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80033be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80033ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80033ce:	f04f 0200 	mov.w	r2, #0
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80033da:	4629      	mov	r1, r5
 80033dc:	008b      	lsls	r3, r1, #2
 80033de:	4621      	mov	r1, r4
 80033e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033e4:	4621      	mov	r1, r4
 80033e6:	008a      	lsls	r2, r1, #2
 80033e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80033ec:	f7fc ff50 	bl	8000290 <__aeabi_uldivmod>
 80033f0:	4602      	mov	r2, r0
 80033f2:	460b      	mov	r3, r1
 80033f4:	4b60      	ldr	r3, [pc, #384]	@ (8003578 <UART_SetConfig+0x4e4>)
 80033f6:	fba3 2302 	umull	r2, r3, r3, r2
 80033fa:	095b      	lsrs	r3, r3, #5
 80033fc:	011c      	lsls	r4, r3, #4
 80033fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003402:	2200      	movs	r2, #0
 8003404:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003408:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800340c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003410:	4642      	mov	r2, r8
 8003412:	464b      	mov	r3, r9
 8003414:	1891      	adds	r1, r2, r2
 8003416:	61b9      	str	r1, [r7, #24]
 8003418:	415b      	adcs	r3, r3
 800341a:	61fb      	str	r3, [r7, #28]
 800341c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003420:	4641      	mov	r1, r8
 8003422:	1851      	adds	r1, r2, r1
 8003424:	6139      	str	r1, [r7, #16]
 8003426:	4649      	mov	r1, r9
 8003428:	414b      	adcs	r3, r1
 800342a:	617b      	str	r3, [r7, #20]
 800342c:	f04f 0200 	mov.w	r2, #0
 8003430:	f04f 0300 	mov.w	r3, #0
 8003434:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003438:	4659      	mov	r1, fp
 800343a:	00cb      	lsls	r3, r1, #3
 800343c:	4651      	mov	r1, sl
 800343e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003442:	4651      	mov	r1, sl
 8003444:	00ca      	lsls	r2, r1, #3
 8003446:	4610      	mov	r0, r2
 8003448:	4619      	mov	r1, r3
 800344a:	4603      	mov	r3, r0
 800344c:	4642      	mov	r2, r8
 800344e:	189b      	adds	r3, r3, r2
 8003450:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003454:	464b      	mov	r3, r9
 8003456:	460a      	mov	r2, r1
 8003458:	eb42 0303 	adc.w	r3, r2, r3
 800345c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	67bb      	str	r3, [r7, #120]	@ 0x78
 800346a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003478:	4649      	mov	r1, r9
 800347a:	008b      	lsls	r3, r1, #2
 800347c:	4641      	mov	r1, r8
 800347e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003482:	4641      	mov	r1, r8
 8003484:	008a      	lsls	r2, r1, #2
 8003486:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800348a:	f7fc ff01 	bl	8000290 <__aeabi_uldivmod>
 800348e:	4602      	mov	r2, r0
 8003490:	460b      	mov	r3, r1
 8003492:	4611      	mov	r1, r2
 8003494:	4b38      	ldr	r3, [pc, #224]	@ (8003578 <UART_SetConfig+0x4e4>)
 8003496:	fba3 2301 	umull	r2, r3, r3, r1
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	2264      	movs	r2, #100	@ 0x64
 800349e:	fb02 f303 	mul.w	r3, r2, r3
 80034a2:	1acb      	subs	r3, r1, r3
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	3332      	adds	r3, #50	@ 0x32
 80034a8:	4a33      	ldr	r2, [pc, #204]	@ (8003578 <UART_SetConfig+0x4e4>)
 80034aa:	fba2 2303 	umull	r2, r3, r2, r3
 80034ae:	095b      	lsrs	r3, r3, #5
 80034b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034b4:	441c      	add	r4, r3
 80034b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ba:	2200      	movs	r2, #0
 80034bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80034be:	677a      	str	r2, [r7, #116]	@ 0x74
 80034c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80034c4:	4642      	mov	r2, r8
 80034c6:	464b      	mov	r3, r9
 80034c8:	1891      	adds	r1, r2, r2
 80034ca:	60b9      	str	r1, [r7, #8]
 80034cc:	415b      	adcs	r3, r3
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80034d4:	4641      	mov	r1, r8
 80034d6:	1851      	adds	r1, r2, r1
 80034d8:	6039      	str	r1, [r7, #0]
 80034da:	4649      	mov	r1, r9
 80034dc:	414b      	adcs	r3, r1
 80034de:	607b      	str	r3, [r7, #4]
 80034e0:	f04f 0200 	mov.w	r2, #0
 80034e4:	f04f 0300 	mov.w	r3, #0
 80034e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80034ec:	4659      	mov	r1, fp
 80034ee:	00cb      	lsls	r3, r1, #3
 80034f0:	4651      	mov	r1, sl
 80034f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034f6:	4651      	mov	r1, sl
 80034f8:	00ca      	lsls	r2, r1, #3
 80034fa:	4610      	mov	r0, r2
 80034fc:	4619      	mov	r1, r3
 80034fe:	4603      	mov	r3, r0
 8003500:	4642      	mov	r2, r8
 8003502:	189b      	adds	r3, r3, r2
 8003504:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003506:	464b      	mov	r3, r9
 8003508:	460a      	mov	r2, r1
 800350a:	eb42 0303 	adc.w	r3, r2, r3
 800350e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	663b      	str	r3, [r7, #96]	@ 0x60
 800351a:	667a      	str	r2, [r7, #100]	@ 0x64
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	f04f 0300 	mov.w	r3, #0
 8003524:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003528:	4649      	mov	r1, r9
 800352a:	008b      	lsls	r3, r1, #2
 800352c:	4641      	mov	r1, r8
 800352e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003532:	4641      	mov	r1, r8
 8003534:	008a      	lsls	r2, r1, #2
 8003536:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800353a:	f7fc fea9 	bl	8000290 <__aeabi_uldivmod>
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <UART_SetConfig+0x4e4>)
 8003544:	fba3 1302 	umull	r1, r3, r3, r2
 8003548:	095b      	lsrs	r3, r3, #5
 800354a:	2164      	movs	r1, #100	@ 0x64
 800354c:	fb01 f303 	mul.w	r3, r1, r3
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	011b      	lsls	r3, r3, #4
 8003554:	3332      	adds	r3, #50	@ 0x32
 8003556:	4a08      	ldr	r2, [pc, #32]	@ (8003578 <UART_SetConfig+0x4e4>)
 8003558:	fba2 2303 	umull	r2, r3, r2, r3
 800355c:	095b      	lsrs	r3, r3, #5
 800355e:	f003 020f 	and.w	r2, r3, #15
 8003562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4422      	add	r2, r4
 800356a:	609a      	str	r2, [r3, #8]
}
 800356c:	bf00      	nop
 800356e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003572:	46bd      	mov	sp, r7
 8003574:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003578:	51eb851f 	.word	0x51eb851f

0800357c <__NVIC_SetPriority>:
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	4603      	mov	r3, r0
 8003584:	6039      	str	r1, [r7, #0]
 8003586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358c:	2b00      	cmp	r3, #0
 800358e:	db0a      	blt.n	80035a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	b2da      	uxtb	r2, r3
 8003594:	490c      	ldr	r1, [pc, #48]	@ (80035c8 <__NVIC_SetPriority+0x4c>)
 8003596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359a:	0112      	lsls	r2, r2, #4
 800359c:	b2d2      	uxtb	r2, r2
 800359e:	440b      	add	r3, r1
 80035a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80035a4:	e00a      	b.n	80035bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	4908      	ldr	r1, [pc, #32]	@ (80035cc <__NVIC_SetPriority+0x50>)
 80035ac:	79fb      	ldrb	r3, [r7, #7]
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	3b04      	subs	r3, #4
 80035b4:	0112      	lsls	r2, r2, #4
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	440b      	add	r3, r1
 80035ba:	761a      	strb	r2, [r3, #24]
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	e000e100 	.word	0xe000e100
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80035d4:	4b05      	ldr	r3, [pc, #20]	@ (80035ec <SysTick_Handler+0x1c>)
 80035d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80035d8:	f001 fd18 	bl	800500c <xTaskGetSchedulerState>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b01      	cmp	r3, #1
 80035e0:	d001      	beq.n	80035e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80035e2:	f002 fb11 	bl	8005c08 <xPortSysTickHandler>
  }
}
 80035e6:	bf00      	nop
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	e000e010 	.word	0xe000e010

080035f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80035f4:	2100      	movs	r1, #0
 80035f6:	f06f 0004 	mvn.w	r0, #4
 80035fa:	f7ff ffbf 	bl	800357c <__NVIC_SetPriority>
#endif
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800360a:	f3ef 8305 	mrs	r3, IPSR
 800360e:	603b      	str	r3, [r7, #0]
  return(result);
 8003610:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003616:	f06f 0305 	mvn.w	r3, #5
 800361a:	607b      	str	r3, [r7, #4]
 800361c:	e00c      	b.n	8003638 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800361e:	4b0a      	ldr	r3, [pc, #40]	@ (8003648 <osKernelInitialize+0x44>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d105      	bne.n	8003632 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003626:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <osKernelInitialize+0x44>)
 8003628:	2201      	movs	r2, #1
 800362a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800362c:	2300      	movs	r3, #0
 800362e:	607b      	str	r3, [r7, #4]
 8003630:	e002      	b.n	8003638 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003632:	f04f 33ff 	mov.w	r3, #4294967295
 8003636:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003638:	687b      	ldr	r3, [r7, #4]
}
 800363a:	4618      	mov	r0, r3
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000258 	.word	0x20000258

0800364c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003652:	f3ef 8305 	mrs	r3, IPSR
 8003656:	603b      	str	r3, [r7, #0]
  return(result);
 8003658:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <osKernelStart+0x1a>
    stat = osErrorISR;
 800365e:	f06f 0305 	mvn.w	r3, #5
 8003662:	607b      	str	r3, [r7, #4]
 8003664:	e010      	b.n	8003688 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003666:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <osKernelStart+0x48>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d109      	bne.n	8003682 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800366e:	f7ff ffbf 	bl	80035f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003672:	4b08      	ldr	r3, [pc, #32]	@ (8003694 <osKernelStart+0x48>)
 8003674:	2202      	movs	r2, #2
 8003676:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003678:	f001 f87a 	bl	8004770 <vTaskStartScheduler>
      stat = osOK;
 800367c:	2300      	movs	r3, #0
 800367e:	607b      	str	r3, [r7, #4]
 8003680:	e002      	b.n	8003688 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003682:	f04f 33ff 	mov.w	r3, #4294967295
 8003686:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003688:	687b      	ldr	r3, [r7, #4]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	20000258 	.word	0x20000258

08003698 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003698:	b580      	push	{r7, lr}
 800369a:	b08e      	sub	sp, #56	@ 0x38
 800369c:	af04      	add	r7, sp, #16
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80036a4:	2300      	movs	r3, #0
 80036a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80036a8:	f3ef 8305 	mrs	r3, IPSR
 80036ac:	617b      	str	r3, [r7, #20]
  return(result);
 80036ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d17e      	bne.n	80037b2 <osThreadNew+0x11a>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d07b      	beq.n	80037b2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80036ba:	2380      	movs	r3, #128	@ 0x80
 80036bc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80036be:	2318      	movs	r3, #24
 80036c0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80036c6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d045      	beq.n	800375e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d002      	beq.n	80036e0 <osThreadNew+0x48>
        name = attr->name;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d002      	beq.n	80036ee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <osThreadNew+0x6e>
 80036f4:	69fb      	ldr	r3, [r7, #28]
 80036f6:	2b38      	cmp	r3, #56	@ 0x38
 80036f8:	d805      	bhi.n	8003706 <osThreadNew+0x6e>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <osThreadNew+0x72>
        return (NULL);
 8003706:	2300      	movs	r3, #0
 8003708:	e054      	b.n	80037b4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	089b      	lsrs	r3, r3, #2
 8003718:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00e      	beq.n	8003740 <osThreadNew+0xa8>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	2b5b      	cmp	r3, #91	@ 0x5b
 8003728:	d90a      	bls.n	8003740 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800372e:	2b00      	cmp	r3, #0
 8003730:	d006      	beq.n	8003740 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <osThreadNew+0xa8>
        mem = 1;
 800373a:	2301      	movs	r3, #1
 800373c:	61bb      	str	r3, [r7, #24]
 800373e:	e010      	b.n	8003762 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10c      	bne.n	8003762 <osThreadNew+0xca>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d108      	bne.n	8003762 <osThreadNew+0xca>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d104      	bne.n	8003762 <osThreadNew+0xca>
          mem = 0;
 8003758:	2300      	movs	r3, #0
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e001      	b.n	8003762 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800375e:	2300      	movs	r3, #0
 8003760:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d110      	bne.n	800378a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003770:	9202      	str	r2, [sp, #8]
 8003772:	9301      	str	r3, [sp, #4]
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	9300      	str	r3, [sp, #0]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	6a3a      	ldr	r2, [r7, #32]
 800377c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f000 fe1a 	bl	80043b8 <xTaskCreateStatic>
 8003784:	4603      	mov	r3, r0
 8003786:	613b      	str	r3, [r7, #16]
 8003788:	e013      	b.n	80037b2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d110      	bne.n	80037b2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003790:	6a3b      	ldr	r3, [r7, #32]
 8003792:	b29a      	uxth	r2, r3
 8003794:	f107 0310 	add.w	r3, r7, #16
 8003798:	9301      	str	r3, [sp, #4]
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f000 fe68 	bl	8004478 <xTaskCreate>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d001      	beq.n	80037b2 <osThreadNew+0x11a>
            hTask = NULL;
 80037ae:	2300      	movs	r3, #0
 80037b0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80037b2:	693b      	ldr	r3, [r7, #16]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3728      	adds	r7, #40	@ 0x28
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80037c4:	f3ef 8305 	mrs	r3, IPSR
 80037c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80037ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d003      	beq.n	80037d8 <osDelay+0x1c>
    stat = osErrorISR;
 80037d0:	f06f 0305 	mvn.w	r3, #5
 80037d4:	60fb      	str	r3, [r7, #12]
 80037d6:	e007      	b.n	80037e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d002      	beq.n	80037e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 ff8e 	bl	8004704 <vTaskDelay>
    }
  }

  return (stat);
 80037e8:	68fb      	ldr	r3, [r7, #12]
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3710      	adds	r7, #16
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
	...

080037f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80037f4:	b480      	push	{r7}
 80037f6:	b085      	sub	sp, #20
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4a07      	ldr	r2, [pc, #28]	@ (8003820 <vApplicationGetIdleTaskMemory+0x2c>)
 8003804:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	4a06      	ldr	r2, [pc, #24]	@ (8003824 <vApplicationGetIdleTaskMemory+0x30>)
 800380a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2280      	movs	r2, #128	@ 0x80
 8003810:	601a      	str	r2, [r3, #0]
}
 8003812:	bf00      	nop
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	2000025c 	.word	0x2000025c
 8003824:	200002b8 	.word	0x200002b8

08003828 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	4a07      	ldr	r2, [pc, #28]	@ (8003854 <vApplicationGetTimerTaskMemory+0x2c>)
 8003838:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	4a06      	ldr	r2, [pc, #24]	@ (8003858 <vApplicationGetTimerTaskMemory+0x30>)
 800383e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003846:	601a      	str	r2, [r3, #0]
}
 8003848:	bf00      	nop
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	200004b8 	.word	0x200004b8
 8003858:	20000514 	.word	0x20000514

0800385c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f103 0208 	add.w	r2, r3, #8
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f04f 32ff 	mov.w	r2, #4294967295
 8003874:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f103 0208 	add.w	r2, r3, #8
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f103 0208 	add.w	r2, r3, #8
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003890:	bf00      	nop
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800389c:	b480      	push	{r7}
 800389e:	b083      	sub	sp, #12
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80038aa:	bf00      	nop
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038b6:	b480      	push	{r7}
 80038b8:	b085      	sub	sp, #20
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
 80038be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	68fa      	ldr	r2, [r7, #12]
 80038ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	683a      	ldr	r2, [r7, #0]
 80038e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	687a      	ldr	r2, [r7, #4]
 80038e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	1c5a      	adds	r2, r3, #1
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	601a      	str	r2, [r3, #0]
}
 80038f2:	bf00      	nop
 80038f4:	3714      	adds	r7, #20
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr

080038fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038fe:	b480      	push	{r7}
 8003900:	b085      	sub	sp, #20
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
 8003906:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003914:	d103      	bne.n	800391e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	e00c      	b.n	8003938 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	3308      	adds	r3, #8
 8003922:	60fb      	str	r3, [r7, #12]
 8003924:	e002      	b.n	800392c <vListInsert+0x2e>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	68ba      	ldr	r2, [r7, #8]
 8003934:	429a      	cmp	r2, r3
 8003936:	d2f6      	bcs.n	8003926 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	68fa      	ldr	r2, [r7, #12]
 800394c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	1c5a      	adds	r2, r3, #1
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	601a      	str	r2, [r3, #0]
}
 8003964:	bf00      	nop
 8003966:	3714      	adds	r7, #20
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003970:	b480      	push	{r7}
 8003972:	b085      	sub	sp, #20
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6892      	ldr	r2, [r2, #8]
 8003986:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	6852      	ldr	r2, [r2, #4]
 8003990:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	429a      	cmp	r2, r3
 800399a:	d103      	bne.n	80039a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689a      	ldr	r2, [r3, #8]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	1e5a      	subs	r2, r3, #1
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10b      	bne.n	80039f0 <xQueueGenericReset+0x2c>
	__asm volatile
 80039d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039dc:	f383 8811 	msr	BASEPRI, r3
 80039e0:	f3bf 8f6f 	isb	sy
 80039e4:	f3bf 8f4f 	dsb	sy
 80039e8:	60bb      	str	r3, [r7, #8]
}
 80039ea:	bf00      	nop
 80039ec:	bf00      	nop
 80039ee:	e7fd      	b.n	80039ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80039f0:	f002 f87a 	bl	8005ae8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681a      	ldr	r2, [r3, #0]
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039fc:	68f9      	ldr	r1, [r7, #12]
 80039fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a00:	fb01 f303 	mul.w	r3, r1, r3
 8003a04:	441a      	add	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a20:	3b01      	subs	r3, #1
 8003a22:	68f9      	ldr	r1, [r7, #12]
 8003a24:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a26:	fb01 f303 	mul.w	r3, r1, r3
 8003a2a:	441a      	add	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	22ff      	movs	r2, #255	@ 0xff
 8003a34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	22ff      	movs	r2, #255	@ 0xff
 8003a3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d114      	bne.n	8003a70 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d01a      	beq.n	8003a84 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	3310      	adds	r3, #16
 8003a52:	4618      	mov	r0, r3
 8003a54:	f001 f91a 	bl	8004c8c <xTaskRemoveFromEventList>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d012      	beq.n	8003a84 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a94 <xQueueGenericReset+0xd0>)
 8003a60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	f3bf 8f4f 	dsb	sy
 8003a6a:	f3bf 8f6f 	isb	sy
 8003a6e:	e009      	b.n	8003a84 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	3310      	adds	r3, #16
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff fef1 	bl	800385c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	3324      	adds	r3, #36	@ 0x24
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7ff feec 	bl	800385c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003a84:	f002 f862 	bl	8005b4c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003a88:	2301      	movs	r3, #1
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	e000ed04 	.word	0xe000ed04

08003a98 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b08e      	sub	sp, #56	@ 0x38
 8003a9c:	af02      	add	r7, sp, #8
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
 8003aa4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10b      	bne.n	8003ac4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ab0:	f383 8811 	msr	BASEPRI, r3
 8003ab4:	f3bf 8f6f 	isb	sy
 8003ab8:	f3bf 8f4f 	dsb	sy
 8003abc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003abe:	bf00      	nop
 8003ac0:	bf00      	nop
 8003ac2:	e7fd      	b.n	8003ac0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10b      	bne.n	8003ae2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ace:	f383 8811 	msr	BASEPRI, r3
 8003ad2:	f3bf 8f6f 	isb	sy
 8003ad6:	f3bf 8f4f 	dsb	sy
 8003ada:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003adc:	bf00      	nop
 8003ade:	bf00      	nop
 8003ae0:	e7fd      	b.n	8003ade <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <xQueueGenericCreateStatic+0x56>
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d001      	beq.n	8003af2 <xQueueGenericCreateStatic+0x5a>
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <xQueueGenericCreateStatic+0x5c>
 8003af2:	2300      	movs	r3, #0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10b      	bne.n	8003b10 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003afc:	f383 8811 	msr	BASEPRI, r3
 8003b00:	f3bf 8f6f 	isb	sy
 8003b04:	f3bf 8f4f 	dsb	sy
 8003b08:	623b      	str	r3, [r7, #32]
}
 8003b0a:	bf00      	nop
 8003b0c:	bf00      	nop
 8003b0e:	e7fd      	b.n	8003b0c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d102      	bne.n	8003b1c <xQueueGenericCreateStatic+0x84>
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <xQueueGenericCreateStatic+0x88>
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e000      	b.n	8003b22 <xQueueGenericCreateStatic+0x8a>
 8003b20:	2300      	movs	r3, #0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10b      	bne.n	8003b3e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b2a:	f383 8811 	msr	BASEPRI, r3
 8003b2e:	f3bf 8f6f 	isb	sy
 8003b32:	f3bf 8f4f 	dsb	sy
 8003b36:	61fb      	str	r3, [r7, #28]
}
 8003b38:	bf00      	nop
 8003b3a:	bf00      	nop
 8003b3c:	e7fd      	b.n	8003b3a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003b3e:	2350      	movs	r3, #80	@ 0x50
 8003b40:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	2b50      	cmp	r3, #80	@ 0x50
 8003b46:	d00b      	beq.n	8003b60 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b4c:	f383 8811 	msr	BASEPRI, r3
 8003b50:	f3bf 8f6f 	isb	sy
 8003b54:	f3bf 8f4f 	dsb	sy
 8003b58:	61bb      	str	r3, [r7, #24]
}
 8003b5a:	bf00      	nop
 8003b5c:	bf00      	nop
 8003b5e:	e7fd      	b.n	8003b5c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003b60:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00d      	beq.n	8003b88 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003b6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b74:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	68b9      	ldr	r1, [r7, #8]
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 f805 	bl	8003b92 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	3730      	adds	r7, #48	@ 0x30
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}

08003b92 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
 8003b9e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d103      	bne.n	8003bae <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	e002      	b.n	8003bb4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	68ba      	ldr	r2, [r7, #8]
 8003bbe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003bc0:	2101      	movs	r1, #1
 8003bc2:	69b8      	ldr	r0, [r7, #24]
 8003bc4:	f7ff fefe 	bl	80039c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	78fa      	ldrb	r2, [r7, #3]
 8003bcc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003bd0:	bf00      	nop
 8003bd2:	3710      	adds	r7, #16
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b08e      	sub	sp, #56	@ 0x38
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
 8003be4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003be6:	2300      	movs	r3, #0
 8003be8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10b      	bne.n	8003c0c <xQueueGenericSend+0x34>
	__asm volatile
 8003bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf8:	f383 8811 	msr	BASEPRI, r3
 8003bfc:	f3bf 8f6f 	isb	sy
 8003c00:	f3bf 8f4f 	dsb	sy
 8003c04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c06:	bf00      	nop
 8003c08:	bf00      	nop
 8003c0a:	e7fd      	b.n	8003c08 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d103      	bne.n	8003c1a <xQueueGenericSend+0x42>
 8003c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <xQueueGenericSend+0x46>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e000      	b.n	8003c20 <xQueueGenericSend+0x48>
 8003c1e:	2300      	movs	r3, #0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10b      	bne.n	8003c3c <xQueueGenericSend+0x64>
	__asm volatile
 8003c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c28:	f383 8811 	msr	BASEPRI, r3
 8003c2c:	f3bf 8f6f 	isb	sy
 8003c30:	f3bf 8f4f 	dsb	sy
 8003c34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c36:	bf00      	nop
 8003c38:	bf00      	nop
 8003c3a:	e7fd      	b.n	8003c38 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d103      	bne.n	8003c4a <xQueueGenericSend+0x72>
 8003c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d101      	bne.n	8003c4e <xQueueGenericSend+0x76>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e000      	b.n	8003c50 <xQueueGenericSend+0x78>
 8003c4e:	2300      	movs	r3, #0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10b      	bne.n	8003c6c <xQueueGenericSend+0x94>
	__asm volatile
 8003c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c58:	f383 8811 	msr	BASEPRI, r3
 8003c5c:	f3bf 8f6f 	isb	sy
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	623b      	str	r3, [r7, #32]
}
 8003c66:	bf00      	nop
 8003c68:	bf00      	nop
 8003c6a:	e7fd      	b.n	8003c68 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c6c:	f001 f9ce 	bl	800500c <xTaskGetSchedulerState>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d102      	bne.n	8003c7c <xQueueGenericSend+0xa4>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <xQueueGenericSend+0xa8>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e000      	b.n	8003c82 <xQueueGenericSend+0xaa>
 8003c80:	2300      	movs	r3, #0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d10b      	bne.n	8003c9e <xQueueGenericSend+0xc6>
	__asm volatile
 8003c86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c8a:	f383 8811 	msr	BASEPRI, r3
 8003c8e:	f3bf 8f6f 	isb	sy
 8003c92:	f3bf 8f4f 	dsb	sy
 8003c96:	61fb      	str	r3, [r7, #28]
}
 8003c98:	bf00      	nop
 8003c9a:	bf00      	nop
 8003c9c:	e7fd      	b.n	8003c9a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c9e:	f001 ff23 	bl	8005ae8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d302      	bcc.n	8003cb4 <xQueueGenericSend+0xdc>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d129      	bne.n	8003d08 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	68b9      	ldr	r1, [r7, #8]
 8003cb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cba:	f000 fa0f 	bl	80040dc <prvCopyDataToQueue>
 8003cbe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d010      	beq.n	8003cea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cca:	3324      	adds	r3, #36	@ 0x24
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f000 ffdd 	bl	8004c8c <xTaskRemoveFromEventList>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d013      	beq.n	8003d00 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003cd8:	4b3f      	ldr	r3, [pc, #252]	@ (8003dd8 <xQueueGenericSend+0x200>)
 8003cda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	f3bf 8f4f 	dsb	sy
 8003ce4:	f3bf 8f6f 	isb	sy
 8003ce8:	e00a      	b.n	8003d00 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d007      	beq.n	8003d00 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003cf0:	4b39      	ldr	r3, [pc, #228]	@ (8003dd8 <xQueueGenericSend+0x200>)
 8003cf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	f3bf 8f4f 	dsb	sy
 8003cfc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003d00:	f001 ff24 	bl	8005b4c <vPortExitCritical>
				return pdPASS;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e063      	b.n	8003dd0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d103      	bne.n	8003d16 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d0e:	f001 ff1d 	bl	8005b4c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003d12:	2300      	movs	r3, #0
 8003d14:	e05c      	b.n	8003dd0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d106      	bne.n	8003d2a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d1c:	f107 0314 	add.w	r3, r7, #20
 8003d20:	4618      	mov	r0, r3
 8003d22:	f001 f817 	bl	8004d54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d26:	2301      	movs	r3, #1
 8003d28:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d2a:	f001 ff0f 	bl	8005b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d2e:	f000 fd87 	bl	8004840 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d32:	f001 fed9 	bl	8005ae8 <vPortEnterCritical>
 8003d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d3c:	b25b      	sxtb	r3, r3
 8003d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d42:	d103      	bne.n	8003d4c <xQueueGenericSend+0x174>
 8003d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d52:	b25b      	sxtb	r3, r3
 8003d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d58:	d103      	bne.n	8003d62 <xQueueGenericSend+0x18a>
 8003d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d62:	f001 fef3 	bl	8005b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d66:	1d3a      	adds	r2, r7, #4
 8003d68:	f107 0314 	add.w	r3, r7, #20
 8003d6c:	4611      	mov	r1, r2
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f001 f806 	bl	8004d80 <xTaskCheckForTimeOut>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d124      	bne.n	8003dc4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003d7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d7c:	f000 faa6 	bl	80042cc <prvIsQueueFull>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d018      	beq.n	8003db8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d88:	3310      	adds	r3, #16
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	4611      	mov	r1, r2
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 ff2a 	bl	8004be8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003d94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d96:	f000 fa31 	bl	80041fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003d9a:	f000 fd5f 	bl	800485c <xTaskResumeAll>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f47f af7c 	bne.w	8003c9e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003da6:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd8 <xQueueGenericSend+0x200>)
 8003da8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dac:	601a      	str	r2, [r3, #0]
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	f3bf 8f6f 	isb	sy
 8003db6:	e772      	b.n	8003c9e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003db8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dba:	f000 fa1f 	bl	80041fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003dbe:	f000 fd4d 	bl	800485c <xTaskResumeAll>
 8003dc2:	e76c      	b.n	8003c9e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003dc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003dc6:	f000 fa19 	bl	80041fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003dca:	f000 fd47 	bl	800485c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003dce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3738      	adds	r7, #56	@ 0x38
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	e000ed04 	.word	0xe000ed04

08003ddc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b090      	sub	sp, #64	@ 0x40
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
 8003de8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10b      	bne.n	8003e0c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003df8:	f383 8811 	msr	BASEPRI, r3
 8003dfc:	f3bf 8f6f 	isb	sy
 8003e00:	f3bf 8f4f 	dsb	sy
 8003e04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e06:	bf00      	nop
 8003e08:	bf00      	nop
 8003e0a:	e7fd      	b.n	8003e08 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d103      	bne.n	8003e1a <xQueueGenericSendFromISR+0x3e>
 8003e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d101      	bne.n	8003e1e <xQueueGenericSendFromISR+0x42>
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e000      	b.n	8003e20 <xQueueGenericSendFromISR+0x44>
 8003e1e:	2300      	movs	r3, #0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10b      	bne.n	8003e3c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e28:	f383 8811 	msr	BASEPRI, r3
 8003e2c:	f3bf 8f6f 	isb	sy
 8003e30:	f3bf 8f4f 	dsb	sy
 8003e34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003e36:	bf00      	nop
 8003e38:	bf00      	nop
 8003e3a:	e7fd      	b.n	8003e38 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d103      	bne.n	8003e4a <xQueueGenericSendFromISR+0x6e>
 8003e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d101      	bne.n	8003e4e <xQueueGenericSendFromISR+0x72>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <xQueueGenericSendFromISR+0x74>
 8003e4e:	2300      	movs	r3, #0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10b      	bne.n	8003e6c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e58:	f383 8811 	msr	BASEPRI, r3
 8003e5c:	f3bf 8f6f 	isb	sy
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	623b      	str	r3, [r7, #32]
}
 8003e66:	bf00      	nop
 8003e68:	bf00      	nop
 8003e6a:	e7fd      	b.n	8003e68 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e6c:	f001 ff1c 	bl	8005ca8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003e70:	f3ef 8211 	mrs	r2, BASEPRI
 8003e74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e78:	f383 8811 	msr	BASEPRI, r3
 8003e7c:	f3bf 8f6f 	isb	sy
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	61fa      	str	r2, [r7, #28]
 8003e86:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003e88:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e8a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d302      	bcc.n	8003e9e <xQueueGenericSendFromISR+0xc2>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d12f      	bne.n	8003efe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003ea4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	68b9      	ldr	r1, [r7, #8]
 8003eb2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003eb4:	f000 f912 	bl	80040dc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003eb8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec0:	d112      	bne.n	8003ee8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d016      	beq.n	8003ef8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ecc:	3324      	adds	r3, #36	@ 0x24
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f000 fedc 	bl	8004c8c <xTaskRemoveFromEventList>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00e      	beq.n	8003ef8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00b      	beq.n	8003ef8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	e007      	b.n	8003ef8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ee8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003eec:	3301      	adds	r3, #1
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	b25a      	sxtb	r2, r3
 8003ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ef4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003efc:	e001      	b.n	8003f02 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003efe:	2300      	movs	r3, #0
 8003f00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f04:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003f0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003f0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3740      	adds	r7, #64	@ 0x40
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b08c      	sub	sp, #48	@ 0x30
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003f24:	2300      	movs	r3, #0
 8003f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10b      	bne.n	8003f4a <xQueueReceive+0x32>
	__asm volatile
 8003f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f36:	f383 8811 	msr	BASEPRI, r3
 8003f3a:	f3bf 8f6f 	isb	sy
 8003f3e:	f3bf 8f4f 	dsb	sy
 8003f42:	623b      	str	r3, [r7, #32]
}
 8003f44:	bf00      	nop
 8003f46:	bf00      	nop
 8003f48:	e7fd      	b.n	8003f46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d103      	bne.n	8003f58 <xQueueReceive+0x40>
 8003f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <xQueueReceive+0x44>
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e000      	b.n	8003f5e <xQueueReceive+0x46>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10b      	bne.n	8003f7a <xQueueReceive+0x62>
	__asm volatile
 8003f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f66:	f383 8811 	msr	BASEPRI, r3
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	f3bf 8f4f 	dsb	sy
 8003f72:	61fb      	str	r3, [r7, #28]
}
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop
 8003f78:	e7fd      	b.n	8003f76 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f7a:	f001 f847 	bl	800500c <xTaskGetSchedulerState>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d102      	bne.n	8003f8a <xQueueReceive+0x72>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <xQueueReceive+0x76>
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e000      	b.n	8003f90 <xQueueReceive+0x78>
 8003f8e:	2300      	movs	r3, #0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d10b      	bne.n	8003fac <xQueueReceive+0x94>
	__asm volatile
 8003f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f98:	f383 8811 	msr	BASEPRI, r3
 8003f9c:	f3bf 8f6f 	isb	sy
 8003fa0:	f3bf 8f4f 	dsb	sy
 8003fa4:	61bb      	str	r3, [r7, #24]
}
 8003fa6:	bf00      	nop
 8003fa8:	bf00      	nop
 8003faa:	e7fd      	b.n	8003fa8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003fac:	f001 fd9c 	bl	8005ae8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01f      	beq.n	8003ffc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003fbc:	68b9      	ldr	r1, [r7, #8]
 8003fbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fc0:	f000 f8f6 	bl	80041b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	1e5a      	subs	r2, r3, #1
 8003fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fce:	691b      	ldr	r3, [r3, #16]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00f      	beq.n	8003ff4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd6:	3310      	adds	r3, #16
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 fe57 	bl	8004c8c <xTaskRemoveFromEventList>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d007      	beq.n	8003ff4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003fe4:	4b3c      	ldr	r3, [pc, #240]	@ (80040d8 <xQueueReceive+0x1c0>)
 8003fe6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003ff4:	f001 fdaa 	bl	8005b4c <vPortExitCritical>
				return pdPASS;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	e069      	b.n	80040d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d103      	bne.n	800400a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004002:	f001 fda3 	bl	8005b4c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004006:	2300      	movs	r3, #0
 8004008:	e062      	b.n	80040d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800400a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800400c:	2b00      	cmp	r3, #0
 800400e:	d106      	bne.n	800401e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004010:	f107 0310 	add.w	r3, r7, #16
 8004014:	4618      	mov	r0, r3
 8004016:	f000 fe9d 	bl	8004d54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800401a:	2301      	movs	r3, #1
 800401c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800401e:	f001 fd95 	bl	8005b4c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004022:	f000 fc0d 	bl	8004840 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004026:	f001 fd5f 	bl	8005ae8 <vPortEnterCritical>
 800402a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004030:	b25b      	sxtb	r3, r3
 8004032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004036:	d103      	bne.n	8004040 <xQueueReceive+0x128>
 8004038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004046:	b25b      	sxtb	r3, r3
 8004048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800404c:	d103      	bne.n	8004056 <xQueueReceive+0x13e>
 800404e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004056:	f001 fd79 	bl	8005b4c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800405a:	1d3a      	adds	r2, r7, #4
 800405c:	f107 0310 	add.w	r3, r7, #16
 8004060:	4611      	mov	r1, r2
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fe8c 	bl	8004d80 <xTaskCheckForTimeOut>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d123      	bne.n	80040b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800406e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004070:	f000 f916 	bl	80042a0 <prvIsQueueEmpty>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d017      	beq.n	80040aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800407a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800407c:	3324      	adds	r3, #36	@ 0x24
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	4611      	mov	r1, r2
 8004082:	4618      	mov	r0, r3
 8004084:	f000 fdb0 	bl	8004be8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004088:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800408a:	f000 f8b7 	bl	80041fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800408e:	f000 fbe5 	bl	800485c <xTaskResumeAll>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d189      	bne.n	8003fac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004098:	4b0f      	ldr	r3, [pc, #60]	@ (80040d8 <xQueueReceive+0x1c0>)
 800409a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	f3bf 8f4f 	dsb	sy
 80040a4:	f3bf 8f6f 	isb	sy
 80040a8:	e780      	b.n	8003fac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80040aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040ac:	f000 f8a6 	bl	80041fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80040b0:	f000 fbd4 	bl	800485c <xTaskResumeAll>
 80040b4:	e77a      	b.n	8003fac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80040b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040b8:	f000 f8a0 	bl	80041fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80040bc:	f000 fbce 	bl	800485c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040c2:	f000 f8ed 	bl	80042a0 <prvIsQueueEmpty>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	f43f af6f 	beq.w	8003fac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80040ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	3730      	adds	r7, #48	@ 0x30
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	e000ed04 	.word	0xe000ed04

080040dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b086      	sub	sp, #24
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80040e8:	2300      	movs	r3, #0
 80040ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10d      	bne.n	8004116 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d14d      	bne.n	800419e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	4618      	mov	r0, r3
 8004108:	f000 ff9e 	bl	8005048 <xTaskPriorityDisinherit>
 800410c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	609a      	str	r2, [r3, #8]
 8004114:	e043      	b.n	800419e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d119      	bne.n	8004150 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6858      	ldr	r0, [r3, #4]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004124:	461a      	mov	r2, r3
 8004126:	68b9      	ldr	r1, [r7, #8]
 8004128:	f002 f8ac 	bl	8006284 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	685a      	ldr	r2, [r3, #4]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004134:	441a      	add	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	429a      	cmp	r2, r3
 8004144:	d32b      	bcc.n	800419e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	605a      	str	r2, [r3, #4]
 800414e:	e026      	b.n	800419e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	68d8      	ldr	r0, [r3, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004158:	461a      	mov	r2, r3
 800415a:	68b9      	ldr	r1, [r7, #8]
 800415c:	f002 f892 	bl	8006284 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	68da      	ldr	r2, [r3, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004168:	425b      	negs	r3, r3
 800416a:	441a      	add	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	68da      	ldr	r2, [r3, #12]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	429a      	cmp	r2, r3
 800417a:	d207      	bcs.n	800418c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004184:	425b      	negs	r3, r3
 8004186:	441a      	add	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b02      	cmp	r3, #2
 8004190:	d105      	bne.n	800419e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d002      	beq.n	800419e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	3b01      	subs	r3, #1
 800419c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1c5a      	adds	r2, r3, #1
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80041a6:	697b      	ldr	r3, [r7, #20]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d018      	beq.n	80041f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	68da      	ldr	r2, [r3, #12]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ca:	441a      	add	r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68da      	ldr	r2, [r3, #12]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d303      	bcc.n	80041e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	68d9      	ldr	r1, [r3, #12]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	461a      	mov	r2, r3
 80041ee:	6838      	ldr	r0, [r7, #0]
 80041f0:	f002 f848 	bl	8006284 <memcpy>
	}
}
 80041f4:	bf00      	nop
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004204:	f001 fc70 	bl	8005ae8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800420e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004210:	e011      	b.n	8004236 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004216:	2b00      	cmp	r3, #0
 8004218:	d012      	beq.n	8004240 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3324      	adds	r3, #36	@ 0x24
 800421e:	4618      	mov	r0, r3
 8004220:	f000 fd34 	bl	8004c8c <xTaskRemoveFromEventList>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800422a:	f000 fe0d 	bl	8004e48 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800422e:	7bfb      	ldrb	r3, [r7, #15]
 8004230:	3b01      	subs	r3, #1
 8004232:	b2db      	uxtb	r3, r3
 8004234:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800423a:	2b00      	cmp	r3, #0
 800423c:	dce9      	bgt.n	8004212 <prvUnlockQueue+0x16>
 800423e:	e000      	b.n	8004242 <prvUnlockQueue+0x46>
					break;
 8004240:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	22ff      	movs	r2, #255	@ 0xff
 8004246:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800424a:	f001 fc7f 	bl	8005b4c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800424e:	f001 fc4b 	bl	8005ae8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004258:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800425a:	e011      	b.n	8004280 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d012      	beq.n	800428a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3310      	adds	r3, #16
 8004268:	4618      	mov	r0, r3
 800426a:	f000 fd0f 	bl	8004c8c <xTaskRemoveFromEventList>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004274:	f000 fde8 	bl	8004e48 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004278:	7bbb      	ldrb	r3, [r7, #14]
 800427a:	3b01      	subs	r3, #1
 800427c:	b2db      	uxtb	r3, r3
 800427e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004280:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004284:	2b00      	cmp	r3, #0
 8004286:	dce9      	bgt.n	800425c <prvUnlockQueue+0x60>
 8004288:	e000      	b.n	800428c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800428a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	22ff      	movs	r2, #255	@ 0xff
 8004290:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004294:	f001 fc5a 	bl	8005b4c <vPortExitCritical>
}
 8004298:	bf00      	nop
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80042a8:	f001 fc1e 	bl	8005ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d102      	bne.n	80042ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80042b4:	2301      	movs	r3, #1
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	e001      	b.n	80042be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80042ba:	2300      	movs	r3, #0
 80042bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80042be:	f001 fc45 	bl	8005b4c <vPortExitCritical>

	return xReturn;
 80042c2:	68fb      	ldr	r3, [r7, #12]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}

080042cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80042d4:	f001 fc08 	bl	8005ae8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d102      	bne.n	80042ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80042e4:	2301      	movs	r3, #1
 80042e6:	60fb      	str	r3, [r7, #12]
 80042e8:	e001      	b.n	80042ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80042ea:	2300      	movs	r3, #0
 80042ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80042ee:	f001 fc2d 	bl	8005b4c <vPortExitCritical>

	return xReturn;
 80042f2:	68fb      	ldr	r3, [r7, #12]
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004306:	2300      	movs	r3, #0
 8004308:	60fb      	str	r3, [r7, #12]
 800430a:	e014      	b.n	8004336 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800430c:	4a0f      	ldr	r2, [pc, #60]	@ (800434c <vQueueAddToRegistry+0x50>)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10b      	bne.n	8004330 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004318:	490c      	ldr	r1, [pc, #48]	@ (800434c <vQueueAddToRegistry+0x50>)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	683a      	ldr	r2, [r7, #0]
 800431e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004322:	4a0a      	ldr	r2, [pc, #40]	@ (800434c <vQueueAddToRegistry+0x50>)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	00db      	lsls	r3, r3, #3
 8004328:	4413      	add	r3, r2
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800432e:	e006      	b.n	800433e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	3301      	adds	r3, #1
 8004334:	60fb      	str	r3, [r7, #12]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2b07      	cmp	r3, #7
 800433a:	d9e7      	bls.n	800430c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800433c:	bf00      	nop
 800433e:	bf00      	nop
 8004340:	3714      	adds	r7, #20
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	20000914 	.word	0x20000914

08004350 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004350:	b580      	push	{r7, lr}
 8004352:	b086      	sub	sp, #24
 8004354:	af00      	add	r7, sp, #0
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004360:	f001 fbc2 	bl	8005ae8 <vPortEnterCritical>
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800436a:	b25b      	sxtb	r3, r3
 800436c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004370:	d103      	bne.n	800437a <vQueueWaitForMessageRestricted+0x2a>
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004380:	b25b      	sxtb	r3, r3
 8004382:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004386:	d103      	bne.n	8004390 <vQueueWaitForMessageRestricted+0x40>
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004390:	f001 fbdc 	bl	8005b4c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004398:	2b00      	cmp	r3, #0
 800439a:	d106      	bne.n	80043aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	3324      	adds	r3, #36	@ 0x24
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	68b9      	ldr	r1, [r7, #8]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 fc45 	bl	8004c34 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80043aa:	6978      	ldr	r0, [r7, #20]
 80043ac:	f7ff ff26 	bl	80041fc <prvUnlockQueue>
	}
 80043b0:	bf00      	nop
 80043b2:	3718      	adds	r7, #24
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08e      	sub	sp, #56	@ 0x38
 80043bc:	af04      	add	r7, sp, #16
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
 80043c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80043c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10b      	bne.n	80043e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80043cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	623b      	str	r3, [r7, #32]
}
 80043de:	bf00      	nop
 80043e0:	bf00      	nop
 80043e2:	e7fd      	b.n	80043e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80043e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10b      	bne.n	8004402 <xTaskCreateStatic+0x4a>
	__asm volatile
 80043ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ee:	f383 8811 	msr	BASEPRI, r3
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	f3bf 8f4f 	dsb	sy
 80043fa:	61fb      	str	r3, [r7, #28]
}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	e7fd      	b.n	80043fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004402:	235c      	movs	r3, #92	@ 0x5c
 8004404:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	2b5c      	cmp	r3, #92	@ 0x5c
 800440a:	d00b      	beq.n	8004424 <xTaskCreateStatic+0x6c>
	__asm volatile
 800440c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004410:	f383 8811 	msr	BASEPRI, r3
 8004414:	f3bf 8f6f 	isb	sy
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	61bb      	str	r3, [r7, #24]
}
 800441e:	bf00      	nop
 8004420:	bf00      	nop
 8004422:	e7fd      	b.n	8004420 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004424:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004426:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004428:	2b00      	cmp	r3, #0
 800442a:	d01e      	beq.n	800446a <xTaskCreateStatic+0xb2>
 800442c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800442e:	2b00      	cmp	r3, #0
 8004430:	d01b      	beq.n	800446a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004434:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004438:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800443c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443e:	2202      	movs	r2, #2
 8004440:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004444:	2300      	movs	r3, #0
 8004446:	9303      	str	r3, [sp, #12]
 8004448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444a:	9302      	str	r3, [sp, #8]
 800444c:	f107 0314 	add.w	r3, r7, #20
 8004450:	9301      	str	r3, [sp, #4]
 8004452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	68b9      	ldr	r1, [r7, #8]
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f000 f850 	bl	8004502 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004462:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004464:	f000 f8de 	bl	8004624 <prvAddNewTaskToReadyList>
 8004468:	e001      	b.n	800446e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800446a:	2300      	movs	r3, #0
 800446c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800446e:	697b      	ldr	r3, [r7, #20]
	}
 8004470:	4618      	mov	r0, r3
 8004472:	3728      	adds	r7, #40	@ 0x28
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08c      	sub	sp, #48	@ 0x30
 800447c:	af04      	add	r7, sp, #16
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	4613      	mov	r3, r2
 8004486:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004488:	88fb      	ldrh	r3, [r7, #6]
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4618      	mov	r0, r3
 800448e:	f001 fc4d 	bl	8005d2c <pvPortMalloc>
 8004492:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00e      	beq.n	80044b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800449a:	205c      	movs	r0, #92	@ 0x5c
 800449c:	f001 fc46 	bl	8005d2c <pvPortMalloc>
 80044a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80044ae:	e005      	b.n	80044bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80044b0:	6978      	ldr	r0, [r7, #20]
 80044b2:	f001 fd09 	bl	8005ec8 <vPortFree>
 80044b6:	e001      	b.n	80044bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80044b8:	2300      	movs	r3, #0
 80044ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d017      	beq.n	80044f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80044ca:	88fa      	ldrh	r2, [r7, #6]
 80044cc:	2300      	movs	r3, #0
 80044ce:	9303      	str	r3, [sp, #12]
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	9302      	str	r3, [sp, #8]
 80044d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044d6:	9301      	str	r3, [sp, #4]
 80044d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044da:	9300      	str	r3, [sp, #0]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 f80e 	bl	8004502 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80044e6:	69f8      	ldr	r0, [r7, #28]
 80044e8:	f000 f89c 	bl	8004624 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80044ec:	2301      	movs	r3, #1
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	e002      	b.n	80044f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80044f2:	f04f 33ff 	mov.w	r3, #4294967295
 80044f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80044f8:	69bb      	ldr	r3, [r7, #24]
	}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3720      	adds	r7, #32
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}

08004502 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004502:	b580      	push	{r7, lr}
 8004504:	b088      	sub	sp, #32
 8004506:	af00      	add	r7, sp, #0
 8004508:	60f8      	str	r0, [r7, #12]
 800450a:	60b9      	str	r1, [r7, #8]
 800450c:	607a      	str	r2, [r7, #4]
 800450e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004512:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	461a      	mov	r2, r3
 800451a:	21a5      	movs	r1, #165	@ 0xa5
 800451c:	f001 fe58 	bl	80061d0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004522:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800452a:	3b01      	subs	r3, #1
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	f023 0307 	bic.w	r3, r3, #7
 8004538:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00b      	beq.n	800455c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004548:	f383 8811 	msr	BASEPRI, r3
 800454c:	f3bf 8f6f 	isb	sy
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	617b      	str	r3, [r7, #20]
}
 8004556:	bf00      	nop
 8004558:	bf00      	nop
 800455a:	e7fd      	b.n	8004558 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d01f      	beq.n	80045a2 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004562:	2300      	movs	r3, #0
 8004564:	61fb      	str	r3, [r7, #28]
 8004566:	e012      	b.n	800458e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	4413      	add	r3, r2
 800456e:	7819      	ldrb	r1, [r3, #0]
 8004570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	4413      	add	r3, r2
 8004576:	3334      	adds	r3, #52	@ 0x34
 8004578:	460a      	mov	r2, r1
 800457a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	4413      	add	r3, r2
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d006      	beq.n	8004596 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	3301      	adds	r3, #1
 800458c:	61fb      	str	r3, [r7, #28]
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	2b0f      	cmp	r3, #15
 8004592:	d9e9      	bls.n	8004568 <prvInitialiseNewTask+0x66>
 8004594:	e000      	b.n	8004598 <prvInitialiseNewTask+0x96>
			{
				break;
 8004596:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800459a:	2200      	movs	r2, #0
 800459c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045a0:	e003      	b.n	80045aa <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80045a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80045aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ac:	2b37      	cmp	r3, #55	@ 0x37
 80045ae:	d901      	bls.n	80045b4 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80045b0:	2337      	movs	r3, #55	@ 0x37
 80045b2:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80045b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045b8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80045ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045be:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80045c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c2:	2200      	movs	r2, #0
 80045c4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c8:	3304      	adds	r3, #4
 80045ca:	4618      	mov	r0, r3
 80045cc:	f7ff f966 	bl	800389c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80045d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d2:	3318      	adds	r3, #24
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7ff f961 	bl	800389c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80045da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80045e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80045ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045ee:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80045f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f2:	2200      	movs	r2, #0
 80045f4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80045f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	68f9      	ldr	r1, [r7, #12]
 8004602:	69b8      	ldr	r0, [r7, #24]
 8004604:	f001 f93e 	bl	8005884 <pxPortInitialiseStack>
 8004608:	4602      	mov	r2, r0
 800460a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800460e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004616:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004618:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800461a:	bf00      	nop
 800461c:	3720      	adds	r7, #32
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800462c:	f001 fa5c 	bl	8005ae8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004630:	4b2d      	ldr	r3, [pc, #180]	@ (80046e8 <prvAddNewTaskToReadyList+0xc4>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	3301      	adds	r3, #1
 8004636:	4a2c      	ldr	r2, [pc, #176]	@ (80046e8 <prvAddNewTaskToReadyList+0xc4>)
 8004638:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800463a:	4b2c      	ldr	r3, [pc, #176]	@ (80046ec <prvAddNewTaskToReadyList+0xc8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d109      	bne.n	8004656 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004642:	4a2a      	ldr	r2, [pc, #168]	@ (80046ec <prvAddNewTaskToReadyList+0xc8>)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004648:	4b27      	ldr	r3, [pc, #156]	@ (80046e8 <prvAddNewTaskToReadyList+0xc4>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d110      	bne.n	8004672 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004650:	f000 fc1e 	bl	8004e90 <prvInitialiseTaskLists>
 8004654:	e00d      	b.n	8004672 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004656:	4b26      	ldr	r3, [pc, #152]	@ (80046f0 <prvAddNewTaskToReadyList+0xcc>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d109      	bne.n	8004672 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800465e:	4b23      	ldr	r3, [pc, #140]	@ (80046ec <prvAddNewTaskToReadyList+0xc8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004668:	429a      	cmp	r2, r3
 800466a:	d802      	bhi.n	8004672 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800466c:	4a1f      	ldr	r2, [pc, #124]	@ (80046ec <prvAddNewTaskToReadyList+0xc8>)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004672:	4b20      	ldr	r3, [pc, #128]	@ (80046f4 <prvAddNewTaskToReadyList+0xd0>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3301      	adds	r3, #1
 8004678:	4a1e      	ldr	r2, [pc, #120]	@ (80046f4 <prvAddNewTaskToReadyList+0xd0>)
 800467a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800467c:	4b1d      	ldr	r3, [pc, #116]	@ (80046f4 <prvAddNewTaskToReadyList+0xd0>)
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004688:	4b1b      	ldr	r3, [pc, #108]	@ (80046f8 <prvAddNewTaskToReadyList+0xd4>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	429a      	cmp	r2, r3
 800468e:	d903      	bls.n	8004698 <prvAddNewTaskToReadyList+0x74>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004694:	4a18      	ldr	r2, [pc, #96]	@ (80046f8 <prvAddNewTaskToReadyList+0xd4>)
 8004696:	6013      	str	r3, [r2, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800469c:	4613      	mov	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	4413      	add	r3, r2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	4a15      	ldr	r2, [pc, #84]	@ (80046fc <prvAddNewTaskToReadyList+0xd8>)
 80046a6:	441a      	add	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3304      	adds	r3, #4
 80046ac:	4619      	mov	r1, r3
 80046ae:	4610      	mov	r0, r2
 80046b0:	f7ff f901 	bl	80038b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80046b4:	f001 fa4a 	bl	8005b4c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80046b8:	4b0d      	ldr	r3, [pc, #52]	@ (80046f0 <prvAddNewTaskToReadyList+0xcc>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d00e      	beq.n	80046de <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80046c0:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <prvAddNewTaskToReadyList+0xc8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d207      	bcs.n	80046de <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80046ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004700 <prvAddNewTaskToReadyList+0xdc>)
 80046d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	f3bf 8f4f 	dsb	sy
 80046da:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80046de:	bf00      	nop
 80046e0:	3708      	adds	r7, #8
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	20000e28 	.word	0x20000e28
 80046ec:	20000954 	.word	0x20000954
 80046f0:	20000e34 	.word	0x20000e34
 80046f4:	20000e44 	.word	0x20000e44
 80046f8:	20000e30 	.word	0x20000e30
 80046fc:	20000958 	.word	0x20000958
 8004700:	e000ed04 	.word	0xe000ed04

08004704 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800470c:	2300      	movs	r3, #0
 800470e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d018      	beq.n	8004748 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004716:	4b14      	ldr	r3, [pc, #80]	@ (8004768 <vTaskDelay+0x64>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00b      	beq.n	8004736 <vTaskDelay+0x32>
	__asm volatile
 800471e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004722:	f383 8811 	msr	BASEPRI, r3
 8004726:	f3bf 8f6f 	isb	sy
 800472a:	f3bf 8f4f 	dsb	sy
 800472e:	60bb      	str	r3, [r7, #8]
}
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	e7fd      	b.n	8004732 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004736:	f000 f883 	bl	8004840 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800473a:	2100      	movs	r1, #0
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fcf3 	bl	8005128 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004742:	f000 f88b 	bl	800485c <xTaskResumeAll>
 8004746:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d107      	bne.n	800475e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800474e:	4b07      	ldr	r3, [pc, #28]	@ (800476c <vTaskDelay+0x68>)
 8004750:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004754:	601a      	str	r2, [r3, #0]
 8004756:	f3bf 8f4f 	dsb	sy
 800475a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800475e:	bf00      	nop
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20000e50 	.word	0x20000e50
 800476c:	e000ed04 	.word	0xe000ed04

08004770 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b08a      	sub	sp, #40	@ 0x28
 8004774:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004776:	2300      	movs	r3, #0
 8004778:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800477a:	2300      	movs	r3, #0
 800477c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800477e:	463a      	mov	r2, r7
 8004780:	1d39      	adds	r1, r7, #4
 8004782:	f107 0308 	add.w	r3, r7, #8
 8004786:	4618      	mov	r0, r3
 8004788:	f7ff f834 	bl	80037f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800478c:	6839      	ldr	r1, [r7, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	68ba      	ldr	r2, [r7, #8]
 8004792:	9202      	str	r2, [sp, #8]
 8004794:	9301      	str	r3, [sp, #4]
 8004796:	2300      	movs	r3, #0
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	2300      	movs	r3, #0
 800479c:	460a      	mov	r2, r1
 800479e:	4922      	ldr	r1, [pc, #136]	@ (8004828 <vTaskStartScheduler+0xb8>)
 80047a0:	4822      	ldr	r0, [pc, #136]	@ (800482c <vTaskStartScheduler+0xbc>)
 80047a2:	f7ff fe09 	bl	80043b8 <xTaskCreateStatic>
 80047a6:	4603      	mov	r3, r0
 80047a8:	4a21      	ldr	r2, [pc, #132]	@ (8004830 <vTaskStartScheduler+0xc0>)
 80047aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80047ac:	4b20      	ldr	r3, [pc, #128]	@ (8004830 <vTaskStartScheduler+0xc0>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d002      	beq.n	80047ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80047b4:	2301      	movs	r3, #1
 80047b6:	617b      	str	r3, [r7, #20]
 80047b8:	e001      	b.n	80047be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80047ba:	2300      	movs	r3, #0
 80047bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d102      	bne.n	80047ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80047c4:	f000 fd04 	bl	80051d0 <xTimerCreateTimerTask>
 80047c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d116      	bne.n	80047fe <vTaskStartScheduler+0x8e>
	__asm volatile
 80047d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	613b      	str	r3, [r7, #16]
}
 80047e2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80047e4:	4b13      	ldr	r3, [pc, #76]	@ (8004834 <vTaskStartScheduler+0xc4>)
 80047e6:	f04f 32ff 	mov.w	r2, #4294967295
 80047ea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80047ec:	4b12      	ldr	r3, [pc, #72]	@ (8004838 <vTaskStartScheduler+0xc8>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80047f2:	4b12      	ldr	r3, [pc, #72]	@ (800483c <vTaskStartScheduler+0xcc>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80047f8:	f001 f8d2 	bl	80059a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80047fc:	e00f      	b.n	800481e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004804:	d10b      	bne.n	800481e <vTaskStartScheduler+0xae>
	__asm volatile
 8004806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800480a:	f383 8811 	msr	BASEPRI, r3
 800480e:	f3bf 8f6f 	isb	sy
 8004812:	f3bf 8f4f 	dsb	sy
 8004816:	60fb      	str	r3, [r7, #12]
}
 8004818:	bf00      	nop
 800481a:	bf00      	nop
 800481c:	e7fd      	b.n	800481a <vTaskStartScheduler+0xaa>
}
 800481e:	bf00      	nop
 8004820:	3718      	adds	r7, #24
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	080075e0 	.word	0x080075e0
 800482c:	08004e61 	.word	0x08004e61
 8004830:	20000e4c 	.word	0x20000e4c
 8004834:	20000e48 	.word	0x20000e48
 8004838:	20000e34 	.word	0x20000e34
 800483c:	20000e2c 	.word	0x20000e2c

08004840 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004840:	b480      	push	{r7}
 8004842:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004844:	4b04      	ldr	r3, [pc, #16]	@ (8004858 <vTaskSuspendAll+0x18>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	3301      	adds	r3, #1
 800484a:	4a03      	ldr	r2, [pc, #12]	@ (8004858 <vTaskSuspendAll+0x18>)
 800484c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800484e:	bf00      	nop
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr
 8004858:	20000e50 	.word	0x20000e50

0800485c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004862:	2300      	movs	r3, #0
 8004864:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004866:	2300      	movs	r3, #0
 8004868:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800486a:	4b42      	ldr	r3, [pc, #264]	@ (8004974 <xTaskResumeAll+0x118>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d10b      	bne.n	800488a <xTaskResumeAll+0x2e>
	__asm volatile
 8004872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004876:	f383 8811 	msr	BASEPRI, r3
 800487a:	f3bf 8f6f 	isb	sy
 800487e:	f3bf 8f4f 	dsb	sy
 8004882:	603b      	str	r3, [r7, #0]
}
 8004884:	bf00      	nop
 8004886:	bf00      	nop
 8004888:	e7fd      	b.n	8004886 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800488a:	f001 f92d 	bl	8005ae8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800488e:	4b39      	ldr	r3, [pc, #228]	@ (8004974 <xTaskResumeAll+0x118>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	3b01      	subs	r3, #1
 8004894:	4a37      	ldr	r2, [pc, #220]	@ (8004974 <xTaskResumeAll+0x118>)
 8004896:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004898:	4b36      	ldr	r3, [pc, #216]	@ (8004974 <xTaskResumeAll+0x118>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d162      	bne.n	8004966 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80048a0:	4b35      	ldr	r3, [pc, #212]	@ (8004978 <xTaskResumeAll+0x11c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d05e      	beq.n	8004966 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80048a8:	e02f      	b.n	800490a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048aa:	4b34      	ldr	r3, [pc, #208]	@ (800497c <xTaskResumeAll+0x120>)
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	3318      	adds	r3, #24
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff f85a 	bl	8003970 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	3304      	adds	r3, #4
 80048c0:	4618      	mov	r0, r3
 80048c2:	f7ff f855 	bl	8003970 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048ca:	4b2d      	ldr	r3, [pc, #180]	@ (8004980 <xTaskResumeAll+0x124>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d903      	bls.n	80048da <xTaskResumeAll+0x7e>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d6:	4a2a      	ldr	r2, [pc, #168]	@ (8004980 <xTaskResumeAll+0x124>)
 80048d8:	6013      	str	r3, [r2, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048de:	4613      	mov	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	4413      	add	r3, r2
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4a27      	ldr	r2, [pc, #156]	@ (8004984 <xTaskResumeAll+0x128>)
 80048e8:	441a      	add	r2, r3
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	3304      	adds	r3, #4
 80048ee:	4619      	mov	r1, r3
 80048f0:	4610      	mov	r0, r2
 80048f2:	f7fe ffe0 	bl	80038b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048fa:	4b23      	ldr	r3, [pc, #140]	@ (8004988 <xTaskResumeAll+0x12c>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	429a      	cmp	r2, r3
 8004902:	d302      	bcc.n	800490a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004904:	4b21      	ldr	r3, [pc, #132]	@ (800498c <xTaskResumeAll+0x130>)
 8004906:	2201      	movs	r2, #1
 8004908:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800490a:	4b1c      	ldr	r3, [pc, #112]	@ (800497c <xTaskResumeAll+0x120>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1cb      	bne.n	80048aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004918:	f000 fb58 	bl	8004fcc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800491c:	4b1c      	ldr	r3, [pc, #112]	@ (8004990 <xTaskResumeAll+0x134>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d010      	beq.n	800494a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004928:	f000 f846 	bl	80049b8 <xTaskIncrementTick>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004932:	4b16      	ldr	r3, [pc, #88]	@ (800498c <xTaskResumeAll+0x130>)
 8004934:	2201      	movs	r2, #1
 8004936:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3b01      	subs	r3, #1
 800493c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1f1      	bne.n	8004928 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004944:	4b12      	ldr	r3, [pc, #72]	@ (8004990 <xTaskResumeAll+0x134>)
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800494a:	4b10      	ldr	r3, [pc, #64]	@ (800498c <xTaskResumeAll+0x130>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d009      	beq.n	8004966 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004952:	2301      	movs	r3, #1
 8004954:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004956:	4b0f      	ldr	r3, [pc, #60]	@ (8004994 <xTaskResumeAll+0x138>)
 8004958:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004966:	f001 f8f1 	bl	8005b4c <vPortExitCritical>

	return xAlreadyYielded;
 800496a:	68bb      	ldr	r3, [r7, #8]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000e50 	.word	0x20000e50
 8004978:	20000e28 	.word	0x20000e28
 800497c:	20000de8 	.word	0x20000de8
 8004980:	20000e30 	.word	0x20000e30
 8004984:	20000958 	.word	0x20000958
 8004988:	20000954 	.word	0x20000954
 800498c:	20000e3c 	.word	0x20000e3c
 8004990:	20000e38 	.word	0x20000e38
 8004994:	e000ed04 	.word	0xe000ed04

08004998 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800499e:	4b05      	ldr	r3, [pc, #20]	@ (80049b4 <xTaskGetTickCount+0x1c>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80049a4:	687b      	ldr	r3, [r7, #4]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	20000e2c 	.word	0x20000e2c

080049b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80049be:	2300      	movs	r3, #0
 80049c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049c2:	4b4f      	ldr	r3, [pc, #316]	@ (8004b00 <xTaskIncrementTick+0x148>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f040 8090 	bne.w	8004aec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80049cc:	4b4d      	ldr	r3, [pc, #308]	@ (8004b04 <xTaskIncrementTick+0x14c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	3301      	adds	r3, #1
 80049d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80049d4:	4a4b      	ldr	r2, [pc, #300]	@ (8004b04 <xTaskIncrementTick+0x14c>)
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d121      	bne.n	8004a24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80049e0:	4b49      	ldr	r3, [pc, #292]	@ (8004b08 <xTaskIncrementTick+0x150>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00b      	beq.n	8004a02 <xTaskIncrementTick+0x4a>
	__asm volatile
 80049ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ee:	f383 8811 	msr	BASEPRI, r3
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	f3bf 8f4f 	dsb	sy
 80049fa:	603b      	str	r3, [r7, #0]
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	e7fd      	b.n	80049fe <xTaskIncrementTick+0x46>
 8004a02:	4b41      	ldr	r3, [pc, #260]	@ (8004b08 <xTaskIncrementTick+0x150>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	60fb      	str	r3, [r7, #12]
 8004a08:	4b40      	ldr	r3, [pc, #256]	@ (8004b0c <xTaskIncrementTick+0x154>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a3e      	ldr	r2, [pc, #248]	@ (8004b08 <xTaskIncrementTick+0x150>)
 8004a0e:	6013      	str	r3, [r2, #0]
 8004a10:	4a3e      	ldr	r2, [pc, #248]	@ (8004b0c <xTaskIncrementTick+0x154>)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6013      	str	r3, [r2, #0]
 8004a16:	4b3e      	ldr	r3, [pc, #248]	@ (8004b10 <xTaskIncrementTick+0x158>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	4a3c      	ldr	r2, [pc, #240]	@ (8004b10 <xTaskIncrementTick+0x158>)
 8004a1e:	6013      	str	r3, [r2, #0]
 8004a20:	f000 fad4 	bl	8004fcc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004a24:	4b3b      	ldr	r3, [pc, #236]	@ (8004b14 <xTaskIncrementTick+0x15c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	693a      	ldr	r2, [r7, #16]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d349      	bcc.n	8004ac2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a2e:	4b36      	ldr	r3, [pc, #216]	@ (8004b08 <xTaskIncrementTick+0x150>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d104      	bne.n	8004a42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a38:	4b36      	ldr	r3, [pc, #216]	@ (8004b14 <xTaskIncrementTick+0x15c>)
 8004a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8004a3e:	601a      	str	r2, [r3, #0]
					break;
 8004a40:	e03f      	b.n	8004ac2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a42:	4b31      	ldr	r3, [pc, #196]	@ (8004b08 <xTaskIncrementTick+0x150>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d203      	bcs.n	8004a62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004a5a:	4a2e      	ldr	r2, [pc, #184]	@ (8004b14 <xTaskIncrementTick+0x15c>)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004a60:	e02f      	b.n	8004ac2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	3304      	adds	r3, #4
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7fe ff82 	bl	8003970 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d004      	beq.n	8004a7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	3318      	adds	r3, #24
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7fe ff79 	bl	8003970 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a82:	4b25      	ldr	r3, [pc, #148]	@ (8004b18 <xTaskIncrementTick+0x160>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d903      	bls.n	8004a92 <xTaskIncrementTick+0xda>
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8e:	4a22      	ldr	r2, [pc, #136]	@ (8004b18 <xTaskIncrementTick+0x160>)
 8004a90:	6013      	str	r3, [r2, #0]
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a96:	4613      	mov	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	4a1f      	ldr	r2, [pc, #124]	@ (8004b1c <xTaskIncrementTick+0x164>)
 8004aa0:	441a      	add	r2, r3
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4610      	mov	r0, r2
 8004aaa:	f7fe ff04 	bl	80038b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b20 <xTaskIncrementTick+0x168>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d3b8      	bcc.n	8004a2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004abc:	2301      	movs	r3, #1
 8004abe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ac0:	e7b5      	b.n	8004a2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004ac2:	4b17      	ldr	r3, [pc, #92]	@ (8004b20 <xTaskIncrementTick+0x168>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac8:	4914      	ldr	r1, [pc, #80]	@ (8004b1c <xTaskIncrementTick+0x164>)
 8004aca:	4613      	mov	r3, r2
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	4413      	add	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	440b      	add	r3, r1
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d901      	bls.n	8004ade <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004ada:	2301      	movs	r3, #1
 8004adc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004ade:	4b11      	ldr	r3, [pc, #68]	@ (8004b24 <xTaskIncrementTick+0x16c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d007      	beq.n	8004af6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	617b      	str	r3, [r7, #20]
 8004aea:	e004      	b.n	8004af6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004aec:	4b0e      	ldr	r3, [pc, #56]	@ (8004b28 <xTaskIncrementTick+0x170>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	3301      	adds	r3, #1
 8004af2:	4a0d      	ldr	r2, [pc, #52]	@ (8004b28 <xTaskIncrementTick+0x170>)
 8004af4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004af6:	697b      	ldr	r3, [r7, #20]
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	20000e50 	.word	0x20000e50
 8004b04:	20000e2c 	.word	0x20000e2c
 8004b08:	20000de0 	.word	0x20000de0
 8004b0c:	20000de4 	.word	0x20000de4
 8004b10:	20000e40 	.word	0x20000e40
 8004b14:	20000e48 	.word	0x20000e48
 8004b18:	20000e30 	.word	0x20000e30
 8004b1c:	20000958 	.word	0x20000958
 8004b20:	20000954 	.word	0x20000954
 8004b24:	20000e3c 	.word	0x20000e3c
 8004b28:	20000e38 	.word	0x20000e38

08004b2c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004b32:	4b28      	ldr	r3, [pc, #160]	@ (8004bd4 <vTaskSwitchContext+0xa8>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d003      	beq.n	8004b42 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004b3a:	4b27      	ldr	r3, [pc, #156]	@ (8004bd8 <vTaskSwitchContext+0xac>)
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004b40:	e042      	b.n	8004bc8 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004b42:	4b25      	ldr	r3, [pc, #148]	@ (8004bd8 <vTaskSwitchContext+0xac>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b48:	4b24      	ldr	r3, [pc, #144]	@ (8004bdc <vTaskSwitchContext+0xb0>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	60fb      	str	r3, [r7, #12]
 8004b4e:	e011      	b.n	8004b74 <vTaskSwitchContext+0x48>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10b      	bne.n	8004b6e <vTaskSwitchContext+0x42>
	__asm volatile
 8004b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5a:	f383 8811 	msr	BASEPRI, r3
 8004b5e:	f3bf 8f6f 	isb	sy
 8004b62:	f3bf 8f4f 	dsb	sy
 8004b66:	607b      	str	r3, [r7, #4]
}
 8004b68:	bf00      	nop
 8004b6a:	bf00      	nop
 8004b6c:	e7fd      	b.n	8004b6a <vTaskSwitchContext+0x3e>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	3b01      	subs	r3, #1
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	491a      	ldr	r1, [pc, #104]	@ (8004be0 <vTaskSwitchContext+0xb4>)
 8004b76:	68fa      	ldr	r2, [r7, #12]
 8004b78:	4613      	mov	r3, r2
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	440b      	add	r3, r1
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d0e3      	beq.n	8004b50 <vTaskSwitchContext+0x24>
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	4413      	add	r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	4a13      	ldr	r2, [pc, #76]	@ (8004be0 <vTaskSwitchContext+0xb4>)
 8004b94:	4413      	add	r3, r2
 8004b96:	60bb      	str	r3, [r7, #8]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	605a      	str	r2, [r3, #4]
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	685a      	ldr	r2, [r3, #4]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	3308      	adds	r3, #8
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d104      	bne.n	8004bb8 <vTaskSwitchContext+0x8c>
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	685a      	ldr	r2, [r3, #4]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	605a      	str	r2, [r3, #4]
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	4a09      	ldr	r2, [pc, #36]	@ (8004be4 <vTaskSwitchContext+0xb8>)
 8004bc0:	6013      	str	r3, [r2, #0]
 8004bc2:	4a06      	ldr	r2, [pc, #24]	@ (8004bdc <vTaskSwitchContext+0xb0>)
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6013      	str	r3, [r2, #0]
}
 8004bc8:	bf00      	nop
 8004bca:	3714      	adds	r7, #20
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr
 8004bd4:	20000e50 	.word	0x20000e50
 8004bd8:	20000e3c 	.word	0x20000e3c
 8004bdc:	20000e30 	.word	0x20000e30
 8004be0:	20000958 	.word	0x20000958
 8004be4:	20000954 	.word	0x20000954

08004be8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10b      	bne.n	8004c10 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bfc:	f383 8811 	msr	BASEPRI, r3
 8004c00:	f3bf 8f6f 	isb	sy
 8004c04:	f3bf 8f4f 	dsb	sy
 8004c08:	60fb      	str	r3, [r7, #12]
}
 8004c0a:	bf00      	nop
 8004c0c:	bf00      	nop
 8004c0e:	e7fd      	b.n	8004c0c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004c10:	4b07      	ldr	r3, [pc, #28]	@ (8004c30 <vTaskPlaceOnEventList+0x48>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	3318      	adds	r3, #24
 8004c16:	4619      	mov	r1, r3
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7fe fe70 	bl	80038fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004c1e:	2101      	movs	r1, #1
 8004c20:	6838      	ldr	r0, [r7, #0]
 8004c22:	f000 fa81 	bl	8005128 <prvAddCurrentTaskToDelayedList>
}
 8004c26:	bf00      	nop
 8004c28:	3710      	adds	r7, #16
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
 8004c2e:	bf00      	nop
 8004c30:	20000954 	.word	0x20000954

08004c34 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10b      	bne.n	8004c5e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c4a:	f383 8811 	msr	BASEPRI, r3
 8004c4e:	f3bf 8f6f 	isb	sy
 8004c52:	f3bf 8f4f 	dsb	sy
 8004c56:	617b      	str	r3, [r7, #20]
}
 8004c58:	bf00      	nop
 8004c5a:	bf00      	nop
 8004c5c:	e7fd      	b.n	8004c5a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c88 <vTaskPlaceOnEventListRestricted+0x54>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	3318      	adds	r3, #24
 8004c64:	4619      	mov	r1, r3
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f7fe fe25 	bl	80038b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d002      	beq.n	8004c78 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004c72:	f04f 33ff 	mov.w	r3, #4294967295
 8004c76:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004c78:	6879      	ldr	r1, [r7, #4]
 8004c7a:	68b8      	ldr	r0, [r7, #8]
 8004c7c:	f000 fa54 	bl	8005128 <prvAddCurrentTaskToDelayedList>
	}
 8004c80:	bf00      	nop
 8004c82:	3718      	adds	r7, #24
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	20000954 	.word	0x20000954

08004c8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10b      	bne.n	8004cba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004ca2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca6:	f383 8811 	msr	BASEPRI, r3
 8004caa:	f3bf 8f6f 	isb	sy
 8004cae:	f3bf 8f4f 	dsb	sy
 8004cb2:	60fb      	str	r3, [r7, #12]
}
 8004cb4:	bf00      	nop
 8004cb6:	bf00      	nop
 8004cb8:	e7fd      	b.n	8004cb6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	3318      	adds	r3, #24
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7fe fe56 	bl	8003970 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d3c <xTaskRemoveFromEventList+0xb0>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d11d      	bne.n	8004d08 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	3304      	adds	r3, #4
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fe fe4d 	bl	8003970 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cda:	4b19      	ldr	r3, [pc, #100]	@ (8004d40 <xTaskRemoveFromEventList+0xb4>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d903      	bls.n	8004cea <xTaskRemoveFromEventList+0x5e>
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ce6:	4a16      	ldr	r2, [pc, #88]	@ (8004d40 <xTaskRemoveFromEventList+0xb4>)
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cee:	4613      	mov	r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4413      	add	r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	4a13      	ldr	r2, [pc, #76]	@ (8004d44 <xTaskRemoveFromEventList+0xb8>)
 8004cf8:	441a      	add	r2, r3
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	4619      	mov	r1, r3
 8004d00:	4610      	mov	r0, r2
 8004d02:	f7fe fdd8 	bl	80038b6 <vListInsertEnd>
 8004d06:	e005      	b.n	8004d14 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	3318      	adds	r3, #24
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	480e      	ldr	r0, [pc, #56]	@ (8004d48 <xTaskRemoveFromEventList+0xbc>)
 8004d10:	f7fe fdd1 	bl	80038b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d18:	4b0c      	ldr	r3, [pc, #48]	@ (8004d4c <xTaskRemoveFromEventList+0xc0>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1e:	429a      	cmp	r2, r3
 8004d20:	d905      	bls.n	8004d2e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004d22:	2301      	movs	r3, #1
 8004d24:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004d26:	4b0a      	ldr	r3, [pc, #40]	@ (8004d50 <xTaskRemoveFromEventList+0xc4>)
 8004d28:	2201      	movs	r2, #1
 8004d2a:	601a      	str	r2, [r3, #0]
 8004d2c:	e001      	b.n	8004d32 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004d32:	697b      	ldr	r3, [r7, #20]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3718      	adds	r7, #24
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	20000e50 	.word	0x20000e50
 8004d40:	20000e30 	.word	0x20000e30
 8004d44:	20000958 	.word	0x20000958
 8004d48:	20000de8 	.word	0x20000de8
 8004d4c:	20000954 	.word	0x20000954
 8004d50:	20000e3c 	.word	0x20000e3c

08004d54 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004d5c:	4b06      	ldr	r3, [pc, #24]	@ (8004d78 <vTaskInternalSetTimeOutState+0x24>)
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004d64:	4b05      	ldr	r3, [pc, #20]	@ (8004d7c <vTaskInternalSetTimeOutState+0x28>)
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	605a      	str	r2, [r3, #4]
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	20000e40 	.word	0x20000e40
 8004d7c:	20000e2c 	.word	0x20000e2c

08004d80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b088      	sub	sp, #32
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10b      	bne.n	8004da8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d94:	f383 8811 	msr	BASEPRI, r3
 8004d98:	f3bf 8f6f 	isb	sy
 8004d9c:	f3bf 8f4f 	dsb	sy
 8004da0:	613b      	str	r3, [r7, #16]
}
 8004da2:	bf00      	nop
 8004da4:	bf00      	nop
 8004da6:	e7fd      	b.n	8004da4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d10b      	bne.n	8004dc6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004db2:	f383 8811 	msr	BASEPRI, r3
 8004db6:	f3bf 8f6f 	isb	sy
 8004dba:	f3bf 8f4f 	dsb	sy
 8004dbe:	60fb      	str	r3, [r7, #12]
}
 8004dc0:	bf00      	nop
 8004dc2:	bf00      	nop
 8004dc4:	e7fd      	b.n	8004dc2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004dc6:	f000 fe8f 	bl	8005ae8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004dca:	4b1d      	ldr	r3, [pc, #116]	@ (8004e40 <xTaskCheckForTimeOut+0xc0>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de2:	d102      	bne.n	8004dea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004de4:	2300      	movs	r3, #0
 8004de6:	61fb      	str	r3, [r7, #28]
 8004de8:	e023      	b.n	8004e32 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	4b15      	ldr	r3, [pc, #84]	@ (8004e44 <xTaskCheckForTimeOut+0xc4>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	429a      	cmp	r2, r3
 8004df4:	d007      	beq.n	8004e06 <xTaskCheckForTimeOut+0x86>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	69ba      	ldr	r2, [r7, #24]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d302      	bcc.n	8004e06 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004e00:	2301      	movs	r3, #1
 8004e02:	61fb      	str	r3, [r7, #28]
 8004e04:	e015      	b.n	8004e32 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d20b      	bcs.n	8004e28 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	1ad2      	subs	r2, r2, r3
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7ff ff99 	bl	8004d54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004e22:	2300      	movs	r3, #0
 8004e24:	61fb      	str	r3, [r7, #28]
 8004e26:	e004      	b.n	8004e32 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004e32:	f000 fe8b 	bl	8005b4c <vPortExitCritical>

	return xReturn;
 8004e36:	69fb      	ldr	r3, [r7, #28]
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3720      	adds	r7, #32
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	20000e2c 	.word	0x20000e2c
 8004e44:	20000e40 	.word	0x20000e40

08004e48 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004e4c:	4b03      	ldr	r3, [pc, #12]	@ (8004e5c <vTaskMissedYield+0x14>)
 8004e4e:	2201      	movs	r2, #1
 8004e50:	601a      	str	r2, [r3, #0]
}
 8004e52:	bf00      	nop
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	20000e3c 	.word	0x20000e3c

08004e60 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004e68:	f000 f852 	bl	8004f10 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004e6c:	4b06      	ldr	r3, [pc, #24]	@ (8004e88 <prvIdleTask+0x28>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d9f9      	bls.n	8004e68 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004e74:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <prvIdleTask+0x2c>)
 8004e76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004e84:	e7f0      	b.n	8004e68 <prvIdleTask+0x8>
 8004e86:	bf00      	nop
 8004e88:	20000958 	.word	0x20000958
 8004e8c:	e000ed04 	.word	0xe000ed04

08004e90 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e96:	2300      	movs	r3, #0
 8004e98:	607b      	str	r3, [r7, #4]
 8004e9a:	e00c      	b.n	8004eb6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	4a12      	ldr	r2, [pc, #72]	@ (8004ef0 <prvInitialiseTaskLists+0x60>)
 8004ea8:	4413      	add	r3, r2
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7fe fcd6 	bl	800385c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	607b      	str	r3, [r7, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2b37      	cmp	r3, #55	@ 0x37
 8004eba:	d9ef      	bls.n	8004e9c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004ebc:	480d      	ldr	r0, [pc, #52]	@ (8004ef4 <prvInitialiseTaskLists+0x64>)
 8004ebe:	f7fe fccd 	bl	800385c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004ec2:	480d      	ldr	r0, [pc, #52]	@ (8004ef8 <prvInitialiseTaskLists+0x68>)
 8004ec4:	f7fe fcca 	bl	800385c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ec8:	480c      	ldr	r0, [pc, #48]	@ (8004efc <prvInitialiseTaskLists+0x6c>)
 8004eca:	f7fe fcc7 	bl	800385c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ece:	480c      	ldr	r0, [pc, #48]	@ (8004f00 <prvInitialiseTaskLists+0x70>)
 8004ed0:	f7fe fcc4 	bl	800385c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004ed4:	480b      	ldr	r0, [pc, #44]	@ (8004f04 <prvInitialiseTaskLists+0x74>)
 8004ed6:	f7fe fcc1 	bl	800385c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004eda:	4b0b      	ldr	r3, [pc, #44]	@ (8004f08 <prvInitialiseTaskLists+0x78>)
 8004edc:	4a05      	ldr	r2, [pc, #20]	@ (8004ef4 <prvInitialiseTaskLists+0x64>)
 8004ede:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8004f0c <prvInitialiseTaskLists+0x7c>)
 8004ee2:	4a05      	ldr	r2, [pc, #20]	@ (8004ef8 <prvInitialiseTaskLists+0x68>)
 8004ee4:	601a      	str	r2, [r3, #0]
}
 8004ee6:	bf00      	nop
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	20000958 	.word	0x20000958
 8004ef4:	20000db8 	.word	0x20000db8
 8004ef8:	20000dcc 	.word	0x20000dcc
 8004efc:	20000de8 	.word	0x20000de8
 8004f00:	20000dfc 	.word	0x20000dfc
 8004f04:	20000e14 	.word	0x20000e14
 8004f08:	20000de0 	.word	0x20000de0
 8004f0c:	20000de4 	.word	0x20000de4

08004f10 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f16:	e019      	b.n	8004f4c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004f18:	f000 fde6 	bl	8005ae8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f1c:	4b10      	ldr	r3, [pc, #64]	@ (8004f60 <prvCheckTasksWaitingTermination+0x50>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	3304      	adds	r3, #4
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f7fe fd21 	bl	8003970 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f64 <prvCheckTasksWaitingTermination+0x54>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	3b01      	subs	r3, #1
 8004f34:	4a0b      	ldr	r2, [pc, #44]	@ (8004f64 <prvCheckTasksWaitingTermination+0x54>)
 8004f36:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004f38:	4b0b      	ldr	r3, [pc, #44]	@ (8004f68 <prvCheckTasksWaitingTermination+0x58>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8004f68 <prvCheckTasksWaitingTermination+0x58>)
 8004f40:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004f42:	f000 fe03 	bl	8005b4c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f810 	bl	8004f6c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f4c:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <prvCheckTasksWaitingTermination+0x58>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1e1      	bne.n	8004f18 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop
 8004f58:	3708      	adds	r7, #8
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	20000dfc 	.word	0x20000dfc
 8004f64:	20000e28 	.word	0x20000e28
 8004f68:	20000e10 	.word	0x20000e10

08004f6c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d108      	bne.n	8004f90 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 ffa0 	bl	8005ec8 <vPortFree>
				vPortFree( pxTCB );
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f000 ff9d 	bl	8005ec8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004f8e:	e019      	b.n	8004fc4 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004f96:	2b01      	cmp	r3, #1
 8004f98:	d103      	bne.n	8004fa2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 ff94 	bl	8005ec8 <vPortFree>
	}
 8004fa0:	e010      	b.n	8004fc4 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d00b      	beq.n	8004fc4 <prvDeleteTCB+0x58>
	__asm volatile
 8004fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb0:	f383 8811 	msr	BASEPRI, r3
 8004fb4:	f3bf 8f6f 	isb	sy
 8004fb8:	f3bf 8f4f 	dsb	sy
 8004fbc:	60fb      	str	r3, [r7, #12]
}
 8004fbe:	bf00      	nop
 8004fc0:	bf00      	nop
 8004fc2:	e7fd      	b.n	8004fc0 <prvDeleteTCB+0x54>
	}
 8004fc4:	bf00      	nop
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8005004 <prvResetNextTaskUnblockTime+0x38>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d104      	bne.n	8004fe6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8005008 <prvResetNextTaskUnblockTime+0x3c>)
 8004fde:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004fe4:	e008      	b.n	8004ff8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fe6:	4b07      	ldr	r3, [pc, #28]	@ (8005004 <prvResetNextTaskUnblockTime+0x38>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	4a04      	ldr	r2, [pc, #16]	@ (8005008 <prvResetNextTaskUnblockTime+0x3c>)
 8004ff6:	6013      	str	r3, [r2, #0]
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr
 8005004:	20000de0 	.word	0x20000de0
 8005008:	20000e48 	.word	0x20000e48

0800500c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005012:	4b0b      	ldr	r3, [pc, #44]	@ (8005040 <xTaskGetSchedulerState+0x34>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d102      	bne.n	8005020 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800501a:	2301      	movs	r3, #1
 800501c:	607b      	str	r3, [r7, #4]
 800501e:	e008      	b.n	8005032 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005020:	4b08      	ldr	r3, [pc, #32]	@ (8005044 <xTaskGetSchedulerState+0x38>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d102      	bne.n	800502e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005028:	2302      	movs	r3, #2
 800502a:	607b      	str	r3, [r7, #4]
 800502c:	e001      	b.n	8005032 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800502e:	2300      	movs	r3, #0
 8005030:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005032:	687b      	ldr	r3, [r7, #4]
	}
 8005034:	4618      	mov	r0, r3
 8005036:	370c      	adds	r7, #12
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr
 8005040:	20000e34 	.word	0x20000e34
 8005044:	20000e50 	.word	0x20000e50

08005048 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005054:	2300      	movs	r3, #0
 8005056:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d058      	beq.n	8005110 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800505e:	4b2f      	ldr	r3, [pc, #188]	@ (800511c <xTaskPriorityDisinherit+0xd4>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	693a      	ldr	r2, [r7, #16]
 8005064:	429a      	cmp	r2, r3
 8005066:	d00b      	beq.n	8005080 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506c:	f383 8811 	msr	BASEPRI, r3
 8005070:	f3bf 8f6f 	isb	sy
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	60fb      	str	r3, [r7, #12]
}
 800507a:	bf00      	nop
 800507c:	bf00      	nop
 800507e:	e7fd      	b.n	800507c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005084:	2b00      	cmp	r3, #0
 8005086:	d10b      	bne.n	80050a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800508c:	f383 8811 	msr	BASEPRI, r3
 8005090:	f3bf 8f6f 	isb	sy
 8005094:	f3bf 8f4f 	dsb	sy
 8005098:	60bb      	str	r3, [r7, #8]
}
 800509a:	bf00      	nop
 800509c:	bf00      	nop
 800509e:	e7fd      	b.n	800509c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050a4:	1e5a      	subs	r2, r3, #1
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d02c      	beq.n	8005110 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d128      	bne.n	8005110 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	3304      	adds	r3, #4
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fe fc54 	bl	8003970 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005120 <xTaskPriorityDisinherit+0xd8>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d903      	bls.n	80050f0 <xTaskPriorityDisinherit+0xa8>
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005120 <xTaskPriorityDisinherit+0xd8>)
 80050ee:	6013      	str	r3, [r2, #0]
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050f4:	4613      	mov	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4413      	add	r3, r2
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4a09      	ldr	r2, [pc, #36]	@ (8005124 <xTaskPriorityDisinherit+0xdc>)
 80050fe:	441a      	add	r2, r3
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	3304      	adds	r3, #4
 8005104:	4619      	mov	r1, r3
 8005106:	4610      	mov	r0, r2
 8005108:	f7fe fbd5 	bl	80038b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800510c:	2301      	movs	r3, #1
 800510e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005110:	697b      	ldr	r3, [r7, #20]
	}
 8005112:	4618      	mov	r0, r3
 8005114:	3718      	adds	r7, #24
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	20000954 	.word	0x20000954
 8005120:	20000e30 	.word	0x20000e30
 8005124:	20000958 	.word	0x20000958

08005128 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005132:	4b21      	ldr	r3, [pc, #132]	@ (80051b8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005138:	4b20      	ldr	r3, [pc, #128]	@ (80051bc <prvAddCurrentTaskToDelayedList+0x94>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3304      	adds	r3, #4
 800513e:	4618      	mov	r0, r3
 8005140:	f7fe fc16 	bl	8003970 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514a:	d10a      	bne.n	8005162 <prvAddCurrentTaskToDelayedList+0x3a>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d007      	beq.n	8005162 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005152:	4b1a      	ldr	r3, [pc, #104]	@ (80051bc <prvAddCurrentTaskToDelayedList+0x94>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	3304      	adds	r3, #4
 8005158:	4619      	mov	r1, r3
 800515a:	4819      	ldr	r0, [pc, #100]	@ (80051c0 <prvAddCurrentTaskToDelayedList+0x98>)
 800515c:	f7fe fbab 	bl	80038b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005160:	e026      	b.n	80051b0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005162:	68fa      	ldr	r2, [r7, #12]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4413      	add	r3, r2
 8005168:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800516a:	4b14      	ldr	r3, [pc, #80]	@ (80051bc <prvAddCurrentTaskToDelayedList+0x94>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	429a      	cmp	r2, r3
 8005178:	d209      	bcs.n	800518e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800517a:	4b12      	ldr	r3, [pc, #72]	@ (80051c4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	4b0f      	ldr	r3, [pc, #60]	@ (80051bc <prvAddCurrentTaskToDelayedList+0x94>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	3304      	adds	r3, #4
 8005184:	4619      	mov	r1, r3
 8005186:	4610      	mov	r0, r2
 8005188:	f7fe fbb9 	bl	80038fe <vListInsert>
}
 800518c:	e010      	b.n	80051b0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800518e:	4b0e      	ldr	r3, [pc, #56]	@ (80051c8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	4b0a      	ldr	r3, [pc, #40]	@ (80051bc <prvAddCurrentTaskToDelayedList+0x94>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	3304      	adds	r3, #4
 8005198:	4619      	mov	r1, r3
 800519a:	4610      	mov	r0, r2
 800519c:	f7fe fbaf 	bl	80038fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80051a0:	4b0a      	ldr	r3, [pc, #40]	@ (80051cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68ba      	ldr	r2, [r7, #8]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d202      	bcs.n	80051b0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80051aa:	4a08      	ldr	r2, [pc, #32]	@ (80051cc <prvAddCurrentTaskToDelayedList+0xa4>)
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	6013      	str	r3, [r2, #0]
}
 80051b0:	bf00      	nop
 80051b2:	3710      	adds	r7, #16
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}
 80051b8:	20000e2c 	.word	0x20000e2c
 80051bc:	20000954 	.word	0x20000954
 80051c0:	20000e14 	.word	0x20000e14
 80051c4:	20000de4 	.word	0x20000de4
 80051c8:	20000de0 	.word	0x20000de0
 80051cc:	20000e48 	.word	0x20000e48

080051d0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b08a      	sub	sp, #40	@ 0x28
 80051d4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80051d6:	2300      	movs	r3, #0
 80051d8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80051da:	f000 fb13 	bl	8005804 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80051de:	4b1d      	ldr	r3, [pc, #116]	@ (8005254 <xTimerCreateTimerTask+0x84>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d021      	beq.n	800522a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80051ea:	2300      	movs	r3, #0
 80051ec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80051ee:	1d3a      	adds	r2, r7, #4
 80051f0:	f107 0108 	add.w	r1, r7, #8
 80051f4:	f107 030c 	add.w	r3, r7, #12
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7fe fb15 	bl	8003828 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80051fe:	6879      	ldr	r1, [r7, #4]
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	68fa      	ldr	r2, [r7, #12]
 8005204:	9202      	str	r2, [sp, #8]
 8005206:	9301      	str	r3, [sp, #4]
 8005208:	2302      	movs	r3, #2
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	2300      	movs	r3, #0
 800520e:	460a      	mov	r2, r1
 8005210:	4911      	ldr	r1, [pc, #68]	@ (8005258 <xTimerCreateTimerTask+0x88>)
 8005212:	4812      	ldr	r0, [pc, #72]	@ (800525c <xTimerCreateTimerTask+0x8c>)
 8005214:	f7ff f8d0 	bl	80043b8 <xTaskCreateStatic>
 8005218:	4603      	mov	r3, r0
 800521a:	4a11      	ldr	r2, [pc, #68]	@ (8005260 <xTimerCreateTimerTask+0x90>)
 800521c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800521e:	4b10      	ldr	r3, [pc, #64]	@ (8005260 <xTimerCreateTimerTask+0x90>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d001      	beq.n	800522a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005226:	2301      	movs	r3, #1
 8005228:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10b      	bne.n	8005248 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005234:	f383 8811 	msr	BASEPRI, r3
 8005238:	f3bf 8f6f 	isb	sy
 800523c:	f3bf 8f4f 	dsb	sy
 8005240:	613b      	str	r3, [r7, #16]
}
 8005242:	bf00      	nop
 8005244:	bf00      	nop
 8005246:	e7fd      	b.n	8005244 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005248:	697b      	ldr	r3, [r7, #20]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3718      	adds	r7, #24
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	20000e84 	.word	0x20000e84
 8005258:	080075e8 	.word	0x080075e8
 800525c:	0800539d 	.word	0x0800539d
 8005260:	20000e88 	.word	0x20000e88

08005264 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b08a      	sub	sp, #40	@ 0x28
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005272:	2300      	movs	r3, #0
 8005274:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d10b      	bne.n	8005294 <xTimerGenericCommand+0x30>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	623b      	str	r3, [r7, #32]
}
 800528e:	bf00      	nop
 8005290:	bf00      	nop
 8005292:	e7fd      	b.n	8005290 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005294:	4b19      	ldr	r3, [pc, #100]	@ (80052fc <xTimerGenericCommand+0x98>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d02a      	beq.n	80052f2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2b05      	cmp	r3, #5
 80052ac:	dc18      	bgt.n	80052e0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80052ae:	f7ff fead 	bl	800500c <xTaskGetSchedulerState>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d109      	bne.n	80052cc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80052b8:	4b10      	ldr	r3, [pc, #64]	@ (80052fc <xTimerGenericCommand+0x98>)
 80052ba:	6818      	ldr	r0, [r3, #0]
 80052bc:	f107 0110 	add.w	r1, r7, #16
 80052c0:	2300      	movs	r3, #0
 80052c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052c4:	f7fe fc88 	bl	8003bd8 <xQueueGenericSend>
 80052c8:	6278      	str	r0, [r7, #36]	@ 0x24
 80052ca:	e012      	b.n	80052f2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80052cc:	4b0b      	ldr	r3, [pc, #44]	@ (80052fc <xTimerGenericCommand+0x98>)
 80052ce:	6818      	ldr	r0, [r3, #0]
 80052d0:	f107 0110 	add.w	r1, r7, #16
 80052d4:	2300      	movs	r3, #0
 80052d6:	2200      	movs	r2, #0
 80052d8:	f7fe fc7e 	bl	8003bd8 <xQueueGenericSend>
 80052dc:	6278      	str	r0, [r7, #36]	@ 0x24
 80052de:	e008      	b.n	80052f2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80052e0:	4b06      	ldr	r3, [pc, #24]	@ (80052fc <xTimerGenericCommand+0x98>)
 80052e2:	6818      	ldr	r0, [r3, #0]
 80052e4:	f107 0110 	add.w	r1, r7, #16
 80052e8:	2300      	movs	r3, #0
 80052ea:	683a      	ldr	r2, [r7, #0]
 80052ec:	f7fe fd76 	bl	8003ddc <xQueueGenericSendFromISR>
 80052f0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80052f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3728      	adds	r7, #40	@ 0x28
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	20000e84 	.word	0x20000e84

08005300 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b088      	sub	sp, #32
 8005304:	af02      	add	r7, sp, #8
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800530a:	4b23      	ldr	r3, [pc, #140]	@ (8005398 <prvProcessExpiredTimer+0x98>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	3304      	adds	r3, #4
 8005318:	4618      	mov	r0, r3
 800531a:	f7fe fb29 	bl	8003970 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005324:	f003 0304 	and.w	r3, r3, #4
 8005328:	2b00      	cmp	r3, #0
 800532a:	d023      	beq.n	8005374 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	699a      	ldr	r2, [r3, #24]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	18d1      	adds	r1, r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	6978      	ldr	r0, [r7, #20]
 800533a:	f000 f8d5 	bl	80054e8 <prvInsertTimerInActiveList>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d020      	beq.n	8005386 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005344:	2300      	movs	r3, #0
 8005346:	9300      	str	r3, [sp, #0]
 8005348:	2300      	movs	r3, #0
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	2100      	movs	r1, #0
 800534e:	6978      	ldr	r0, [r7, #20]
 8005350:	f7ff ff88 	bl	8005264 <xTimerGenericCommand>
 8005354:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d114      	bne.n	8005386 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800535c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005360:	f383 8811 	msr	BASEPRI, r3
 8005364:	f3bf 8f6f 	isb	sy
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	60fb      	str	r3, [r7, #12]
}
 800536e:	bf00      	nop
 8005370:	bf00      	nop
 8005372:	e7fd      	b.n	8005370 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800537a:	f023 0301 	bic.w	r3, r3, #1
 800537e:	b2da      	uxtb	r2, r3
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	6978      	ldr	r0, [r7, #20]
 800538c:	4798      	blx	r3
}
 800538e:	bf00      	nop
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	20000e7c 	.word	0x20000e7c

0800539c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80053a4:	f107 0308 	add.w	r3, r7, #8
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 f859 	bl	8005460 <prvGetNextExpireTime>
 80053ae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	4619      	mov	r1, r3
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 f805 	bl	80053c4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80053ba:	f000 f8d7 	bl	800556c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80053be:	bf00      	nop
 80053c0:	e7f0      	b.n	80053a4 <prvTimerTask+0x8>
	...

080053c4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b084      	sub	sp, #16
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80053ce:	f7ff fa37 	bl	8004840 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80053d2:	f107 0308 	add.w	r3, r7, #8
 80053d6:	4618      	mov	r0, r3
 80053d8:	f000 f866 	bl	80054a8 <prvSampleTimeNow>
 80053dc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d130      	bne.n	8005446 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10a      	bne.n	8005400 <prvProcessTimerOrBlockTask+0x3c>
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d806      	bhi.n	8005400 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80053f2:	f7ff fa33 	bl	800485c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80053f6:	68f9      	ldr	r1, [r7, #12]
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f7ff ff81 	bl	8005300 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80053fe:	e024      	b.n	800544a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	2b00      	cmp	r3, #0
 8005404:	d008      	beq.n	8005418 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005406:	4b13      	ldr	r3, [pc, #76]	@ (8005454 <prvProcessTimerOrBlockTask+0x90>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d101      	bne.n	8005414 <prvProcessTimerOrBlockTask+0x50>
 8005410:	2301      	movs	r3, #1
 8005412:	e000      	b.n	8005416 <prvProcessTimerOrBlockTask+0x52>
 8005414:	2300      	movs	r3, #0
 8005416:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005418:	4b0f      	ldr	r3, [pc, #60]	@ (8005458 <prvProcessTimerOrBlockTask+0x94>)
 800541a:	6818      	ldr	r0, [r3, #0]
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	683a      	ldr	r2, [r7, #0]
 8005424:	4619      	mov	r1, r3
 8005426:	f7fe ff93 	bl	8004350 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800542a:	f7ff fa17 	bl	800485c <xTaskResumeAll>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10a      	bne.n	800544a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005434:	4b09      	ldr	r3, [pc, #36]	@ (800545c <prvProcessTimerOrBlockTask+0x98>)
 8005436:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800543a:	601a      	str	r2, [r3, #0]
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	f3bf 8f6f 	isb	sy
}
 8005444:	e001      	b.n	800544a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005446:	f7ff fa09 	bl	800485c <xTaskResumeAll>
}
 800544a:	bf00      	nop
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	20000e80 	.word	0x20000e80
 8005458:	20000e84 	.word	0x20000e84
 800545c:	e000ed04 	.word	0xe000ed04

08005460 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005468:	4b0e      	ldr	r3, [pc, #56]	@ (80054a4 <prvGetNextExpireTime+0x44>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d101      	bne.n	8005476 <prvGetNextExpireTime+0x16>
 8005472:	2201      	movs	r2, #1
 8005474:	e000      	b.n	8005478 <prvGetNextExpireTime+0x18>
 8005476:	2200      	movs	r2, #0
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d105      	bne.n	8005490 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005484:	4b07      	ldr	r3, [pc, #28]	@ (80054a4 <prvGetNextExpireTime+0x44>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60fb      	str	r3, [r7, #12]
 800548e:	e001      	b.n	8005494 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005490:	2300      	movs	r3, #0
 8005492:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005494:	68fb      	ldr	r3, [r7, #12]
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	20000e7c 	.word	0x20000e7c

080054a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80054b0:	f7ff fa72 	bl	8004998 <xTaskGetTickCount>
 80054b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80054b6:	4b0b      	ldr	r3, [pc, #44]	@ (80054e4 <prvSampleTimeNow+0x3c>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d205      	bcs.n	80054cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80054c0:	f000 f93a 	bl	8005738 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2201      	movs	r2, #1
 80054c8:	601a      	str	r2, [r3, #0]
 80054ca:	e002      	b.n	80054d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80054d2:	4a04      	ldr	r2, [pc, #16]	@ (80054e4 <prvSampleTimeNow+0x3c>)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80054d8:	68fb      	ldr	r3, [r7, #12]
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3710      	adds	r7, #16
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	20000e8c 	.word	0x20000e8c

080054e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80054f6:	2300      	movs	r3, #0
 80054f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005506:	68ba      	ldr	r2, [r7, #8]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	429a      	cmp	r2, r3
 800550c:	d812      	bhi.n	8005534 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	1ad2      	subs	r2, r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	429a      	cmp	r2, r3
 800551a:	d302      	bcc.n	8005522 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800551c:	2301      	movs	r3, #1
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	e01b      	b.n	800555a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005522:	4b10      	ldr	r3, [pc, #64]	@ (8005564 <prvInsertTimerInActiveList+0x7c>)
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	3304      	adds	r3, #4
 800552a:	4619      	mov	r1, r3
 800552c:	4610      	mov	r0, r2
 800552e:	f7fe f9e6 	bl	80038fe <vListInsert>
 8005532:	e012      	b.n	800555a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	429a      	cmp	r2, r3
 800553a:	d206      	bcs.n	800554a <prvInsertTimerInActiveList+0x62>
 800553c:	68ba      	ldr	r2, [r7, #8]
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	429a      	cmp	r2, r3
 8005542:	d302      	bcc.n	800554a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005544:	2301      	movs	r3, #1
 8005546:	617b      	str	r3, [r7, #20]
 8005548:	e007      	b.n	800555a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800554a:	4b07      	ldr	r3, [pc, #28]	@ (8005568 <prvInsertTimerInActiveList+0x80>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	3304      	adds	r3, #4
 8005552:	4619      	mov	r1, r3
 8005554:	4610      	mov	r0, r2
 8005556:	f7fe f9d2 	bl	80038fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 800555a:	697b      	ldr	r3, [r7, #20]
}
 800555c:	4618      	mov	r0, r3
 800555e:	3718      	adds	r7, #24
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	20000e80 	.word	0x20000e80
 8005568:	20000e7c 	.word	0x20000e7c

0800556c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b08e      	sub	sp, #56	@ 0x38
 8005570:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005572:	e0ce      	b.n	8005712 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	da19      	bge.n	80055ae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800557a:	1d3b      	adds	r3, r7, #4
 800557c:	3304      	adds	r3, #4
 800557e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10b      	bne.n	800559e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558a:	f383 8811 	msr	BASEPRI, r3
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	61fb      	str	r3, [r7, #28]
}
 8005598:	bf00      	nop
 800559a:	bf00      	nop
 800559c:	e7fd      	b.n	800559a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800559e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055a4:	6850      	ldr	r0, [r2, #4]
 80055a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055a8:	6892      	ldr	r2, [r2, #8]
 80055aa:	4611      	mov	r1, r2
 80055ac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f2c0 80ae 	blt.w	8005712 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80055ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d004      	beq.n	80055cc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80055c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c4:	3304      	adds	r3, #4
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7fe f9d2 	bl	8003970 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80055cc:	463b      	mov	r3, r7
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7ff ff6a 	bl	80054a8 <prvSampleTimeNow>
 80055d4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2b09      	cmp	r3, #9
 80055da:	f200 8097 	bhi.w	800570c <prvProcessReceivedCommands+0x1a0>
 80055de:	a201      	add	r2, pc, #4	@ (adr r2, 80055e4 <prvProcessReceivedCommands+0x78>)
 80055e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055e4:	0800560d 	.word	0x0800560d
 80055e8:	0800560d 	.word	0x0800560d
 80055ec:	0800560d 	.word	0x0800560d
 80055f0:	08005683 	.word	0x08005683
 80055f4:	08005697 	.word	0x08005697
 80055f8:	080056e3 	.word	0x080056e3
 80055fc:	0800560d 	.word	0x0800560d
 8005600:	0800560d 	.word	0x0800560d
 8005604:	08005683 	.word	0x08005683
 8005608:	08005697 	.word	0x08005697
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800560c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005612:	f043 0301 	orr.w	r3, r3, #1
 8005616:	b2da      	uxtb	r2, r3
 8005618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800561a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	18d1      	adds	r1, r2, r3
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800562a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800562c:	f7ff ff5c 	bl	80054e8 <prvInsertTimerInActiveList>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d06c      	beq.n	8005710 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005638:	6a1b      	ldr	r3, [r3, #32]
 800563a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800563c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800563e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005640:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005644:	f003 0304 	and.w	r3, r3, #4
 8005648:	2b00      	cmp	r3, #0
 800564a:	d061      	beq.n	8005710 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	441a      	add	r2, r3
 8005654:	2300      	movs	r3, #0
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	2300      	movs	r3, #0
 800565a:	2100      	movs	r1, #0
 800565c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800565e:	f7ff fe01 	bl	8005264 <xTimerGenericCommand>
 8005662:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005664:	6a3b      	ldr	r3, [r7, #32]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d152      	bne.n	8005710 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800566a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800566e:	f383 8811 	msr	BASEPRI, r3
 8005672:	f3bf 8f6f 	isb	sy
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	61bb      	str	r3, [r7, #24]
}
 800567c:	bf00      	nop
 800567e:	bf00      	nop
 8005680:	e7fd      	b.n	800567e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005688:	f023 0301 	bic.w	r3, r3, #1
 800568c:	b2da      	uxtb	r2, r3
 800568e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005690:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005694:	e03d      	b.n	8005712 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005698:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800569c:	f043 0301 	orr.w	r3, r3, #1
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80056ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d10b      	bne.n	80056ce <prvProcessReceivedCommands+0x162>
	__asm volatile
 80056b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ba:	f383 8811 	msr	BASEPRI, r3
 80056be:	f3bf 8f6f 	isb	sy
 80056c2:	f3bf 8f4f 	dsb	sy
 80056c6:	617b      	str	r3, [r7, #20]
}
 80056c8:	bf00      	nop
 80056ca:	bf00      	nop
 80056cc:	e7fd      	b.n	80056ca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80056ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d0:	699a      	ldr	r2, [r3, #24]
 80056d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d4:	18d1      	adds	r1, r2, r3
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056dc:	f7ff ff04 	bl	80054e8 <prvInsertTimerInActiveList>
					break;
 80056e0:	e017      	b.n	8005712 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80056e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d103      	bne.n	80056f8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80056f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056f2:	f000 fbe9 	bl	8005ec8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80056f6:	e00c      	b.n	8005712 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80056f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80056fe:	f023 0301 	bic.w	r3, r3, #1
 8005702:	b2da      	uxtb	r2, r3
 8005704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005706:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800570a:	e002      	b.n	8005712 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800570c:	bf00      	nop
 800570e:	e000      	b.n	8005712 <prvProcessReceivedCommands+0x1a6>
					break;
 8005710:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005712:	4b08      	ldr	r3, [pc, #32]	@ (8005734 <prvProcessReceivedCommands+0x1c8>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	1d39      	adds	r1, r7, #4
 8005718:	2200      	movs	r2, #0
 800571a:	4618      	mov	r0, r3
 800571c:	f7fe fbfc 	bl	8003f18 <xQueueReceive>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	f47f af26 	bne.w	8005574 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005728:	bf00      	nop
 800572a:	bf00      	nop
 800572c:	3730      	adds	r7, #48	@ 0x30
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	20000e84 	.word	0x20000e84

08005738 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800573e:	e049      	b.n	80057d4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005740:	4b2e      	ldr	r3, [pc, #184]	@ (80057fc <prvSwitchTimerLists+0xc4>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800574a:	4b2c      	ldr	r3, [pc, #176]	@ (80057fc <prvSwitchTimerLists+0xc4>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	3304      	adds	r3, #4
 8005758:	4618      	mov	r0, r3
 800575a:	f7fe f909 	bl	8003970 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d02f      	beq.n	80057d4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	699b      	ldr	r3, [r3, #24]
 8005778:	693a      	ldr	r2, [r7, #16]
 800577a:	4413      	add	r3, r2
 800577c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	429a      	cmp	r2, r3
 8005784:	d90e      	bls.n	80057a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005792:	4b1a      	ldr	r3, [pc, #104]	@ (80057fc <prvSwitchTimerLists+0xc4>)
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	3304      	adds	r3, #4
 800579a:	4619      	mov	r1, r3
 800579c:	4610      	mov	r0, r2
 800579e:	f7fe f8ae 	bl	80038fe <vListInsert>
 80057a2:	e017      	b.n	80057d4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80057a4:	2300      	movs	r3, #0
 80057a6:	9300      	str	r3, [sp, #0]
 80057a8:	2300      	movs	r3, #0
 80057aa:	693a      	ldr	r2, [r7, #16]
 80057ac:	2100      	movs	r1, #0
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f7ff fd58 	bl	8005264 <xTimerGenericCommand>
 80057b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d10b      	bne.n	80057d4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80057bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c0:	f383 8811 	msr	BASEPRI, r3
 80057c4:	f3bf 8f6f 	isb	sy
 80057c8:	f3bf 8f4f 	dsb	sy
 80057cc:	603b      	str	r3, [r7, #0]
}
 80057ce:	bf00      	nop
 80057d0:	bf00      	nop
 80057d2:	e7fd      	b.n	80057d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80057d4:	4b09      	ldr	r3, [pc, #36]	@ (80057fc <prvSwitchTimerLists+0xc4>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1b0      	bne.n	8005740 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80057de:	4b07      	ldr	r3, [pc, #28]	@ (80057fc <prvSwitchTimerLists+0xc4>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80057e4:	4b06      	ldr	r3, [pc, #24]	@ (8005800 <prvSwitchTimerLists+0xc8>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a04      	ldr	r2, [pc, #16]	@ (80057fc <prvSwitchTimerLists+0xc4>)
 80057ea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80057ec:	4a04      	ldr	r2, [pc, #16]	@ (8005800 <prvSwitchTimerLists+0xc8>)
 80057ee:	697b      	ldr	r3, [r7, #20]
 80057f0:	6013      	str	r3, [r2, #0]
}
 80057f2:	bf00      	nop
 80057f4:	3718      	adds	r7, #24
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	20000e7c 	.word	0x20000e7c
 8005800:	20000e80 	.word	0x20000e80

08005804 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800580a:	f000 f96d 	bl	8005ae8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800580e:	4b15      	ldr	r3, [pc, #84]	@ (8005864 <prvCheckForValidListAndQueue+0x60>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d120      	bne.n	8005858 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005816:	4814      	ldr	r0, [pc, #80]	@ (8005868 <prvCheckForValidListAndQueue+0x64>)
 8005818:	f7fe f820 	bl	800385c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800581c:	4813      	ldr	r0, [pc, #76]	@ (800586c <prvCheckForValidListAndQueue+0x68>)
 800581e:	f7fe f81d 	bl	800385c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005822:	4b13      	ldr	r3, [pc, #76]	@ (8005870 <prvCheckForValidListAndQueue+0x6c>)
 8005824:	4a10      	ldr	r2, [pc, #64]	@ (8005868 <prvCheckForValidListAndQueue+0x64>)
 8005826:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005828:	4b12      	ldr	r3, [pc, #72]	@ (8005874 <prvCheckForValidListAndQueue+0x70>)
 800582a:	4a10      	ldr	r2, [pc, #64]	@ (800586c <prvCheckForValidListAndQueue+0x68>)
 800582c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800582e:	2300      	movs	r3, #0
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	4b11      	ldr	r3, [pc, #68]	@ (8005878 <prvCheckForValidListAndQueue+0x74>)
 8005834:	4a11      	ldr	r2, [pc, #68]	@ (800587c <prvCheckForValidListAndQueue+0x78>)
 8005836:	2110      	movs	r1, #16
 8005838:	200a      	movs	r0, #10
 800583a:	f7fe f92d 	bl	8003a98 <xQueueGenericCreateStatic>
 800583e:	4603      	mov	r3, r0
 8005840:	4a08      	ldr	r2, [pc, #32]	@ (8005864 <prvCheckForValidListAndQueue+0x60>)
 8005842:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005844:	4b07      	ldr	r3, [pc, #28]	@ (8005864 <prvCheckForValidListAndQueue+0x60>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d005      	beq.n	8005858 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800584c:	4b05      	ldr	r3, [pc, #20]	@ (8005864 <prvCheckForValidListAndQueue+0x60>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	490b      	ldr	r1, [pc, #44]	@ (8005880 <prvCheckForValidListAndQueue+0x7c>)
 8005852:	4618      	mov	r0, r3
 8005854:	f7fe fd52 	bl	80042fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005858:	f000 f978 	bl	8005b4c <vPortExitCritical>
}
 800585c:	bf00      	nop
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	20000e84 	.word	0x20000e84
 8005868:	20000e54 	.word	0x20000e54
 800586c:	20000e68 	.word	0x20000e68
 8005870:	20000e7c 	.word	0x20000e7c
 8005874:	20000e80 	.word	0x20000e80
 8005878:	20000f30 	.word	0x20000f30
 800587c:	20000e90 	.word	0x20000e90
 8005880:	080075f0 	.word	0x080075f0

08005884 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005884:	b480      	push	{r7}
 8005886:	b085      	sub	sp, #20
 8005888:	af00      	add	r7, sp, #0
 800588a:	60f8      	str	r0, [r7, #12]
 800588c:	60b9      	str	r1, [r7, #8]
 800588e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	3b04      	subs	r3, #4
 8005894:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800589c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	3b04      	subs	r3, #4
 80058a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	f023 0201 	bic.w	r2, r3, #1
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	3b04      	subs	r3, #4
 80058b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80058b4:	4a0c      	ldr	r2, [pc, #48]	@ (80058e8 <pxPortInitialiseStack+0x64>)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	3b14      	subs	r3, #20
 80058be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	3b04      	subs	r3, #4
 80058ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f06f 0202 	mvn.w	r2, #2
 80058d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	3b20      	subs	r3, #32
 80058d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80058da:	68fb      	ldr	r3, [r7, #12]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3714      	adds	r7, #20
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr
 80058e8:	080058ed 	.word	0x080058ed

080058ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80058f2:	2300      	movs	r3, #0
 80058f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80058f6:	4b13      	ldr	r3, [pc, #76]	@ (8005944 <prvTaskExitError+0x58>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058fe:	d00b      	beq.n	8005918 <prvTaskExitError+0x2c>
	__asm volatile
 8005900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005904:	f383 8811 	msr	BASEPRI, r3
 8005908:	f3bf 8f6f 	isb	sy
 800590c:	f3bf 8f4f 	dsb	sy
 8005910:	60fb      	str	r3, [r7, #12]
}
 8005912:	bf00      	nop
 8005914:	bf00      	nop
 8005916:	e7fd      	b.n	8005914 <prvTaskExitError+0x28>
	__asm volatile
 8005918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591c:	f383 8811 	msr	BASEPRI, r3
 8005920:	f3bf 8f6f 	isb	sy
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	60bb      	str	r3, [r7, #8]
}
 800592a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800592c:	bf00      	nop
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d0fc      	beq.n	800592e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005934:	bf00      	nop
 8005936:	bf00      	nop
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	2000002c 	.word	0x2000002c
	...

08005950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005950:	4b07      	ldr	r3, [pc, #28]	@ (8005970 <pxCurrentTCBConst2>)
 8005952:	6819      	ldr	r1, [r3, #0]
 8005954:	6808      	ldr	r0, [r1, #0]
 8005956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800595a:	f380 8809 	msr	PSP, r0
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	f04f 0000 	mov.w	r0, #0
 8005966:	f380 8811 	msr	BASEPRI, r0
 800596a:	4770      	bx	lr
 800596c:	f3af 8000 	nop.w

08005970 <pxCurrentTCBConst2>:
 8005970:	20000954 	.word	0x20000954
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005974:	bf00      	nop
 8005976:	bf00      	nop

08005978 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005978:	4808      	ldr	r0, [pc, #32]	@ (800599c <prvPortStartFirstTask+0x24>)
 800597a:	6800      	ldr	r0, [r0, #0]
 800597c:	6800      	ldr	r0, [r0, #0]
 800597e:	f380 8808 	msr	MSP, r0
 8005982:	f04f 0000 	mov.w	r0, #0
 8005986:	f380 8814 	msr	CONTROL, r0
 800598a:	b662      	cpsie	i
 800598c:	b661      	cpsie	f
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	f3bf 8f6f 	isb	sy
 8005996:	df00      	svc	0
 8005998:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800599a:	bf00      	nop
 800599c:	e000ed08 	.word	0xe000ed08

080059a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b086      	sub	sp, #24
 80059a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80059a6:	4b47      	ldr	r3, [pc, #284]	@ (8005ac4 <xPortStartScheduler+0x124>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a47      	ldr	r2, [pc, #284]	@ (8005ac8 <xPortStartScheduler+0x128>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d10b      	bne.n	80059c8 <xPortStartScheduler+0x28>
	__asm volatile
 80059b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b4:	f383 8811 	msr	BASEPRI, r3
 80059b8:	f3bf 8f6f 	isb	sy
 80059bc:	f3bf 8f4f 	dsb	sy
 80059c0:	60fb      	str	r3, [r7, #12]
}
 80059c2:	bf00      	nop
 80059c4:	bf00      	nop
 80059c6:	e7fd      	b.n	80059c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80059c8:	4b3e      	ldr	r3, [pc, #248]	@ (8005ac4 <xPortStartScheduler+0x124>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a3f      	ldr	r2, [pc, #252]	@ (8005acc <xPortStartScheduler+0x12c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d10b      	bne.n	80059ea <xPortStartScheduler+0x4a>
	__asm volatile
 80059d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d6:	f383 8811 	msr	BASEPRI, r3
 80059da:	f3bf 8f6f 	isb	sy
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	613b      	str	r3, [r7, #16]
}
 80059e4:	bf00      	nop
 80059e6:	bf00      	nop
 80059e8:	e7fd      	b.n	80059e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80059ea:	4b39      	ldr	r3, [pc, #228]	@ (8005ad0 <xPortStartScheduler+0x130>)
 80059ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	22ff      	movs	r2, #255	@ 0xff
 80059fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a04:	78fb      	ldrb	r3, [r7, #3]
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	4b31      	ldr	r3, [pc, #196]	@ (8005ad4 <xPortStartScheduler+0x134>)
 8005a10:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005a12:	4b31      	ldr	r3, [pc, #196]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a14:	2207      	movs	r2, #7
 8005a16:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a18:	e009      	b.n	8005a2e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	4a2d      	ldr	r2, [pc, #180]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a22:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005a24:	78fb      	ldrb	r3, [r7, #3]
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a2e:	78fb      	ldrb	r3, [r7, #3]
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a36:	2b80      	cmp	r3, #128	@ 0x80
 8005a38:	d0ef      	beq.n	8005a1a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005a3a:	4b27      	ldr	r3, [pc, #156]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f1c3 0307 	rsb	r3, r3, #7
 8005a42:	2b04      	cmp	r3, #4
 8005a44:	d00b      	beq.n	8005a5e <xPortStartScheduler+0xbe>
	__asm volatile
 8005a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a4a:	f383 8811 	msr	BASEPRI, r3
 8005a4e:	f3bf 8f6f 	isb	sy
 8005a52:	f3bf 8f4f 	dsb	sy
 8005a56:	60bb      	str	r3, [r7, #8]
}
 8005a58:	bf00      	nop
 8005a5a:	bf00      	nop
 8005a5c:	e7fd      	b.n	8005a5a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	021b      	lsls	r3, r3, #8
 8005a64:	4a1c      	ldr	r2, [pc, #112]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005a68:	4b1b      	ldr	r3, [pc, #108]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005a70:	4a19      	ldr	r2, [pc, #100]	@ (8005ad8 <xPortStartScheduler+0x138>)
 8005a72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	b2da      	uxtb	r2, r3
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005a7c:	4b17      	ldr	r3, [pc, #92]	@ (8005adc <xPortStartScheduler+0x13c>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a16      	ldr	r2, [pc, #88]	@ (8005adc <xPortStartScheduler+0x13c>)
 8005a82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005a86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a88:	4b14      	ldr	r3, [pc, #80]	@ (8005adc <xPortStartScheduler+0x13c>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a13      	ldr	r2, [pc, #76]	@ (8005adc <xPortStartScheduler+0x13c>)
 8005a8e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005a92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a94:	f000 f8da 	bl	8005c4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a98:	4b11      	ldr	r3, [pc, #68]	@ (8005ae0 <xPortStartScheduler+0x140>)
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005a9e:	f000 f8f9 	bl	8005c94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005aa2:	4b10      	ldr	r3, [pc, #64]	@ (8005ae4 <xPortStartScheduler+0x144>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a0f      	ldr	r2, [pc, #60]	@ (8005ae4 <xPortStartScheduler+0x144>)
 8005aa8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005aac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005aae:	f7ff ff63 	bl	8005978 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ab2:	f7ff f83b 	bl	8004b2c <vTaskSwitchContext>
	prvTaskExitError();
 8005ab6:	f7ff ff19 	bl	80058ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3718      	adds	r7, #24
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	e000ed00 	.word	0xe000ed00
 8005ac8:	410fc271 	.word	0x410fc271
 8005acc:	410fc270 	.word	0x410fc270
 8005ad0:	e000e400 	.word	0xe000e400
 8005ad4:	20000f80 	.word	0x20000f80
 8005ad8:	20000f84 	.word	0x20000f84
 8005adc:	e000ed20 	.word	0xe000ed20
 8005ae0:	2000002c 	.word	0x2000002c
 8005ae4:	e000ef34 	.word	0xe000ef34

08005ae8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
	__asm volatile
 8005aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af2:	f383 8811 	msr	BASEPRI, r3
 8005af6:	f3bf 8f6f 	isb	sy
 8005afa:	f3bf 8f4f 	dsb	sy
 8005afe:	607b      	str	r3, [r7, #4]
}
 8005b00:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005b02:	4b10      	ldr	r3, [pc, #64]	@ (8005b44 <vPortEnterCritical+0x5c>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	3301      	adds	r3, #1
 8005b08:	4a0e      	ldr	r2, [pc, #56]	@ (8005b44 <vPortEnterCritical+0x5c>)
 8005b0a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8005b44 <vPortEnterCritical+0x5c>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d110      	bne.n	8005b36 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005b14:	4b0c      	ldr	r3, [pc, #48]	@ (8005b48 <vPortEnterCritical+0x60>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00b      	beq.n	8005b36 <vPortEnterCritical+0x4e>
	__asm volatile
 8005b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b22:	f383 8811 	msr	BASEPRI, r3
 8005b26:	f3bf 8f6f 	isb	sy
 8005b2a:	f3bf 8f4f 	dsb	sy
 8005b2e:	603b      	str	r3, [r7, #0]
}
 8005b30:	bf00      	nop
 8005b32:	bf00      	nop
 8005b34:	e7fd      	b.n	8005b32 <vPortEnterCritical+0x4a>
	}
}
 8005b36:	bf00      	nop
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	2000002c 	.word	0x2000002c
 8005b48:	e000ed04 	.word	0xe000ed04

08005b4c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b083      	sub	sp, #12
 8005b50:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005b52:	4b12      	ldr	r3, [pc, #72]	@ (8005b9c <vPortExitCritical+0x50>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d10b      	bne.n	8005b72 <vPortExitCritical+0x26>
	__asm volatile
 8005b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b5e:	f383 8811 	msr	BASEPRI, r3
 8005b62:	f3bf 8f6f 	isb	sy
 8005b66:	f3bf 8f4f 	dsb	sy
 8005b6a:	607b      	str	r3, [r7, #4]
}
 8005b6c:	bf00      	nop
 8005b6e:	bf00      	nop
 8005b70:	e7fd      	b.n	8005b6e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005b72:	4b0a      	ldr	r3, [pc, #40]	@ (8005b9c <vPortExitCritical+0x50>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3b01      	subs	r3, #1
 8005b78:	4a08      	ldr	r2, [pc, #32]	@ (8005b9c <vPortExitCritical+0x50>)
 8005b7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005b7c:	4b07      	ldr	r3, [pc, #28]	@ (8005b9c <vPortExitCritical+0x50>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d105      	bne.n	8005b90 <vPortExitCritical+0x44>
 8005b84:	2300      	movs	r3, #0
 8005b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	f383 8811 	msr	BASEPRI, r3
}
 8005b8e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	2000002c 	.word	0x2000002c

08005ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005ba0:	f3ef 8009 	mrs	r0, PSP
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	4b15      	ldr	r3, [pc, #84]	@ (8005c00 <pxCurrentTCBConst>)
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	f01e 0f10 	tst.w	lr, #16
 8005bb0:	bf08      	it	eq
 8005bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bba:	6010      	str	r0, [r2, #0]
 8005bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005bc0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005bc4:	f380 8811 	msr	BASEPRI, r0
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	f3bf 8f6f 	isb	sy
 8005bd0:	f7fe ffac 	bl	8004b2c <vTaskSwitchContext>
 8005bd4:	f04f 0000 	mov.w	r0, #0
 8005bd8:	f380 8811 	msr	BASEPRI, r0
 8005bdc:	bc09      	pop	{r0, r3}
 8005bde:	6819      	ldr	r1, [r3, #0]
 8005be0:	6808      	ldr	r0, [r1, #0]
 8005be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be6:	f01e 0f10 	tst.w	lr, #16
 8005bea:	bf08      	it	eq
 8005bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005bf0:	f380 8809 	msr	PSP, r0
 8005bf4:	f3bf 8f6f 	isb	sy
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	f3af 8000 	nop.w

08005c00 <pxCurrentTCBConst>:
 8005c00:	20000954 	.word	0x20000954
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005c04:	bf00      	nop
 8005c06:	bf00      	nop

08005c08 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c12:	f383 8811 	msr	BASEPRI, r3
 8005c16:	f3bf 8f6f 	isb	sy
 8005c1a:	f3bf 8f4f 	dsb	sy
 8005c1e:	607b      	str	r3, [r7, #4]
}
 8005c20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005c22:	f7fe fec9 	bl	80049b8 <xTaskIncrementTick>
 8005c26:	4603      	mov	r3, r0
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005c2c:	4b06      	ldr	r3, [pc, #24]	@ (8005c48 <xPortSysTickHandler+0x40>)
 8005c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	2300      	movs	r3, #0
 8005c36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	f383 8811 	msr	BASEPRI, r3
}
 8005c3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005c40:	bf00      	nop
 8005c42:	3708      	adds	r7, #8
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	e000ed04 	.word	0xe000ed04

08005c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005c50:	4b0b      	ldr	r3, [pc, #44]	@ (8005c80 <vPortSetupTimerInterrupt+0x34>)
 8005c52:	2200      	movs	r2, #0
 8005c54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005c56:	4b0b      	ldr	r3, [pc, #44]	@ (8005c84 <vPortSetupTimerInterrupt+0x38>)
 8005c58:	2200      	movs	r2, #0
 8005c5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005c88 <vPortSetupTimerInterrupt+0x3c>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a0a      	ldr	r2, [pc, #40]	@ (8005c8c <vPortSetupTimerInterrupt+0x40>)
 8005c62:	fba2 2303 	umull	r2, r3, r2, r3
 8005c66:	099b      	lsrs	r3, r3, #6
 8005c68:	4a09      	ldr	r2, [pc, #36]	@ (8005c90 <vPortSetupTimerInterrupt+0x44>)
 8005c6a:	3b01      	subs	r3, #1
 8005c6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005c6e:	4b04      	ldr	r3, [pc, #16]	@ (8005c80 <vPortSetupTimerInterrupt+0x34>)
 8005c70:	2207      	movs	r2, #7
 8005c72:	601a      	str	r2, [r3, #0]
}
 8005c74:	bf00      	nop
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	e000e010 	.word	0xe000e010
 8005c84:	e000e018 	.word	0xe000e018
 8005c88:	20000020 	.word	0x20000020
 8005c8c:	10624dd3 	.word	0x10624dd3
 8005c90:	e000e014 	.word	0xe000e014

08005c94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005c94:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005ca4 <vPortEnableVFP+0x10>
 8005c98:	6801      	ldr	r1, [r0, #0]
 8005c9a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005c9e:	6001      	str	r1, [r0, #0]
 8005ca0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005ca2:	bf00      	nop
 8005ca4:	e000ed88 	.word	0xe000ed88

08005ca8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005cae:	f3ef 8305 	mrs	r3, IPSR
 8005cb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2b0f      	cmp	r3, #15
 8005cb8:	d915      	bls.n	8005ce6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005cba:	4a18      	ldr	r2, [pc, #96]	@ (8005d1c <vPortValidateInterruptPriority+0x74>)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	4413      	add	r3, r2
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005cc4:	4b16      	ldr	r3, [pc, #88]	@ (8005d20 <vPortValidateInterruptPriority+0x78>)
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	7afa      	ldrb	r2, [r7, #11]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d20b      	bcs.n	8005ce6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd2:	f383 8811 	msr	BASEPRI, r3
 8005cd6:	f3bf 8f6f 	isb	sy
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	607b      	str	r3, [r7, #4]
}
 8005ce0:	bf00      	nop
 8005ce2:	bf00      	nop
 8005ce4:	e7fd      	b.n	8005ce2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8005d24 <vPortValidateInterruptPriority+0x7c>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005cee:	4b0e      	ldr	r3, [pc, #56]	@ (8005d28 <vPortValidateInterruptPriority+0x80>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d90b      	bls.n	8005d0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfa:	f383 8811 	msr	BASEPRI, r3
 8005cfe:	f3bf 8f6f 	isb	sy
 8005d02:	f3bf 8f4f 	dsb	sy
 8005d06:	603b      	str	r3, [r7, #0]
}
 8005d08:	bf00      	nop
 8005d0a:	bf00      	nop
 8005d0c:	e7fd      	b.n	8005d0a <vPortValidateInterruptPriority+0x62>
	}
 8005d0e:	bf00      	nop
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	e000e3f0 	.word	0xe000e3f0
 8005d20:	20000f80 	.word	0x20000f80
 8005d24:	e000ed0c 	.word	0xe000ed0c
 8005d28:	20000f84 	.word	0x20000f84

08005d2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08a      	sub	sp, #40	@ 0x28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005d34:	2300      	movs	r3, #0
 8005d36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005d38:	f7fe fd82 	bl	8004840 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005d3c:	4b5c      	ldr	r3, [pc, #368]	@ (8005eb0 <pvPortMalloc+0x184>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d101      	bne.n	8005d48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005d44:	f000 f924 	bl	8005f90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005d48:	4b5a      	ldr	r3, [pc, #360]	@ (8005eb4 <pvPortMalloc+0x188>)
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4013      	ands	r3, r2
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f040 8095 	bne.w	8005e80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d01e      	beq.n	8005d9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005d5c:	2208      	movs	r2, #8
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4413      	add	r3, r2
 8005d62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f003 0307 	and.w	r3, r3, #7
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d015      	beq.n	8005d9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f023 0307 	bic.w	r3, r3, #7
 8005d74:	3308      	adds	r3, #8
 8005d76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f003 0307 	and.w	r3, r3, #7
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00b      	beq.n	8005d9a <pvPortMalloc+0x6e>
	__asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	617b      	str	r3, [r7, #20]
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	e7fd      	b.n	8005d96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d06f      	beq.n	8005e80 <pvPortMalloc+0x154>
 8005da0:	4b45      	ldr	r3, [pc, #276]	@ (8005eb8 <pvPortMalloc+0x18c>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d86a      	bhi.n	8005e80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005daa:	4b44      	ldr	r3, [pc, #272]	@ (8005ebc <pvPortMalloc+0x190>)
 8005dac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005dae:	4b43      	ldr	r3, [pc, #268]	@ (8005ebc <pvPortMalloc+0x190>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005db4:	e004      	b.n	8005dc0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc2:	685b      	ldr	r3, [r3, #4]
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d903      	bls.n	8005dd2 <pvPortMalloc+0xa6>
 8005dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1f1      	bne.n	8005db6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005dd2:	4b37      	ldr	r3, [pc, #220]	@ (8005eb0 <pvPortMalloc+0x184>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d051      	beq.n	8005e80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2208      	movs	r2, #8
 8005de2:	4413      	add	r3, r2
 8005de4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df0:	685a      	ldr	r2, [r3, #4]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	1ad2      	subs	r2, r2, r3
 8005df6:	2308      	movs	r3, #8
 8005df8:	005b      	lsls	r3, r3, #1
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d920      	bls.n	8005e40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	4413      	add	r3, r2
 8005e04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	f003 0307 	and.w	r3, r3, #7
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d00b      	beq.n	8005e28 <pvPortMalloc+0xfc>
	__asm volatile
 8005e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e14:	f383 8811 	msr	BASEPRI, r3
 8005e18:	f3bf 8f6f 	isb	sy
 8005e1c:	f3bf 8f4f 	dsb	sy
 8005e20:	613b      	str	r3, [r7, #16]
}
 8005e22:	bf00      	nop
 8005e24:	bf00      	nop
 8005e26:	e7fd      	b.n	8005e24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	1ad2      	subs	r2, r2, r3
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005e3a:	69b8      	ldr	r0, [r7, #24]
 8005e3c:	f000 f90a 	bl	8006054 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005e40:	4b1d      	ldr	r3, [pc, #116]	@ (8005eb8 <pvPortMalloc+0x18c>)
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e46:	685b      	ldr	r3, [r3, #4]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	4a1b      	ldr	r2, [pc, #108]	@ (8005eb8 <pvPortMalloc+0x18c>)
 8005e4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8005eb8 <pvPortMalloc+0x18c>)
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	4b1b      	ldr	r3, [pc, #108]	@ (8005ec0 <pvPortMalloc+0x194>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d203      	bcs.n	8005e62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005e5a:	4b17      	ldr	r3, [pc, #92]	@ (8005eb8 <pvPortMalloc+0x18c>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a18      	ldr	r2, [pc, #96]	@ (8005ec0 <pvPortMalloc+0x194>)
 8005e60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e64:	685a      	ldr	r2, [r3, #4]
 8005e66:	4b13      	ldr	r3, [pc, #76]	@ (8005eb4 <pvPortMalloc+0x188>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e72:	2200      	movs	r2, #0
 8005e74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005e76:	4b13      	ldr	r3, [pc, #76]	@ (8005ec4 <pvPortMalloc+0x198>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	4a11      	ldr	r2, [pc, #68]	@ (8005ec4 <pvPortMalloc+0x198>)
 8005e7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005e80:	f7fe fcec 	bl	800485c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	f003 0307 	and.w	r3, r3, #7
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00b      	beq.n	8005ea6 <pvPortMalloc+0x17a>
	__asm volatile
 8005e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	60fb      	str	r3, [r7, #12]
}
 8005ea0:	bf00      	nop
 8005ea2:	bf00      	nop
 8005ea4:	e7fd      	b.n	8005ea2 <pvPortMalloc+0x176>
	return pvReturn;
 8005ea6:	69fb      	ldr	r3, [r7, #28]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3728      	adds	r7, #40	@ 0x28
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	20004b90 	.word	0x20004b90
 8005eb4:	20004ba4 	.word	0x20004ba4
 8005eb8:	20004b94 	.word	0x20004b94
 8005ebc:	20004b88 	.word	0x20004b88
 8005ec0:	20004b98 	.word	0x20004b98
 8005ec4:	20004b9c 	.word	0x20004b9c

08005ec8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b086      	sub	sp, #24
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d04f      	beq.n	8005f7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005eda:	2308      	movs	r3, #8
 8005edc:	425b      	negs	r3, r3
 8005ede:	697a      	ldr	r2, [r7, #20]
 8005ee0:	4413      	add	r3, r2
 8005ee2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	685a      	ldr	r2, [r3, #4]
 8005eec:	4b25      	ldr	r3, [pc, #148]	@ (8005f84 <vPortFree+0xbc>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d10b      	bne.n	8005f0e <vPortFree+0x46>
	__asm volatile
 8005ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efa:	f383 8811 	msr	BASEPRI, r3
 8005efe:	f3bf 8f6f 	isb	sy
 8005f02:	f3bf 8f4f 	dsb	sy
 8005f06:	60fb      	str	r3, [r7, #12]
}
 8005f08:	bf00      	nop
 8005f0a:	bf00      	nop
 8005f0c:	e7fd      	b.n	8005f0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d00b      	beq.n	8005f2e <vPortFree+0x66>
	__asm volatile
 8005f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	60bb      	str	r3, [r7, #8]
}
 8005f28:	bf00      	nop
 8005f2a:	bf00      	nop
 8005f2c:	e7fd      	b.n	8005f2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	685a      	ldr	r2, [r3, #4]
 8005f32:	4b14      	ldr	r3, [pc, #80]	@ (8005f84 <vPortFree+0xbc>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4013      	ands	r3, r2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01e      	beq.n	8005f7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d11a      	bne.n	8005f7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	685a      	ldr	r2, [r3, #4]
 8005f48:	4b0e      	ldr	r3, [pc, #56]	@ (8005f84 <vPortFree+0xbc>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	43db      	mvns	r3, r3
 8005f4e:	401a      	ands	r2, r3
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005f54:	f7fe fc74 	bl	8004840 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f88 <vPortFree+0xc0>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4413      	add	r3, r2
 8005f62:	4a09      	ldr	r2, [pc, #36]	@ (8005f88 <vPortFree+0xc0>)
 8005f64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005f66:	6938      	ldr	r0, [r7, #16]
 8005f68:	f000 f874 	bl	8006054 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005f6c:	4b07      	ldr	r3, [pc, #28]	@ (8005f8c <vPortFree+0xc4>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	3301      	adds	r3, #1
 8005f72:	4a06      	ldr	r2, [pc, #24]	@ (8005f8c <vPortFree+0xc4>)
 8005f74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005f76:	f7fe fc71 	bl	800485c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005f7a:	bf00      	nop
 8005f7c:	3718      	adds	r7, #24
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	20004ba4 	.word	0x20004ba4
 8005f88:	20004b94 	.word	0x20004b94
 8005f8c:	20004ba0 	.word	0x20004ba0

08005f90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005f9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005f9c:	4b27      	ldr	r3, [pc, #156]	@ (800603c <prvHeapInit+0xac>)
 8005f9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f003 0307 	and.w	r3, r3, #7
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00c      	beq.n	8005fc4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	3307      	adds	r3, #7
 8005fae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f023 0307 	bic.w	r3, r3, #7
 8005fb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005fb8:	68ba      	ldr	r2, [r7, #8]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	4a1f      	ldr	r2, [pc, #124]	@ (800603c <prvHeapInit+0xac>)
 8005fc0:	4413      	add	r3, r2
 8005fc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8006040 <prvHeapInit+0xb0>)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005fce:	4b1c      	ldr	r3, [pc, #112]	@ (8006040 <prvHeapInit+0xb0>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68ba      	ldr	r2, [r7, #8]
 8005fd8:	4413      	add	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005fdc:	2208      	movs	r2, #8
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	1a9b      	subs	r3, r3, r2
 8005fe2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f023 0307 	bic.w	r3, r3, #7
 8005fea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4a15      	ldr	r2, [pc, #84]	@ (8006044 <prvHeapInit+0xb4>)
 8005ff0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005ff2:	4b14      	ldr	r3, [pc, #80]	@ (8006044 <prvHeapInit+0xb4>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ffa:	4b12      	ldr	r3, [pc, #72]	@ (8006044 <prvHeapInit+0xb4>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2200      	movs	r2, #0
 8006000:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	1ad2      	subs	r2, r2, r3
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006010:	4b0c      	ldr	r3, [pc, #48]	@ (8006044 <prvHeapInit+0xb4>)
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	4a0a      	ldr	r2, [pc, #40]	@ (8006048 <prvHeapInit+0xb8>)
 800601e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	4a09      	ldr	r2, [pc, #36]	@ (800604c <prvHeapInit+0xbc>)
 8006026:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006028:	4b09      	ldr	r3, [pc, #36]	@ (8006050 <prvHeapInit+0xc0>)
 800602a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800602e:	601a      	str	r2, [r3, #0]
}
 8006030:	bf00      	nop
 8006032:	3714      	adds	r7, #20
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr
 800603c:	20000f88 	.word	0x20000f88
 8006040:	20004b88 	.word	0x20004b88
 8006044:	20004b90 	.word	0x20004b90
 8006048:	20004b98 	.word	0x20004b98
 800604c:	20004b94 	.word	0x20004b94
 8006050:	20004ba4 	.word	0x20004ba4

08006054 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800605c:	4b28      	ldr	r3, [pc, #160]	@ (8006100 <prvInsertBlockIntoFreeList+0xac>)
 800605e:	60fb      	str	r3, [r7, #12]
 8006060:	e002      	b.n	8006068 <prvInsertBlockIntoFreeList+0x14>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	60fb      	str	r3, [r7, #12]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	429a      	cmp	r2, r3
 8006070:	d8f7      	bhi.n	8006062 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	68ba      	ldr	r2, [r7, #8]
 800607c:	4413      	add	r3, r2
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	429a      	cmp	r2, r3
 8006082:	d108      	bne.n	8006096 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	441a      	add	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	441a      	add	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d118      	bne.n	80060dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	4b15      	ldr	r3, [pc, #84]	@ (8006104 <prvInsertBlockIntoFreeList+0xb0>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d00d      	beq.n	80060d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	441a      	add	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	601a      	str	r2, [r3, #0]
 80060d0:	e008      	b.n	80060e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80060d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006104 <prvInsertBlockIntoFreeList+0xb0>)
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	601a      	str	r2, [r3, #0]
 80060da:	e003      	b.n	80060e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d002      	beq.n	80060f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060f2:	bf00      	nop
 80060f4:	3714      	adds	r7, #20
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	20004b88 	.word	0x20004b88
 8006104:	20004b90 	.word	0x20004b90

08006108 <sniprintf>:
 8006108:	b40c      	push	{r2, r3}
 800610a:	b530      	push	{r4, r5, lr}
 800610c:	4b18      	ldr	r3, [pc, #96]	@ (8006170 <sniprintf+0x68>)
 800610e:	1e0c      	subs	r4, r1, #0
 8006110:	681d      	ldr	r5, [r3, #0]
 8006112:	b09d      	sub	sp, #116	@ 0x74
 8006114:	da08      	bge.n	8006128 <sniprintf+0x20>
 8006116:	238b      	movs	r3, #139	@ 0x8b
 8006118:	602b      	str	r3, [r5, #0]
 800611a:	f04f 30ff 	mov.w	r0, #4294967295
 800611e:	b01d      	add	sp, #116	@ 0x74
 8006120:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006124:	b002      	add	sp, #8
 8006126:	4770      	bx	lr
 8006128:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800612c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006130:	f04f 0300 	mov.w	r3, #0
 8006134:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006136:	bf14      	ite	ne
 8006138:	f104 33ff 	addne.w	r3, r4, #4294967295
 800613c:	4623      	moveq	r3, r4
 800613e:	9304      	str	r3, [sp, #16]
 8006140:	9307      	str	r3, [sp, #28]
 8006142:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006146:	9002      	str	r0, [sp, #8]
 8006148:	9006      	str	r0, [sp, #24]
 800614a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800614e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006150:	ab21      	add	r3, sp, #132	@ 0x84
 8006152:	a902      	add	r1, sp, #8
 8006154:	4628      	mov	r0, r5
 8006156:	9301      	str	r3, [sp, #4]
 8006158:	f000 f9f6 	bl	8006548 <_svfiprintf_r>
 800615c:	1c43      	adds	r3, r0, #1
 800615e:	bfbc      	itt	lt
 8006160:	238b      	movlt	r3, #139	@ 0x8b
 8006162:	602b      	strlt	r3, [r5, #0]
 8006164:	2c00      	cmp	r4, #0
 8006166:	d0da      	beq.n	800611e <sniprintf+0x16>
 8006168:	9b02      	ldr	r3, [sp, #8]
 800616a:	2200      	movs	r2, #0
 800616c:	701a      	strb	r2, [r3, #0]
 800616e:	e7d6      	b.n	800611e <sniprintf+0x16>
 8006170:	20000030 	.word	0x20000030

08006174 <siscanf>:
 8006174:	b40e      	push	{r1, r2, r3}
 8006176:	b570      	push	{r4, r5, r6, lr}
 8006178:	b09d      	sub	sp, #116	@ 0x74
 800617a:	ac21      	add	r4, sp, #132	@ 0x84
 800617c:	2500      	movs	r5, #0
 800617e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006182:	f854 6b04 	ldr.w	r6, [r4], #4
 8006186:	f8ad 2014 	strh.w	r2, [sp, #20]
 800618a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800618c:	9002      	str	r0, [sp, #8]
 800618e:	9006      	str	r0, [sp, #24]
 8006190:	f7fa f826 	bl	80001e0 <strlen>
 8006194:	4b0b      	ldr	r3, [pc, #44]	@ (80061c4 <siscanf+0x50>)
 8006196:	9003      	str	r0, [sp, #12]
 8006198:	9007      	str	r0, [sp, #28]
 800619a:	480b      	ldr	r0, [pc, #44]	@ (80061c8 <siscanf+0x54>)
 800619c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800619e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80061a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80061a6:	4632      	mov	r2, r6
 80061a8:	4623      	mov	r3, r4
 80061aa:	a902      	add	r1, sp, #8
 80061ac:	6800      	ldr	r0, [r0, #0]
 80061ae:	950f      	str	r5, [sp, #60]	@ 0x3c
 80061b0:	9514      	str	r5, [sp, #80]	@ 0x50
 80061b2:	9401      	str	r4, [sp, #4]
 80061b4:	f000 fb1e 	bl	80067f4 <__ssvfiscanf_r>
 80061b8:	b01d      	add	sp, #116	@ 0x74
 80061ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80061be:	b003      	add	sp, #12
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	080061cd 	.word	0x080061cd
 80061c8:	20000030 	.word	0x20000030

080061cc <__seofread>:
 80061cc:	2000      	movs	r0, #0
 80061ce:	4770      	bx	lr

080061d0 <memset>:
 80061d0:	4402      	add	r2, r0
 80061d2:	4603      	mov	r3, r0
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d100      	bne.n	80061da <memset+0xa>
 80061d8:	4770      	bx	lr
 80061da:	f803 1b01 	strb.w	r1, [r3], #1
 80061de:	e7f9      	b.n	80061d4 <memset+0x4>

080061e0 <strncmp>:
 80061e0:	b510      	push	{r4, lr}
 80061e2:	b16a      	cbz	r2, 8006200 <strncmp+0x20>
 80061e4:	3901      	subs	r1, #1
 80061e6:	1884      	adds	r4, r0, r2
 80061e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061ec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80061f0:	429a      	cmp	r2, r3
 80061f2:	d103      	bne.n	80061fc <strncmp+0x1c>
 80061f4:	42a0      	cmp	r0, r4
 80061f6:	d001      	beq.n	80061fc <strncmp+0x1c>
 80061f8:	2a00      	cmp	r2, #0
 80061fa:	d1f5      	bne.n	80061e8 <strncmp+0x8>
 80061fc:	1ad0      	subs	r0, r2, r3
 80061fe:	bd10      	pop	{r4, pc}
 8006200:	4610      	mov	r0, r2
 8006202:	e7fc      	b.n	80061fe <strncmp+0x1e>

08006204 <strncpy>:
 8006204:	b510      	push	{r4, lr}
 8006206:	3901      	subs	r1, #1
 8006208:	4603      	mov	r3, r0
 800620a:	b132      	cbz	r2, 800621a <strncpy+0x16>
 800620c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006210:	f803 4b01 	strb.w	r4, [r3], #1
 8006214:	3a01      	subs	r2, #1
 8006216:	2c00      	cmp	r4, #0
 8006218:	d1f7      	bne.n	800620a <strncpy+0x6>
 800621a:	441a      	add	r2, r3
 800621c:	2100      	movs	r1, #0
 800621e:	4293      	cmp	r3, r2
 8006220:	d100      	bne.n	8006224 <strncpy+0x20>
 8006222:	bd10      	pop	{r4, pc}
 8006224:	f803 1b01 	strb.w	r1, [r3], #1
 8006228:	e7f9      	b.n	800621e <strncpy+0x1a>
	...

0800622c <__errno>:
 800622c:	4b01      	ldr	r3, [pc, #4]	@ (8006234 <__errno+0x8>)
 800622e:	6818      	ldr	r0, [r3, #0]
 8006230:	4770      	bx	lr
 8006232:	bf00      	nop
 8006234:	20000030 	.word	0x20000030

08006238 <__libc_init_array>:
 8006238:	b570      	push	{r4, r5, r6, lr}
 800623a:	4d0d      	ldr	r5, [pc, #52]	@ (8006270 <__libc_init_array+0x38>)
 800623c:	4c0d      	ldr	r4, [pc, #52]	@ (8006274 <__libc_init_array+0x3c>)
 800623e:	1b64      	subs	r4, r4, r5
 8006240:	10a4      	asrs	r4, r4, #2
 8006242:	2600      	movs	r6, #0
 8006244:	42a6      	cmp	r6, r4
 8006246:	d109      	bne.n	800625c <__libc_init_array+0x24>
 8006248:	4d0b      	ldr	r5, [pc, #44]	@ (8006278 <__libc_init_array+0x40>)
 800624a:	4c0c      	ldr	r4, [pc, #48]	@ (800627c <__libc_init_array+0x44>)
 800624c:	f001 f8e2 	bl	8007414 <_init>
 8006250:	1b64      	subs	r4, r4, r5
 8006252:	10a4      	asrs	r4, r4, #2
 8006254:	2600      	movs	r6, #0
 8006256:	42a6      	cmp	r6, r4
 8006258:	d105      	bne.n	8006266 <__libc_init_array+0x2e>
 800625a:	bd70      	pop	{r4, r5, r6, pc}
 800625c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006260:	4798      	blx	r3
 8006262:	3601      	adds	r6, #1
 8006264:	e7ee      	b.n	8006244 <__libc_init_array+0xc>
 8006266:	f855 3b04 	ldr.w	r3, [r5], #4
 800626a:	4798      	blx	r3
 800626c:	3601      	adds	r6, #1
 800626e:	e7f2      	b.n	8006256 <__libc_init_array+0x1e>
 8006270:	080077c8 	.word	0x080077c8
 8006274:	080077c8 	.word	0x080077c8
 8006278:	080077c8 	.word	0x080077c8
 800627c:	080077cc 	.word	0x080077cc

08006280 <__retarget_lock_acquire_recursive>:
 8006280:	4770      	bx	lr

08006282 <__retarget_lock_release_recursive>:
 8006282:	4770      	bx	lr

08006284 <memcpy>:
 8006284:	440a      	add	r2, r1
 8006286:	4291      	cmp	r1, r2
 8006288:	f100 33ff 	add.w	r3, r0, #4294967295
 800628c:	d100      	bne.n	8006290 <memcpy+0xc>
 800628e:	4770      	bx	lr
 8006290:	b510      	push	{r4, lr}
 8006292:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006296:	f803 4f01 	strb.w	r4, [r3, #1]!
 800629a:	4291      	cmp	r1, r2
 800629c:	d1f9      	bne.n	8006292 <memcpy+0xe>
 800629e:	bd10      	pop	{r4, pc}

080062a0 <_free_r>:
 80062a0:	b538      	push	{r3, r4, r5, lr}
 80062a2:	4605      	mov	r5, r0
 80062a4:	2900      	cmp	r1, #0
 80062a6:	d041      	beq.n	800632c <_free_r+0x8c>
 80062a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062ac:	1f0c      	subs	r4, r1, #4
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	bfb8      	it	lt
 80062b2:	18e4      	addlt	r4, r4, r3
 80062b4:	f000 f8e0 	bl	8006478 <__malloc_lock>
 80062b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006330 <_free_r+0x90>)
 80062ba:	6813      	ldr	r3, [r2, #0]
 80062bc:	b933      	cbnz	r3, 80062cc <_free_r+0x2c>
 80062be:	6063      	str	r3, [r4, #4]
 80062c0:	6014      	str	r4, [r2, #0]
 80062c2:	4628      	mov	r0, r5
 80062c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062c8:	f000 b8dc 	b.w	8006484 <__malloc_unlock>
 80062cc:	42a3      	cmp	r3, r4
 80062ce:	d908      	bls.n	80062e2 <_free_r+0x42>
 80062d0:	6820      	ldr	r0, [r4, #0]
 80062d2:	1821      	adds	r1, r4, r0
 80062d4:	428b      	cmp	r3, r1
 80062d6:	bf01      	itttt	eq
 80062d8:	6819      	ldreq	r1, [r3, #0]
 80062da:	685b      	ldreq	r3, [r3, #4]
 80062dc:	1809      	addeq	r1, r1, r0
 80062de:	6021      	streq	r1, [r4, #0]
 80062e0:	e7ed      	b.n	80062be <_free_r+0x1e>
 80062e2:	461a      	mov	r2, r3
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	b10b      	cbz	r3, 80062ec <_free_r+0x4c>
 80062e8:	42a3      	cmp	r3, r4
 80062ea:	d9fa      	bls.n	80062e2 <_free_r+0x42>
 80062ec:	6811      	ldr	r1, [r2, #0]
 80062ee:	1850      	adds	r0, r2, r1
 80062f0:	42a0      	cmp	r0, r4
 80062f2:	d10b      	bne.n	800630c <_free_r+0x6c>
 80062f4:	6820      	ldr	r0, [r4, #0]
 80062f6:	4401      	add	r1, r0
 80062f8:	1850      	adds	r0, r2, r1
 80062fa:	4283      	cmp	r3, r0
 80062fc:	6011      	str	r1, [r2, #0]
 80062fe:	d1e0      	bne.n	80062c2 <_free_r+0x22>
 8006300:	6818      	ldr	r0, [r3, #0]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	6053      	str	r3, [r2, #4]
 8006306:	4408      	add	r0, r1
 8006308:	6010      	str	r0, [r2, #0]
 800630a:	e7da      	b.n	80062c2 <_free_r+0x22>
 800630c:	d902      	bls.n	8006314 <_free_r+0x74>
 800630e:	230c      	movs	r3, #12
 8006310:	602b      	str	r3, [r5, #0]
 8006312:	e7d6      	b.n	80062c2 <_free_r+0x22>
 8006314:	6820      	ldr	r0, [r4, #0]
 8006316:	1821      	adds	r1, r4, r0
 8006318:	428b      	cmp	r3, r1
 800631a:	bf04      	itt	eq
 800631c:	6819      	ldreq	r1, [r3, #0]
 800631e:	685b      	ldreq	r3, [r3, #4]
 8006320:	6063      	str	r3, [r4, #4]
 8006322:	bf04      	itt	eq
 8006324:	1809      	addeq	r1, r1, r0
 8006326:	6021      	streq	r1, [r4, #0]
 8006328:	6054      	str	r4, [r2, #4]
 800632a:	e7ca      	b.n	80062c2 <_free_r+0x22>
 800632c:	bd38      	pop	{r3, r4, r5, pc}
 800632e:	bf00      	nop
 8006330:	20004cec 	.word	0x20004cec

08006334 <sbrk_aligned>:
 8006334:	b570      	push	{r4, r5, r6, lr}
 8006336:	4e0f      	ldr	r6, [pc, #60]	@ (8006374 <sbrk_aligned+0x40>)
 8006338:	460c      	mov	r4, r1
 800633a:	6831      	ldr	r1, [r6, #0]
 800633c:	4605      	mov	r5, r0
 800633e:	b911      	cbnz	r1, 8006346 <sbrk_aligned+0x12>
 8006340:	f000 ff36 	bl	80071b0 <_sbrk_r>
 8006344:	6030      	str	r0, [r6, #0]
 8006346:	4621      	mov	r1, r4
 8006348:	4628      	mov	r0, r5
 800634a:	f000 ff31 	bl	80071b0 <_sbrk_r>
 800634e:	1c43      	adds	r3, r0, #1
 8006350:	d103      	bne.n	800635a <sbrk_aligned+0x26>
 8006352:	f04f 34ff 	mov.w	r4, #4294967295
 8006356:	4620      	mov	r0, r4
 8006358:	bd70      	pop	{r4, r5, r6, pc}
 800635a:	1cc4      	adds	r4, r0, #3
 800635c:	f024 0403 	bic.w	r4, r4, #3
 8006360:	42a0      	cmp	r0, r4
 8006362:	d0f8      	beq.n	8006356 <sbrk_aligned+0x22>
 8006364:	1a21      	subs	r1, r4, r0
 8006366:	4628      	mov	r0, r5
 8006368:	f000 ff22 	bl	80071b0 <_sbrk_r>
 800636c:	3001      	adds	r0, #1
 800636e:	d1f2      	bne.n	8006356 <sbrk_aligned+0x22>
 8006370:	e7ef      	b.n	8006352 <sbrk_aligned+0x1e>
 8006372:	bf00      	nop
 8006374:	20004ce8 	.word	0x20004ce8

08006378 <_malloc_r>:
 8006378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800637c:	1ccd      	adds	r5, r1, #3
 800637e:	f025 0503 	bic.w	r5, r5, #3
 8006382:	3508      	adds	r5, #8
 8006384:	2d0c      	cmp	r5, #12
 8006386:	bf38      	it	cc
 8006388:	250c      	movcc	r5, #12
 800638a:	2d00      	cmp	r5, #0
 800638c:	4606      	mov	r6, r0
 800638e:	db01      	blt.n	8006394 <_malloc_r+0x1c>
 8006390:	42a9      	cmp	r1, r5
 8006392:	d904      	bls.n	800639e <_malloc_r+0x26>
 8006394:	230c      	movs	r3, #12
 8006396:	6033      	str	r3, [r6, #0]
 8006398:	2000      	movs	r0, #0
 800639a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800639e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006474 <_malloc_r+0xfc>
 80063a2:	f000 f869 	bl	8006478 <__malloc_lock>
 80063a6:	f8d8 3000 	ldr.w	r3, [r8]
 80063aa:	461c      	mov	r4, r3
 80063ac:	bb44      	cbnz	r4, 8006400 <_malloc_r+0x88>
 80063ae:	4629      	mov	r1, r5
 80063b0:	4630      	mov	r0, r6
 80063b2:	f7ff ffbf 	bl	8006334 <sbrk_aligned>
 80063b6:	1c43      	adds	r3, r0, #1
 80063b8:	4604      	mov	r4, r0
 80063ba:	d158      	bne.n	800646e <_malloc_r+0xf6>
 80063bc:	f8d8 4000 	ldr.w	r4, [r8]
 80063c0:	4627      	mov	r7, r4
 80063c2:	2f00      	cmp	r7, #0
 80063c4:	d143      	bne.n	800644e <_malloc_r+0xd6>
 80063c6:	2c00      	cmp	r4, #0
 80063c8:	d04b      	beq.n	8006462 <_malloc_r+0xea>
 80063ca:	6823      	ldr	r3, [r4, #0]
 80063cc:	4639      	mov	r1, r7
 80063ce:	4630      	mov	r0, r6
 80063d0:	eb04 0903 	add.w	r9, r4, r3
 80063d4:	f000 feec 	bl	80071b0 <_sbrk_r>
 80063d8:	4581      	cmp	r9, r0
 80063da:	d142      	bne.n	8006462 <_malloc_r+0xea>
 80063dc:	6821      	ldr	r1, [r4, #0]
 80063de:	1a6d      	subs	r5, r5, r1
 80063e0:	4629      	mov	r1, r5
 80063e2:	4630      	mov	r0, r6
 80063e4:	f7ff ffa6 	bl	8006334 <sbrk_aligned>
 80063e8:	3001      	adds	r0, #1
 80063ea:	d03a      	beq.n	8006462 <_malloc_r+0xea>
 80063ec:	6823      	ldr	r3, [r4, #0]
 80063ee:	442b      	add	r3, r5
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	f8d8 3000 	ldr.w	r3, [r8]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	bb62      	cbnz	r2, 8006454 <_malloc_r+0xdc>
 80063fa:	f8c8 7000 	str.w	r7, [r8]
 80063fe:	e00f      	b.n	8006420 <_malloc_r+0xa8>
 8006400:	6822      	ldr	r2, [r4, #0]
 8006402:	1b52      	subs	r2, r2, r5
 8006404:	d420      	bmi.n	8006448 <_malloc_r+0xd0>
 8006406:	2a0b      	cmp	r2, #11
 8006408:	d917      	bls.n	800643a <_malloc_r+0xc2>
 800640a:	1961      	adds	r1, r4, r5
 800640c:	42a3      	cmp	r3, r4
 800640e:	6025      	str	r5, [r4, #0]
 8006410:	bf18      	it	ne
 8006412:	6059      	strne	r1, [r3, #4]
 8006414:	6863      	ldr	r3, [r4, #4]
 8006416:	bf08      	it	eq
 8006418:	f8c8 1000 	streq.w	r1, [r8]
 800641c:	5162      	str	r2, [r4, r5]
 800641e:	604b      	str	r3, [r1, #4]
 8006420:	4630      	mov	r0, r6
 8006422:	f000 f82f 	bl	8006484 <__malloc_unlock>
 8006426:	f104 000b 	add.w	r0, r4, #11
 800642a:	1d23      	adds	r3, r4, #4
 800642c:	f020 0007 	bic.w	r0, r0, #7
 8006430:	1ac2      	subs	r2, r0, r3
 8006432:	bf1c      	itt	ne
 8006434:	1a1b      	subne	r3, r3, r0
 8006436:	50a3      	strne	r3, [r4, r2]
 8006438:	e7af      	b.n	800639a <_malloc_r+0x22>
 800643a:	6862      	ldr	r2, [r4, #4]
 800643c:	42a3      	cmp	r3, r4
 800643e:	bf0c      	ite	eq
 8006440:	f8c8 2000 	streq.w	r2, [r8]
 8006444:	605a      	strne	r2, [r3, #4]
 8006446:	e7eb      	b.n	8006420 <_malloc_r+0xa8>
 8006448:	4623      	mov	r3, r4
 800644a:	6864      	ldr	r4, [r4, #4]
 800644c:	e7ae      	b.n	80063ac <_malloc_r+0x34>
 800644e:	463c      	mov	r4, r7
 8006450:	687f      	ldr	r7, [r7, #4]
 8006452:	e7b6      	b.n	80063c2 <_malloc_r+0x4a>
 8006454:	461a      	mov	r2, r3
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	42a3      	cmp	r3, r4
 800645a:	d1fb      	bne.n	8006454 <_malloc_r+0xdc>
 800645c:	2300      	movs	r3, #0
 800645e:	6053      	str	r3, [r2, #4]
 8006460:	e7de      	b.n	8006420 <_malloc_r+0xa8>
 8006462:	230c      	movs	r3, #12
 8006464:	6033      	str	r3, [r6, #0]
 8006466:	4630      	mov	r0, r6
 8006468:	f000 f80c 	bl	8006484 <__malloc_unlock>
 800646c:	e794      	b.n	8006398 <_malloc_r+0x20>
 800646e:	6005      	str	r5, [r0, #0]
 8006470:	e7d6      	b.n	8006420 <_malloc_r+0xa8>
 8006472:	bf00      	nop
 8006474:	20004cec 	.word	0x20004cec

08006478 <__malloc_lock>:
 8006478:	4801      	ldr	r0, [pc, #4]	@ (8006480 <__malloc_lock+0x8>)
 800647a:	f7ff bf01 	b.w	8006280 <__retarget_lock_acquire_recursive>
 800647e:	bf00      	nop
 8006480:	20004ce4 	.word	0x20004ce4

08006484 <__malloc_unlock>:
 8006484:	4801      	ldr	r0, [pc, #4]	@ (800648c <__malloc_unlock+0x8>)
 8006486:	f7ff befc 	b.w	8006282 <__retarget_lock_release_recursive>
 800648a:	bf00      	nop
 800648c:	20004ce4 	.word	0x20004ce4

08006490 <__ssputs_r>:
 8006490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006494:	688e      	ldr	r6, [r1, #8]
 8006496:	461f      	mov	r7, r3
 8006498:	42be      	cmp	r6, r7
 800649a:	680b      	ldr	r3, [r1, #0]
 800649c:	4682      	mov	sl, r0
 800649e:	460c      	mov	r4, r1
 80064a0:	4690      	mov	r8, r2
 80064a2:	d82d      	bhi.n	8006500 <__ssputs_r+0x70>
 80064a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80064a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80064ac:	d026      	beq.n	80064fc <__ssputs_r+0x6c>
 80064ae:	6965      	ldr	r5, [r4, #20]
 80064b0:	6909      	ldr	r1, [r1, #16]
 80064b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064b6:	eba3 0901 	sub.w	r9, r3, r1
 80064ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064be:	1c7b      	adds	r3, r7, #1
 80064c0:	444b      	add	r3, r9
 80064c2:	106d      	asrs	r5, r5, #1
 80064c4:	429d      	cmp	r5, r3
 80064c6:	bf38      	it	cc
 80064c8:	461d      	movcc	r5, r3
 80064ca:	0553      	lsls	r3, r2, #21
 80064cc:	d527      	bpl.n	800651e <__ssputs_r+0x8e>
 80064ce:	4629      	mov	r1, r5
 80064d0:	f7ff ff52 	bl	8006378 <_malloc_r>
 80064d4:	4606      	mov	r6, r0
 80064d6:	b360      	cbz	r0, 8006532 <__ssputs_r+0xa2>
 80064d8:	6921      	ldr	r1, [r4, #16]
 80064da:	464a      	mov	r2, r9
 80064dc:	f7ff fed2 	bl	8006284 <memcpy>
 80064e0:	89a3      	ldrh	r3, [r4, #12]
 80064e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80064e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064ea:	81a3      	strh	r3, [r4, #12]
 80064ec:	6126      	str	r6, [r4, #16]
 80064ee:	6165      	str	r5, [r4, #20]
 80064f0:	444e      	add	r6, r9
 80064f2:	eba5 0509 	sub.w	r5, r5, r9
 80064f6:	6026      	str	r6, [r4, #0]
 80064f8:	60a5      	str	r5, [r4, #8]
 80064fa:	463e      	mov	r6, r7
 80064fc:	42be      	cmp	r6, r7
 80064fe:	d900      	bls.n	8006502 <__ssputs_r+0x72>
 8006500:	463e      	mov	r6, r7
 8006502:	6820      	ldr	r0, [r4, #0]
 8006504:	4632      	mov	r2, r6
 8006506:	4641      	mov	r1, r8
 8006508:	f000 fe37 	bl	800717a <memmove>
 800650c:	68a3      	ldr	r3, [r4, #8]
 800650e:	1b9b      	subs	r3, r3, r6
 8006510:	60a3      	str	r3, [r4, #8]
 8006512:	6823      	ldr	r3, [r4, #0]
 8006514:	4433      	add	r3, r6
 8006516:	6023      	str	r3, [r4, #0]
 8006518:	2000      	movs	r0, #0
 800651a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800651e:	462a      	mov	r2, r5
 8006520:	f000 fe56 	bl	80071d0 <_realloc_r>
 8006524:	4606      	mov	r6, r0
 8006526:	2800      	cmp	r0, #0
 8006528:	d1e0      	bne.n	80064ec <__ssputs_r+0x5c>
 800652a:	6921      	ldr	r1, [r4, #16]
 800652c:	4650      	mov	r0, sl
 800652e:	f7ff feb7 	bl	80062a0 <_free_r>
 8006532:	230c      	movs	r3, #12
 8006534:	f8ca 3000 	str.w	r3, [sl]
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800653e:	81a3      	strh	r3, [r4, #12]
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	e7e9      	b.n	800651a <__ssputs_r+0x8a>
	...

08006548 <_svfiprintf_r>:
 8006548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800654c:	4698      	mov	r8, r3
 800654e:	898b      	ldrh	r3, [r1, #12]
 8006550:	061b      	lsls	r3, r3, #24
 8006552:	b09d      	sub	sp, #116	@ 0x74
 8006554:	4607      	mov	r7, r0
 8006556:	460d      	mov	r5, r1
 8006558:	4614      	mov	r4, r2
 800655a:	d510      	bpl.n	800657e <_svfiprintf_r+0x36>
 800655c:	690b      	ldr	r3, [r1, #16]
 800655e:	b973      	cbnz	r3, 800657e <_svfiprintf_r+0x36>
 8006560:	2140      	movs	r1, #64	@ 0x40
 8006562:	f7ff ff09 	bl	8006378 <_malloc_r>
 8006566:	6028      	str	r0, [r5, #0]
 8006568:	6128      	str	r0, [r5, #16]
 800656a:	b930      	cbnz	r0, 800657a <_svfiprintf_r+0x32>
 800656c:	230c      	movs	r3, #12
 800656e:	603b      	str	r3, [r7, #0]
 8006570:	f04f 30ff 	mov.w	r0, #4294967295
 8006574:	b01d      	add	sp, #116	@ 0x74
 8006576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800657a:	2340      	movs	r3, #64	@ 0x40
 800657c:	616b      	str	r3, [r5, #20]
 800657e:	2300      	movs	r3, #0
 8006580:	9309      	str	r3, [sp, #36]	@ 0x24
 8006582:	2320      	movs	r3, #32
 8006584:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006588:	f8cd 800c 	str.w	r8, [sp, #12]
 800658c:	2330      	movs	r3, #48	@ 0x30
 800658e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800672c <_svfiprintf_r+0x1e4>
 8006592:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006596:	f04f 0901 	mov.w	r9, #1
 800659a:	4623      	mov	r3, r4
 800659c:	469a      	mov	sl, r3
 800659e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065a2:	b10a      	cbz	r2, 80065a8 <_svfiprintf_r+0x60>
 80065a4:	2a25      	cmp	r2, #37	@ 0x25
 80065a6:	d1f9      	bne.n	800659c <_svfiprintf_r+0x54>
 80065a8:	ebba 0b04 	subs.w	fp, sl, r4
 80065ac:	d00b      	beq.n	80065c6 <_svfiprintf_r+0x7e>
 80065ae:	465b      	mov	r3, fp
 80065b0:	4622      	mov	r2, r4
 80065b2:	4629      	mov	r1, r5
 80065b4:	4638      	mov	r0, r7
 80065b6:	f7ff ff6b 	bl	8006490 <__ssputs_r>
 80065ba:	3001      	adds	r0, #1
 80065bc:	f000 80a7 	beq.w	800670e <_svfiprintf_r+0x1c6>
 80065c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065c2:	445a      	add	r2, fp
 80065c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80065c6:	f89a 3000 	ldrb.w	r3, [sl]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	f000 809f 	beq.w	800670e <_svfiprintf_r+0x1c6>
 80065d0:	2300      	movs	r3, #0
 80065d2:	f04f 32ff 	mov.w	r2, #4294967295
 80065d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065da:	f10a 0a01 	add.w	sl, sl, #1
 80065de:	9304      	str	r3, [sp, #16]
 80065e0:	9307      	str	r3, [sp, #28]
 80065e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80065e8:	4654      	mov	r4, sl
 80065ea:	2205      	movs	r2, #5
 80065ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065f0:	484e      	ldr	r0, [pc, #312]	@ (800672c <_svfiprintf_r+0x1e4>)
 80065f2:	f7f9 fdfd 	bl	80001f0 <memchr>
 80065f6:	9a04      	ldr	r2, [sp, #16]
 80065f8:	b9d8      	cbnz	r0, 8006632 <_svfiprintf_r+0xea>
 80065fa:	06d0      	lsls	r0, r2, #27
 80065fc:	bf44      	itt	mi
 80065fe:	2320      	movmi	r3, #32
 8006600:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006604:	0711      	lsls	r1, r2, #28
 8006606:	bf44      	itt	mi
 8006608:	232b      	movmi	r3, #43	@ 0x2b
 800660a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800660e:	f89a 3000 	ldrb.w	r3, [sl]
 8006612:	2b2a      	cmp	r3, #42	@ 0x2a
 8006614:	d015      	beq.n	8006642 <_svfiprintf_r+0xfa>
 8006616:	9a07      	ldr	r2, [sp, #28]
 8006618:	4654      	mov	r4, sl
 800661a:	2000      	movs	r0, #0
 800661c:	f04f 0c0a 	mov.w	ip, #10
 8006620:	4621      	mov	r1, r4
 8006622:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006626:	3b30      	subs	r3, #48	@ 0x30
 8006628:	2b09      	cmp	r3, #9
 800662a:	d94b      	bls.n	80066c4 <_svfiprintf_r+0x17c>
 800662c:	b1b0      	cbz	r0, 800665c <_svfiprintf_r+0x114>
 800662e:	9207      	str	r2, [sp, #28]
 8006630:	e014      	b.n	800665c <_svfiprintf_r+0x114>
 8006632:	eba0 0308 	sub.w	r3, r0, r8
 8006636:	fa09 f303 	lsl.w	r3, r9, r3
 800663a:	4313      	orrs	r3, r2
 800663c:	9304      	str	r3, [sp, #16]
 800663e:	46a2      	mov	sl, r4
 8006640:	e7d2      	b.n	80065e8 <_svfiprintf_r+0xa0>
 8006642:	9b03      	ldr	r3, [sp, #12]
 8006644:	1d19      	adds	r1, r3, #4
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	9103      	str	r1, [sp, #12]
 800664a:	2b00      	cmp	r3, #0
 800664c:	bfbb      	ittet	lt
 800664e:	425b      	neglt	r3, r3
 8006650:	f042 0202 	orrlt.w	r2, r2, #2
 8006654:	9307      	strge	r3, [sp, #28]
 8006656:	9307      	strlt	r3, [sp, #28]
 8006658:	bfb8      	it	lt
 800665a:	9204      	strlt	r2, [sp, #16]
 800665c:	7823      	ldrb	r3, [r4, #0]
 800665e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006660:	d10a      	bne.n	8006678 <_svfiprintf_r+0x130>
 8006662:	7863      	ldrb	r3, [r4, #1]
 8006664:	2b2a      	cmp	r3, #42	@ 0x2a
 8006666:	d132      	bne.n	80066ce <_svfiprintf_r+0x186>
 8006668:	9b03      	ldr	r3, [sp, #12]
 800666a:	1d1a      	adds	r2, r3, #4
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	9203      	str	r2, [sp, #12]
 8006670:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006674:	3402      	adds	r4, #2
 8006676:	9305      	str	r3, [sp, #20]
 8006678:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800673c <_svfiprintf_r+0x1f4>
 800667c:	7821      	ldrb	r1, [r4, #0]
 800667e:	2203      	movs	r2, #3
 8006680:	4650      	mov	r0, sl
 8006682:	f7f9 fdb5 	bl	80001f0 <memchr>
 8006686:	b138      	cbz	r0, 8006698 <_svfiprintf_r+0x150>
 8006688:	9b04      	ldr	r3, [sp, #16]
 800668a:	eba0 000a 	sub.w	r0, r0, sl
 800668e:	2240      	movs	r2, #64	@ 0x40
 8006690:	4082      	lsls	r2, r0
 8006692:	4313      	orrs	r3, r2
 8006694:	3401      	adds	r4, #1
 8006696:	9304      	str	r3, [sp, #16]
 8006698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800669c:	4824      	ldr	r0, [pc, #144]	@ (8006730 <_svfiprintf_r+0x1e8>)
 800669e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066a2:	2206      	movs	r2, #6
 80066a4:	f7f9 fda4 	bl	80001f0 <memchr>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	d036      	beq.n	800671a <_svfiprintf_r+0x1d2>
 80066ac:	4b21      	ldr	r3, [pc, #132]	@ (8006734 <_svfiprintf_r+0x1ec>)
 80066ae:	bb1b      	cbnz	r3, 80066f8 <_svfiprintf_r+0x1b0>
 80066b0:	9b03      	ldr	r3, [sp, #12]
 80066b2:	3307      	adds	r3, #7
 80066b4:	f023 0307 	bic.w	r3, r3, #7
 80066b8:	3308      	adds	r3, #8
 80066ba:	9303      	str	r3, [sp, #12]
 80066bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066be:	4433      	add	r3, r6
 80066c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80066c2:	e76a      	b.n	800659a <_svfiprintf_r+0x52>
 80066c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80066c8:	460c      	mov	r4, r1
 80066ca:	2001      	movs	r0, #1
 80066cc:	e7a8      	b.n	8006620 <_svfiprintf_r+0xd8>
 80066ce:	2300      	movs	r3, #0
 80066d0:	3401      	adds	r4, #1
 80066d2:	9305      	str	r3, [sp, #20]
 80066d4:	4619      	mov	r1, r3
 80066d6:	f04f 0c0a 	mov.w	ip, #10
 80066da:	4620      	mov	r0, r4
 80066dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066e0:	3a30      	subs	r2, #48	@ 0x30
 80066e2:	2a09      	cmp	r2, #9
 80066e4:	d903      	bls.n	80066ee <_svfiprintf_r+0x1a6>
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d0c6      	beq.n	8006678 <_svfiprintf_r+0x130>
 80066ea:	9105      	str	r1, [sp, #20]
 80066ec:	e7c4      	b.n	8006678 <_svfiprintf_r+0x130>
 80066ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80066f2:	4604      	mov	r4, r0
 80066f4:	2301      	movs	r3, #1
 80066f6:	e7f0      	b.n	80066da <_svfiprintf_r+0x192>
 80066f8:	ab03      	add	r3, sp, #12
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	462a      	mov	r2, r5
 80066fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006738 <_svfiprintf_r+0x1f0>)
 8006700:	a904      	add	r1, sp, #16
 8006702:	4638      	mov	r0, r7
 8006704:	f3af 8000 	nop.w
 8006708:	1c42      	adds	r2, r0, #1
 800670a:	4606      	mov	r6, r0
 800670c:	d1d6      	bne.n	80066bc <_svfiprintf_r+0x174>
 800670e:	89ab      	ldrh	r3, [r5, #12]
 8006710:	065b      	lsls	r3, r3, #25
 8006712:	f53f af2d 	bmi.w	8006570 <_svfiprintf_r+0x28>
 8006716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006718:	e72c      	b.n	8006574 <_svfiprintf_r+0x2c>
 800671a:	ab03      	add	r3, sp, #12
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	462a      	mov	r2, r5
 8006720:	4b05      	ldr	r3, [pc, #20]	@ (8006738 <_svfiprintf_r+0x1f0>)
 8006722:	a904      	add	r1, sp, #16
 8006724:	4638      	mov	r0, r7
 8006726:	f000 fa49 	bl	8006bbc <_printf_i>
 800672a:	e7ed      	b.n	8006708 <_svfiprintf_r+0x1c0>
 800672c:	08007670 	.word	0x08007670
 8006730:	0800767a 	.word	0x0800767a
 8006734:	00000000 	.word	0x00000000
 8006738:	08006491 	.word	0x08006491
 800673c:	08007676 	.word	0x08007676

08006740 <_sungetc_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	1c4b      	adds	r3, r1, #1
 8006744:	4614      	mov	r4, r2
 8006746:	d103      	bne.n	8006750 <_sungetc_r+0x10>
 8006748:	f04f 35ff 	mov.w	r5, #4294967295
 800674c:	4628      	mov	r0, r5
 800674e:	bd38      	pop	{r3, r4, r5, pc}
 8006750:	8993      	ldrh	r3, [r2, #12]
 8006752:	f023 0320 	bic.w	r3, r3, #32
 8006756:	8193      	strh	r3, [r2, #12]
 8006758:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800675a:	6852      	ldr	r2, [r2, #4]
 800675c:	b2cd      	uxtb	r5, r1
 800675e:	b18b      	cbz	r3, 8006784 <_sungetc_r+0x44>
 8006760:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006762:	4293      	cmp	r3, r2
 8006764:	dd08      	ble.n	8006778 <_sungetc_r+0x38>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	1e5a      	subs	r2, r3, #1
 800676a:	6022      	str	r2, [r4, #0]
 800676c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8006770:	6863      	ldr	r3, [r4, #4]
 8006772:	3301      	adds	r3, #1
 8006774:	6063      	str	r3, [r4, #4]
 8006776:	e7e9      	b.n	800674c <_sungetc_r+0xc>
 8006778:	4621      	mov	r1, r4
 800677a:	f000 fcc4 	bl	8007106 <__submore>
 800677e:	2800      	cmp	r0, #0
 8006780:	d0f1      	beq.n	8006766 <_sungetc_r+0x26>
 8006782:	e7e1      	b.n	8006748 <_sungetc_r+0x8>
 8006784:	6921      	ldr	r1, [r4, #16]
 8006786:	6823      	ldr	r3, [r4, #0]
 8006788:	b151      	cbz	r1, 80067a0 <_sungetc_r+0x60>
 800678a:	4299      	cmp	r1, r3
 800678c:	d208      	bcs.n	80067a0 <_sungetc_r+0x60>
 800678e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8006792:	42a9      	cmp	r1, r5
 8006794:	d104      	bne.n	80067a0 <_sungetc_r+0x60>
 8006796:	3b01      	subs	r3, #1
 8006798:	3201      	adds	r2, #1
 800679a:	6023      	str	r3, [r4, #0]
 800679c:	6062      	str	r2, [r4, #4]
 800679e:	e7d5      	b.n	800674c <_sungetc_r+0xc>
 80067a0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80067a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80067a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80067aa:	2303      	movs	r3, #3
 80067ac:	63a3      	str	r3, [r4, #56]	@ 0x38
 80067ae:	4623      	mov	r3, r4
 80067b0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80067b4:	6023      	str	r3, [r4, #0]
 80067b6:	2301      	movs	r3, #1
 80067b8:	e7dc      	b.n	8006774 <_sungetc_r+0x34>

080067ba <__ssrefill_r>:
 80067ba:	b510      	push	{r4, lr}
 80067bc:	460c      	mov	r4, r1
 80067be:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80067c0:	b169      	cbz	r1, 80067de <__ssrefill_r+0x24>
 80067c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80067c6:	4299      	cmp	r1, r3
 80067c8:	d001      	beq.n	80067ce <__ssrefill_r+0x14>
 80067ca:	f7ff fd69 	bl	80062a0 <_free_r>
 80067ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80067d0:	6063      	str	r3, [r4, #4]
 80067d2:	2000      	movs	r0, #0
 80067d4:	6360      	str	r0, [r4, #52]	@ 0x34
 80067d6:	b113      	cbz	r3, 80067de <__ssrefill_r+0x24>
 80067d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80067da:	6023      	str	r3, [r4, #0]
 80067dc:	bd10      	pop	{r4, pc}
 80067de:	6923      	ldr	r3, [r4, #16]
 80067e0:	6023      	str	r3, [r4, #0]
 80067e2:	2300      	movs	r3, #0
 80067e4:	6063      	str	r3, [r4, #4]
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	f043 0320 	orr.w	r3, r3, #32
 80067ec:	81a3      	strh	r3, [r4, #12]
 80067ee:	f04f 30ff 	mov.w	r0, #4294967295
 80067f2:	e7f3      	b.n	80067dc <__ssrefill_r+0x22>

080067f4 <__ssvfiscanf_r>:
 80067f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f8:	460c      	mov	r4, r1
 80067fa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80067fe:	2100      	movs	r1, #0
 8006800:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8006804:	49a6      	ldr	r1, [pc, #664]	@ (8006aa0 <__ssvfiscanf_r+0x2ac>)
 8006806:	91a0      	str	r1, [sp, #640]	@ 0x280
 8006808:	f10d 0804 	add.w	r8, sp, #4
 800680c:	49a5      	ldr	r1, [pc, #660]	@ (8006aa4 <__ssvfiscanf_r+0x2b0>)
 800680e:	4fa6      	ldr	r7, [pc, #664]	@ (8006aa8 <__ssvfiscanf_r+0x2b4>)
 8006810:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8006814:	4606      	mov	r6, r0
 8006816:	91a1      	str	r1, [sp, #644]	@ 0x284
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	f892 9000 	ldrb.w	r9, [r2]
 800681e:	f1b9 0f00 	cmp.w	r9, #0
 8006822:	f000 8158 	beq.w	8006ad6 <__ssvfiscanf_r+0x2e2>
 8006826:	f817 3009 	ldrb.w	r3, [r7, r9]
 800682a:	f013 0308 	ands.w	r3, r3, #8
 800682e:	f102 0501 	add.w	r5, r2, #1
 8006832:	d019      	beq.n	8006868 <__ssvfiscanf_r+0x74>
 8006834:	6863      	ldr	r3, [r4, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	dd0f      	ble.n	800685a <__ssvfiscanf_r+0x66>
 800683a:	6823      	ldr	r3, [r4, #0]
 800683c:	781a      	ldrb	r2, [r3, #0]
 800683e:	5cba      	ldrb	r2, [r7, r2]
 8006840:	0712      	lsls	r2, r2, #28
 8006842:	d401      	bmi.n	8006848 <__ssvfiscanf_r+0x54>
 8006844:	462a      	mov	r2, r5
 8006846:	e7e8      	b.n	800681a <__ssvfiscanf_r+0x26>
 8006848:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800684a:	3201      	adds	r2, #1
 800684c:	9245      	str	r2, [sp, #276]	@ 0x114
 800684e:	6862      	ldr	r2, [r4, #4]
 8006850:	3301      	adds	r3, #1
 8006852:	3a01      	subs	r2, #1
 8006854:	6062      	str	r2, [r4, #4]
 8006856:	6023      	str	r3, [r4, #0]
 8006858:	e7ec      	b.n	8006834 <__ssvfiscanf_r+0x40>
 800685a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800685c:	4621      	mov	r1, r4
 800685e:	4630      	mov	r0, r6
 8006860:	4798      	blx	r3
 8006862:	2800      	cmp	r0, #0
 8006864:	d0e9      	beq.n	800683a <__ssvfiscanf_r+0x46>
 8006866:	e7ed      	b.n	8006844 <__ssvfiscanf_r+0x50>
 8006868:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800686c:	f040 8085 	bne.w	800697a <__ssvfiscanf_r+0x186>
 8006870:	9341      	str	r3, [sp, #260]	@ 0x104
 8006872:	9343      	str	r3, [sp, #268]	@ 0x10c
 8006874:	7853      	ldrb	r3, [r2, #1]
 8006876:	2b2a      	cmp	r3, #42	@ 0x2a
 8006878:	bf02      	ittt	eq
 800687a:	2310      	moveq	r3, #16
 800687c:	1c95      	addeq	r5, r2, #2
 800687e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8006880:	220a      	movs	r2, #10
 8006882:	46aa      	mov	sl, r5
 8006884:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8006888:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800688c:	2b09      	cmp	r3, #9
 800688e:	d91e      	bls.n	80068ce <__ssvfiscanf_r+0xda>
 8006890:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8006aac <__ssvfiscanf_r+0x2b8>
 8006894:	2203      	movs	r2, #3
 8006896:	4658      	mov	r0, fp
 8006898:	f7f9 fcaa 	bl	80001f0 <memchr>
 800689c:	b138      	cbz	r0, 80068ae <__ssvfiscanf_r+0xba>
 800689e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80068a0:	eba0 000b 	sub.w	r0, r0, fp
 80068a4:	2301      	movs	r3, #1
 80068a6:	4083      	lsls	r3, r0
 80068a8:	4313      	orrs	r3, r2
 80068aa:	9341      	str	r3, [sp, #260]	@ 0x104
 80068ac:	4655      	mov	r5, sl
 80068ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 80068b2:	2b78      	cmp	r3, #120	@ 0x78
 80068b4:	d806      	bhi.n	80068c4 <__ssvfiscanf_r+0xd0>
 80068b6:	2b57      	cmp	r3, #87	@ 0x57
 80068b8:	d810      	bhi.n	80068dc <__ssvfiscanf_r+0xe8>
 80068ba:	2b25      	cmp	r3, #37	@ 0x25
 80068bc:	d05d      	beq.n	800697a <__ssvfiscanf_r+0x186>
 80068be:	d857      	bhi.n	8006970 <__ssvfiscanf_r+0x17c>
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d075      	beq.n	80069b0 <__ssvfiscanf_r+0x1bc>
 80068c4:	2303      	movs	r3, #3
 80068c6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80068c8:	230a      	movs	r3, #10
 80068ca:	9342      	str	r3, [sp, #264]	@ 0x108
 80068cc:	e088      	b.n	80069e0 <__ssvfiscanf_r+0x1ec>
 80068ce:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80068d0:	fb02 1103 	mla	r1, r2, r3, r1
 80068d4:	3930      	subs	r1, #48	@ 0x30
 80068d6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80068d8:	4655      	mov	r5, sl
 80068da:	e7d2      	b.n	8006882 <__ssvfiscanf_r+0x8e>
 80068dc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80068e0:	2a20      	cmp	r2, #32
 80068e2:	d8ef      	bhi.n	80068c4 <__ssvfiscanf_r+0xd0>
 80068e4:	a101      	add	r1, pc, #4	@ (adr r1, 80068ec <__ssvfiscanf_r+0xf8>)
 80068e6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80068ea:	bf00      	nop
 80068ec:	080069bf 	.word	0x080069bf
 80068f0:	080068c5 	.word	0x080068c5
 80068f4:	080068c5 	.word	0x080068c5
 80068f8:	08006a19 	.word	0x08006a19
 80068fc:	080068c5 	.word	0x080068c5
 8006900:	080068c5 	.word	0x080068c5
 8006904:	080068c5 	.word	0x080068c5
 8006908:	080068c5 	.word	0x080068c5
 800690c:	080068c5 	.word	0x080068c5
 8006910:	080068c5 	.word	0x080068c5
 8006914:	080068c5 	.word	0x080068c5
 8006918:	08006a2f 	.word	0x08006a2f
 800691c:	08006a15 	.word	0x08006a15
 8006920:	08006977 	.word	0x08006977
 8006924:	08006977 	.word	0x08006977
 8006928:	08006977 	.word	0x08006977
 800692c:	080068c5 	.word	0x080068c5
 8006930:	080069d1 	.word	0x080069d1
 8006934:	080068c5 	.word	0x080068c5
 8006938:	080068c5 	.word	0x080068c5
 800693c:	080068c5 	.word	0x080068c5
 8006940:	080068c5 	.word	0x080068c5
 8006944:	08006a3f 	.word	0x08006a3f
 8006948:	080069d9 	.word	0x080069d9
 800694c:	080069b7 	.word	0x080069b7
 8006950:	080068c5 	.word	0x080068c5
 8006954:	080068c5 	.word	0x080068c5
 8006958:	08006a3b 	.word	0x08006a3b
 800695c:	080068c5 	.word	0x080068c5
 8006960:	08006a15 	.word	0x08006a15
 8006964:	080068c5 	.word	0x080068c5
 8006968:	080068c5 	.word	0x080068c5
 800696c:	080069bf 	.word	0x080069bf
 8006970:	3b45      	subs	r3, #69	@ 0x45
 8006972:	2b02      	cmp	r3, #2
 8006974:	d8a6      	bhi.n	80068c4 <__ssvfiscanf_r+0xd0>
 8006976:	2305      	movs	r3, #5
 8006978:	e031      	b.n	80069de <__ssvfiscanf_r+0x1ea>
 800697a:	6863      	ldr	r3, [r4, #4]
 800697c:	2b00      	cmp	r3, #0
 800697e:	dd0d      	ble.n	800699c <__ssvfiscanf_r+0x1a8>
 8006980:	6823      	ldr	r3, [r4, #0]
 8006982:	781a      	ldrb	r2, [r3, #0]
 8006984:	454a      	cmp	r2, r9
 8006986:	f040 80a6 	bne.w	8006ad6 <__ssvfiscanf_r+0x2e2>
 800698a:	3301      	adds	r3, #1
 800698c:	6862      	ldr	r2, [r4, #4]
 800698e:	6023      	str	r3, [r4, #0]
 8006990:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8006992:	3a01      	subs	r2, #1
 8006994:	3301      	adds	r3, #1
 8006996:	6062      	str	r2, [r4, #4]
 8006998:	9345      	str	r3, [sp, #276]	@ 0x114
 800699a:	e753      	b.n	8006844 <__ssvfiscanf_r+0x50>
 800699c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800699e:	4621      	mov	r1, r4
 80069a0:	4630      	mov	r0, r6
 80069a2:	4798      	blx	r3
 80069a4:	2800      	cmp	r0, #0
 80069a6:	d0eb      	beq.n	8006980 <__ssvfiscanf_r+0x18c>
 80069a8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80069aa:	2800      	cmp	r0, #0
 80069ac:	f040 808b 	bne.w	8006ac6 <__ssvfiscanf_r+0x2d2>
 80069b0:	f04f 30ff 	mov.w	r0, #4294967295
 80069b4:	e08b      	b.n	8006ace <__ssvfiscanf_r+0x2da>
 80069b6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80069b8:	f042 0220 	orr.w	r2, r2, #32
 80069bc:	9241      	str	r2, [sp, #260]	@ 0x104
 80069be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80069c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80069c4:	9241      	str	r2, [sp, #260]	@ 0x104
 80069c6:	2210      	movs	r2, #16
 80069c8:	2b6e      	cmp	r3, #110	@ 0x6e
 80069ca:	9242      	str	r2, [sp, #264]	@ 0x108
 80069cc:	d902      	bls.n	80069d4 <__ssvfiscanf_r+0x1e0>
 80069ce:	e005      	b.n	80069dc <__ssvfiscanf_r+0x1e8>
 80069d0:	2300      	movs	r3, #0
 80069d2:	9342      	str	r3, [sp, #264]	@ 0x108
 80069d4:	2303      	movs	r3, #3
 80069d6:	e002      	b.n	80069de <__ssvfiscanf_r+0x1ea>
 80069d8:	2308      	movs	r3, #8
 80069da:	9342      	str	r3, [sp, #264]	@ 0x108
 80069dc:	2304      	movs	r3, #4
 80069de:	9347      	str	r3, [sp, #284]	@ 0x11c
 80069e0:	6863      	ldr	r3, [r4, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	dd39      	ble.n	8006a5a <__ssvfiscanf_r+0x266>
 80069e6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80069e8:	0659      	lsls	r1, r3, #25
 80069ea:	d404      	bmi.n	80069f6 <__ssvfiscanf_r+0x202>
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	781a      	ldrb	r2, [r3, #0]
 80069f0:	5cba      	ldrb	r2, [r7, r2]
 80069f2:	0712      	lsls	r2, r2, #28
 80069f4:	d438      	bmi.n	8006a68 <__ssvfiscanf_r+0x274>
 80069f6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80069f8:	2b02      	cmp	r3, #2
 80069fa:	dc47      	bgt.n	8006a8c <__ssvfiscanf_r+0x298>
 80069fc:	466b      	mov	r3, sp
 80069fe:	4622      	mov	r2, r4
 8006a00:	a941      	add	r1, sp, #260	@ 0x104
 8006a02:	4630      	mov	r0, r6
 8006a04:	f000 f9f8 	bl	8006df8 <_scanf_chars>
 8006a08:	2801      	cmp	r0, #1
 8006a0a:	d064      	beq.n	8006ad6 <__ssvfiscanf_r+0x2e2>
 8006a0c:	2802      	cmp	r0, #2
 8006a0e:	f47f af19 	bne.w	8006844 <__ssvfiscanf_r+0x50>
 8006a12:	e7c9      	b.n	80069a8 <__ssvfiscanf_r+0x1b4>
 8006a14:	220a      	movs	r2, #10
 8006a16:	e7d7      	b.n	80069c8 <__ssvfiscanf_r+0x1d4>
 8006a18:	4629      	mov	r1, r5
 8006a1a:	4640      	mov	r0, r8
 8006a1c:	f000 fb3a 	bl	8007094 <__sccl>
 8006a20:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006a22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a26:	9341      	str	r3, [sp, #260]	@ 0x104
 8006a28:	4605      	mov	r5, r0
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	e7d7      	b.n	80069de <__ssvfiscanf_r+0x1ea>
 8006a2e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8006a30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a34:	9341      	str	r3, [sp, #260]	@ 0x104
 8006a36:	2300      	movs	r3, #0
 8006a38:	e7d1      	b.n	80069de <__ssvfiscanf_r+0x1ea>
 8006a3a:	2302      	movs	r3, #2
 8006a3c:	e7cf      	b.n	80069de <__ssvfiscanf_r+0x1ea>
 8006a3e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8006a40:	06c3      	lsls	r3, r0, #27
 8006a42:	f53f aeff 	bmi.w	8006844 <__ssvfiscanf_r+0x50>
 8006a46:	9b00      	ldr	r3, [sp, #0]
 8006a48:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006a4a:	1d19      	adds	r1, r3, #4
 8006a4c:	9100      	str	r1, [sp, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	07c0      	lsls	r0, r0, #31
 8006a52:	bf4c      	ite	mi
 8006a54:	801a      	strhmi	r2, [r3, #0]
 8006a56:	601a      	strpl	r2, [r3, #0]
 8006a58:	e6f4      	b.n	8006844 <__ssvfiscanf_r+0x50>
 8006a5a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	4630      	mov	r0, r6
 8006a60:	4798      	blx	r3
 8006a62:	2800      	cmp	r0, #0
 8006a64:	d0bf      	beq.n	80069e6 <__ssvfiscanf_r+0x1f2>
 8006a66:	e79f      	b.n	80069a8 <__ssvfiscanf_r+0x1b4>
 8006a68:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8006a6a:	3201      	adds	r2, #1
 8006a6c:	9245      	str	r2, [sp, #276]	@ 0x114
 8006a6e:	6862      	ldr	r2, [r4, #4]
 8006a70:	3a01      	subs	r2, #1
 8006a72:	2a00      	cmp	r2, #0
 8006a74:	6062      	str	r2, [r4, #4]
 8006a76:	dd02      	ble.n	8006a7e <__ssvfiscanf_r+0x28a>
 8006a78:	3301      	adds	r3, #1
 8006a7a:	6023      	str	r3, [r4, #0]
 8006a7c:	e7b6      	b.n	80069ec <__ssvfiscanf_r+0x1f8>
 8006a7e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8006a80:	4621      	mov	r1, r4
 8006a82:	4630      	mov	r0, r6
 8006a84:	4798      	blx	r3
 8006a86:	2800      	cmp	r0, #0
 8006a88:	d0b0      	beq.n	80069ec <__ssvfiscanf_r+0x1f8>
 8006a8a:	e78d      	b.n	80069a8 <__ssvfiscanf_r+0x1b4>
 8006a8c:	2b04      	cmp	r3, #4
 8006a8e:	dc0f      	bgt.n	8006ab0 <__ssvfiscanf_r+0x2bc>
 8006a90:	466b      	mov	r3, sp
 8006a92:	4622      	mov	r2, r4
 8006a94:	a941      	add	r1, sp, #260	@ 0x104
 8006a96:	4630      	mov	r0, r6
 8006a98:	f000 fa08 	bl	8006eac <_scanf_i>
 8006a9c:	e7b4      	b.n	8006a08 <__ssvfiscanf_r+0x214>
 8006a9e:	bf00      	nop
 8006aa0:	08006741 	.word	0x08006741
 8006aa4:	080067bb 	.word	0x080067bb
 8006aa8:	080076bf 	.word	0x080076bf
 8006aac:	08007676 	.word	0x08007676
 8006ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8006adc <__ssvfiscanf_r+0x2e8>)
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f43f aec6 	beq.w	8006844 <__ssvfiscanf_r+0x50>
 8006ab8:	466b      	mov	r3, sp
 8006aba:	4622      	mov	r2, r4
 8006abc:	a941      	add	r1, sp, #260	@ 0x104
 8006abe:	4630      	mov	r0, r6
 8006ac0:	f3af 8000 	nop.w
 8006ac4:	e7a0      	b.n	8006a08 <__ssvfiscanf_r+0x214>
 8006ac6:	89a3      	ldrh	r3, [r4, #12]
 8006ac8:	065b      	lsls	r3, r3, #25
 8006aca:	f53f af71 	bmi.w	80069b0 <__ssvfiscanf_r+0x1bc>
 8006ace:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8006ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8006ad8:	e7f9      	b.n	8006ace <__ssvfiscanf_r+0x2da>
 8006ada:	bf00      	nop
 8006adc:	00000000 	.word	0x00000000

08006ae0 <_printf_common>:
 8006ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae4:	4616      	mov	r6, r2
 8006ae6:	4698      	mov	r8, r3
 8006ae8:	688a      	ldr	r2, [r1, #8]
 8006aea:	690b      	ldr	r3, [r1, #16]
 8006aec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006af0:	4293      	cmp	r3, r2
 8006af2:	bfb8      	it	lt
 8006af4:	4613      	movlt	r3, r2
 8006af6:	6033      	str	r3, [r6, #0]
 8006af8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006afc:	4607      	mov	r7, r0
 8006afe:	460c      	mov	r4, r1
 8006b00:	b10a      	cbz	r2, 8006b06 <_printf_common+0x26>
 8006b02:	3301      	adds	r3, #1
 8006b04:	6033      	str	r3, [r6, #0]
 8006b06:	6823      	ldr	r3, [r4, #0]
 8006b08:	0699      	lsls	r1, r3, #26
 8006b0a:	bf42      	ittt	mi
 8006b0c:	6833      	ldrmi	r3, [r6, #0]
 8006b0e:	3302      	addmi	r3, #2
 8006b10:	6033      	strmi	r3, [r6, #0]
 8006b12:	6825      	ldr	r5, [r4, #0]
 8006b14:	f015 0506 	ands.w	r5, r5, #6
 8006b18:	d106      	bne.n	8006b28 <_printf_common+0x48>
 8006b1a:	f104 0a19 	add.w	sl, r4, #25
 8006b1e:	68e3      	ldr	r3, [r4, #12]
 8006b20:	6832      	ldr	r2, [r6, #0]
 8006b22:	1a9b      	subs	r3, r3, r2
 8006b24:	42ab      	cmp	r3, r5
 8006b26:	dc26      	bgt.n	8006b76 <_printf_common+0x96>
 8006b28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b2c:	6822      	ldr	r2, [r4, #0]
 8006b2e:	3b00      	subs	r3, #0
 8006b30:	bf18      	it	ne
 8006b32:	2301      	movne	r3, #1
 8006b34:	0692      	lsls	r2, r2, #26
 8006b36:	d42b      	bmi.n	8006b90 <_printf_common+0xb0>
 8006b38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b3c:	4641      	mov	r1, r8
 8006b3e:	4638      	mov	r0, r7
 8006b40:	47c8      	blx	r9
 8006b42:	3001      	adds	r0, #1
 8006b44:	d01e      	beq.n	8006b84 <_printf_common+0xa4>
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	6922      	ldr	r2, [r4, #16]
 8006b4a:	f003 0306 	and.w	r3, r3, #6
 8006b4e:	2b04      	cmp	r3, #4
 8006b50:	bf02      	ittt	eq
 8006b52:	68e5      	ldreq	r5, [r4, #12]
 8006b54:	6833      	ldreq	r3, [r6, #0]
 8006b56:	1aed      	subeq	r5, r5, r3
 8006b58:	68a3      	ldr	r3, [r4, #8]
 8006b5a:	bf0c      	ite	eq
 8006b5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b60:	2500      	movne	r5, #0
 8006b62:	4293      	cmp	r3, r2
 8006b64:	bfc4      	itt	gt
 8006b66:	1a9b      	subgt	r3, r3, r2
 8006b68:	18ed      	addgt	r5, r5, r3
 8006b6a:	2600      	movs	r6, #0
 8006b6c:	341a      	adds	r4, #26
 8006b6e:	42b5      	cmp	r5, r6
 8006b70:	d11a      	bne.n	8006ba8 <_printf_common+0xc8>
 8006b72:	2000      	movs	r0, #0
 8006b74:	e008      	b.n	8006b88 <_printf_common+0xa8>
 8006b76:	2301      	movs	r3, #1
 8006b78:	4652      	mov	r2, sl
 8006b7a:	4641      	mov	r1, r8
 8006b7c:	4638      	mov	r0, r7
 8006b7e:	47c8      	blx	r9
 8006b80:	3001      	adds	r0, #1
 8006b82:	d103      	bne.n	8006b8c <_printf_common+0xac>
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b8c:	3501      	adds	r5, #1
 8006b8e:	e7c6      	b.n	8006b1e <_printf_common+0x3e>
 8006b90:	18e1      	adds	r1, r4, r3
 8006b92:	1c5a      	adds	r2, r3, #1
 8006b94:	2030      	movs	r0, #48	@ 0x30
 8006b96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b9a:	4422      	add	r2, r4
 8006b9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ba0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ba4:	3302      	adds	r3, #2
 8006ba6:	e7c7      	b.n	8006b38 <_printf_common+0x58>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	4622      	mov	r2, r4
 8006bac:	4641      	mov	r1, r8
 8006bae:	4638      	mov	r0, r7
 8006bb0:	47c8      	blx	r9
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	d0e6      	beq.n	8006b84 <_printf_common+0xa4>
 8006bb6:	3601      	adds	r6, #1
 8006bb8:	e7d9      	b.n	8006b6e <_printf_common+0x8e>
	...

08006bbc <_printf_i>:
 8006bbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bc0:	7e0f      	ldrb	r7, [r1, #24]
 8006bc2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006bc4:	2f78      	cmp	r7, #120	@ 0x78
 8006bc6:	4691      	mov	r9, r2
 8006bc8:	4680      	mov	r8, r0
 8006bca:	460c      	mov	r4, r1
 8006bcc:	469a      	mov	sl, r3
 8006bce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006bd2:	d807      	bhi.n	8006be4 <_printf_i+0x28>
 8006bd4:	2f62      	cmp	r7, #98	@ 0x62
 8006bd6:	d80a      	bhi.n	8006bee <_printf_i+0x32>
 8006bd8:	2f00      	cmp	r7, #0
 8006bda:	f000 80d1 	beq.w	8006d80 <_printf_i+0x1c4>
 8006bde:	2f58      	cmp	r7, #88	@ 0x58
 8006be0:	f000 80b8 	beq.w	8006d54 <_printf_i+0x198>
 8006be4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006be8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006bec:	e03a      	b.n	8006c64 <_printf_i+0xa8>
 8006bee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006bf2:	2b15      	cmp	r3, #21
 8006bf4:	d8f6      	bhi.n	8006be4 <_printf_i+0x28>
 8006bf6:	a101      	add	r1, pc, #4	@ (adr r1, 8006bfc <_printf_i+0x40>)
 8006bf8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bfc:	08006c55 	.word	0x08006c55
 8006c00:	08006c69 	.word	0x08006c69
 8006c04:	08006be5 	.word	0x08006be5
 8006c08:	08006be5 	.word	0x08006be5
 8006c0c:	08006be5 	.word	0x08006be5
 8006c10:	08006be5 	.word	0x08006be5
 8006c14:	08006c69 	.word	0x08006c69
 8006c18:	08006be5 	.word	0x08006be5
 8006c1c:	08006be5 	.word	0x08006be5
 8006c20:	08006be5 	.word	0x08006be5
 8006c24:	08006be5 	.word	0x08006be5
 8006c28:	08006d67 	.word	0x08006d67
 8006c2c:	08006c93 	.word	0x08006c93
 8006c30:	08006d21 	.word	0x08006d21
 8006c34:	08006be5 	.word	0x08006be5
 8006c38:	08006be5 	.word	0x08006be5
 8006c3c:	08006d89 	.word	0x08006d89
 8006c40:	08006be5 	.word	0x08006be5
 8006c44:	08006c93 	.word	0x08006c93
 8006c48:	08006be5 	.word	0x08006be5
 8006c4c:	08006be5 	.word	0x08006be5
 8006c50:	08006d29 	.word	0x08006d29
 8006c54:	6833      	ldr	r3, [r6, #0]
 8006c56:	1d1a      	adds	r2, r3, #4
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	6032      	str	r2, [r6, #0]
 8006c5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c64:	2301      	movs	r3, #1
 8006c66:	e09c      	b.n	8006da2 <_printf_i+0x1e6>
 8006c68:	6833      	ldr	r3, [r6, #0]
 8006c6a:	6820      	ldr	r0, [r4, #0]
 8006c6c:	1d19      	adds	r1, r3, #4
 8006c6e:	6031      	str	r1, [r6, #0]
 8006c70:	0606      	lsls	r6, r0, #24
 8006c72:	d501      	bpl.n	8006c78 <_printf_i+0xbc>
 8006c74:	681d      	ldr	r5, [r3, #0]
 8006c76:	e003      	b.n	8006c80 <_printf_i+0xc4>
 8006c78:	0645      	lsls	r5, r0, #25
 8006c7a:	d5fb      	bpl.n	8006c74 <_printf_i+0xb8>
 8006c7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c80:	2d00      	cmp	r5, #0
 8006c82:	da03      	bge.n	8006c8c <_printf_i+0xd0>
 8006c84:	232d      	movs	r3, #45	@ 0x2d
 8006c86:	426d      	negs	r5, r5
 8006c88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c8c:	4858      	ldr	r0, [pc, #352]	@ (8006df0 <_printf_i+0x234>)
 8006c8e:	230a      	movs	r3, #10
 8006c90:	e011      	b.n	8006cb6 <_printf_i+0xfa>
 8006c92:	6821      	ldr	r1, [r4, #0]
 8006c94:	6833      	ldr	r3, [r6, #0]
 8006c96:	0608      	lsls	r0, r1, #24
 8006c98:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c9c:	d402      	bmi.n	8006ca4 <_printf_i+0xe8>
 8006c9e:	0649      	lsls	r1, r1, #25
 8006ca0:	bf48      	it	mi
 8006ca2:	b2ad      	uxthmi	r5, r5
 8006ca4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ca6:	4852      	ldr	r0, [pc, #328]	@ (8006df0 <_printf_i+0x234>)
 8006ca8:	6033      	str	r3, [r6, #0]
 8006caa:	bf14      	ite	ne
 8006cac:	230a      	movne	r3, #10
 8006cae:	2308      	moveq	r3, #8
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006cb6:	6866      	ldr	r6, [r4, #4]
 8006cb8:	60a6      	str	r6, [r4, #8]
 8006cba:	2e00      	cmp	r6, #0
 8006cbc:	db05      	blt.n	8006cca <_printf_i+0x10e>
 8006cbe:	6821      	ldr	r1, [r4, #0]
 8006cc0:	432e      	orrs	r6, r5
 8006cc2:	f021 0104 	bic.w	r1, r1, #4
 8006cc6:	6021      	str	r1, [r4, #0]
 8006cc8:	d04b      	beq.n	8006d62 <_printf_i+0x1a6>
 8006cca:	4616      	mov	r6, r2
 8006ccc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006cd0:	fb03 5711 	mls	r7, r3, r1, r5
 8006cd4:	5dc7      	ldrb	r7, [r0, r7]
 8006cd6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006cda:	462f      	mov	r7, r5
 8006cdc:	42bb      	cmp	r3, r7
 8006cde:	460d      	mov	r5, r1
 8006ce0:	d9f4      	bls.n	8006ccc <_printf_i+0x110>
 8006ce2:	2b08      	cmp	r3, #8
 8006ce4:	d10b      	bne.n	8006cfe <_printf_i+0x142>
 8006ce6:	6823      	ldr	r3, [r4, #0]
 8006ce8:	07df      	lsls	r7, r3, #31
 8006cea:	d508      	bpl.n	8006cfe <_printf_i+0x142>
 8006cec:	6923      	ldr	r3, [r4, #16]
 8006cee:	6861      	ldr	r1, [r4, #4]
 8006cf0:	4299      	cmp	r1, r3
 8006cf2:	bfde      	ittt	le
 8006cf4:	2330      	movle	r3, #48	@ 0x30
 8006cf6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006cfa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cfe:	1b92      	subs	r2, r2, r6
 8006d00:	6122      	str	r2, [r4, #16]
 8006d02:	f8cd a000 	str.w	sl, [sp]
 8006d06:	464b      	mov	r3, r9
 8006d08:	aa03      	add	r2, sp, #12
 8006d0a:	4621      	mov	r1, r4
 8006d0c:	4640      	mov	r0, r8
 8006d0e:	f7ff fee7 	bl	8006ae0 <_printf_common>
 8006d12:	3001      	adds	r0, #1
 8006d14:	d14a      	bne.n	8006dac <_printf_i+0x1f0>
 8006d16:	f04f 30ff 	mov.w	r0, #4294967295
 8006d1a:	b004      	add	sp, #16
 8006d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d20:	6823      	ldr	r3, [r4, #0]
 8006d22:	f043 0320 	orr.w	r3, r3, #32
 8006d26:	6023      	str	r3, [r4, #0]
 8006d28:	4832      	ldr	r0, [pc, #200]	@ (8006df4 <_printf_i+0x238>)
 8006d2a:	2778      	movs	r7, #120	@ 0x78
 8006d2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d30:	6823      	ldr	r3, [r4, #0]
 8006d32:	6831      	ldr	r1, [r6, #0]
 8006d34:	061f      	lsls	r7, r3, #24
 8006d36:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d3a:	d402      	bmi.n	8006d42 <_printf_i+0x186>
 8006d3c:	065f      	lsls	r7, r3, #25
 8006d3e:	bf48      	it	mi
 8006d40:	b2ad      	uxthmi	r5, r5
 8006d42:	6031      	str	r1, [r6, #0]
 8006d44:	07d9      	lsls	r1, r3, #31
 8006d46:	bf44      	itt	mi
 8006d48:	f043 0320 	orrmi.w	r3, r3, #32
 8006d4c:	6023      	strmi	r3, [r4, #0]
 8006d4e:	b11d      	cbz	r5, 8006d58 <_printf_i+0x19c>
 8006d50:	2310      	movs	r3, #16
 8006d52:	e7ad      	b.n	8006cb0 <_printf_i+0xf4>
 8006d54:	4826      	ldr	r0, [pc, #152]	@ (8006df0 <_printf_i+0x234>)
 8006d56:	e7e9      	b.n	8006d2c <_printf_i+0x170>
 8006d58:	6823      	ldr	r3, [r4, #0]
 8006d5a:	f023 0320 	bic.w	r3, r3, #32
 8006d5e:	6023      	str	r3, [r4, #0]
 8006d60:	e7f6      	b.n	8006d50 <_printf_i+0x194>
 8006d62:	4616      	mov	r6, r2
 8006d64:	e7bd      	b.n	8006ce2 <_printf_i+0x126>
 8006d66:	6833      	ldr	r3, [r6, #0]
 8006d68:	6825      	ldr	r5, [r4, #0]
 8006d6a:	6961      	ldr	r1, [r4, #20]
 8006d6c:	1d18      	adds	r0, r3, #4
 8006d6e:	6030      	str	r0, [r6, #0]
 8006d70:	062e      	lsls	r6, r5, #24
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	d501      	bpl.n	8006d7a <_printf_i+0x1be>
 8006d76:	6019      	str	r1, [r3, #0]
 8006d78:	e002      	b.n	8006d80 <_printf_i+0x1c4>
 8006d7a:	0668      	lsls	r0, r5, #25
 8006d7c:	d5fb      	bpl.n	8006d76 <_printf_i+0x1ba>
 8006d7e:	8019      	strh	r1, [r3, #0]
 8006d80:	2300      	movs	r3, #0
 8006d82:	6123      	str	r3, [r4, #16]
 8006d84:	4616      	mov	r6, r2
 8006d86:	e7bc      	b.n	8006d02 <_printf_i+0x146>
 8006d88:	6833      	ldr	r3, [r6, #0]
 8006d8a:	1d1a      	adds	r2, r3, #4
 8006d8c:	6032      	str	r2, [r6, #0]
 8006d8e:	681e      	ldr	r6, [r3, #0]
 8006d90:	6862      	ldr	r2, [r4, #4]
 8006d92:	2100      	movs	r1, #0
 8006d94:	4630      	mov	r0, r6
 8006d96:	f7f9 fa2b 	bl	80001f0 <memchr>
 8006d9a:	b108      	cbz	r0, 8006da0 <_printf_i+0x1e4>
 8006d9c:	1b80      	subs	r0, r0, r6
 8006d9e:	6060      	str	r0, [r4, #4]
 8006da0:	6863      	ldr	r3, [r4, #4]
 8006da2:	6123      	str	r3, [r4, #16]
 8006da4:	2300      	movs	r3, #0
 8006da6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006daa:	e7aa      	b.n	8006d02 <_printf_i+0x146>
 8006dac:	6923      	ldr	r3, [r4, #16]
 8006dae:	4632      	mov	r2, r6
 8006db0:	4649      	mov	r1, r9
 8006db2:	4640      	mov	r0, r8
 8006db4:	47d0      	blx	sl
 8006db6:	3001      	adds	r0, #1
 8006db8:	d0ad      	beq.n	8006d16 <_printf_i+0x15a>
 8006dba:	6823      	ldr	r3, [r4, #0]
 8006dbc:	079b      	lsls	r3, r3, #30
 8006dbe:	d413      	bmi.n	8006de8 <_printf_i+0x22c>
 8006dc0:	68e0      	ldr	r0, [r4, #12]
 8006dc2:	9b03      	ldr	r3, [sp, #12]
 8006dc4:	4298      	cmp	r0, r3
 8006dc6:	bfb8      	it	lt
 8006dc8:	4618      	movlt	r0, r3
 8006dca:	e7a6      	b.n	8006d1a <_printf_i+0x15e>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	4632      	mov	r2, r6
 8006dd0:	4649      	mov	r1, r9
 8006dd2:	4640      	mov	r0, r8
 8006dd4:	47d0      	blx	sl
 8006dd6:	3001      	adds	r0, #1
 8006dd8:	d09d      	beq.n	8006d16 <_printf_i+0x15a>
 8006dda:	3501      	adds	r5, #1
 8006ddc:	68e3      	ldr	r3, [r4, #12]
 8006dde:	9903      	ldr	r1, [sp, #12]
 8006de0:	1a5b      	subs	r3, r3, r1
 8006de2:	42ab      	cmp	r3, r5
 8006de4:	dcf2      	bgt.n	8006dcc <_printf_i+0x210>
 8006de6:	e7eb      	b.n	8006dc0 <_printf_i+0x204>
 8006de8:	2500      	movs	r5, #0
 8006dea:	f104 0619 	add.w	r6, r4, #25
 8006dee:	e7f5      	b.n	8006ddc <_printf_i+0x220>
 8006df0:	08007681 	.word	0x08007681
 8006df4:	08007692 	.word	0x08007692

08006df8 <_scanf_chars>:
 8006df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dfc:	4615      	mov	r5, r2
 8006dfe:	688a      	ldr	r2, [r1, #8]
 8006e00:	4680      	mov	r8, r0
 8006e02:	460c      	mov	r4, r1
 8006e04:	b932      	cbnz	r2, 8006e14 <_scanf_chars+0x1c>
 8006e06:	698a      	ldr	r2, [r1, #24]
 8006e08:	2a00      	cmp	r2, #0
 8006e0a:	bf14      	ite	ne
 8006e0c:	f04f 32ff 	movne.w	r2, #4294967295
 8006e10:	2201      	moveq	r2, #1
 8006e12:	608a      	str	r2, [r1, #8]
 8006e14:	6822      	ldr	r2, [r4, #0]
 8006e16:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8006ea8 <_scanf_chars+0xb0>
 8006e1a:	06d1      	lsls	r1, r2, #27
 8006e1c:	bf5f      	itttt	pl
 8006e1e:	681a      	ldrpl	r2, [r3, #0]
 8006e20:	1d11      	addpl	r1, r2, #4
 8006e22:	6019      	strpl	r1, [r3, #0]
 8006e24:	6816      	ldrpl	r6, [r2, #0]
 8006e26:	2700      	movs	r7, #0
 8006e28:	69a0      	ldr	r0, [r4, #24]
 8006e2a:	b188      	cbz	r0, 8006e50 <_scanf_chars+0x58>
 8006e2c:	2801      	cmp	r0, #1
 8006e2e:	d107      	bne.n	8006e40 <_scanf_chars+0x48>
 8006e30:	682b      	ldr	r3, [r5, #0]
 8006e32:	781a      	ldrb	r2, [r3, #0]
 8006e34:	6963      	ldr	r3, [r4, #20]
 8006e36:	5c9b      	ldrb	r3, [r3, r2]
 8006e38:	b953      	cbnz	r3, 8006e50 <_scanf_chars+0x58>
 8006e3a:	2f00      	cmp	r7, #0
 8006e3c:	d031      	beq.n	8006ea2 <_scanf_chars+0xaa>
 8006e3e:	e022      	b.n	8006e86 <_scanf_chars+0x8e>
 8006e40:	2802      	cmp	r0, #2
 8006e42:	d120      	bne.n	8006e86 <_scanf_chars+0x8e>
 8006e44:	682b      	ldr	r3, [r5, #0]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	f819 3003 	ldrb.w	r3, [r9, r3]
 8006e4c:	071b      	lsls	r3, r3, #28
 8006e4e:	d41a      	bmi.n	8006e86 <_scanf_chars+0x8e>
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	06da      	lsls	r2, r3, #27
 8006e54:	bf5e      	ittt	pl
 8006e56:	682b      	ldrpl	r3, [r5, #0]
 8006e58:	781b      	ldrbpl	r3, [r3, #0]
 8006e5a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8006e5e:	682a      	ldr	r2, [r5, #0]
 8006e60:	686b      	ldr	r3, [r5, #4]
 8006e62:	3201      	adds	r2, #1
 8006e64:	602a      	str	r2, [r5, #0]
 8006e66:	68a2      	ldr	r2, [r4, #8]
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	3a01      	subs	r2, #1
 8006e6c:	606b      	str	r3, [r5, #4]
 8006e6e:	3701      	adds	r7, #1
 8006e70:	60a2      	str	r2, [r4, #8]
 8006e72:	b142      	cbz	r2, 8006e86 <_scanf_chars+0x8e>
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	dcd7      	bgt.n	8006e28 <_scanf_chars+0x30>
 8006e78:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006e7c:	4629      	mov	r1, r5
 8006e7e:	4640      	mov	r0, r8
 8006e80:	4798      	blx	r3
 8006e82:	2800      	cmp	r0, #0
 8006e84:	d0d0      	beq.n	8006e28 <_scanf_chars+0x30>
 8006e86:	6823      	ldr	r3, [r4, #0]
 8006e88:	f013 0310 	ands.w	r3, r3, #16
 8006e8c:	d105      	bne.n	8006e9a <_scanf_chars+0xa2>
 8006e8e:	68e2      	ldr	r2, [r4, #12]
 8006e90:	3201      	adds	r2, #1
 8006e92:	60e2      	str	r2, [r4, #12]
 8006e94:	69a2      	ldr	r2, [r4, #24]
 8006e96:	b102      	cbz	r2, 8006e9a <_scanf_chars+0xa2>
 8006e98:	7033      	strb	r3, [r6, #0]
 8006e9a:	6923      	ldr	r3, [r4, #16]
 8006e9c:	443b      	add	r3, r7
 8006e9e:	6123      	str	r3, [r4, #16]
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ea6:	bf00      	nop
 8006ea8:	080076bf 	.word	0x080076bf

08006eac <_scanf_i>:
 8006eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb0:	4698      	mov	r8, r3
 8006eb2:	4b74      	ldr	r3, [pc, #464]	@ (8007084 <_scanf_i+0x1d8>)
 8006eb4:	460c      	mov	r4, r1
 8006eb6:	4682      	mov	sl, r0
 8006eb8:	4616      	mov	r6, r2
 8006eba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ebe:	b087      	sub	sp, #28
 8006ec0:	ab03      	add	r3, sp, #12
 8006ec2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8006ec6:	4b70      	ldr	r3, [pc, #448]	@ (8007088 <_scanf_i+0x1dc>)
 8006ec8:	69a1      	ldr	r1, [r4, #24]
 8006eca:	4a70      	ldr	r2, [pc, #448]	@ (800708c <_scanf_i+0x1e0>)
 8006ecc:	2903      	cmp	r1, #3
 8006ece:	bf08      	it	eq
 8006ed0:	461a      	moveq	r2, r3
 8006ed2:	68a3      	ldr	r3, [r4, #8]
 8006ed4:	9201      	str	r2, [sp, #4]
 8006ed6:	1e5a      	subs	r2, r3, #1
 8006ed8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006edc:	bf88      	it	hi
 8006ede:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006ee2:	4627      	mov	r7, r4
 8006ee4:	bf82      	ittt	hi
 8006ee6:	eb03 0905 	addhi.w	r9, r3, r5
 8006eea:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006eee:	60a3      	strhi	r3, [r4, #8]
 8006ef0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8006ef4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8006ef8:	bf98      	it	ls
 8006efa:	f04f 0900 	movls.w	r9, #0
 8006efe:	6023      	str	r3, [r4, #0]
 8006f00:	463d      	mov	r5, r7
 8006f02:	f04f 0b00 	mov.w	fp, #0
 8006f06:	6831      	ldr	r1, [r6, #0]
 8006f08:	ab03      	add	r3, sp, #12
 8006f0a:	7809      	ldrb	r1, [r1, #0]
 8006f0c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8006f10:	2202      	movs	r2, #2
 8006f12:	f7f9 f96d 	bl	80001f0 <memchr>
 8006f16:	b328      	cbz	r0, 8006f64 <_scanf_i+0xb8>
 8006f18:	f1bb 0f01 	cmp.w	fp, #1
 8006f1c:	d159      	bne.n	8006fd2 <_scanf_i+0x126>
 8006f1e:	6862      	ldr	r2, [r4, #4]
 8006f20:	b92a      	cbnz	r2, 8006f2e <_scanf_i+0x82>
 8006f22:	6822      	ldr	r2, [r4, #0]
 8006f24:	2108      	movs	r1, #8
 8006f26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f2a:	6061      	str	r1, [r4, #4]
 8006f2c:	6022      	str	r2, [r4, #0]
 8006f2e:	6822      	ldr	r2, [r4, #0]
 8006f30:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8006f34:	6022      	str	r2, [r4, #0]
 8006f36:	68a2      	ldr	r2, [r4, #8]
 8006f38:	1e51      	subs	r1, r2, #1
 8006f3a:	60a1      	str	r1, [r4, #8]
 8006f3c:	b192      	cbz	r2, 8006f64 <_scanf_i+0xb8>
 8006f3e:	6832      	ldr	r2, [r6, #0]
 8006f40:	1c51      	adds	r1, r2, #1
 8006f42:	6031      	str	r1, [r6, #0]
 8006f44:	7812      	ldrb	r2, [r2, #0]
 8006f46:	f805 2b01 	strb.w	r2, [r5], #1
 8006f4a:	6872      	ldr	r2, [r6, #4]
 8006f4c:	3a01      	subs	r2, #1
 8006f4e:	2a00      	cmp	r2, #0
 8006f50:	6072      	str	r2, [r6, #4]
 8006f52:	dc07      	bgt.n	8006f64 <_scanf_i+0xb8>
 8006f54:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8006f58:	4631      	mov	r1, r6
 8006f5a:	4650      	mov	r0, sl
 8006f5c:	4790      	blx	r2
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	f040 8085 	bne.w	800706e <_scanf_i+0x1c2>
 8006f64:	f10b 0b01 	add.w	fp, fp, #1
 8006f68:	f1bb 0f03 	cmp.w	fp, #3
 8006f6c:	d1cb      	bne.n	8006f06 <_scanf_i+0x5a>
 8006f6e:	6863      	ldr	r3, [r4, #4]
 8006f70:	b90b      	cbnz	r3, 8006f76 <_scanf_i+0xca>
 8006f72:	230a      	movs	r3, #10
 8006f74:	6063      	str	r3, [r4, #4]
 8006f76:	6863      	ldr	r3, [r4, #4]
 8006f78:	4945      	ldr	r1, [pc, #276]	@ (8007090 <_scanf_i+0x1e4>)
 8006f7a:	6960      	ldr	r0, [r4, #20]
 8006f7c:	1ac9      	subs	r1, r1, r3
 8006f7e:	f000 f889 	bl	8007094 <__sccl>
 8006f82:	f04f 0b00 	mov.w	fp, #0
 8006f86:	68a3      	ldr	r3, [r4, #8]
 8006f88:	6822      	ldr	r2, [r4, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d03d      	beq.n	800700a <_scanf_i+0x15e>
 8006f8e:	6831      	ldr	r1, [r6, #0]
 8006f90:	6960      	ldr	r0, [r4, #20]
 8006f92:	f891 c000 	ldrb.w	ip, [r1]
 8006f96:	f810 000c 	ldrb.w	r0, [r0, ip]
 8006f9a:	2800      	cmp	r0, #0
 8006f9c:	d035      	beq.n	800700a <_scanf_i+0x15e>
 8006f9e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8006fa2:	d124      	bne.n	8006fee <_scanf_i+0x142>
 8006fa4:	0510      	lsls	r0, r2, #20
 8006fa6:	d522      	bpl.n	8006fee <_scanf_i+0x142>
 8006fa8:	f10b 0b01 	add.w	fp, fp, #1
 8006fac:	f1b9 0f00 	cmp.w	r9, #0
 8006fb0:	d003      	beq.n	8006fba <_scanf_i+0x10e>
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	f109 39ff 	add.w	r9, r9, #4294967295
 8006fb8:	60a3      	str	r3, [r4, #8]
 8006fba:	6873      	ldr	r3, [r6, #4]
 8006fbc:	3b01      	subs	r3, #1
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	6073      	str	r3, [r6, #4]
 8006fc2:	dd1b      	ble.n	8006ffc <_scanf_i+0x150>
 8006fc4:	6833      	ldr	r3, [r6, #0]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	6033      	str	r3, [r6, #0]
 8006fca:	68a3      	ldr	r3, [r4, #8]
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	60a3      	str	r3, [r4, #8]
 8006fd0:	e7d9      	b.n	8006f86 <_scanf_i+0xda>
 8006fd2:	f1bb 0f02 	cmp.w	fp, #2
 8006fd6:	d1ae      	bne.n	8006f36 <_scanf_i+0x8a>
 8006fd8:	6822      	ldr	r2, [r4, #0]
 8006fda:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8006fde:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006fe2:	d1c4      	bne.n	8006f6e <_scanf_i+0xc2>
 8006fe4:	2110      	movs	r1, #16
 8006fe6:	6061      	str	r1, [r4, #4]
 8006fe8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006fec:	e7a2      	b.n	8006f34 <_scanf_i+0x88>
 8006fee:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8006ff2:	6022      	str	r2, [r4, #0]
 8006ff4:	780b      	ldrb	r3, [r1, #0]
 8006ff6:	f805 3b01 	strb.w	r3, [r5], #1
 8006ffa:	e7de      	b.n	8006fba <_scanf_i+0x10e>
 8006ffc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007000:	4631      	mov	r1, r6
 8007002:	4650      	mov	r0, sl
 8007004:	4798      	blx	r3
 8007006:	2800      	cmp	r0, #0
 8007008:	d0df      	beq.n	8006fca <_scanf_i+0x11e>
 800700a:	6823      	ldr	r3, [r4, #0]
 800700c:	05d9      	lsls	r1, r3, #23
 800700e:	d50d      	bpl.n	800702c <_scanf_i+0x180>
 8007010:	42bd      	cmp	r5, r7
 8007012:	d909      	bls.n	8007028 <_scanf_i+0x17c>
 8007014:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007018:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800701c:	4632      	mov	r2, r6
 800701e:	4650      	mov	r0, sl
 8007020:	4798      	blx	r3
 8007022:	f105 39ff 	add.w	r9, r5, #4294967295
 8007026:	464d      	mov	r5, r9
 8007028:	42bd      	cmp	r5, r7
 800702a:	d028      	beq.n	800707e <_scanf_i+0x1d2>
 800702c:	6822      	ldr	r2, [r4, #0]
 800702e:	f012 0210 	ands.w	r2, r2, #16
 8007032:	d113      	bne.n	800705c <_scanf_i+0x1b0>
 8007034:	702a      	strb	r2, [r5, #0]
 8007036:	6863      	ldr	r3, [r4, #4]
 8007038:	9e01      	ldr	r6, [sp, #4]
 800703a:	4639      	mov	r1, r7
 800703c:	4650      	mov	r0, sl
 800703e:	47b0      	blx	r6
 8007040:	f8d8 3000 	ldr.w	r3, [r8]
 8007044:	6821      	ldr	r1, [r4, #0]
 8007046:	1d1a      	adds	r2, r3, #4
 8007048:	f8c8 2000 	str.w	r2, [r8]
 800704c:	f011 0f20 	tst.w	r1, #32
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	d00f      	beq.n	8007074 <_scanf_i+0x1c8>
 8007054:	6018      	str	r0, [r3, #0]
 8007056:	68e3      	ldr	r3, [r4, #12]
 8007058:	3301      	adds	r3, #1
 800705a:	60e3      	str	r3, [r4, #12]
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	1bed      	subs	r5, r5, r7
 8007060:	445d      	add	r5, fp
 8007062:	442b      	add	r3, r5
 8007064:	6123      	str	r3, [r4, #16]
 8007066:	2000      	movs	r0, #0
 8007068:	b007      	add	sp, #28
 800706a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800706e:	f04f 0b00 	mov.w	fp, #0
 8007072:	e7ca      	b.n	800700a <_scanf_i+0x15e>
 8007074:	07ca      	lsls	r2, r1, #31
 8007076:	bf4c      	ite	mi
 8007078:	8018      	strhmi	r0, [r3, #0]
 800707a:	6018      	strpl	r0, [r3, #0]
 800707c:	e7eb      	b.n	8007056 <_scanf_i+0x1aa>
 800707e:	2001      	movs	r0, #1
 8007080:	e7f2      	b.n	8007068 <_scanf_i+0x1bc>
 8007082:	bf00      	nop
 8007084:	080075f8 	.word	0x080075f8
 8007088:	08007321 	.word	0x08007321
 800708c:	08007401 	.word	0x08007401
 8007090:	080076b3 	.word	0x080076b3

08007094 <__sccl>:
 8007094:	b570      	push	{r4, r5, r6, lr}
 8007096:	780b      	ldrb	r3, [r1, #0]
 8007098:	4604      	mov	r4, r0
 800709a:	2b5e      	cmp	r3, #94	@ 0x5e
 800709c:	bf0b      	itete	eq
 800709e:	784b      	ldrbeq	r3, [r1, #1]
 80070a0:	1c4a      	addne	r2, r1, #1
 80070a2:	1c8a      	addeq	r2, r1, #2
 80070a4:	2100      	movne	r1, #0
 80070a6:	bf08      	it	eq
 80070a8:	2101      	moveq	r1, #1
 80070aa:	3801      	subs	r0, #1
 80070ac:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80070b0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80070b4:	42a8      	cmp	r0, r5
 80070b6:	d1fb      	bne.n	80070b0 <__sccl+0x1c>
 80070b8:	b90b      	cbnz	r3, 80070be <__sccl+0x2a>
 80070ba:	1e50      	subs	r0, r2, #1
 80070bc:	bd70      	pop	{r4, r5, r6, pc}
 80070be:	f081 0101 	eor.w	r1, r1, #1
 80070c2:	54e1      	strb	r1, [r4, r3]
 80070c4:	4610      	mov	r0, r2
 80070c6:	4602      	mov	r2, r0
 80070c8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80070cc:	2d2d      	cmp	r5, #45	@ 0x2d
 80070ce:	d005      	beq.n	80070dc <__sccl+0x48>
 80070d0:	2d5d      	cmp	r5, #93	@ 0x5d
 80070d2:	d016      	beq.n	8007102 <__sccl+0x6e>
 80070d4:	2d00      	cmp	r5, #0
 80070d6:	d0f1      	beq.n	80070bc <__sccl+0x28>
 80070d8:	462b      	mov	r3, r5
 80070da:	e7f2      	b.n	80070c2 <__sccl+0x2e>
 80070dc:	7846      	ldrb	r6, [r0, #1]
 80070de:	2e5d      	cmp	r6, #93	@ 0x5d
 80070e0:	d0fa      	beq.n	80070d8 <__sccl+0x44>
 80070e2:	42b3      	cmp	r3, r6
 80070e4:	dcf8      	bgt.n	80070d8 <__sccl+0x44>
 80070e6:	3002      	adds	r0, #2
 80070e8:	461a      	mov	r2, r3
 80070ea:	3201      	adds	r2, #1
 80070ec:	4296      	cmp	r6, r2
 80070ee:	54a1      	strb	r1, [r4, r2]
 80070f0:	dcfb      	bgt.n	80070ea <__sccl+0x56>
 80070f2:	1af2      	subs	r2, r6, r3
 80070f4:	3a01      	subs	r2, #1
 80070f6:	1c5d      	adds	r5, r3, #1
 80070f8:	42b3      	cmp	r3, r6
 80070fa:	bfa8      	it	ge
 80070fc:	2200      	movge	r2, #0
 80070fe:	18ab      	adds	r3, r5, r2
 8007100:	e7e1      	b.n	80070c6 <__sccl+0x32>
 8007102:	4610      	mov	r0, r2
 8007104:	e7da      	b.n	80070bc <__sccl+0x28>

08007106 <__submore>:
 8007106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800710a:	460c      	mov	r4, r1
 800710c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800710e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007112:	4299      	cmp	r1, r3
 8007114:	d11d      	bne.n	8007152 <__submore+0x4c>
 8007116:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800711a:	f7ff f92d 	bl	8006378 <_malloc_r>
 800711e:	b918      	cbnz	r0, 8007128 <__submore+0x22>
 8007120:	f04f 30ff 	mov.w	r0, #4294967295
 8007124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007128:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800712c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800712e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007132:	6360      	str	r0, [r4, #52]	@ 0x34
 8007134:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007138:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800713c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8007140:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007144:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8007148:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800714c:	6020      	str	r0, [r4, #0]
 800714e:	2000      	movs	r0, #0
 8007150:	e7e8      	b.n	8007124 <__submore+0x1e>
 8007152:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007154:	0077      	lsls	r7, r6, #1
 8007156:	463a      	mov	r2, r7
 8007158:	f000 f83a 	bl	80071d0 <_realloc_r>
 800715c:	4605      	mov	r5, r0
 800715e:	2800      	cmp	r0, #0
 8007160:	d0de      	beq.n	8007120 <__submore+0x1a>
 8007162:	eb00 0806 	add.w	r8, r0, r6
 8007166:	4601      	mov	r1, r0
 8007168:	4632      	mov	r2, r6
 800716a:	4640      	mov	r0, r8
 800716c:	f7ff f88a 	bl	8006284 <memcpy>
 8007170:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007174:	f8c4 8000 	str.w	r8, [r4]
 8007178:	e7e9      	b.n	800714e <__submore+0x48>

0800717a <memmove>:
 800717a:	4288      	cmp	r0, r1
 800717c:	b510      	push	{r4, lr}
 800717e:	eb01 0402 	add.w	r4, r1, r2
 8007182:	d902      	bls.n	800718a <memmove+0x10>
 8007184:	4284      	cmp	r4, r0
 8007186:	4623      	mov	r3, r4
 8007188:	d807      	bhi.n	800719a <memmove+0x20>
 800718a:	1e43      	subs	r3, r0, #1
 800718c:	42a1      	cmp	r1, r4
 800718e:	d008      	beq.n	80071a2 <memmove+0x28>
 8007190:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007194:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007198:	e7f8      	b.n	800718c <memmove+0x12>
 800719a:	4402      	add	r2, r0
 800719c:	4601      	mov	r1, r0
 800719e:	428a      	cmp	r2, r1
 80071a0:	d100      	bne.n	80071a4 <memmove+0x2a>
 80071a2:	bd10      	pop	{r4, pc}
 80071a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071a8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071ac:	e7f7      	b.n	800719e <memmove+0x24>
	...

080071b0 <_sbrk_r>:
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	4d06      	ldr	r5, [pc, #24]	@ (80071cc <_sbrk_r+0x1c>)
 80071b4:	2300      	movs	r3, #0
 80071b6:	4604      	mov	r4, r0
 80071b8:	4608      	mov	r0, r1
 80071ba:	602b      	str	r3, [r5, #0]
 80071bc:	f7f9 ffb4 	bl	8001128 <_sbrk>
 80071c0:	1c43      	adds	r3, r0, #1
 80071c2:	d102      	bne.n	80071ca <_sbrk_r+0x1a>
 80071c4:	682b      	ldr	r3, [r5, #0]
 80071c6:	b103      	cbz	r3, 80071ca <_sbrk_r+0x1a>
 80071c8:	6023      	str	r3, [r4, #0]
 80071ca:	bd38      	pop	{r3, r4, r5, pc}
 80071cc:	20004ce0 	.word	0x20004ce0

080071d0 <_realloc_r>:
 80071d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071d4:	4607      	mov	r7, r0
 80071d6:	4614      	mov	r4, r2
 80071d8:	460d      	mov	r5, r1
 80071da:	b921      	cbnz	r1, 80071e6 <_realloc_r+0x16>
 80071dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071e0:	4611      	mov	r1, r2
 80071e2:	f7ff b8c9 	b.w	8006378 <_malloc_r>
 80071e6:	b92a      	cbnz	r2, 80071f4 <_realloc_r+0x24>
 80071e8:	f7ff f85a 	bl	80062a0 <_free_r>
 80071ec:	4625      	mov	r5, r4
 80071ee:	4628      	mov	r0, r5
 80071f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071f4:	f000 f906 	bl	8007404 <_malloc_usable_size_r>
 80071f8:	4284      	cmp	r4, r0
 80071fa:	4606      	mov	r6, r0
 80071fc:	d802      	bhi.n	8007204 <_realloc_r+0x34>
 80071fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007202:	d8f4      	bhi.n	80071ee <_realloc_r+0x1e>
 8007204:	4621      	mov	r1, r4
 8007206:	4638      	mov	r0, r7
 8007208:	f7ff f8b6 	bl	8006378 <_malloc_r>
 800720c:	4680      	mov	r8, r0
 800720e:	b908      	cbnz	r0, 8007214 <_realloc_r+0x44>
 8007210:	4645      	mov	r5, r8
 8007212:	e7ec      	b.n	80071ee <_realloc_r+0x1e>
 8007214:	42b4      	cmp	r4, r6
 8007216:	4622      	mov	r2, r4
 8007218:	4629      	mov	r1, r5
 800721a:	bf28      	it	cs
 800721c:	4632      	movcs	r2, r6
 800721e:	f7ff f831 	bl	8006284 <memcpy>
 8007222:	4629      	mov	r1, r5
 8007224:	4638      	mov	r0, r7
 8007226:	f7ff f83b 	bl	80062a0 <_free_r>
 800722a:	e7f1      	b.n	8007210 <_realloc_r+0x40>

0800722c <_strtol_l.isra.0>:
 800722c:	2b24      	cmp	r3, #36	@ 0x24
 800722e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007232:	4686      	mov	lr, r0
 8007234:	4690      	mov	r8, r2
 8007236:	d801      	bhi.n	800723c <_strtol_l.isra.0+0x10>
 8007238:	2b01      	cmp	r3, #1
 800723a:	d106      	bne.n	800724a <_strtol_l.isra.0+0x1e>
 800723c:	f7fe fff6 	bl	800622c <__errno>
 8007240:	2316      	movs	r3, #22
 8007242:	6003      	str	r3, [r0, #0]
 8007244:	2000      	movs	r0, #0
 8007246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800724a:	4834      	ldr	r0, [pc, #208]	@ (800731c <_strtol_l.isra.0+0xf0>)
 800724c:	460d      	mov	r5, r1
 800724e:	462a      	mov	r2, r5
 8007250:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007254:	5d06      	ldrb	r6, [r0, r4]
 8007256:	f016 0608 	ands.w	r6, r6, #8
 800725a:	d1f8      	bne.n	800724e <_strtol_l.isra.0+0x22>
 800725c:	2c2d      	cmp	r4, #45	@ 0x2d
 800725e:	d110      	bne.n	8007282 <_strtol_l.isra.0+0x56>
 8007260:	782c      	ldrb	r4, [r5, #0]
 8007262:	2601      	movs	r6, #1
 8007264:	1c95      	adds	r5, r2, #2
 8007266:	f033 0210 	bics.w	r2, r3, #16
 800726a:	d115      	bne.n	8007298 <_strtol_l.isra.0+0x6c>
 800726c:	2c30      	cmp	r4, #48	@ 0x30
 800726e:	d10d      	bne.n	800728c <_strtol_l.isra.0+0x60>
 8007270:	782a      	ldrb	r2, [r5, #0]
 8007272:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007276:	2a58      	cmp	r2, #88	@ 0x58
 8007278:	d108      	bne.n	800728c <_strtol_l.isra.0+0x60>
 800727a:	786c      	ldrb	r4, [r5, #1]
 800727c:	3502      	adds	r5, #2
 800727e:	2310      	movs	r3, #16
 8007280:	e00a      	b.n	8007298 <_strtol_l.isra.0+0x6c>
 8007282:	2c2b      	cmp	r4, #43	@ 0x2b
 8007284:	bf04      	itt	eq
 8007286:	782c      	ldrbeq	r4, [r5, #0]
 8007288:	1c95      	addeq	r5, r2, #2
 800728a:	e7ec      	b.n	8007266 <_strtol_l.isra.0+0x3a>
 800728c:	2b00      	cmp	r3, #0
 800728e:	d1f6      	bne.n	800727e <_strtol_l.isra.0+0x52>
 8007290:	2c30      	cmp	r4, #48	@ 0x30
 8007292:	bf14      	ite	ne
 8007294:	230a      	movne	r3, #10
 8007296:	2308      	moveq	r3, #8
 8007298:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800729c:	f10c 3cff 	add.w	ip, ip, #4294967295
 80072a0:	2200      	movs	r2, #0
 80072a2:	fbbc f9f3 	udiv	r9, ip, r3
 80072a6:	4610      	mov	r0, r2
 80072a8:	fb03 ca19 	mls	sl, r3, r9, ip
 80072ac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80072b0:	2f09      	cmp	r7, #9
 80072b2:	d80f      	bhi.n	80072d4 <_strtol_l.isra.0+0xa8>
 80072b4:	463c      	mov	r4, r7
 80072b6:	42a3      	cmp	r3, r4
 80072b8:	dd1b      	ble.n	80072f2 <_strtol_l.isra.0+0xc6>
 80072ba:	1c57      	adds	r7, r2, #1
 80072bc:	d007      	beq.n	80072ce <_strtol_l.isra.0+0xa2>
 80072be:	4581      	cmp	r9, r0
 80072c0:	d314      	bcc.n	80072ec <_strtol_l.isra.0+0xc0>
 80072c2:	d101      	bne.n	80072c8 <_strtol_l.isra.0+0x9c>
 80072c4:	45a2      	cmp	sl, r4
 80072c6:	db11      	blt.n	80072ec <_strtol_l.isra.0+0xc0>
 80072c8:	fb00 4003 	mla	r0, r0, r3, r4
 80072cc:	2201      	movs	r2, #1
 80072ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80072d2:	e7eb      	b.n	80072ac <_strtol_l.isra.0+0x80>
 80072d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80072d8:	2f19      	cmp	r7, #25
 80072da:	d801      	bhi.n	80072e0 <_strtol_l.isra.0+0xb4>
 80072dc:	3c37      	subs	r4, #55	@ 0x37
 80072de:	e7ea      	b.n	80072b6 <_strtol_l.isra.0+0x8a>
 80072e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80072e4:	2f19      	cmp	r7, #25
 80072e6:	d804      	bhi.n	80072f2 <_strtol_l.isra.0+0xc6>
 80072e8:	3c57      	subs	r4, #87	@ 0x57
 80072ea:	e7e4      	b.n	80072b6 <_strtol_l.isra.0+0x8a>
 80072ec:	f04f 32ff 	mov.w	r2, #4294967295
 80072f0:	e7ed      	b.n	80072ce <_strtol_l.isra.0+0xa2>
 80072f2:	1c53      	adds	r3, r2, #1
 80072f4:	d108      	bne.n	8007308 <_strtol_l.isra.0+0xdc>
 80072f6:	2322      	movs	r3, #34	@ 0x22
 80072f8:	f8ce 3000 	str.w	r3, [lr]
 80072fc:	4660      	mov	r0, ip
 80072fe:	f1b8 0f00 	cmp.w	r8, #0
 8007302:	d0a0      	beq.n	8007246 <_strtol_l.isra.0+0x1a>
 8007304:	1e69      	subs	r1, r5, #1
 8007306:	e006      	b.n	8007316 <_strtol_l.isra.0+0xea>
 8007308:	b106      	cbz	r6, 800730c <_strtol_l.isra.0+0xe0>
 800730a:	4240      	negs	r0, r0
 800730c:	f1b8 0f00 	cmp.w	r8, #0
 8007310:	d099      	beq.n	8007246 <_strtol_l.isra.0+0x1a>
 8007312:	2a00      	cmp	r2, #0
 8007314:	d1f6      	bne.n	8007304 <_strtol_l.isra.0+0xd8>
 8007316:	f8c8 1000 	str.w	r1, [r8]
 800731a:	e794      	b.n	8007246 <_strtol_l.isra.0+0x1a>
 800731c:	080076bf 	.word	0x080076bf

08007320 <_strtol_r>:
 8007320:	f7ff bf84 	b.w	800722c <_strtol_l.isra.0>

08007324 <_strtoul_l.isra.0>:
 8007324:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007328:	4e34      	ldr	r6, [pc, #208]	@ (80073fc <_strtoul_l.isra.0+0xd8>)
 800732a:	4686      	mov	lr, r0
 800732c:	460d      	mov	r5, r1
 800732e:	4628      	mov	r0, r5
 8007330:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007334:	5d37      	ldrb	r7, [r6, r4]
 8007336:	f017 0708 	ands.w	r7, r7, #8
 800733a:	d1f8      	bne.n	800732e <_strtoul_l.isra.0+0xa>
 800733c:	2c2d      	cmp	r4, #45	@ 0x2d
 800733e:	d110      	bne.n	8007362 <_strtoul_l.isra.0+0x3e>
 8007340:	782c      	ldrb	r4, [r5, #0]
 8007342:	2701      	movs	r7, #1
 8007344:	1c85      	adds	r5, r0, #2
 8007346:	f033 0010 	bics.w	r0, r3, #16
 800734a:	d115      	bne.n	8007378 <_strtoul_l.isra.0+0x54>
 800734c:	2c30      	cmp	r4, #48	@ 0x30
 800734e:	d10d      	bne.n	800736c <_strtoul_l.isra.0+0x48>
 8007350:	7828      	ldrb	r0, [r5, #0]
 8007352:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8007356:	2858      	cmp	r0, #88	@ 0x58
 8007358:	d108      	bne.n	800736c <_strtoul_l.isra.0+0x48>
 800735a:	786c      	ldrb	r4, [r5, #1]
 800735c:	3502      	adds	r5, #2
 800735e:	2310      	movs	r3, #16
 8007360:	e00a      	b.n	8007378 <_strtoul_l.isra.0+0x54>
 8007362:	2c2b      	cmp	r4, #43	@ 0x2b
 8007364:	bf04      	itt	eq
 8007366:	782c      	ldrbeq	r4, [r5, #0]
 8007368:	1c85      	addeq	r5, r0, #2
 800736a:	e7ec      	b.n	8007346 <_strtoul_l.isra.0+0x22>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1f6      	bne.n	800735e <_strtoul_l.isra.0+0x3a>
 8007370:	2c30      	cmp	r4, #48	@ 0x30
 8007372:	bf14      	ite	ne
 8007374:	230a      	movne	r3, #10
 8007376:	2308      	moveq	r3, #8
 8007378:	f04f 38ff 	mov.w	r8, #4294967295
 800737c:	2600      	movs	r6, #0
 800737e:	fbb8 f8f3 	udiv	r8, r8, r3
 8007382:	fb03 f908 	mul.w	r9, r3, r8
 8007386:	ea6f 0909 	mvn.w	r9, r9
 800738a:	4630      	mov	r0, r6
 800738c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8007390:	f1bc 0f09 	cmp.w	ip, #9
 8007394:	d810      	bhi.n	80073b8 <_strtoul_l.isra.0+0x94>
 8007396:	4664      	mov	r4, ip
 8007398:	42a3      	cmp	r3, r4
 800739a:	dd1e      	ble.n	80073da <_strtoul_l.isra.0+0xb6>
 800739c:	f1b6 3fff 	cmp.w	r6, #4294967295
 80073a0:	d007      	beq.n	80073b2 <_strtoul_l.isra.0+0x8e>
 80073a2:	4580      	cmp	r8, r0
 80073a4:	d316      	bcc.n	80073d4 <_strtoul_l.isra.0+0xb0>
 80073a6:	d101      	bne.n	80073ac <_strtoul_l.isra.0+0x88>
 80073a8:	45a1      	cmp	r9, r4
 80073aa:	db13      	blt.n	80073d4 <_strtoul_l.isra.0+0xb0>
 80073ac:	fb00 4003 	mla	r0, r0, r3, r4
 80073b0:	2601      	movs	r6, #1
 80073b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80073b6:	e7e9      	b.n	800738c <_strtoul_l.isra.0+0x68>
 80073b8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80073bc:	f1bc 0f19 	cmp.w	ip, #25
 80073c0:	d801      	bhi.n	80073c6 <_strtoul_l.isra.0+0xa2>
 80073c2:	3c37      	subs	r4, #55	@ 0x37
 80073c4:	e7e8      	b.n	8007398 <_strtoul_l.isra.0+0x74>
 80073c6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80073ca:	f1bc 0f19 	cmp.w	ip, #25
 80073ce:	d804      	bhi.n	80073da <_strtoul_l.isra.0+0xb6>
 80073d0:	3c57      	subs	r4, #87	@ 0x57
 80073d2:	e7e1      	b.n	8007398 <_strtoul_l.isra.0+0x74>
 80073d4:	f04f 36ff 	mov.w	r6, #4294967295
 80073d8:	e7eb      	b.n	80073b2 <_strtoul_l.isra.0+0x8e>
 80073da:	1c73      	adds	r3, r6, #1
 80073dc:	d106      	bne.n	80073ec <_strtoul_l.isra.0+0xc8>
 80073de:	2322      	movs	r3, #34	@ 0x22
 80073e0:	f8ce 3000 	str.w	r3, [lr]
 80073e4:	4630      	mov	r0, r6
 80073e6:	b932      	cbnz	r2, 80073f6 <_strtoul_l.isra.0+0xd2>
 80073e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073ec:	b107      	cbz	r7, 80073f0 <_strtoul_l.isra.0+0xcc>
 80073ee:	4240      	negs	r0, r0
 80073f0:	2a00      	cmp	r2, #0
 80073f2:	d0f9      	beq.n	80073e8 <_strtoul_l.isra.0+0xc4>
 80073f4:	b106      	cbz	r6, 80073f8 <_strtoul_l.isra.0+0xd4>
 80073f6:	1e69      	subs	r1, r5, #1
 80073f8:	6011      	str	r1, [r2, #0]
 80073fa:	e7f5      	b.n	80073e8 <_strtoul_l.isra.0+0xc4>
 80073fc:	080076bf 	.word	0x080076bf

08007400 <_strtoul_r>:
 8007400:	f7ff bf90 	b.w	8007324 <_strtoul_l.isra.0>

08007404 <_malloc_usable_size_r>:
 8007404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007408:	1f18      	subs	r0, r3, #4
 800740a:	2b00      	cmp	r3, #0
 800740c:	bfbc      	itt	lt
 800740e:	580b      	ldrlt	r3, [r1, r0]
 8007410:	18c0      	addlt	r0, r0, r3
 8007412:	4770      	bx	lr

08007414 <_init>:
 8007414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007416:	bf00      	nop
 8007418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800741a:	bc08      	pop	{r3}
 800741c:	469e      	mov	lr, r3
 800741e:	4770      	bx	lr

08007420 <_fini>:
 8007420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007422:	bf00      	nop
 8007424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007426:	bc08      	pop	{r3}
 8007428:	469e      	mov	lr, r3
 800742a:	4770      	bx	lr
