// Seed: 3615457994
module module_0;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_7 = 32'd71
) (
    output wor id_0
    , id_11,
    input tri id_1,
    input tri1 _id_2,
    output tri0 id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri1 id_6,
    input wand _id_7,
    output supply1 id_8,
    input tri1 id_9
);
  module_0 modCall_1 ();
  logic [7:0] id_12;
  assign id_12[id_2+:id_7] = id_9;
  uwire id_13 = 'b0;
endmodule
module module_2 #(
    parameter id_1 = 32'd49
) (
    output uwire id_0,
    input  tri1  _id_1,
    output logic id_2,
    output tri1  id_3,
    output logic id_4,
    output tri0  id_5
);
  reg [id_1 : (  id_1  )  ==  id_1] id_7;
  always
    if (1'b0) id_4 <= id_7;
    else begin : LABEL_0
      return -1;
      id_2 = id_7;
      id_7 <= 1'b0;
    end
  module_0 modCall_1 ();
  parameter id_8 = {1, -1, 1};
endmodule
