
234-t194/tegra/t194/release/bl31/bl31.elf:     file format elf64-littleaarch64
234-t194/tegra/t194/release/bl31/bl31.elf
architecture: aarch64, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000000040000000

Program Header:
    LOAD off    0x0000000000010000 vaddr 0x0000000040000000 paddr 0x0000000040000000 align 2**16
         filesz 0x0000000000010000 memsz 0x0000000000010000 flags r-x
    LOAD off    0x0000000000020000 vaddr 0x0000000040010000 paddr 0x0000000040010000 align 2**16
         filesz 0x00000000000067c2 memsz 0x0000000000027000 flags rw-
   STACK off    0x0000000000000000 vaddr 0x0000000000000000 paddr 0x0000000000000000 align 2**4
         filesz 0x0000000000000000 memsz 0x0000000000000000 flags rw-
private flags = 0:

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00010000  0000000040000000  0000000040000000  00010000  2**11
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       00006000  0000000040010000  0000000040010000  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data         000007c2  0000000040016000  0000000040016000  00026000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  3 stacks        00002000  0000000040016800  0000000040016800  000267c2  2**6
                  ALLOC
  4 .bss          00005590  0000000040018800  0000000040018800  000267c2  2**6
                  ALLOC
  5 xlat_table    00019000  000000004001e000  000000004001e000  000267c2  2**12
                  ALLOC
  6 .comment      0000001f  0000000000000000  0000000000000000  000267c2  2**0
                  CONTENTS, READONLY
  7 .debug_frame  00001048  0000000000000000  0000000000000000  000267e8  2**3
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000000040000000 l    d  .text	0000000000000000 .text
0000000040010000 l    d  .rodata	0000000000000000 .rodata
0000000040016000 l    d  .data	0000000000000000 .data
0000000040016800 l    d  stacks	0000000000000000 stacks
0000000040018800 l    d  .bss	0000000000000000 .bss
000000004001e000 l    d  xlat_table	0000000000000000 xlat_table
0000000000000000 l    d  .comment	0000000000000000 .comment
0000000000000000 l    d  .debug_frame	0000000000000000 .debug_frame
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/bl31_entrypoint.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/tegra_helpers.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000040 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000048 l       *ABS*	0000000000000000 CPU_OPS_SIZE
0000000040001b7c l       .text	0000000000000000 _loop16
0000000040001b94 l       .text	0000000000000000 _loop1
0000000040001ba8 l       .text	0000000000000000 _end
0000000040000200 l       .text	0000000000000000 restore_oslock
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/plat_trampoline.o
0000000040000288 l       .text	0000000000000000 boot_cpu
0000000040000254 l       .text	0000000000000000 m_loop16
000000004000026c l       .text	0000000000000000 m_loop1
00000000400002c0 l       .text	0000000000000000 __tegra194_mc_context
0000000000000000 l    df *ABS*	0000000000000000 plat_ras.c
0000000040000ab8 l     F .text	0000000000000008 IFU_err_ctrl
0000000040000ac8 l     F .text	0000000000000008 JSR_RET_err_ctrl
0000000040000ac0 l     F .text	0000000000000008 JSR_MTS_err_ctrl
0000000040000af4 l     F .text	0000000000000008 LSD_STQ_err_ctrl
0000000040000ae4 l     F .text	0000000000000008 LSD_DCC_err_ctrl
0000000040000ad0 l     F .text	000000000000000c L2_err_ctrl
0000000040000aa8 l     F .text	0000000000000008 CLUSTER_CLOCKS_err_ctrl
0000000040000adc l     F .text	0000000000000008 L3_err_ctrl
0000000040000aa0 l     F .text	0000000000000008 CCPMU_err_ctrl
0000000040000b0c l     F .text	0000000000000008 SCF_IOB_err_ctrl
0000000040000b14 l     F .text	0000000000000008 SCF_SNOC_err_ctrl
0000000040000b04 l     F .text	0000000000000008 SCF_CTU_err_ctrl
000000004000b608 l     F .text	0000000000000204 tegra194_ras_record_handler
000000004000b80c l     F .text	0000000000000044 tegra194_ras_record_probe
0000000040000ab0 l     F .text	0000000000000008 CMU_CLOCKS_err_ctrl
0000000040000aec l     F .text	0000000000000008 LSD_L1HPF_err_ctrl
0000000040000afc l     F .text	0000000000000008 MMU_err_ctrl
0000000040016120 l     O .data	00000000000002a0 carmel_ras_records
0000000040016480 l     O .data	0000000000000090 per_core_ras_group
0000000040016438 l     O .data	0000000000000048 per_cluster_ras_group
0000000040016510 l     O .data	0000000000000060 scf_l3_ras_group
00000000400163c0 l     O .data	0000000000000078 ccplex_ras_group
00000000400100f0 l     O .rodata	0000000000000070 CCPMU_uncorr_ras_errors
0000000040010670 l     O .rodata	00000000000000a0 SCF_IOB_uncorr_ras_errors
0000000040010710 l     O .rodata	00000000000000a0 SCF_SNOC_uncorr_ras_errors
00000000400105e0 l     O .rodata	0000000000000090 SCF_CTU_uncorr_ras_errors
0000000040010180 l     O .rodata	0000000000000090 CMU_CLOCKS_uncorr_ras_errors
00000000400102f0 l     O .rodata	0000000000000160 L2_uncorr_ras_errors
0000000040010160 l     O .rodata	0000000000000020 CLUSTER_CLOCKS_uncorr_ras_errors
00000000400105d0 l     O .rodata	0000000000000010 MMU_uncorr_ras_errors
0000000040010210 l     O .rodata	0000000000000010 IFU_uncorr_ras_errors
00000000400102a0 l     O .rodata	0000000000000050 JSR_RET_uncorr_ras_errors
0000000040010220 l     O .rodata	0000000000000080 JSR_MTS_uncorr_ras_errors
0000000040010570 l     O .rodata	0000000000000060 LSD_STQ_uncorr_ras_errors
00000000400104f0 l     O .rodata	0000000000000070 LSD_DCC_uncorr_ras_errors
0000000040010560 l     O .rodata	0000000000000010 LSD_L1HPF_uncorr_ras_errors
0000000040010450 l     O .rodata	00000000000000a0 L3_uncorr_ras_errors
000000004001db8a l     O .bss	0000000000000002 ras_handler_lock
0000000000000000 l    df *ABS*	0000000000000000 assert.c
0000000000000000 l    df *ABS*	0000000000000000 stack_protector.c
0000000000000000 l    df *ABS*	0000000000000000 arm_arch_svc_setup.c
0000000040000b54 l     F .text	00000000000001bc arm_arch_svc_smc_handler
0000000040015a88 l     O .rodata	0000000000000020 __svc_desc_arm_arch_svc
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/cpu_data.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/debug.o
000000004001598d l       .rodata	0000000000000000 panic_msg
0000000040001174 l       .text	0000000000000000 to_panic_common
0000000040001178 l       .text	0000000000000000 panic_common
00000000400011a0 l       .text	0000000000000000 _panic_handler
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/sdei_dispatch.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/platform_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/denver.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000040 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000048 l       *ABS*	0000000000000000 CPU_OPS_SIZE
000000004000f800 l       .text	0000000000000000 workaround_bpflush_runtime_exceptions
000000004000f800 l     F .text	0000000000000000 workaround_bpflush_sync_exception_sp_el0
000000004000f880 l     F .text	0000000000000000 workaround_bpflush_irq_sp_el0
000000004000f900 l     F .text	0000000000000000 workaround_bpflush_fiq_sp_el0
000000004000f980 l     F .text	0000000000000000 workaround_bpflush_serror_sp_el0
000000004000fa00 l     F .text	0000000000000000 workaround_bpflush_sync_exception_sp_elx
000000004000fa80 l     F .text	0000000000000000 workaround_bpflush_irq_sp_elx
000000004000fb00 l     F .text	0000000000000000 workaround_bpflush_fiq_sp_elx
000000004000fb80 l     F .text	0000000000000000 workaround_bpflush_serror_sp_elx
000000004000fc00 l     F .text	0000000000000000 workaround_bpflush_sync_exception_aarch64
000000004000fc80 l     F .text	0000000000000000 workaround_bpflush_irq_aarch64
000000004000fd00 l     F .text	0000000000000000 workaround_bpflush_fiq_aarch64
000000004000fd80 l     F .text	0000000000000000 workaround_bpflush_serror_aarch64
000000004000fe00 l     F .text	0000000000000000 workaround_bpflush_sync_exception_aarch32
000000004000fe80 l     F .text	0000000000000000 workaround_bpflush_irq_aarch32
000000004000ff00 l     F .text	0000000000000000 workaround_bpflush_fiq_aarch32
000000004000ff80 l     F .text	0000000000000000 workaround_bpflush_serror_aarch32
0000000040001078 l     F .text	0000000000000014 denver_disable_ext_debug
000000004000108c l     F .text	0000000000000030 denver_enable_dco
0000000040000d98 l     F .text	000000000000001c check_errata_cve_2017_5715
00000000400010bc l     F .text	000000000000006c denver_reset_func
0000000040001014 l     F .text	000000000000000c denver_core_pwr_dwn
0000000040001010 l     F .text	0000000000000004 denver_cluster_pwr_dwn
0000000040015931 l       .rodata	0000000000000000 denver_regs
0000000040001020 l     F .text	000000000000000c denver_cpu_reg_dump
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/cpu_helpers.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000040 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000048 l       *ABS*	0000000000000000 CPU_OPS_SIZE
0000000040001878 l       .text	0000000000000000 search_def_ptr
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/cache_helpers.o
0000000040001824 l       .text	0000000000000000 exit_loop_civac
0000000040001810 l       .text	0000000000000000 loop_civac
0000000040000e78 l       .text	0000000000000000 exit_loop_cvac
0000000040000e64 l       .text	0000000000000000 loop_cvac
0000000040001904 l       .text	0000000000000000 exit_loop_ivac
00000000400018f0 l       .text	0000000000000000 loop_ivac
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/shared_console.o
0000000040000fc0 l       .text	0000000000000000 register_fail
0000000040016630 l       .data	0000000000000000 spe_console_stack
0000000040000f30 l       .text	0000000000000000 putc_error
0000000040000ee8 l       .text	0000000000000000 not_eol
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/crash_reporting.o
00000000400155d8 l       .rodata	0000000000000000 gicc_regs
00000000400155fa l       .rodata	0000000000000000 gicd_pend_reg
0000000040015636 l       .rodata	0000000000000000 newline
0000000040015638 l       .rodata	0000000000000000 spacer
000000004001563e l       .rodata	0000000000000000 print_spacer
0000000040015650 l       .rodata	0000000000000000 gp_regs
00000000400156bf l       .rodata	0000000000000000 el3_sys_regs
000000004001571c l       .rodata	0000000000000000 non_el3_sys_regs
0000000040015868 l       .rodata	0000000000000000 aarch32_regs
000000004001587f l       .rodata	0000000000000000 panic_msg
0000000040015891 l       .rodata	0000000000000000 excpt_msg
00000000400158b1 l       .rodata	0000000000000000 intr_excpt_msg
00000000400158d7 l       .rodata	0000000000000000 x30_msg
00000000400158db l       .rodata	0000000000000000 excpt_msg_el
0000000040001eb4 l     F .text	000000000000004c size_controlled_print
0000000040001ebc l       .text	0000000000000000 test_size_list
0000000040001ef8 l       .text	0000000000000000 exit_size_print
0000000040001d44 l     F .text	000000000000000c print_alignment
0000000040001fb4 l     F .text	0000000000000018 str_in_crash_buf_print
000000004000146c l       .text	0000000000000000 do_crash_reporting
0000000040001658 l       .text	0000000000000000 print_next
0000000040001684 l       .text	0000000000000000 print_x30
00000000400016e0 l       .text	0000000000000000 from_el1
00000000400016a8 l       .text	0000000000000000 test_pauth
00000000400016c8 l       .text	0000000000000000 no_pauth
00000000400014e4 l       .text	0000000000000000 print_el3_sys_regs
0000000040000fc8 l     F .text	0000000000000004 crash_panic
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/ea_delegate.o
0000000000000008 l       *ABS*	0000000000000000 CPU_MIDR_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC_SIZE
0000000000000010 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED_SIZE
0000000000000008 l       *ABS*	0000000000000000 CPU_REG_DUMP_SIZE
0000000000000000 l       *ABS*	0000000000000000 CPU_MIDR
0000000000000008 l       *ABS*	0000000000000000 CPU_RESET_FUNC
0000000000000010 l       *ABS*	0000000000000000 CPU_EXTRA1_FUNC
0000000000000018 l       *ABS*	0000000000000000 CPU_EXTRA2_FUNC
0000000000000020 l       *ABS*	0000000000000000 CPU_EXTRA3_FUNC
0000000000000028 l       *ABS*	0000000000000000 CPU_E_HANDLER_FUNC
0000000000000030 l       *ABS*	0000000000000000 CPU_PWR_DWN_OPS
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_FUNC
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_LOCK
0000000000000040 l       *ABS*	0000000000000000 CPU_ERRATA_PRINTED
0000000000000040 l       *ABS*	0000000000000000 CPU_REG_DUMP
0000000000000048 l       *ABS*	0000000000000000 CPU_OPS_SIZE
00000000400011a8 l     F .text	0000000000000098 ea_proceed
0000000040000ff0 l     F .text	0000000000000020 delegate_sync_ea
0000000040000fcc l     F .text	0000000000000024 delegate_async_ea
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/context.o
0000000040001428 l       .text	0000000000000000 sve_not_enabled
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/enable_mmu.o
0000000000000000 l    df *ABS*	0000000000000000 setjmp.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/nvg_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/opteed_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/crash_console_helpers.o
00000000400167bc l       .data	0000000000000000 crash_console_spinlock
00000000400167c1 l       .data	0000000000000000 crash_console_triggered
00000000400165e8 l       .data	0000000000000000 crash_console_reg_stash
0000000040001a64 l       .text	0000000000000000 skip_spinlock
0000000040001a80 l       .text	0000000000000000 init_error
0000000040001aac l       .text	0000000000000000 putc_loop
0000000040001af8 l       .text	0000000000000000 putc_done
0000000040001af0 l       .text	0000000000000000 putc_continue
0000000040001ae4 l       .text	0000000000000000 putc
0000000040001a08 l       .text	0000000000000000 flush_loop
0000000040001a30 l       .text	0000000000000000 flush_done
0000000040001a28 l       .text	0000000000000000 flush_continue
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/platform_mp_stack.o
0000000040016800 l       stacks	0000000000000000 platform_normal_stacks
0000000000000006 l       *ABS*	0000000000000000 TZ_COUNT
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/psci_helpers.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/runtime_exceptions.o
0000000040001f00 l       .text	0000000000000000 smc_handler32
0000000040001f04 l       .text	0000000000000000 smc_handler64
000000004000f4f0 l       .text	0000000000000000 interrupt_exit_irq_aarch64
000000004000f570 l       .text	0000000000000000 interrupt_exit_fiq_aarch64
000000004000f6f0 l       .text	0000000000000000 interrupt_exit_irq_aarch32
000000004000f770 l       .text	0000000000000000 interrupt_exit_fiq_aarch32
0000000040001f00 l     F .text	000000000000008c smc_handler
0000000040001f74 l       .text	0000000000000000 smc_prohibited
0000000040001f68 l       .text	0000000000000000 smc_unknown
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/spinlock.o
0000000040001f94 l       .text	0000000000000000 l1
0000000040001f98 l       .text	0000000000000000 l2
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/asm_stack_protector.o
0000000000000000 l    df *ABS*	0000000000000000 ./234-t194/tegra/t194/release/bl31/misc_helpers.o
0000000040002050 l     F .text	0000000000000114 zeromem_dczva
0000000000000000 l    df *ABS*	0000000000000000 bakery_lock_normal.c
0000000000000000 l    df *ABS*	0000000000000000 tegra_bl31_setup.c
000000004001b708 l     O .bss	0000000000000058 bl32_image_ep_info
000000004001b760 l     O .bss	0000000000000058 bl33_image_ep_info
0000000040016040 l     O .data	0000000000000038 plat_bl31_params_from_bl2
0000000000000000 l    df *ABS*	0000000000000000 bl31_main.c
000000004001b600 l     O .bss	0000000000000008 bl32_init
0000000040016638 l     O .data	0000000000000004 next_image_type
0000000040010000 l     O .rodata	0000000000000010 psci_args.3231
0000000000000000 l    df *ABS*	0000000000000000 profiler.c
000000004001c928 l     O .bss	0000000000000008 cur
000000004001c930 l     O .bss	0000000000000008 head
000000004001db64 l     O .bss	0000000000000001 is_shmem_buf_mapped
000000004001c938 l     O .bss	0000000000000008 shmem_base_addr
000000004001c940 l     O .bss	0000000000000008 tail
000000004001da50 l     O .bss	0000000000000004 tmr
0000000000000000 l    df *ABS*	0000000000000000 sdei_state.c
0000000040014dcd l     O .rodata	0000000000000050 sdei_state_table
0000000000000000 l    df *ABS*	0000000000000000 context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 bl31_context_mgmt.c
0000000000000000 l    df *ABS*	0000000000000000 multi_console.c
0000000000000000 l    df *ABS*	0000000000000000 ehf.c
00000000400035d0 l     F .text	000000000000006c ehf_entering_normal_world
0000000040007214 l     F .text	000000000000006c pri_to_idx
00000000400034c8 l     F .text	0000000000000108 ehf_el3_interrupt_handler
000000004000363c l     F .text	0000000000000078 ehf_exited_normal_world
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_context.c
000000004001da70 l     O .bss	0000000000000064 tf_mapped_regions
000000004001d4f8 l     O .bss	00000000000004d8 tf_mmap
0000000040016578 l     O .data	0000000000000070 tf_xlat_ctx
000000004001e000 l     O xlat_table	0000000000019000 tf_xlat_tables
000000004001dd80 l     O .bss	0000000000000010 tf_base_xlat_table
0000000000000000 l    df *ABS*	0000000000000000 sdei_event.c
0000000000000000 l    df *ABS*	0000000000000000 interrupt_mgmt.c
000000004000af1c l     F .text	0000000000000084 set_scr_el3_from_rm
000000004001b608 l     O .bss	0000000000000060 intr_type_descs
0000000000000000 l    df *ABS*	0000000000000000 sdei_intr_mgmt.c
000000004000962c l     F .text	00000000000000d0 save_event_ctx
00000000400039f8 l     F .text	000000000000006c get_outstanding_dispatch
0000000040009480 l     F .text	0000000000000044 restore_and_resume_ns_context
000000004000a4f8 l     F .text	00000000000000f0 sdei_set_elr_spsr.isra.0
000000004001c998 l     O .bss	0000000000000b40 cpu_state
0000000000000000 l    df *ABS*	0000000000000000 gicdv2_helpers.c
0000000000000000 l    df *ABS*	0000000000000000 gicv2_main.c
000000004001b668 l     O .bss	0000000000000008 driver_data
000000004001d9d0 l     O .bss	0000000000000004 gic_lock
0000000000000000 l    df *ABS*	0000000000000000 gicv2_helpers.c
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_core.c
0000000040005594 l     F .text	0000000000000164 mmap_add_region_check
000000004000e9d8 l     F .text	0000000000000050 xlat_table_get_index
000000004000ecc4 l     F .text	000000000000020c xlat_tables_unmap_region
000000004000ea28 l     F .text	0000000000000298 xlat_tables_map_region
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_arch.c
0000000040010c08 l     O .rodata	000000000000001c pa_range_bits_arr
0000000000000000 l    df *ABS*	0000000000000000 ivc.c
0000000040004da4 l     F .text	000000000000002c ivc_advance_tx
0000000040004d78 l     F .text	000000000000002c ivc_advance_rx
0000000040004e3c l     F .text	0000000000000050 ivc_check_write
0000000040004e8c l     F .text	0000000000000020 ivc_frame_pointer.part.0
0000000040004dd0 l     F .text	000000000000006c ivc_check_read
0000000000000000 l    df *ABS*	0000000000000000 mce.c
0000000040004ff0 l     F .text	000000000000003c mce_firmware_not_supported
0000000040013044 l     O .rodata	0000000000000014 __func__.3569
0000000040013058 l     O .rodata	000000000000001b __func__.3596
0000000000000000 l    df *ABS*	0000000000000000 delay_timer.c
000000004001b670 l     O .bss	0000000000000008 timer_ops
0000000000000000 l    df *ABS*	0000000000000000 memcmp.c
0000000000000000 l    df *ABS*	0000000000000000 memcpy.c
0000000000000000 l    df *ABS*	0000000000000000 memmove.c
0000000000000000 l    df *ABS*	0000000000000000 memset.c
0000000000000000 l    df *ABS*	0000000000000000 nvg.c
0000000040013122 l     O .rodata	0000000000000010 __func__.3427
0000000040013132 l     O .rodata	0000000000000016 __func__.3432
0000000040013148 l     O .rodata	000000000000001b __func__.3437
0000000040013163 l     O .rodata	0000000000000011 __func__.3444
0000000000000000 l    df *ABS*	0000000000000000 opteed_pm.c
0000000040005de0 l     F .text	0000000000000004 opteed_cpu_on_handler
0000000040005c28 l     F .text	0000000000000008 opteed_cpu_migrate_info
0000000040006620 l     F .text	000000000000008c opteed_system_reset
0000000040006594 l     F .text	000000000000008c opteed_system_off
0000000040005de4 l     F .text	00000000000000c0 opteed_cpu_suspend_finish_handler
0000000040005ea4 l     F .text	00000000000000c0 opteed_cpu_suspend_handler
0000000040005c30 l     F .text	00000000000000b4 opteed_cpu_off_handler
0000000040005ce4 l     F .text	00000000000000fc opteed_cpu_on_finish_handler
0000000000000000 l    df *ABS*	0000000000000000 opteed_main.c
0000000040006214 l     F .text	0000000000000264 opteed_smc_handler
00000000400060bc l     F .text	00000000000000e0 opteed_sel1_interrupt_handler
000000004000619c l     F .text	0000000000000078 opteed_setup
0000000040005f64 l     F .text	0000000000000070 opteed_init
0000000040015aa8 l     O .rodata	0000000000000020 __svc_desc_opteed_std
0000000040015ac8 l     O .rodata	0000000000000020 __svc_desc_opteed_fast
0000000000000000 l    df *ABS*	0000000000000000 opteed_common.c
0000000000000000 l    df *ABS*	0000000000000000 plat_common.c
0000000000000000 l    df *ABS*	0000000000000000 plat_setup.c
000000004001c948 l     O .bss	0000000000000018 bpmp_ipc
000000004001c960 l     O .bss	0000000000000030 spe_console.3705
0000000040010b7c l     O .rodata	0000000000000048 t194_scr_settings
0000000040010bc4 l     O .rodata	0000000000000008 tegra194_interrupt_props
00000000400107c0 l     O .rodata	0000000000000320 tegra_mmap
000000004001467a l     O .rodata	0000000000000006 tegra_power_domain_tree_desc
0000000000000000 l    df *ABS*	0000000000000000 plat_smmu.c
0000000000000000 l    df *ABS*	0000000000000000 tegra_platform.c
000000004000bf6c l     F .text	00000000000000ac tegra_get_platform
0000000040012657 l     O .rodata	0000000000000007 CSWTCH.11
000000004001265e l     O .rodata	0000000000000009 CSWTCH.7
0000000000000000 l    df *ABS*	0000000000000000 tegra_stack_protector.c
0000000000000000 l    df *ABS*	0000000000000000 tegra_pm.c
000000004000c018 l     F .text	0000000000000014 tegra_get_sys_suspend_power_state
000000004000d9dc l     F .text	000000000000001c tegra_validate_ns_entrypoint
000000004000d9bc l     F .text	0000000000000010 tegra_system_reset
000000004000d9b0 l     F .text	000000000000000c tegra_system_off
000000004000c8f0 l     F .text	0000000000000038 tegra_pwr_domain_power_down_wfi
000000004000c884 l     F .text	000000000000006c tegra_pwr_domain_on_finish
000000004000c950 l     F .text	0000000000000004 tegra_pwr_domain_suspend_finish
000000004000c928 l     F .text	0000000000000028 tegra_pwr_domain_suspend
000000004000c86c l     F .text	0000000000000014 tegra_pwr_domain_off
000000004000c880 l     F .text	0000000000000004 tegra_pwr_domain_on
000000004000bd74 l     F .text	0000000000000048 tegra_cpu_standby
000000004000d9f8 l     F .text	0000000000000028 tegra_validate_power_state
0000000040016078 l     O .data	00000000000000a8 tegra_plat_psci_ops
00000000400126a9 l     O .rodata	0000000000000012 __func__.3428
0000000000000000 l    df *ABS*	0000000000000000 plat_gicv2.c
0000000000000000 l    df *ABS*	0000000000000000 plat_log_common.c
0000000040010b28 l     O .rodata	0000000000000028 plat_prefix_str
0000000000000000 l    df *ABS*	0000000000000000 plat_memctrl.c
0000000040016000 l     O .data	0000000000000018 tegra194_mc_context
0000000000000000 l    df *ABS*	0000000000000000 tegra_sdei.c
000000004001663c l     O .data	0000000000000140 tegra_sdei_private
000000004001677c l     O .data	000000000000003c tegra_sdei_shared
0000000000000000 l    df *ABS*	0000000000000000 plat_secondary.c
0000000000000000 l    df *ABS*	0000000000000000 plat_sip_calls.c
0000000000000000 l    df *ABS*	0000000000000000 bl_common.c
0000000000000000 l    df *ABS*	0000000000000000 printf.c
000000004000dc2c l     F .text	00000000000000fc unsigned_num_print
0000000000000000 l    df *ABS*	0000000000000000 psci_common.c
0000000040008694 l     F .text	0000000000000058 psci_set_req_local_pwr_state
000000004001db54 l     O .bss	0000000000000010 psci_req_local_pwr_states
0000000000000000 l    df *ABS*	0000000000000000 psci_main.c
0000000000000000 l    df *ABS*	0000000000000000 psci_setup.c
0000000040018e00 l     O .bss	0000000000001380 psci_ns_context
0000000000000000 l    df *ABS*	0000000000000000 psci_on.c
0000000000000000 l    df *ABS*	0000000000000000 psci_suspend.c
0000000000000000 l    df *ABS*	0000000000000000 psci_off.c
0000000000000000 l    df *ABS*	0000000000000000 psci_mem_protect.c
0000000000000000 l    df *ABS*	0000000000000000 psci_system_off.c
0000000000000000 l    df *ABS*	0000000000000000 putchar.c
0000000000000000 l    df *ABS*	0000000000000000 ras_common.c
0000000000000000 l    df *ABS*	0000000000000000 runtime_svc.c
0000000000000000 l    df *ABS*	0000000000000000 sdei_main.c
0000000040009a38 l     F .text	0000000000000068 sdei_cpu_on_init
00000000400096fc l     F .text	000000000000033c sdei_class_init
0000000040009aa0 l     F .text	0000000000000018 sdei_cpu_wakeup_init
0000000040009e38 l     F .text	000000000000012c sdei_event_unregister
0000000040009fac l     F .text	00000000000000a8 sdei_interrupt_release
000000004001da68 l     O .bss	0000000000000004 num_dyn_priv_slots
000000004001da6c l     O .bss	0000000000000004 num_dyn_shrd_slots
0000000000000000 l    df *ABS*	0000000000000000 std_err_record.c
0000000000000000 l    df *ABS*	0000000000000000 snprintf.c
000000004000dd28 l     F .text	0000000000000160 unsigned_num_print
0000000000000000 l    df *ABS*	0000000000000000 spe.c
000000004000b174 l     F .text	0000000000000030 spe_drain_buffers_hook
0000000000000000 l    df *ABS*	0000000000000000 std_svc_setup.c
000000004000b250 l     F .text	00000000000000e0 std_svc_smc_handler
000000004000b200 l     F .text	0000000000000050 std_svc_setup
0000000040015ae8 l     O .rodata	0000000000000020 __svc_desc_std_svc
0000000000000000 l    df *ABS*	0000000000000000 strlen.c
0000000000000000 l    df *ABS*	0000000000000000 sve.c
0000000000000000 l    df *ABS*	0000000000000000 intf.c
000000004000bcc0 l     F .text	0000000000000014 tegra_bpmp_ivc_notify
000000004000bb30 l     F .text	0000000000000190 tegra_bpmp_ipc_send_req_atomic
000000004001c8e0 l     O .bss	0000000000000028 ivc_ccplex_bpmp_channel
000000004001c908 l     O .bss	0000000000000010 s_channel
000000004001298d l     O .rodata	000000000000001e __func__.2500
00000000400129ab l     O .rodata	000000000000001f __func__.2547
00000000400129ca l     O .rodata	0000000000000014 __func__.2559
00000000400129de l     O .rodata	000000000000001c __func__.2575
00000000400129fa l     O .rodata	000000000000001d __func__.2581
0000000000000000 l    df *ABS*	0000000000000000 memctrl_v2.c
000000004000bcf0 l     F .text	0000000000000084 tegra_clear_videomem
000000004001c918 l     O .bss	0000000000000008 video_mem_base
000000004001c920 l     O .bss	0000000000000008 video_mem_size_mb
0000000000000000 l    df *ABS*	0000000000000000 tegra_delay_timer.c
000000004000d9cc l     F .text	0000000000000010 tegra_timer_get_value
000000004001b7b8 l     O .bss	0000000000000010 tegra_timer_ops.3274
0000000000000000 l    df *ABS*	0000000000000000 tegra_fiq_glue.c
000000004000beb8 l     F .text	0000000000000080 tegra_fiq_interrupt_handler
000000004001da2c l     O .bss	0000000000000004 fiq_handler_active
000000004001b7c8 l     O .bss	0000000000000080 fiq_state
000000004001b848 l     O .bss	0000000000000008 ns_fiq_handler_addr
0000000000000000 l    df *ABS*	0000000000000000 tegra_gicv2.c
000000004001b850 l     O .bss	0000000000000030 tegra_gic_data.3326
000000004001da30 l     O .bss	0000000000000020 tegra_target_masks
0000000000000000 l    df *ABS*	0000000000000000 se.c
000000004001da54 l     O .bss	0000000000000010 se_regs
00000000400132e2 l     O .rodata	000000000000001f __func__.2760
0000000040013301 l     O .rodata	0000000000000012 __func__.2770
0000000040013313 l     O .rodata	0000000000000028 __func__.2785
000000004001333b l     O .rodata	000000000000001f __func__.2835
000000004001335a l     O .rodata	0000000000000011 __func__.2840
0000000000000000 l    df *ABS*	0000000000000000 tegra_sip_calls.c
0000000040012760 l     O .rodata	0000000000000012 __func__.3091
0000000040015a68 l     O .rodata	0000000000000020 __svc_desc_tegra_sip_fast
0000000000000000 l    df *ABS*	0000000000000000 smmu.c
000000004000d104 l     F .text	0000000000000044 tegra_smmu_read_32
000000004000d294 l     F .text	0000000000000040 tegra_smmu_write_32
0000000040012f0d l     O .rodata	0000000000000012 __func__.3057
0000000000000000 l    df *ABS*	0000000000000000 plat_psci_handlers.c
0000000040018c00 l     O .bss	0000000000000200 t19x_percpu_data
0000000040013659 l     O .rodata	000000000000001f __func__.3994
0000000040013678 l     O .rodata	0000000000000018 __func__.4054
0000000000000000 l    df *ABS*	0000000000000000 tf_log.c
00000000400167b8 l     O .data	0000000000000004 max_log_level
0000000000000000 l    df *ABS*	0000000000000000 xlat_tables_utils.c
0000000000000000 l    df *ABS*	0000000000000000 plat_ehf.c
0000000000000000 l    df *ABS*	0000000000000000 
0000000040001908 g     F .text	0000000000000044 longjmp
0000000040001fe4 g     F .text	0000000000000010 tegra194_get_mc_ctx_offset
0000000040009268 g     F .text	000000000000002c putchar
000000004000c02c g     F .text	0000000000000004 tegra_gic_cpuif_deactivate
0000000040002c00 g     F .text	00000000000000f4 cm_prepare_el3_exit
00000000400032c4 g     F .text	000000000000003c console_set_scope
0000000040016620 g       .data	0000000000000000 tegra_bl31_phys_base
0000000040005134 g     F .text	000000000000003c mdelay
0000000040006da8 g     F .text	0000000000000014 plat_is_smccc_feature_available
000000004001dd80 g       .bss	0000000000000000 __PMF_TIMESTAMP_START__
0000000040006bb0  w    F .text	0000000000000030 plat_ic_get_pending_interrupt_type
00000000400029f4 g     F .text	0000000000000098 cm_el1_sysregs_context_restore
0000000040008410 g     F .text	000000000000005c psci_migrate_info_up_cpu
0000000040037000 g       xlat_table	0000000000000000 __BL31_END__
0000000040001e8c g     F .text	0000000000000028 setjmp
000000004000324c g     F .text	0000000000000078 console_register
00000000400077d4 g     F .text	0000000000000158 psci_cpu_suspend
0000000040003b68 g     F .text	000000000000000c gicd_set_icenabler
000000004000c818 g     F .text	000000000000001c tegra_platform_is_qt
0000000040001de8 g     F .text	0000000000000034 reset_handler
0000000040002db0 g     F .text	0000000000000044 cm_set_elr_spsr_el3
000000004000f600 g     F .text	0000000000000000 sync_exception_aarch32
0000000040002048 g     F .text	0000000000000008 zeromem
0000000040010c84 g     O .rodata	000000000000001c version_string
0000000040000d5c g     F .text	0000000000000008 asm_print_newline
0000000040015de8 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_end
0000000040008f50 g     F .text	00000000000000f4 psci_validate_entry_point
0000000040005280 g     F .text	000000000000003c mmap_add_ctx
0000000040007280 g     F .text	0000000000000004 print_entry_point_info
0000000040002b24 g     F .text	0000000000000034 cm_get_context
0000000040007284 g     F .text	0000000000000090 printf
0000000040005324 g     F .text	0000000000000208 mmap_add_dynamic_region_ctx
000000004001d4e0 g     O .bss	0000000000000018 mmu_cfg_params
000000004000ecc0 g     F .text	0000000000000004 xlat_tables_print
0000000040008594 g     F .text	0000000000000060 psci_release_pwr_domain_locks
00000000400019bc  w    F .text	0000000000000034 plat_core_pos_by_mpidr
0000000040009064 g     F .text	000000000000004c psci_validate_power_state
0000000040006a9c g     F .text	0000000000000020 plat_get_num_smmu_devices
0000000040016000 g       .rodata	0000000000000000 __RW_START__
0000000040001fcc g     F .text	0000000000000008 tegra194_get_cpu_reset_handler_base
0000000040006bf4  w    F .text	0000000000000010 plat_ic_is_ppi
0000000040003dc0 g     F .text	000000000000005c gicv2_cpuif_enable
000000004000c570 g     F .text	0000000000000004 tegra_memctrl_clear_pending_interrupts
0000000040004eac g     F .text	0000000000000004 mce_clear_hsm_corr_status
000000004000792c g     F .text	00000000000000ec psci_cpu_suspend_finish
0000000040009294 g     F .text	000000000000010c ras_ea_handler
000000004000d030 g     F .text	00000000000000d4 tegra_smmu_init
000000004000cce8 g     F .text	00000000000001fc tegra_se_suspend
00000000400052bc g     F .text	0000000000000068 mmap_add_dynamic_region
0000000040000d28 g     F .text	0000000000000004 asm_assert
0000000040005b44 g     F .text	000000000000000c nvg_system_reboot
0000000040002684 g     F .text	0000000000000038 bl31_plat_get_next_image_ep_info
0000000040005030 g     F .text	0000000000000004 mce_system_shutdown
0000000040001148 g     F .text	0000000000000060 do_panic
0000000040003e8c g     F .text	0000000000000088 gicv2_distif_init
000000004000b850 g     F .text	00000000000000ac tegra_bpmp_ipc_disable_clock
0000000040000d7c g     F .text	0000000000000018 begin_sdei_synchronous_dispatch
0000000040006a1c g     F .text	0000000000000024 plat_get_bl31_params
0000000040003c44 g     F .text	0000000000000014 gicd_write_icpendr
00000000400051c4 g     F .text	0000000000000034 memmove
000000004001dad4 g     O .bss	0000000000000080 rt_svc_descs_indices
0000000040003c7c g     F .text	0000000000000014 gicd_write_isenabler
0000000040007030 g     F .text	000000000000008c plat_setup_psci_ops
000000004000f200 g     F .text	0000000000000000 sync_exception_sp_elx
0000000040003c90 g     F .text	0000000000000014 gicd_write_ispendr
000000004000afa0 g     F .text	0000000000000130 setup_mmu_cfg
000000004000f000 g     F .text	0000000000000000 sync_exception_sp_el0
0000000040005ba4 g     F .text	0000000000000048 nvg_update_cstate_info
000000004000b0d0 g     F .text	00000000000000a4 snprintf
0000000040001d8c g     F .text	000000000000000c psci_power_down_wfi
0000000040006c90  w    F .text	0000000000000004 plat_ic_set_interrupt_priority
000000004000c08c g     F .text	0000000000000044 tegra_gic_setup
0000000040005884 g     F .text	0000000000000168 mmap_remove_dynamic_region_ctx
000000004000187c g     F .text	000000000000000c handle_lower_el_ea_esb
0000000040007380 g     F .text	0000000000000058 psci_affinity_info
0000000040016570 g     O .data	0000000000000008 __stack_chk_guard
00000000400027b8 g     F .text	000000000000000c bl31_register_bl32_init
000000004000c360 g     F .text	0000000000000038 tegra_ivc_total_queue_size
0000000040006dd4  w    F .text	0000000000000030 plat_log_get_prefix
00000000400082e4 g     F .text	00000000000000e0 psci_migrate
0000000040006be4 g     F .text	0000000000000010 plat_ic_has_interrupt_type
000000004000c62c g     F .text	0000000000000004 tegra_memctrl_setup
000000004001b880 g     O .bss	0000000000001000 sdei_private_event_table
0000000040010c66 g     O .rodata	000000000000001e build_message
00000000400028b8 g     F .text	0000000000000064 boot_profiler_deinit
00000000400013d8 g     F .text	000000000000006c el3_exit
00000000400086ec g     F .text	0000000000000440 psci_setup
0000000040002cf4 g     F .text	0000000000000034 cm_set_context
0000000040004a28 g     F .text	0000000000000078 init_xlat_tables
00000000400002a0 g     O .text	00000000000007f8 __tegra194_cpu_reset_handler_data
00000000400026bc g     F .text	0000000000000020 bl31_plat_runtime_setup
0000000040016000 g       .data	0000000000000000 __DATA_START__
0000000040004824 g     F .text	0000000000000068 gicv2_set_pmr
000000004001db80 g     O .bss	000000000000000a psci_locks
00000000400059f8 g     F .text	000000000000000c nvg_enable_strict_checking_mode
000000004000c314 g     F .text	000000000000004c tegra_ivc_read_get_next_frame
000000004000d470 g     F .text	0000000000000018 tegra_soc_prepare_system_reset
000000004000c850 g     F .text	000000000000001c tegra_platform_is_virt_dev_kit
000000004000c0dc g     F .text	00000000000000c0 tegra_ivc_channel_notified
000000004000c2b0 g     F .text	0000000000000064 tegra_ivc_read_advance
0000000040007fcc g     F .text	0000000000000034 psci_find_target_suspend_lvl
000000004000e760 g     F .text	0000000000000040 xlat_arch_regime_get_xn_desc
0000000040003c04 g     F .text	000000000000000c gicd_set_isenabler
00000000400073d8 g     F .text	000000000000001c psci_arch_setup
0000000040000dfc g     F .text	0000000000000048 check_wa_cve_2017_5715
0000000040002034 g     F .text	0000000000000014 update_stack_protector_canary
0000000040005b50 g     F .text	000000000000000c nvg_system_shutdown
0000000040001954 g     F .text	0000000000000008 nvg_get_result
0000000040008d30 g     F .text	0000000000000064 psci_system_reset
000000004000498c g     F .text	000000000000009c gicv2_spis_configure_defaults
0000000040003bf0 g     F .text	0000000000000014 gicd_set_ipriorityr
00000000400051a4 g     F .text	0000000000000020 memcpy
000000004000c398 g     F .text	0000000000000060 tegra_ivc_write_advance
00000000400100d0 g     O .rodata	0000000000000020 sdei_global_mappings
0000000040003958 g     F .text	000000000000007c get_event_entry
0000000040009044 g     F .text	0000000000000020 psci_validate_mpidr
0000000040008e58 g     F .text	00000000000000f8 psci_system_suspend
000000004000f380 g     F .text	0000000000000000 serror_sp_elx
0000000040002ba0 g     F .text	0000000000000030 cm_init_context_by_index
000000004000c7dc g     F .text	000000000000001c tegra_platform_is_fpga
000000004000194c g     F .text	0000000000000008 nvg_cache_inval_all
000000004000f080 g     F .text	0000000000000000 irq_sp_el0
0000000040002050 g     F .text	0000000000000114 zero_normalmem
000000004000d364 g     F .text	00000000000000f8 tegra_soc_get_target_pwr_state
0000000040008000 g     F .text	0000000000000048 psci_get_parent_pwr_domain_nodes
0000000040006e78 g     F .text	0000000000000018 plat_runtime_setup
0000000040000e9c g     F .text	00000000000000a8 console_spe_core_putc
0000000040015de8 g     O .rodata	0000000000000008 __cb_func_spe_drain_buffers_hookcm_entering_secure_world
00000000400066b4 g     F .text	00000000000000c0 plat_ea_handler
00000000400033ec g     F .text	00000000000000dc ehf_deactivate_priority
0000000040004150 g     F .text	0000000000000054 gicv2_get_pending_interrupt_type
0000000040008ccc g     F .text	0000000000000064 psci_system_off
0000000040001c74 g     F .text	0000000000000008 platform_mem_init
000000004000d53c g     F .text	00000000000001b4 tegra_soc_pwr_domain_on_finish
0000000040003c1c g     F .text	0000000000000014 gicd_write_icenabler
0000000040006b7c  w    F .text	0000000000000004 plat_ic_get_interrupt_active
000000004000c958 g     F .text	00000000000002e8 tegra_se_calculate_save_sha256
000000004000e2a4 g     F .text	0000000000000428 vsnprintf
0000000040006a40 g     F .text	0000000000000024 plat_get_bl31_plat_params
0000000040015df0 g       .rodata	0000000000000000 __pubsub_cm_exited_secure_world_end
0000000040005270 g     F .text	0000000000000010 mmap_add
0000000040000130 g     F .text	000000000000009c bl31_warm_entrypoint
0000000040006b34 g     F .text	000000000000000c plat_get_syscnt_freq2
0000000040001b54  w    F .text	0000000000000008 plat_panic_handler
00000000400002b0 g       .text	0000000000000000 __tegra194_system_suspend_state
0000000040015a68 g       .rodata	0000000000000000 __RT_SVC_DESCS_START__
0000000040018800 g       stacks	0000000000000000 __STACKS_END__
0000000040015de0 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_start_end
0000000040000db4 g     F .text	0000000000000048 check_smccc_arch_wa3_applies
0000000040000f5c g     F .text	000000000000006c console_spe_register
000000004001dbc0 g       .bss	0000000000000000 __PERCPU_BAKERY_LOCK_END__
0000000040000e44 g     F .text	0000000000000038 clean_dcache_range
0000000040001c7c g     F .text	000000000000004c prepare_cpu_pwr_dwn
0000000040003c10 g     F .text	000000000000000c gicd_set_ispendr
0000000040009c10 g     F .text	00000000000001ac sdei_event_complete
00000000400066ac  w    F .text	0000000000000008 plat_arm_set_twedel_scr_el3
0000000040000e7c g     F .text	0000000000000020 console_spe_core_flush
0000000040005fd4 g     F .text	00000000000000e8 opteed_init_optee_ep_state
0000000040001964 g     F .text	000000000000000c nvg_set_request_data
00000000400038d4 g     F .text	000000000000004c find_event_map_by_intr
0000000040001e1c g     F .text	0000000000000070 restore_gp_pmcr_pauth_regs
000000004000cee4 g     F .text	000000000000014c tegra_sip_handler
000000004000c954 g     F .text	0000000000000004 tegra_pwr_domain_suspend_pwrdown_early
0000000040009150 g     F .text	0000000000000118 psci_warmboot_entrypoint
0000000040004eb0 g     F .text	00000000000000c0 mce_command_handler
0000000040015df8 g       .rodata	0000000000000000 __pubsub_cm_exited_normal_world_start
0000000040005ae8 g     F .text	0000000000000050 nvg_roc_clean_cache_trbits
0000000040001c64  w    F .text	0000000000000010 plat_set_my_stack
0000000040005a04 g     F .text	0000000000000068 nvg_enter_cstate
0000000040002d28 g     F .text	0000000000000048 cm_set_context_by_index
00000000400070bc g     F .text	0000000000000150 plat_sip_handler
0000000040015b08 g       .rodata	0000000000000000 __RT_SVC_DESCS_END__
000000004000c574 g     F .text	0000000000000004 tegra_memctrl_disable_ahb_redirection
0000000040006d44  w    F .text	0000000000000064 plat_interrupt_type_to_line
00000000400023a4 g     F .text	0000000000000080 bl31_check_ns_address
0000000040002a8c g     F .text	0000000000000098 cm_el1_sysregs_context_save
0000000040005bec g     F .text	000000000000003c nvg_verify_strict_checking_mode
0000000040000d2c g     F .text	0000000000000030 asm_print_hex
00000000400025b8 g     F .text	00000000000000cc bl31_plat_arch_setup
0000000040002550 g     F .text	0000000000000068 bl31_main
0000000040006e94 g     F .text	0000000000000004 plat_sdei_setup
000000004001b678 g     O .bss	0000000000000080 psci_cpu_pd_nodes
0000000040006be0  w    F .text	0000000000000004 plat_ic_get_running_priority
0000000040000d64 g     F .text	0000000000000018 asm_print_str
000000004000720c g     F .text	0000000000000008 plat_supports_system_suspend
0000000040006c94  w    F .text	0000000000000040 plat_ic_set_interrupt_type
0000000040006510 g     F .text	0000000000000084 opteed_synchronous_sp_exit
0000000040000b44 g     F .text	0000000000000010 __stack_chk_fail
0000000040000d94  w    F .text	0000000000000004 bl31_plat_enable_mmu
0000000040006e20 g     F .text	0000000000000018 plat_memctrl_setup
0000000040002b9c g     F .text	0000000000000004 cm_init
00000000400019f0 g     F .text	0000000000000054 plat_crash_console_flush
000000004000f000 g       .text	0000000000000000 runtime_exceptions
0000000040004f70 g     F .text	0000000000000080 mce_enable_strict_checking
00000000400041a4 g     F .text	0000000000000050 gicv2_get_running_priority
0000000040001b40  w    F .text	0000000000000004 plat_handle_uncontainable_ea
000000004001c880 g     O .bss	0000000000000060 sdei_shared_event_table
0000000040002d70 g     F .text	0000000000000040 cm_set_elr_el3
000000004000bf58 g     F .text	0000000000000014 tegra_get_chipid_minor
0000000040015df0 g       .rodata	0000000000000000 __pubsub_cm_exited_secure_world_start
0000000040008c78 g     F .text	0000000000000054 psci_spd_migrate_info
0000000040000d10 g     F .text	0000000000000018 _cpu_data_by_index
00000000400084f8 g     F .text	0000000000000004 psci_print_power_domain_map
0000000040006b40 g     F .text	0000000000000004 plat_get_target_pwr_state
000000004000c638 g     F .text	00000000000001a4 tegra_memctrl_videomem_setup
00000000400031b0 g     F .text	000000000000009c console_putc
0000000040010ae0 g     O .rodata	0000000000000048 opteed_pm
0000000040006e98  w    F .text	0000000000000008 plat_sdei_validate_entry_point
000000004000adac g     F .text	00000000000000d0 ser_probe_sysreg
0000000040003cf4 g     F .text	0000000000000070 gicv2_clear_interrupt_pending
0000000040003c30 g     F .text	0000000000000014 gicd_write_icfgr
0000000040001b3c  w    F .text	0000000000000004 plat_handle_el3_ea
0000000040016628 g       .data	0000000000000000 tegra_console_base
000000004000291c g     F .text	000000000000006c boot_profiler_init
0000000040008130 g     F .text	0000000000000094 psci_is_last_on_cpu
0000000040001a44 g     F .text	0000000000000048 plat_crash_console_init
000000004000c1b4 g     F .text	00000000000000fc tegra_ivc_init
000000004000f680 g     F .text	0000000000000000 irq_aarch32
00000000400017f0 g     F .text	0000000000000038 flush_dcache_range
000000004000c440 g     F .text	0000000000000130 tegra_mc_save_context
0000000040001970 g     F .text	0000000000000028 opteed_enter_sp
0000000040006774 g     F .text	0000000000000258 plat_early_platform_setup
000000004000db2c g     F .text	0000000000000048 timer_init
0000000040002424 g     F .text	0000000000000120 bl31_early_platform_setup2
000000004000c050 g     F .text	000000000000001c tegra_gic_pcpu_init
000000004000c030 g     F .text	0000000000000020 tegra_gic_init
00000000400043a0 g     F .text	0000000000000124 gicv2_secure_ppi_sgi_setup_props
0000000040015b08 g       .rodata	0000000000000000 __PMF_SVC_DESCS_END__
000000004000e9b8 g     F .text	000000000000001c xlat_get_min_virt_addr_space_size
00000000400167c8 g       .data	0000000000000000 __RELA_END__
0000000040000f54 g     F .text	0000000000000008 console_spe_putc
00000000400167c8 g       .data	0000000000000000 __RELA_START__
000000004000102c g     F .text	000000000000004c denver_disable_dco
0000000040003bb4 g     F .text	000000000000000c gicd_set_icpendr
00000000400059ec g     F .text	000000000000000c nvg_clear_hsm_corr_status
000000004000f180 g     F .text	0000000000000000 serror_sp_el0
000000004000476c g     F .text	00000000000000b8 gicv2_set_pe_target_mask
0000000040016618 g       .data	0000000000000000 ns_image_entrypoint
000000004000de88 g     F .text	000000000000041c vprintf
000000004000408c g     F .text	000000000000000c gicv2_get_cpuif_id
000000004000ae7c g     F .text	00000000000000a0 set_routing_model
0000000040004cc0 g     F .text	000000000000000c is_dcache_enabled
0000000040001d98 g     F .text	0000000000000028 report_unhandled_exception
00000000400074b4 g     F .text	00000000000000fc psci_cpu_on_finish
00000000400073f4 g     F .text	0000000000000038 psci_cpu_off
000000004000374c g     F .text	00000000000000d8 ehf_register_priority_handler
0000000040006b80 g     F .text	0000000000000010 plat_ic_get_interrupt_id
0000000040001b5c g     F .text	0000000000000108 plat_reset_handler
000000004000a3d8 g     F .text	0000000000000120 sdei_pe_unmask
00000000400016ec g     F .text	0000000000000070 enable_mmu_direct_el3
0000000040015df8 g       .rodata	0000000000000000 __pubsub_cm_entering_normal_world_end
0000000040001828 g     F .text	0000000000000054 get_cpu_ops_ptr
0000000040000000 g     F .text	0000000000000130 bl31_entrypoint
0000000040002b58 g     F .text	0000000000000044 cm_get_context_by_index
0000000040006b6c g     F .text	0000000000000004 plat_ic_clear_interrupt_pending
000000004000d7e8 g     F .text	0000000000000130 tegra_soc_pwr_domain_suspend
0000000040002bd0 g     F .text	0000000000000030 cm_init_my_context
000000004000f580 g     F .text	0000000000000000 serror_aarch64
0000000040006cd4 g     F .text	0000000000000004 plat_ic_set_priority_mask
000000004000d4dc g     F .text	0000000000000060 tegra_soc_pwr_domain_on
0000000040006b68  w    F .text	0000000000000004 plat_ic_acknowledge_interrupt
0000000040001888 g     F .text	0000000000000014 init_cpu_data_ptr
0000000040006a90 g     F .text	000000000000000c plat_get_mmio_map
00000000400100c0 g     O .rodata	0000000000000010 exception_data
0000000040016000 g       .rodata	0000000000000000 __RODATA_END__
0000000040001778 g     F .text	0000000000000078 enter_lower_el_sync_ea
0000000040000210 g     F .text	0000000000000084 tegra194_cpu_reset_handler
000000004000e6cc g     F .text	0000000000000034 xlat_arch_current_el
0000000040003d64 g     F .text	000000000000005c gicv2_cpuif_disable
0000000000000040 g       *ABS*	0000000000000000 __PERCPU_BAKERY_LOCK_SIZE__
00000000400041f4 g     F .text	0000000000000054 gicv2_is_fiq_enabled
0000000040003b2c g     F .text	0000000000000014 gicd_read_icfgr
000000004000e74c g     F .text	0000000000000014 xlat_arch_get_pas
0000000040002988 g     F .text	000000000000006c can_sdei_state_trans
000000004000b1f0 g     F .text	0000000000000010 spe_supported
0000000040007c20 g     F .text	0000000000000158 psci_do_cpu_off
000000004001da28 g     O .bss	0000000000000004 psci_caps
0000000040015dd8 g     O .rodata	0000000000000008 __cb_func_sdei_cpu_on_initpsci_cpu_on_finish
0000000040006b90  w    F .text	0000000000000020 plat_ic_get_interrupt_type
0000000040001128 g     F .text	0000000000000020 do_cpu_reg_dump
000000004000d6f0 g     F .text	00000000000000f8 tegra_soc_pwr_domain_power_down_wfi
0000000040002e50 g     F .text	0000000000000228 cm_setup_context
0000000040000f4c g     F .text	0000000000000008 console_spe_getc
000000004000c3f8 g     F .text	0000000000000048 tegra_ivc_write_get_next_frame
0000000040000000 g       .text	0000000000000000 __BL31_START__
000000004000f280 g     F .text	0000000000000000 irq_sp_elx
000000004001dd80 g       .bss	0000000000000000 __PMF_PERCPU_TIMESTAMP_END__
000000004000f100 g     F .text	0000000000000000 fiq_sp_el0
0000000040010000 g       .rodata	0000000000000000 __RODATA_START__
000000004000386c g     F .text	0000000000000068 find_event_map
0000000040015de0 g     O .rodata	0000000000000008 __cb_func_sdei_cpu_wakeup_initpsci_suspend_pwrdown_finish
00000000400167c2 g       .data	0000000000000000 __DATA_END__
0000000040000d30 g       .text	0000000000000000 asm_print_hex_bits
0000000040015b08 g       .rodata	0000000000000000 __CPU_OPS_START__
000000004000db74 g     F .text	00000000000000b8 udelay
0000000040006b74  w    F .text	0000000000000004 plat_ic_enable_interrupt
000000004000b3a4 g     F .text	0000000000000074 tcr_physical_addr_size_bits
00000000400018d0 g     F .text	0000000000000038 inv_dcache_range
00000000400167c0 g     O .data	0000000000000001 console_state
0000000040006dbc g     F .text	0000000000000018 plat_late_platform_setup
0000000040008b2c g     F .text	000000000000014c psci_smc_handler
0000000040007a18 g     F .text	0000000000000208 psci_cpu_suspend_start
00000000400080d8 g     F .text	0000000000000058 psci_init_req_local_pwr_states
0000000040015df0 g       .rodata	0000000000000000 __pubsub_cm_entering_secure_world_end
0000000040005a84 g     F .text	000000000000001c nvg_is_sc7_allowed
000000004000cc40 g     F .text	00000000000000a8 tegra_se_resume
000000004000a394 g     F .text	0000000000000044 sdei_pe_mask
000000004001dd80 g       .bss	0000000000000000 __BAKERY_LOCK_END__
0000000040006cd8  w    F .text	000000000000006c plat_ic_set_spi_routing
0000000040005170 g     F .text	0000000000000034 memcmp
000000004000a5e8 g     F .text	00000000000007c4 sdei_smc_handler
00000000400075b0 g     F .text	0000000000000224 psci_cpu_on_start
0000000040007f80 g     F .text	000000000000004c psci_find_max_off_lvl
000000004000e86c g     F .text	000000000000014c xlat_desc
0000000040015df8 g     O .rodata	0000000000000008 __cb_func_ehf_exited_normal_worldcm_exited_normal_world
0000000040003b74 g     F .text	0000000000000040 gicd_set_icfgr
000000004001d9d4 g     O .bss	0000000000000050 psci_non_cpu_pd_nodes
0000000040001634 g     F .text	00000000000000b8 elx_panic
000000004001dd90 g       .bss	0000000000000000 __BSS_END__
0000000040015dd8 g       .rodata	0000000000000000 __CPU_OPS_END__
0000000040006e38 g     F .text	0000000000000040 plat_memctrl_tzdram_setup
0000000040006b70  w    F .text	0000000000000004 plat_ic_disable_interrupt
0000000040007d78 g     F .text	0000000000000004 psci_do_pwrdown_sequence
0000000040001d50 g     F .text	000000000000003c psci_do_pwrdown_cache_maintenance
0000000040002544 g     F .text	000000000000000c bl31_get_plat_params
0000000040001b10 g     F .text	000000000000000c plat_get_my_entrypoint
000000004000d148 g     F .text	000000000000014c tegra_smmu_verify
0000000040006ea0 g     F .text	0000000000000190 plat_secondary_setup
0000000040002df4 g     F .text	000000000000005c cm_set_next_eret_context
0000000040015de8 g       .rodata	0000000000000000 __pubsub_cm_entering_secure_world_start
0000000040016610 g       .data	0000000000000000 tegra_sec_entry_point
000000004000742c g     F .text	0000000000000088 psci_cpu_on
0000000040003bc0 g     F .text	0000000000000030 gicd_set_igroupr
0000000040015df0 g     O .rodata	0000000000000008 __cb_func_ehf_entering_normal_worldcm_entering_normal_world
0000000040002710 g     F .text	00000000000000a8 bl31_prepare_next_image_entry
00000000400090b0 g     F .text	00000000000000a0 psci_validate_suspend_req
000000004000b418 g     F .text	00000000000000dc tegra194_ras_corrected_err_clear
000000004001da24 g     O .bss	0000000000000004 psci_plat_core_count
0000000040005b5c g     F .text	0000000000000048 nvg_update_ccplex_gsc
0000000040007f00 g     F .text	0000000000000080 psci_features
0000000040015dd8 g       .rodata	0000000000000000 __GOT_END__
00000000400051f8 g     F .text	0000000000000078 memset
000000004000d918 g     F .text	0000000000000008 tegra_soc_pwr_domain_suspend_pwrdown_early
000000004000c7f8 g     F .text	0000000000000020 tegra_platform_is_linsim
00000000400107b0 g     O .rodata	0000000000000010 err_record_mappings
0000000040015b08 g       .rodata	0000000000000000 __PARSER_LIB_DESCS_END__
000000004001db80 g       .bss	0000000000000000 __BAKERY_LOCK_START__
0000000040008048 g     F .text	0000000000000090 psci_get_target_local_pwr_states
00000000400050f4 g     F .text	0000000000000040 mce_verify_strict_checking
000000004000bcd4 g     F .text	000000000000001c tegra_chipid_is_t194
0000000040003078 g     F .text	0000000000000094 cm_write_scr_el3_bit
0000000040015e00 g       .rodata	0000000000000000 __pubsub_cm_exited_normal_world_end
000000004001c990 g     O .bss	0000000000000008 optee_vector_table
0000000040004098 g     F .text	0000000000000068 gicv2_get_interrupt_active
000000004000175c g     F .text	000000000000001c enter_lower_el_async_ea
0000000040006e90  w    F .text	0000000000000004 plat_sdei_handle_masked_trigger
000000004001b6f8 g     O .bss	0000000000000008 psci_plat_pm_ops
0000000040006ac8 g     F .text	0000000000000024 plat_get_soc_revision
000000004000bdbc g     F .text	0000000000000064 tegra_delay_timer_init
00000000400036b4 g     F .text	0000000000000098 ehf_init
000000004000e700 g     F .text	000000000000004c xlat_arch_get_max_supported_pa
00000000400027c4 g     F .text	0000000000000014 bl31_setup
000000004000c834 g     F .text	000000000000001c tegra_platform_is_silicon
0000000040015de0 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_start_start
0000000040003aec g     F .text	0000000000000020 gicd_get_igroupr
0000000040006b78  w    F .text	0000000000000004 plat_ic_end_of_interrupt
0000000040015dd8 g       .rodata	0000000000000000 __GOT_START__
0000000040001760 g       .text	0000000000000000 handle_lower_el_async_ea
0000000040003920 g     F .text	0000000000000038 get_arm_std_svc_args
0000000040015df0 g       .rodata	0000000000000000 __pubsub_cm_entering_normal_world_start
0000000000000000 g       *ABS*	0000000000000000 __PERCPU_TIMESTAMP_SIZE__
0000000040002164 g     F .text	00000000000001a8 bakery_lock_get
0000000040010000 g       .text	0000000000000000 __TEXT_END__
000000004000bf38 g     F .text	000000000000000c tegra_fiq_set_ns_entrypoint
0000000040008220 g     F .text	00000000000000c4 psci_mem_protect
0000000040015b08 g       .rodata	0000000000000000 __FCONF_POPULATOR_END__
0000000040004100 g     F .text	0000000000000050 gicv2_get_interrupt_group
000000004000230c g     F .text	0000000000000098 bakery_lock_release
0000000040006e18 g     F .text	0000000000000008 plat_memctrl_restore
00000000400027d8 g     F .text	00000000000000e0 boot_profiler_add_record
00000000400039d4 g     F .text	0000000000000024 get_interrupt_type_handler
0000000040006abc g     F .text	000000000000000c plat_get_power_domain_tree_desc
0000000040005034 g     F .text	0000000000000014 mce_update_cstate_info
000000004000462c g     F .text	0000000000000070 gicv2_set_interrupt_priority
00000000400044c4 g     F .text	00000000000000f4 gicv2_secure_spis_configure_props
0000000040003c6c g     F .text	0000000000000010 gicd_write_ipriorityr
0000000040005074 g     F .text	000000000000002c mce_update_gsc_videomem
000000004000846c g     F .text	000000000000008c psci_node_hw_state
000000004000130c g     F .text	00000000000000cc el1_sysregs_context_save
0000000040001fd4 g     F .text	0000000000000010 tegra194_get_cpu_reset_handler_size
000000004000488c g     F .text	0000000000000100 gicv2_set_spi_routing
000000004000189c g     F .text	0000000000000034 init_cpu_ops
000000004000310c g     F .text	0000000000000054 console_flush
000000004000f300 g     F .text	0000000000000000 fiq_sp_elx
000000004000e860 g     F .text	000000000000000c xlat_arch_tlbi_va_sync
000000004000f400 g     F .text	0000000000000000 sync_exception_aarch64
000000004000f500 g     F .text	0000000000000000 fiq_aarch64
0000000040003b40 g     F .text	0000000000000014 gicd_read_igroupr
0000000040003300 g     F .text	000000000000000c console_switch_state
0000000040009ab8 g     F .text	0000000000000158 sdei_dispatch_event
0000000040001fac g     F .text	0000000000000008 spin_unlock
000000004000bf44 g     F .text	0000000000000014 tegra_get_chipid_major
0000000040001cc8 g     F .text	000000000000007c prepare_el3_entry
0000000040018800 g       .bss	0000000000000000 __BSS_START__
0000000040009dbc g     F .text	000000000000007c sdei_event_context
0000000040001ff4 g     F .text	0000000000000040 tegra194_set_system_suspend_entry
00000000400056f8 g     F .text	0000000000000178 mmap_add_region_ctx
000000004000b1a4 g     F .text	000000000000004c spe_enable
0000000040015b08 g       .rodata	0000000000000000 __PMF_SVC_DESCS_START__
000000004001da64 g     O .bss	0000000000000004 opteed_rw
0000000040001a8c g     F .text	0000000000000084 plat_crash_console_putc
0000000040006c8c g     F .text	0000000000000004 plat_ic_set_interrupt_pending
0000000040018800 g     O .bss	0000000000000400 percpu_data
0000000040008534 g     F .text	0000000000000060 psci_register_spd_pm_hook
000000004000195c g     F .text	0000000000000008 nvg_set_request
0000000040003e1c g     F .text	0000000000000070 gicv2_disable_interrupt
0000000040000200 g     F .text	0000000000000010 tegra_secure_entrypoint
000000004000d920 g     F .text	0000000000000090 tegra_soc_validate_power_state
0000000040005a6c g     F .text	0000000000000018 nvg_get_version
00000000400069cc g     F .text	0000000000000050 plat_enable_console
000000004000c19c g     F .text	0000000000000018 tegra_ivc_channel_reset
0000000040001f8c g     F .text	0000000000000020 spin_lock
0000000040003160 g     F .text	0000000000000050 console_is_registered
0000000040001998 g     F .text	0000000000000024 opteed_exit_sp
0000000040006c04  w    F .text	000000000000000c plat_ic_is_sgi
00000000400084fc g     F .text	0000000000000038 psci_query_sys_suspend_pwrstate
0000000040004ccc g     F .text	00000000000000ac is_mmu_enabled_ctx
000000004000da20 g     F .text	000000000000010c tf_log
00000000400042c0 g     F .text	00000000000000e0 gicv2_raise_sgi
0000000040000f44 g     F .text	0000000000000008 console_spe_flush
0000000040015dd8 g       .rodata	0000000000000000 __pubsub_psci_cpu_on_finish_start
0000000040005048 g     F .text	000000000000002c mce_update_gsc_tzdram
000000004000d45c g     F .text	0000000000000014 tegra_soc_prepare_system_off
00000000400093a0 g     F .text	0000000000000078 ras_serr_to_str
0000000040015b08 g       .rodata	0000000000000000 __FCONF_POPULATOR_START__
0000000040003a64 g     F .text	0000000000000058 get_scr_el3_from_routing_model
0000000040037000 g       xlat_table	0000000000000000 __RW_END__
000000004000c630 g     F .text	0000000000000008 tegra_memctrl_tzdram_setup
0000000040009f64 g     F .text	0000000000000048 sdei_init
0000000040006a64 g     F .text	000000000000002c plat_get_bpmp_ipc_data
00000000400026dc g     F .text	0000000000000034 bl31_platform_setup
000000004000b8fc g     F .text	00000000000000f0 tegra_bpmp_ipc_enable_clock
000000004000a054 g     F .text	0000000000000340 sdei_intr_handler
0000000040016800 g       stacks	0000000000000000 __STACKS_START__
000000004001a180 g     O .bss	0000000000001480 opteed_sp_context
0000000040003b0c g     F .text	0000000000000020 gicd_get_isactiver
0000000040007d7c g     F .text	0000000000000184 psci_do_state_coordination
0000000040008d94 g     F .text	00000000000000c4 psci_system_reset2
000000004000502c g     F .text	0000000000000004 mce_system_reboot
0000000040003824 g     F .text	0000000000000048 enable_mmu_el3
0000000040005aa0 g     F .text	0000000000000048 nvg_online_core
000000004000be7c g     F .text	000000000000003c tegra_fiq_handler_setup
000000004000f780 g     F .text	0000000000000000 serror_aarch32
0000000040001b38  w    F .text	0000000000000004 plat_handle_double_fault
000000004001dd80 g       .bss	0000000000000000 __PMF_TIMESTAMP_END__
000000004000b374 g     F .text	0000000000000030 sve_enable
0000000040006478 g     F .text	0000000000000098 opteed_synchronous_sp_entry
0000000040004aa0 g     F .text	0000000000000220 init_xlat_tables_ctx
0000000040015de0 g       .rodata	0000000000000000 __pubsub_psci_suspend_pwrdown_finish_start
0000000040006b44 g     F .text	0000000000000024 plat_gic_setup
0000000040001b44 g     F .text	0000000000000010 plat_my_core_pos
0000000040006c10  w    F .text	0000000000000010 plat_ic_is_spi
0000000040003f14 g     F .text	00000000000000a8 gicv2_driver_init
000000004000d2d4 g     F .text	0000000000000090 tegra_soc_cpu_standby
00000000400050a0 g     F .text	0000000000000054 mce_verify_firmware_version
0000000040005b38 g     F .text	000000000000000c nvg_set_wake_time
00000000400094c4 g     F .text	0000000000000168 runtime_svc_init
0000000040003fbc g     F .text	0000000000000074 gicv2_enable_interrupt
000000004000c578 g     F .text	00000000000000b4 tegra_memctrl_restore_settings
000000004000b330 g     F .text	000000000000001c strlen
0000000040004248 g     F .text	0000000000000078 gicv2_pcpu_distif_init
000000004000b4f4 g     F .text	0000000000000114 tegra194_ras_enable
000000004000f480 g     F .text	0000000000000000 irq_aarch64
000000004000d488 g     F .text	0000000000000054 tegra_soc_pwr_domain_off
00000000400083c4 g     F .text	000000000000004c psci_migrate_info_type
0000000040006aec g     F .text	000000000000001c plat_get_soc_version
000000004000e7a0 g     F .text	00000000000000c0 xlat_arch_tlbi_va
0000000040003ca4 g     F .text	0000000000000050 gicv2_acknowledge_interrupt
0000000040004030 g     F .text	000000000000005c gicv2_end_of_interrupt
0000000040006c20  w    F .text	000000000000006c plat_ic_raise_el3_sgi
0000000040000b1c g     F .text	0000000000000028 __assert
00000000400081c4 g     F .text	000000000000005c psci_mem_chk_range
0000000040001444 g     F .text	00000000000001f0 el3_panic
0000000040003abc g     F .text	0000000000000030 gicd_clr_igroupr
0000000040009418 g     F .text	0000000000000068 register_interrupt_type_handler
000000004000c0d0 g     F .text	000000000000000c tegra_ivc_align
000000004000e9d4 g     F .text	0000000000000004 xlat_mmap_print
000000004000b34c g     F .text	0000000000000028 sve_disable
000000004000b9ec g     F .text	0000000000000144 tegra_bpmp_ipc_init
000000004000be20 g     F .text	000000000000005c tegra_fiq_get_intr_context
0000000040007314 g     F .text	000000000000006c psci_acquire_pwr_domain_locks
000000004000330c g     F .text	00000000000000e0 ehf_activate_priority
0000000040015de0 g       .rodata	0000000000000000 __pubsub_psci_cpu_on_finish_end
0000000040001240 g     F .text	00000000000000cc el1_sysregs_context_restore
00000000400045b8 g     F .text	0000000000000074 gicv2_set_interrupt_pending
0000000040005870 g     F .text	0000000000000014 mmap_remove_dynamic_region
000000004001d4d8 g     O .bss	0000000000000008 console_list
00000000400085f4 g     F .text	00000000000000a0 psci_set_pwr_domains_to_run
000000004000469c g     F .text	00000000000000d0 gicv2_set_interrupt_type
000000004000c088 g     F .text	0000000000000004 tegra_gic_save
0000000040003c58 g     F .text	0000000000000014 gicd_write_igroupr
0000000040001dc0 g     F .text	0000000000000028 report_unhandled_interrupt
0000000040000aa0 g       .text	0000000000000000 __tegra194_cpu_reset_handler_end
0000000040006e04 g     F .text	0000000000000014 plat_memctrl_get_sys_suspend_ctx
0000000040006b08 g     F .text	000000000000002c plat_get_stack_protector_canary
000000004000f700 g     F .text	0000000000000000 fiq_aarch32
000000004001db80 g       .bss	0000000000000000 __PERCPU_BAKERY_LOCK_START__
000000004000c06c g     F .text	000000000000001c tegra_gic_restore
0000000040001b1c  w    F .text	000000000000001c plat_get_my_stack
000000004000552c g     F .text	0000000000000068 mmap_add_region
0000000040000000 g       .text	0000000000000000 __TEXT_START__
0000000040003b54 g     F .text	0000000000000014 gicd_read_isactiver
0000000040015b08 g       .rodata	0000000000000000 __PARSER_LIB_DESCS_START__
000000004001b700 g     O .bss	0000000000000008 psci_spd_pm
0000000040016018 g     O .data	0000000000000028 plat_exceptions



Disassembly of section .text:

0000000040000000 <bl31_entrypoint>:
    40000000:	aa0003f4 	mov	x20, x0
    40000004:	aa0103f5 	mov	x21, x1
    40000008:	aa0203f6 	mov	x22, x2
    4000000c:	aa0303f7 	mov	x23, x3
    40000010:	d2810600 	mov	x0, #0x830                 	// #2096
    40000014:	f2a618a0 	movk	x0, #0x30c5, lsl #16
    40000018:	d51e1000 	msr	sctlr_el3, x0
    4000001c:	d5033fdf 	isb
    40000020:	10077f00 	adr	x0, 4000f000 <sync_exception_sp_el0>
    40000024:	d51ec000 	msr	vbar_el3, x0
    40000028:	d5033fdf 	isb
    4000002c:	9400076f 	bl	40001de8 <reset_handler>
    40000030:	d2820141 	mov	x1, #0x100a                	// #4106
    40000034:	d53e1000 	mrs	x0, sctlr_el3
    40000038:	aa010000 	orr	x0, x0, x1
    4000003c:	d51e1000 	msr	sctlr_el3, x0
    40000040:	d5033fdf 	isb
    40000044:	94000611 	bl	40001888 <init_cpu_data_ptr>
    40000048:	d2804700 	mov	x0, #0x238                 	// #568
    4000004c:	d51e1100 	msr	scr_el3, x0
    40000050:	d2900000 	mov	x0, #0x8000                	// #32768
    40000054:	f2a01020 	movk	x0, #0x81, lsl #16
    40000058:	f2c00080 	movk	x0, #0x4, lsl #32
    4000005c:	d5380501 	mrs	x1, id_aa64dfr0_el1
    40000060:	d368ac21 	ubfx	x1, x1, #40, #4
    40000064:	b4000041 	cbz	x1, 4000006c <bl31_entrypoint+0x6c>
    40000068:	b26d0000 	orr	x0, x0, #0x80000
    4000006c:	d51e1320 	msr	mdcr_el3, x0
    40000070:	d2801c00 	mov	x0, #0xe0                  	// #224
    40000074:	d51b9c00 	msr	pmcr_el0, x0
    40000078:	d50344ff 	msr	daifclr, #0x4
    4000007c:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    40000080:	d5380501 	mrs	x1, id_aa64dfr0_el1
    40000084:	d3441c21 	ubfx	x1, x1, #4, #4
    40000088:	b4000041 	cbz	x1, 40000090 <bl31_entrypoint+0x90>
    4000008c:	b26c0000 	orr	x0, x0, #0x100000
    40000090:	d51e1140 	msr	cptr_el3, x0
    40000094:	940006f8 	bl	40001c74 <platform_mem_init>
    40000098:	d00000a0 	adrp	x0, 40016000 <__RODATA_END__>
    4000009c:	91000000 	add	x0, x0, #0x0
    400000a0:	f00001a1 	adrp	x1, 40037000 <__BL31_END__>
    400000a4:	91000021 	add	x1, x1, #0x0
    400000a8:	cb000021 	sub	x1, x1, x0
    400000ac:	94000609 	bl	400018d0 <inv_dcache_range>
    400000b0:	900000c0 	adrp	x0, 40018000 <__STACKS_START__+0x1800>
    400000b4:	91200000 	add	x0, x0, #0x800
    400000b8:	b00000e1 	adrp	x1, 4001d000 <cpu_state+0x668>
    400000bc:	91364021 	add	x1, x1, #0xd90
    400000c0:	cb000021 	sub	x1, x1, x0
    400000c4:	940007e1 	bl	40002048 <zeromem>
    400000c8:	d50040bf 	msr	spsel, #0x0
    400000cc:	940006e6 	bl	40001c64 <plat_set_my_stack>
    400000d0:	940007d9 	bl	40002034 <update_stack_protector_canary>
    400000d4:	d2800014 	mov	x20, #0x0                   	// #0
    400000d8:	d2800015 	mov	x21, #0x0                   	// #0
    400000dc:	d2800016 	mov	x22, #0x0                   	// #0
    400000e0:	d2800017 	mov	x23, #0x0                   	// #0
    400000e4:	aa1403e0 	mov	x0, x20
    400000e8:	aa1503e1 	mov	x1, x21
    400000ec:	aa1603e2 	mov	x2, x22
    400000f0:	aa1703e3 	mov	x3, x23
    400000f4:	940009b4 	bl	400027c4 <bl31_setup>
    400000f8:	94000916 	bl	40002550 <bl31_main>
    400000fc:	d00000a0 	adrp	x0, 40016000 <__RODATA_END__>
    40000100:	91000000 	add	x0, x0, #0x0
    40000104:	d00000a1 	adrp	x1, 40016000 <__RODATA_END__>
    40000108:	911f0821 	add	x1, x1, #0x7c2
    4000010c:	cb000021 	sub	x1, x1, x0
    40000110:	9400034d 	bl	40000e44 <clean_dcache_range>
    40000114:	900000c0 	adrp	x0, 40018000 <__STACKS_START__+0x1800>
    40000118:	91200000 	add	x0, x0, #0x800
    4000011c:	b00000e1 	adrp	x1, 4001d000 <cpu_state+0x668>
    40000120:	91364021 	add	x1, x1, #0xd90
    40000124:	cb000021 	sub	x1, x1, x0
    40000128:	94000347 	bl	40000e44 <clean_dcache_range>
    4000012c:	140004ab 	b	400013d8 <el3_exit>

0000000040000130 <bl31_warm_entrypoint>:
    40000130:	d2810600 	mov	x0, #0x830                 	// #2096
    40000134:	f2a618a0 	movk	x0, #0x30c5, lsl #16
    40000138:	d51e1000 	msr	sctlr_el3, x0
    4000013c:	d5033fdf 	isb
    40000140:	10077600 	adr	x0, 4000f000 <sync_exception_sp_el0>
    40000144:	d51ec000 	msr	vbar_el3, x0
    40000148:	d5033fdf 	isb
    4000014c:	94000727 	bl	40001de8 <reset_handler>
    40000150:	d2820141 	mov	x1, #0x100a                	// #4106
    40000154:	d53e1000 	mrs	x0, sctlr_el3
    40000158:	aa010000 	orr	x0, x0, x1
    4000015c:	d51e1000 	msr	sctlr_el3, x0
    40000160:	d5033fdf 	isb
    40000164:	940005c9 	bl	40001888 <init_cpu_data_ptr>
    40000168:	d2804700 	mov	x0, #0x238                 	// #568
    4000016c:	d51e1100 	msr	scr_el3, x0
    40000170:	d2900000 	mov	x0, #0x8000                	// #32768
    40000174:	f2a01020 	movk	x0, #0x81, lsl #16
    40000178:	f2c00080 	movk	x0, #0x4, lsl #32
    4000017c:	d5380501 	mrs	x1, id_aa64dfr0_el1
    40000180:	d368ac21 	ubfx	x1, x1, #40, #4
    40000184:	b4000041 	cbz	x1, 4000018c <bl31_warm_entrypoint+0x5c>
    40000188:	b26d0000 	orr	x0, x0, #0x80000
    4000018c:	d51e1320 	msr	mdcr_el3, x0
    40000190:	d2801c00 	mov	x0, #0xe0                  	// #224
    40000194:	d51b9c00 	msr	pmcr_el0, x0
    40000198:	d50344ff 	msr	daifclr, #0x4
    4000019c:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    400001a0:	d5380501 	mrs	x1, id_aa64dfr0_el1
    400001a4:	d3441c21 	ubfx	x1, x1, #4, #4
    400001a8:	b4000041 	cbz	x1, 400001b0 <bl31_warm_entrypoint+0x80>
    400001ac:	b26c0000 	orr	x0, x0, #0x100000
    400001b0:	d51e1140 	msr	cptr_el3, x0
    400001b4:	d50040bf 	msr	spsel, #0x0
    400001b8:	940006ab 	bl	40001c64 <plat_set_my_stack>
    400001bc:	aa1f03e0 	mov	x0, xzr
    400001c0:	940002f5 	bl	40000d94 <bl31_plat_enable_mmu>
    400001c4:	940023e3 	bl	40009150 <psci_warmboot_entrypoint>
    400001c8:	14000484 	b	400013d8 <el3_exit>
	...

0000000040000200 <tegra_secure_entrypoint>:
    40000200:	d2800020 	mov	x0, #0x1                   	// #1
    40000204:	d5101080 	msr	oslar_el1, x0
    40000208:	94000642 	bl	40001b10 <plat_get_my_entrypoint>
    4000020c:	d61f0000 	br	x0

0000000040000210 <tegra194_cpu_reset_handler>:
    40000210:	10000500 	adr	x0, 400002b0 <__tegra194_system_suspend_state>
    40000214:	f9400001 	ldr	x1, [x0]
    40000218:	d280b8e2 	mov	x2, #0x5c7                 	// #1479
    4000021c:	d370bc42 	lsl	x2, x2, #16
    40000220:	91171c42 	add	x2, x2, #0x5c7
    40000224:	eb02003f 	cmp	x1, x2
    40000228:	54000301 	b.ne	40000288 <boot_cpu>  // b.any
    4000022c:	d28c01a1 	mov	x1, #0x600d                	// #24589
    40000230:	d370bc21 	lsl	x1, x1, #16
    40000234:	d28c01a2 	mov	x2, #0x600d                	// #24589
    40000238:	8b020021 	add	x1, x1, x2
    4000023c:	f9000001 	str	x1, [x0]
    40000240:	d5033f9f 	dsb	sy
    40000244:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    40000248:	100042c1 	adr	x1, 40000aa0 <CCPMU_err_ctrl>
    4000024c:	100002a2 	adr	x2, 400002a0 <__tegra194_cpu_reset_handler_data>
    40000250:	f9400442 	ldr	x2, [x2, #8]

0000000040000254 <m_loop16>:
    40000254:	f100405f 	cmp	x2, #0x10
    40000258:	540000ab 	b.lt	4000026c <m_loop1>  // b.tstop
    4000025c:	a8c11023 	ldp	x3, x4, [x1], #16
    40000260:	a8811003 	stp	x3, x4, [x0], #16
    40000264:	d1004042 	sub	x2, x2, #0x10
    40000268:	17fffffb 	b	40000254 <m_loop16>

000000004000026c <m_loop1>:
    4000026c:	b40000e2 	cbz	x2, 40000288 <boot_cpu>
    40000270:	38401423 	ldrb	w3, [x1], #1
    40000274:	38001403 	strb	w3, [x0], #1
    40000278:	f1000442 	subs	x2, x2, #0x1
    4000027c:	54ffff81 	b.ne	4000026c <m_loop1>  // b.any
    40000280:	d5033f9f 	dsb	sy
    40000284:	d5033fdf 	isb

0000000040000288 <boot_cpu>:
    40000288:	100000c0 	adr	x0, 400002a0 <__tegra194_cpu_reset_handler_data>
    4000028c:	f9400000 	ldr	x0, [x0]
    40000290:	d61f0000 	br	x0
    40000294:	d503201f 	nop
    40000298:	d503201f 	nop
    4000029c:	d503201f 	nop

00000000400002a0 <__tegra194_cpu_reset_handler_data>:
    400002a0:	40000200 00000000 00037000 00000000     ...@.....p......

00000000400002b0 <__tegra194_system_suspend_state>:
	...
    400002b8:	d503201f 	nop
    400002bc:	d503201f 	nop

00000000400002c0 <__tegra194_mc_context>:
	...
    40000a98:	d503201f 	nop
    40000a9c:	d503201f 	nop

0000000040000aa0 <CCPMU_err_ctrl>:
    40000aa0:	d2c023e0 	mov	x0, #0x11f00000000         	// #1232655613952
    40000aa4:	d65f03c0 	ret

0000000040000aa8 <CLUSTER_CLOCKS_err_ctrl>:
    40000aa8:	d2c00020 	mov	x0, #0x100000000           	// #4294967296
    40000aac:	d65f03c0 	ret

0000000040000ab0 <CMU_CLOCKS_err_ctrl>:
    40000ab0:	d2c01fe0 	mov	x0, #0xff00000000          	// #1095216660480
    40000ab4:	d65f03c0 	ret

0000000040000ab8 <IFU_err_ctrl>:
    40000ab8:	d2800000 	mov	x0, #0x0                   	// #0
    40000abc:	d65f03c0 	ret

0000000040000ac0 <JSR_MTS_err_ctrl>:
    40000ac0:	d2c037a0 	mov	x0, #0x1bd00000000         	// #1911260446720
    40000ac4:	d65f03c0 	ret

0000000040000ac8 <JSR_RET_err_ctrl>:
    40000ac8:	d2c001e0 	mov	x0, #0xf00000000           	// #64424509440
    40000acc:	d65f03c0 	ret

0000000040000ad0 <L2_err_ctrl>:
    40000ad0:	d2d7fb80 	mov	x0, #0xbfdc00000000        	// #210951613710336
    40000ad4:	f2e03fe0 	movk	x0, #0x1ff, lsl #48
    40000ad8:	d65f03c0 	ret

0000000040000adc <L3_err_ctrl>:
    40000adc:	d2c1f780 	mov	x0, #0xfbc00000000         	// #17300128268288
    40000ae0:	d65f03c0 	ret

0000000040000ae4 <LSD_DCC_err_ctrl>:
    40000ae4:	d2c05660 	mov	x0, #0x2b300000000         	// #2967822401536
    40000ae8:	d65f03c0 	ret

0000000040000aec <LSD_L1HPF_err_ctrl>:
    40000aec:	d2800000 	mov	x0, #0x0                   	// #0
    40000af0:	d65f03c0 	ret

0000000040000af4 <LSD_STQ_err_ctrl>:
    40000af4:	d2c06860 	mov	x0, #0x34300000000         	// #3586297692160
    40000af8:	d65f03c0 	ret

0000000040000afc <MMU_err_ctrl>:
    40000afc:	d2800000 	mov	x0, #0x0                   	// #0
    40000b00:	d65f03c0 	ret

0000000040000b04 <SCF_CTU_err_ctrl>:
    40000b04:	d2c01fe0 	mov	x0, #0xff00000000          	// #1095216660480
    40000b08:	d65f03c0 	ret

0000000040000b0c <SCF_IOB_err_ctrl>:
    40000b0c:	d2c07fc0 	mov	x0, #0x3fe00000000         	// #4389456576512
    40000b10:	d65f03c0 	ret

0000000040000b14 <SCF_SNOC_err_ctrl>:
    40000b14:	d2c0ff80 	mov	x0, #0x7fc00000000         	// #8778913153024
    40000b18:	d65f03c0 	ret

0000000040000b1c <__assert>:
    40000b1c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40000b20:	aa0203e3 	mov	x3, x2
    40000b24:	2a0103e2 	mov	w2, w1
    40000b28:	aa0003e1 	mov	x1, x0
    40000b2c:	910003fd 	mov	x29, sp
    40000b30:	b00000a0 	adrp	x0, 40015000 <sdei_state_table+0x233>
    40000b34:	91278400 	add	x0, x0, #0x9e1
    40000b38:	940019d3 	bl	40007284 <printf>
    40000b3c:	94000974 	bl	4000310c <console_flush>
    40000b40:	94000405 	bl	40001b54 <plat_panic_handler>

0000000040000b44 <__stack_chk_fail>:
    40000b44:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40000b48:	910003fd 	mov	x29, sp
    40000b4c:	94000970 	bl	4000310c <console_flush>
    40000b50:	9400017e 	bl	40001148 <do_panic>

0000000040000b54 <arm_arch_svc_smc_handler>:
    40000b54:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40000b58:	320183e2 	mov	w2, #0x80008000            	// #-2147450880
    40000b5c:	6b02001f 	cmp	w0, w2
    40000b60:	910003fd 	mov	x29, sp
    40000b64:	f9000bf3 	str	x19, [sp, #16]
    40000b68:	aa0603f3 	mov	x19, x6
    40000b6c:	54000348 	b.hi	40000bd4 <arm_arch_svc_smc_handler+0x80>  // b.pmore
    40000b70:	32013fe2 	mov	w2, #0x80007fff            	// #-2147450881
    40000b74:	6b02001f 	cmp	w0, w2
    40000b78:	54000262 	b.cs	40000bc4 <arm_arch_svc_smc_handler+0x70>  // b.hs, b.nlast
    40000b7c:	52800042 	mov	w2, #0x2                   	// #2
    40000b80:	72b00002 	movk	w2, #0x8000, lsl #16
    40000b84:	6b02001f 	cmp	w0, w2
    40000b88:	54000940 	b.eq	40000cb0 <arm_arch_svc_smc_handler+0x15c>  // b.none
    40000b8c:	32010be2 	mov	w2, #0x80000003            	// #-2147483645
    40000b90:	6b02001f 	cmp	w0, w2
    40000b94:	54000122 	b.cs	40000bb8 <arm_arch_svc_smc_handler+0x64>  // b.hs, b.nlast
    40000b98:	52b00002 	mov	w2, #0x80000000            	// #-2147483648
    40000b9c:	6b02001f 	cmp	w0, w2
    40000ba0:	54000340 	b.eq	40000c08 <arm_arch_svc_smc_handler+0xb4>  // b.none
    40000ba4:	320107e2 	mov	w2, #0x80000001            	// #-2147483647
    40000ba8:	6b02001f 	cmp	w0, w2
    40000bac:	54000360 	b.eq	40000c18 <arm_arch_svc_smc_handler+0xc4>  // b.none
    40000bb0:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40000bb4:	14000017 	b	40000c10 <arm_arch_svc_smc_handler+0xbc>
    40000bb8:	32013be1 	mov	w1, #0x80003fff            	// #-2147467265
    40000bbc:	6b01001f 	cmp	w0, w1
    40000bc0:	54ffff81 	b.ne	40000bb0 <arm_arch_svc_smc_handler+0x5c>  // b.any
    40000bc4:	aa1303e0 	mov	x0, x19
    40000bc8:	f9400bf3 	ldr	x19, [sp, #16]
    40000bcc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40000bd0:	d65f03c0 	ret
    40000bd4:	529fe021 	mov	w1, #0xff01                	// #65281
    40000bd8:	72b00001 	movk	w1, #0x8000, lsl #16
    40000bdc:	6b01001f 	cmp	w0, w1
    40000be0:	540007a0 	b.eq	40000cd4 <arm_arch_svc_smc_handler+0x180>  // b.none
    40000be4:	11000821 	add	w1, w1, #0x2
    40000be8:	6b01001f 	cmp	w0, w1
    40000bec:	540008c0 	b.eq	40000d04 <arm_arch_svc_smc_handler+0x1b0>  // b.none
    40000bf0:	529fe001 	mov	w1, #0xff00                	// #65280
    40000bf4:	72b00001 	movk	w1, #0x8000, lsl #16
    40000bf8:	6b01001f 	cmp	w0, w1
    40000bfc:	54fffda1 	b.ne	40000bb0 <arm_arch_svc_smc_handler+0x5c>  // b.any
    40000c00:	d28000e0 	mov	x0, #0x7                   	// #7
    40000c04:	14000003 	b	40000c10 <arm_arch_svc_smc_handler+0xbc>
    40000c08:	d2800040 	mov	x0, #0x2                   	// #2
    40000c0c:	f2a00020 	movk	x0, #0x1, lsl #16
    40000c10:	f9000260 	str	x0, [x19]
    40000c14:	17ffffec 	b	40000bc4 <arm_arch_svc_smc_handler+0x70>
    40000c18:	32013be0 	mov	w0, #0x80003fff            	// #-2147467265
    40000c1c:	eb00003f 	cmp	x1, x0
    40000c20:	540003c0 	b.eq	40000c98 <arm_arch_svc_smc_handler+0x144>  // b.none
    40000c24:	540001e8 	b.hi	40000c60 <arm_arch_svc_smc_handler+0x10c>  // b.pmore
    40000c28:	320107e0 	mov	w0, #0x80000001            	// #-2147483647
    40000c2c:	eb00003f 	cmp	x1, x0
    40000c30:	540000c8 	b.hi	40000c48 <arm_arch_svc_smc_handler+0xf4>  // b.pmore
    40000c34:	b2407be0 	mov	x0, #0x7fffffff            	// #2147483647
    40000c38:	eb00003f 	cmp	x1, x0
    40000c3c:	5a9f83e0 	csetm	w0, ls  // ls = plast
    40000c40:	93407c00 	sxtw	x0, w0
    40000c44:	17fffff3 	b	40000c10 <arm_arch_svc_smc_handler+0xbc>
    40000c48:	d2800040 	mov	x0, #0x2                   	// #2
    40000c4c:	f2b00000 	movk	x0, #0x8000, lsl #16
    40000c50:	eb00003f 	cmp	x1, x0
    40000c54:	540001a0 	b.eq	40000c88 <arm_arch_svc_smc_handler+0x134>  // b.none
    40000c58:	12800000 	mov	w0, #0xffffffff            	// #-1
    40000c5c:	17fffff9 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000c60:	32013fe0 	mov	w0, #0x80007fff            	// #-2147450881
    40000c64:	eb00003f 	cmp	x1, x0
    40000c68:	54000200 	b.eq	40000ca8 <arm_arch_svc_smc_handler+0x154>  // b.none
    40000c6c:	320183e0 	mov	w0, #0x80008000            	// #-2147450880
    40000c70:	eb00003f 	cmp	x1, x0
    40000c74:	54ffff21 	b.ne	40000c58 <arm_arch_svc_smc_handler+0x104>  // b.any
    40000c78:	94000061 	bl	40000dfc <check_wa_cve_2017_5715>
    40000c7c:	7100001f 	cmp	w0, #0x0
    40000c80:	1a9f17e0 	cset	w0, eq  // eq = none
    40000c84:	17ffffef 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000c88:	d2800040 	mov	x0, #0x2                   	// #2
    40000c8c:	f2b00000 	movk	x0, #0x8000, lsl #16
    40000c90:	94001846 	bl	40006da8 <plat_is_smccc_feature_available>
    40000c94:	17ffffeb 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000c98:	94000047 	bl	40000db4 <check_smccc_arch_wa3_applies>
    40000c9c:	34fffee0 	cbz	w0, 40000c78 <arm_arch_svc_smc_handler+0x124>
    40000ca0:	52800000 	mov	w0, #0x0                   	// #0
    40000ca4:	17ffffe7 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000ca8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    40000cac:	17ffffe5 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000cb0:	f100043f 	cmp	x1, #0x1
    40000cb4:	54000061 	b.ne	40000cc0 <arm_arch_svc_smc_handler+0x16c>  // b.any
    40000cb8:	94001784 	bl	40006ac8 <plat_get_soc_revision>
    40000cbc:	17ffffe1 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000cc0:	b5000061 	cbnz	x1, 40000ccc <arm_arch_svc_smc_handler+0x178>
    40000cc4:	9400178a 	bl	40006aec <plat_get_soc_version>
    40000cc8:	17ffffde 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000ccc:	12800040 	mov	w0, #0xfffffffd            	// #-3
    40000cd0:	17ffffdc 	b	40000c40 <arm_arch_svc_smc_handler+0xec>
    40000cd4:	d2909260 	mov	x0, #0x8493                	// #33939
    40000cd8:	f2bb2ec0 	movk	x0, #0xd976, lsl #16
    40000cdc:	f9000cc0 	str	x0, [x6, #24]
    40000ce0:	d283b380 	mov	x0, #0x1d9c                	// #7580
    40000ce4:	f2bed0e0 	movk	x0, #0xf687, lsl #16
    40000ce8:	f90008c0 	str	x0, [x6, #16]
    40000cec:	d287be00 	mov	x0, #0x3df0                	// #15856
    40000cf0:	f2b1a840 	movk	x0, #0x8d42, lsl #16
    40000cf4:	f90004c0 	str	x0, [x6, #8]
    40000cf8:	d29c16e0 	mov	x0, #0xe0b7                	// #57527
    40000cfc:	f2a9bc40 	movk	x0, #0x4de2, lsl #16
    40000d00:	17ffffc4 	b	40000c10 <arm_arch_svc_smc_handler+0xbc>
    40000d04:	d2800020 	mov	x0, #0x1                   	// #1
    40000d08:	a90000df 	stp	xzr, x0, [x6]
    40000d0c:	17ffffae 	b	40000bc4 <arm_arch_svc_smc_handler+0x70>

0000000040000d10 <_cpu_data_by_index>:
    40000d10:	d2801001 	mov	x1, #0x80                  	// #128
    40000d14:	9b017c00 	mul	x0, x0, x1
    40000d18:	900000c1 	adrp	x1, 40018000 <__STACKS_START__+0x1800>
    40000d1c:	91200021 	add	x1, x1, #0x800
    40000d20:	8b010000 	add	x0, x0, x1
    40000d24:	d65f03c0 	ret

0000000040000d28 <asm_assert>:
    40000d28:	9400038b 	bl	40001b54 <plat_panic_handler>

0000000040000d2c <asm_print_hex>:
    40000d2c:	d2800805 	mov	x5, #0x40                  	// #64

0000000040000d30 <asm_print_hex_bits>:
    40000d30:	aa1e03e3 	mov	x3, x30
    40000d34:	d10010a5 	sub	x5, x5, #0x4
    40000d38:	9ac52480 	lsr	x0, x4, x5
    40000d3c:	92400c00 	and	x0, x0, #0xf
    40000d40:	f100281f 	cmp	x0, #0xa
    40000d44:	54000043 	b.cc	40000d4c <asm_print_hex_bits+0x1c>  // b.lo, b.ul, b.last
    40000d48:	91009c00 	add	x0, x0, #0x27
    40000d4c:	9100c000 	add	x0, x0, #0x30
    40000d50:	9400034f 	bl	40001a8c <plat_crash_console_putc>
    40000d54:	b5ffff05 	cbnz	x5, 40000d34 <asm_print_hex_bits+0x4>
    40000d58:	d65f0060 	ret	x3

0000000040000d5c <asm_print_newline>:
    40000d5c:	d2800140 	mov	x0, #0xa                   	// #10
    40000d60:	1400034b 	b	40001a8c <plat_crash_console_putc>

0000000040000d64 <asm_print_str>:
    40000d64:	aa1e03e3 	mov	x3, x30
    40000d68:	38401480 	ldrb	w0, [x4], #1
    40000d6c:	b4000060 	cbz	x0, 40000d78 <asm_print_str+0x14>
    40000d70:	94000347 	bl	40001a8c <plat_crash_console_putc>
    40000d74:	17fffffd 	b	40000d68 <asm_print_str+0x4>
    40000d78:	d65f0060 	ret	x3

0000000040000d7c <begin_sdei_synchronous_dispatch>:
    40000d7c:	a9bf7ffe 	stp	x30, xzr, [sp, #-16]!
    40000d80:	94000443 	bl	40001e8c <setjmp>
    40000d84:	b4000060 	cbz	x0, 40000d90 <begin_sdei_synchronous_dispatch+0x14>
    40000d88:	a8c17ffe 	ldp	x30, xzr, [sp], #16
    40000d8c:	d65f03c0 	ret
    40000d90:	14000192 	b	400013d8 <el3_exit>

0000000040000d94 <bl31_plat_enable_mmu>:
    40000d94:	14000256 	b	400016ec <enable_mmu_direct_el3>

0000000040000d98 <check_errata_cve_2017_5715>:
    40000d98:	d2800040 	mov	x0, #0x2                   	// #2
    40000d9c:	d5380161 	mrs	x1, id_afr0_el1
    40000da0:	d2a00022 	mov	x2, #0x10000               	// #65536
    40000da4:	8a020021 	and	x1, x1, x2
    40000da8:	b4000041 	cbz	x1, 40000db0 <check_errata_cve_2017_5715+0x18>
    40000dac:	d2800020 	mov	x0, #0x1                   	// #1
    40000db0:	d65f03c0 	ret

0000000040000db4 <check_smccc_arch_wa3_applies>:
    40000db4:	d53ed040 	mrs	x0, tpidr_el3
    40000db8:	f100001f 	cmp	x0, #0x0
    40000dbc:	54000081 	b.ne	40000dcc <check_smccc_arch_wa3_applies+0x18>  // b.any
    40000dc0:	500a5a80 	adr	x0, 40015912 <excpt_msg_el+0x37>
    40000dc4:	d28036c1 	mov	x1, #0x1b6                 	// #438
    40000dc8:	17ffffd8 	b	40000d28 <asm_assert>
    40000dcc:	f9400800 	ldr	x0, [x0, #16]
    40000dd0:	f100001f 	cmp	x0, #0x0
    40000dd4:	54000081 	b.ne	40000de4 <check_smccc_arch_wa3_applies+0x30>  // b.any
    40000dd8:	500a59c0 	adr	x0, 40015912 <excpt_msg_el+0x37>
    40000ddc:	d2803761 	mov	x1, #0x1bb                 	// #443
    40000de0:	17ffffd2 	b	40000d28 <asm_assert>
    40000de4:	f9401000 	ldr	x0, [x0, #32]
    40000de8:	f100001f 	cmp	x0, #0x0
    40000dec:	54000040 	b.eq	40000df4 <check_smccc_arch_wa3_applies+0x40>  // b.none
    40000df0:	d61f0000 	br	x0
    40000df4:	d2800000 	mov	x0, #0x0                   	// #0
    40000df8:	d65f03c0 	ret

0000000040000dfc <check_wa_cve_2017_5715>:
    40000dfc:	d53ed040 	mrs	x0, tpidr_el3
    40000e00:	f100001f 	cmp	x0, #0x0
    40000e04:	54000081 	b.ne	40000e14 <check_wa_cve_2017_5715+0x18>  // b.any
    40000e08:	500a5840 	adr	x0, 40015912 <excpt_msg_el+0x37>
    40000e0c:	d2802e81 	mov	x1, #0x174                 	// #372
    40000e10:	17ffffc6 	b	40000d28 <asm_assert>
    40000e14:	f9400800 	ldr	x0, [x0, #16]
    40000e18:	f100001f 	cmp	x0, #0x0
    40000e1c:	54000081 	b.ne	40000e2c <check_wa_cve_2017_5715+0x30>  // b.any
    40000e20:	500a5780 	adr	x0, 40015912 <excpt_msg_el+0x37>
    40000e24:	d2802f21 	mov	x1, #0x179                 	// #377
    40000e28:	17ffffc0 	b	40000d28 <asm_assert>
    40000e2c:	f9400800 	ldr	x0, [x0, #16]
    40000e30:	f100001f 	cmp	x0, #0x0
    40000e34:	54000040 	b.eq	40000e3c <check_wa_cve_2017_5715+0x40>  // b.none
    40000e38:	d61f0000 	br	x0
    40000e3c:	d2800000 	mov	x0, #0x0                   	// #0
    40000e40:	d65f03c0 	ret

0000000040000e44 <clean_dcache_range>:
    40000e44:	b40001a1 	cbz	x1, 40000e78 <exit_loop_cvac>
    40000e48:	d53b0023 	mrs	x3, ctr_el0
    40000e4c:	d3504c63 	ubfx	x3, x3, #16, #4
    40000e50:	d2800082 	mov	x2, #0x4                   	// #4
    40000e54:	9ac32042 	lsl	x2, x2, x3
    40000e58:	8b010001 	add	x1, x0, x1
    40000e5c:	d1000443 	sub	x3, x2, #0x1
    40000e60:	8a230000 	bic	x0, x0, x3

0000000040000e64 <loop_cvac>:
    40000e64:	d50b7a20 	dc	cvac, x0
    40000e68:	8b020000 	add	x0, x0, x2
    40000e6c:	eb01001f 	cmp	x0, x1
    40000e70:	54ffffa3 	b.cc	40000e64 <loop_cvac>  // b.lo, b.ul, b.last
    40000e74:	d5033f9f 	dsb	sy

0000000040000e78 <exit_loop_cvac>:
    40000e78:	d65f03c0 	ret

0000000040000e7c <console_spe_core_flush>:
    40000e7c:	f100001f 	cmp	x0, #0x0
    40000e80:	54000081 	b.ne	40000e90 <console_spe_core_flush+0x14>  // b.any
    40000e84:	500a56c0 	adr	x0, 4001595e <denver_regs+0x2d>
    40000e88:	d2801661 	mov	x1, #0xb3                  	// #179
    40000e8c:	17ffffa7 	b	40000d28 <asm_assert>
    40000e90:	52b08001 	mov	w1, #0x84000000            	// #-2080374784
    40000e94:	b9000001 	str	w1, [x0]
    40000e98:	d65f03c0 	ret

0000000040000e9c <console_spe_core_putc>:
    40000e9c:	100abca2 	adr	x2, 40016630 <spe_console_stack>
    40000ea0:	f9000043 	str	x3, [x2]
    40000ea4:	b4000461 	cbz	x1, 40000f30 <putc_error>
    40000ea8:	7100281f 	cmp	w0, #0xa
    40000eac:	540001e1 	b.ne	40000ee8 <not_eol>  // b.any
    40000eb0:	d53fe203 	mrs	x3, cntps_tval_el1
    40000eb4:	f9400022 	ldr	x2, [x1]
    40000eb8:	92610042 	and	x2, x2, #0x80000000
    40000ebc:	b40000c2 	cbz	x2, 40000ed4 <console_spe_core_putc+0x38>
    40000ec0:	d53fe202 	mrs	x2, cntps_tval_el1
    40000ec4:	cb020062 	sub	x2, x3, x2
    40000ec8:	f140305f 	cmp	x2, #0xc, lsl #12
    40000ecc:	54ffff4b 	b.lt	40000eb4 <console_spe_core_putc+0x18>  // b.tstop
    40000ed0:	14000018 	b	40000f30 <putc_error>
    40000ed4:	528001a2 	mov	w2, #0xd                   	// #13
    40000ed8:	12001c42 	and	w2, w2, #0xff
    40000edc:	52b02003 	mov	w3, #0x81000000            	// #-2130706432
    40000ee0:	2a030042 	orr	w2, w2, w3
    40000ee4:	b9000022 	str	w2, [x1]

0000000040000ee8 <not_eol>:
    40000ee8:	d53fe203 	mrs	x3, cntps_tval_el1
    40000eec:	f9400022 	ldr	x2, [x1]
    40000ef0:	92610042 	and	x2, x2, #0x80000000
    40000ef4:	b40000c2 	cbz	x2, 40000f0c <not_eol+0x24>
    40000ef8:	d53fe202 	mrs	x2, cntps_tval_el1
    40000efc:	cb020062 	sub	x2, x3, x2
    40000f00:	f140305f 	cmp	x2, #0xc, lsl #12
    40000f04:	54ffff4b 	b.lt	40000eec <not_eol+0x4>  // b.tstop
    40000f08:	1400000a 	b	40000f30 <putc_error>
    40000f0c:	2a0003e2 	mov	w2, w0
    40000f10:	12001c42 	and	w2, w2, #0xff
    40000f14:	52b02003 	mov	w3, #0x81000000            	// #-2130706432
    40000f18:	2a030042 	orr	w2, w2, w3
    40000f1c:	b9000022 	str	w2, [x1]
    40000f20:	100ab882 	adr	x2, 40016630 <spe_console_stack>
    40000f24:	f9400043 	ldr	x3, [x2]
    40000f28:	d2800002 	mov	x2, #0x0                   	// #0
    40000f2c:	d65f03c0 	ret

0000000040000f30 <putc_error>:
    40000f30:	12800000 	mov	w0, #0xffffffff            	// #-1
    40000f34:	100ab7e2 	adr	x2, 40016630 <spe_console_stack>
    40000f38:	f9400043 	ldr	x3, [x2]
    40000f3c:	d2800002 	mov	x2, #0x0                   	// #0
    40000f40:	d65f03c0 	ret

0000000040000f44 <console_spe_flush>:
    40000f44:	f9401400 	ldr	x0, [x0, #40]
    40000f48:	17ffffcd 	b	40000e7c <console_spe_core_flush>

0000000040000f4c <console_spe_getc>:
    40000f4c:	12800000 	mov	w0, #0xffffffff            	// #-1
    40000f50:	d65f03c0 	ret

0000000040000f54 <console_spe_putc>:
    40000f54:	f9401421 	ldr	x1, [x1, #40]
    40000f58:	17ffffd1 	b	40000e9c <console_spe_core_putc>

0000000040000f5c <console_spe_register>:
    40000f5c:	b4000320 	cbz	x0, 40000fc0 <register_fail>
    40000f60:	d53fe202 	mrs	x2, cntps_tval_el1
    40000f64:	f9400001 	ldr	x1, [x0]
    40000f68:	92610021 	and	x1, x1, #0x80000000
    40000f6c:	b40000c1 	cbz	x1, 40000f84 <console_spe_register+0x28>
    40000f70:	d53fe201 	mrs	x1, cntps_tval_el1
    40000f74:	cb010041 	sub	x1, x2, x1
    40000f78:	f140303f 	cmp	x1, #0xc, lsl #12
    40000f7c:	54ffff4b 	b.lt	40000f64 <console_spe_register+0x8>  // b.tstop
    40000f80:	14000010 	b	40000fc0 <register_fail>
    40000f84:	b40001e3 	cbz	x3, 40000fc0 <register_fail>
    40000f88:	f9001460 	str	x0, [x3, #40]
    40000f8c:	aa0303e0 	mov	x0, x3
    40000f90:	90000001 	adrp	x1, 40000000 <bl31_entrypoint>
    40000f94:	913d5021 	add	x1, x1, #0xf54
    40000f98:	f9000801 	str	x1, [x0, #16]
    40000f9c:	90000001 	adrp	x1, 40000000 <bl31_entrypoint>
    40000fa0:	913d3021 	add	x1, x1, #0xf4c
    40000fa4:	f9000c01 	str	x1, [x0, #24]
    40000fa8:	90000001 	adrp	x1, 40000000 <bl31_entrypoint>
    40000fac:	913d1021 	add	x1, x1, #0xf44
    40000fb0:	f9001001 	str	x1, [x0, #32]
    40000fb4:	d28000a1 	mov	x1, #0x5                   	// #5
    40000fb8:	f9000401 	str	x1, [x0, #8]
    40000fbc:	140008a4 	b	4000324c <console_register>

0000000040000fc0 <register_fail>:
    40000fc0:	2a1f03e0 	mov	w0, wzr
    40000fc4:	d65f03c0 	ret

0000000040000fc8 <crash_panic>:
    40000fc8:	940002e3 	bl	40001b54 <plat_panic_handler>

0000000040000fcc <delegate_async_ea>:
    40000fcc:	37c00101 	tbnz	w1, #24, 40000fec <delegate_async_ea+0x20>
    40000fd0:	d34a3022 	ubfx	x2, x1, #10, #3
    40000fd4:	f100005f 	cmp	x2, #0x0
    40000fd8:	540000a1 	b.ne	40000fec <delegate_async_ea+0x20>  // b.any
    40000fdc:	d3401423 	ubfx	x3, x1, #0, #6
    40000fe0:	f100447f 	cmp	x3, #0x11
    40000fe4:	54000041 	b.ne	40000fec <delegate_async_ea+0x20>  // b.any
    40000fe8:	940002d6 	bl	40001b40 <plat_handle_uncontainable_ea>
    40000fec:	1400006f 	b	400011a8 <ea_proceed>

0000000040000ff0 <delegate_sync_ea>:
    40000ff0:	d34b3022 	ubfx	x2, x1, #11, #2
    40000ff4:	f100085f 	cmp	x2, #0x2
    40000ff8:	540000a1 	b.ne	4000100c <delegate_sync_ea+0x1c>  // b.any
    40000ffc:	d3401423 	ubfx	x3, x1, #0, #6
    40001000:	f100407f 	cmp	x3, #0x10
    40001004:	54000041 	b.ne	4000100c <delegate_sync_ea+0x1c>  // b.any
    40001008:	940002ce 	bl	40001b40 <plat_handle_uncontainable_ea>
    4000100c:	14000067 	b	400011a8 <ea_proceed>

0000000040001010 <denver_cluster_pwr_dwn>:
    40001010:	d65f03c0 	ret

0000000040001014 <denver_core_pwr_dwn>:
    40001014:	aa1e03f3 	mov	x19, x30
    40001018:	94000018 	bl	40001078 <denver_disable_ext_debug>
    4000101c:	d65f0260 	ret	x19

0000000040001020 <denver_cpu_reg_dump>:
    40001020:	300a4886 	adr	x6, 40015931 <denver_regs>
    40001024:	d5381028 	mrs	x8, actlr_el1
    40001028:	d65f03c0 	ret

000000004000102c <denver_disable_dco>:
    4000102c:	d5380001 	mrs	x1, midr_el1
    40001030:	d2800802 	mov	x2, #0x40                  	// #64
    40001034:	f2a9c1e2 	movk	x2, #0x4e0f, lsl #16
    40001038:	eb02003f 	cmp	x1, x2
    4000103c:	540001c8 	b.hi	40001074 <denver_disable_dco+0x48>  // b.pmore
    40001040:	aa1e03f2 	mov	x18, x30
    40001044:	940002c0 	bl	40001b44 <plat_my_core_pos>
    40001048:	d2800021 	mov	x1, #0x1                   	// #1
    4000104c:	9ac02021 	lsl	x1, x1, x0
    40001050:	d370bc22 	lsl	x2, x1, #16
    40001054:	d518f042 	msr	s3_0_c15_c0_2, x2
    40001058:	d5033fdf 	isb
    4000105c:	d538f042 	mrs	x2, s3_0_c15_c0_2
    40001060:	d360fc42 	lsr	x2, x2, #32
    40001064:	12003c42 	and	w2, w2, #0xffff
    40001068:	8a010042 	and	x2, x2, x1
    4000106c:	b5ffff82 	cbnz	x2, 4000105c <denver_disable_dco+0x30>
    40001070:	aa1203fe 	mov	x30, x18
    40001074:	d65f03c0 	ret

0000000040001078 <denver_disable_ext_debug>:
    40001078:	d2800020 	mov	x0, #0x1                   	// #1
    4000107c:	d5101380 	msr	osdlr_el1, x0
    40001080:	d5033fdf 	isb
    40001084:	d5033f9f 	dsb	sy
    40001088:	d65f03c0 	ret

000000004000108c <denver_enable_dco>:
    4000108c:	d5380001 	mrs	x1, midr_el1
    40001090:	d2800802 	mov	x2, #0x40                  	// #64
    40001094:	f2a9c1e2 	movk	x2, #0x4e0f, lsl #16
    40001098:	eb02003f 	cmp	x1, x2
    4000109c:	540000e8 	b.hi	400010b8 <denver_enable_dco+0x2c>  // b.pmore
    400010a0:	aa1e03f2 	mov	x18, x30
    400010a4:	940002a8 	bl	40001b44 <plat_my_core_pos>
    400010a8:	d2800021 	mov	x1, #0x1                   	// #1
    400010ac:	9ac02021 	lsl	x1, x1, x0
    400010b0:	d518f041 	msr	s3_0_c15_c0_2, x1
    400010b4:	aa1203fe 	mov	x30, x18
    400010b8:	d65f03c0 	ret

00000000400010bc <denver_reset_func>:
    400010bc:	aa1e03f3 	mov	x19, x30
    400010c0:	d5380160 	mrs	x0, id_afr0_el1
    400010c4:	d2a00021 	mov	x1, #0x10000               	// #65536
    400010c8:	8a010000 	and	x0, x0, x1
    400010cc:	f100001f 	cmp	x0, #0x0
    400010d0:	10073981 	adr	x1, 4000f800 <workaround_bpflush_sync_exception_sp_el0>
    400010d4:	d53ec002 	mrs	x2, vbar_el3
    400010d8:	9a821020 	csel	x0, x1, x2, ne  // ne = any
    400010dc:	d51ec000 	msr	vbar_el3, x0
    400010e0:	d5380000 	mrs	x0, midr_el1
    400010e4:	d2800801 	mov	x1, #0x40                  	// #64
    400010e8:	f2a9c1e1 	movk	x1, #0x4e0f, lsl #16
    400010ec:	eb01001f 	cmp	x0, x1
    400010f0:	d53e1020 	mrs	x0, actlr_el3
    400010f4:	d2814001 	mov	x1, #0xa00                 	// #2560
    400010f8:	d2a000c2 	mov	x2, #0x60000               	// #393216
    400010fc:	9a821023 	csel	x3, x1, x2, ne  // ne = any
    40001100:	aa030000 	orr	x0, x0, x3
    40001104:	d51e1020 	msr	actlr_el3, x0
    40001108:	d5033fdf 	isb
    4000110c:	d5033f9f 	dsb	sy
    40001110:	d5381020 	mrs	x0, actlr_el1
    40001114:	927cec00 	and	x0, x0, #0xfffffffffffffff0
    40001118:	b2400000 	orr	x0, x0, #0x1
    4000111c:	d5181020 	msr	actlr_el1, x0
    40001120:	97ffffdb 	bl	4000108c <denver_enable_dco>
    40001124:	d65f0260 	ret	x19

0000000040001128 <do_cpu_reg_dump>:
    40001128:	aa1e03f0 	mov	x16, x30
    4000112c:	940001bf 	bl	40001828 <get_cpu_ops_ptr>
    40001130:	b4000080 	cbz	x0, 40001140 <do_cpu_reg_dump+0x18>
    40001134:	f9402002 	ldr	x2, [x0, #64]
    40001138:	b4000042 	cbz	x2, 40001140 <do_cpu_reg_dump+0x18>
    4000113c:	d63f0040 	blr	x2
    40001140:	aa1003fe 	mov	x30, x16
    40001144:	d65f03c0 	ret

0000000040001148 <do_panic>:
    40001148:	f81f0fe0 	str	x0, [sp, #-16]!
    4000114c:	d5384240 	mrs	x0, currentel
    40001150:	d3420c00 	ubfx	x0, x0, #2, #2
    40001154:	f1000c1f 	cmp	x0, #0x3
    40001158:	540000e1 	b.ne	40001174 <to_panic_common>  // b.any
    4000115c:	d53e4000 	mrs	x0, spsr_el3
    40001160:	d3420c00 	ubfx	x0, x0, #2, #2
    40001164:	f1000c1f 	cmp	x0, #0x3
    40001168:	54002661 	b.ne	40001634 <elx_panic>  // b.any
    4000116c:	f84107e0 	ldr	x0, [sp], #16
    40001170:	140000b5 	b	40001444 <el3_panic>

0000000040001174 <to_panic_common>:
    40001174:	f84107e0 	ldr	x0, [sp], #16

0000000040001178 <panic_common>:
    40001178:	aa1e03e6 	mov	x6, x30
    4000117c:	94000232 	bl	40001a44 <plat_crash_console_init>
    40001180:	b4000100 	cbz	x0, 400011a0 <_panic_handler>
    40001184:	300a4044 	adr	x4, 4001598d <panic_msg>
    40001188:	97fffef7 	bl	40000d64 <asm_print_str>
    4000118c:	aa0603e4 	mov	x4, x6
    40001190:	d1001084 	sub	x4, x4, #0x4
    40001194:	97fffee6 	bl	40000d2c <asm_print_hex>
    40001198:	97fffef1 	bl	40000d5c <asm_print_newline>
    4000119c:	94000215 	bl	400019f0 <plat_crash_console_flush>

00000000400011a0 <_panic_handler>:
    400011a0:	aa0603fe 	mov	x30, x6
    400011a4:	1400026c 	b	40001b54 <plat_panic_handler>

00000000400011a8 <ea_proceed>:
    400011a8:	f94087e5 	ldr	x5, [sp, #264]
    400011ac:	b4000045 	cbz	x5, 400011b4 <ea_proceed+0xc>
    400011b0:	94000262 	bl	40001b38 <plat_handle_double_fault>
    400011b4:	d53e4002 	mrs	x2, spsr_el3
    400011b8:	d53e4023 	mrs	x3, elr_el3
    400011bc:	a9118fe2 	stp	x2, x3, [sp, #280]
    400011c0:	d53e1104 	mrs	x4, scr_el3
    400011c4:	d53e5205 	mrs	x5, esr_el3
    400011c8:	a91017e4 	stp	x4, x5, [sp, #256]
    400011cc:	aa1f03e2 	mov	x2, xzr
    400011d0:	910003e3 	mov	x3, sp
    400011d4:	d3400084 	ubfx	x4, x4, #0, #1
    400011d8:	f9408be5 	ldr	x5, [sp, #272]
    400011dc:	d50040bf 	msr	spsel, #0x0
    400011e0:	910000bf 	mov	sp, x5
    400011e4:	aa1e03fd 	mov	x29, x30
    400011e8:	910003fc 	mov	x28, sp
    400011ec:	94001532 	bl	400066b4 <plat_ea_handler>
    400011f0:	910003fb 	mov	x27, sp
    400011f4:	eb1b039f 	cmp	x28, x27
    400011f8:	54000080 	b.eq	40001208 <ea_proceed+0x60>  // b.none
    400011fc:	700a37c0 	adr	x0, 400158f7 <excpt_msg_el+0x1c>
    40001200:	d2802481 	mov	x1, #0x124                 	// #292
    40001204:	17fffec9 	b	40000d28 <asm_assert>
    40001208:	d50041bf 	msr	spsel, #0x1
    4000120c:	a9518be1 	ldp	x1, x2, [sp, #280]
    40001210:	d51e4001 	msr	spsr_el3, x1
    40001214:	d51e4022 	msr	elr_el3, x2
    40001218:	a95013e3 	ldp	x3, x4, [sp, #256]
    4000121c:	d51e1103 	msr	scr_el3, x3
    40001220:	d51e5204 	msr	esr_el3, x4
    40001224:	eb1f009f 	cmp	x4, xzr
    40001228:	54000081 	b.ne	40001238 <ea_proceed+0x90>  // b.any
    4000122c:	700a3640 	adr	x0, 400158f7 <excpt_msg_el+0x1c>
    40001230:	d28026c1 	mov	x1, #0x136                 	// #310
    40001234:	17fffebd 	b	40000d28 <asm_assert>
    40001238:	f90087ff 	str	xzr, [sp, #264]
    4000123c:	d65f03a0 	ret	x29

0000000040001240 <el1_sysregs_context_restore>:
    40001240:	a9402809 	ldp	x9, x10, [x0]
    40001244:	d5184009 	msr	spsr_el1, x9
    40001248:	d518402a 	msr	elr_el1, x10
    4000124c:	a941400f 	ldp	x15, x16, [x0, #16]
    40001250:	d518100f 	msr	sctlr_el1, x15
    40001254:	d5182050 	msr	tcr_el1, x16
    40001258:	a9422411 	ldp	x17, x9, [x0, #32]
    4000125c:	d5181051 	msr	cpacr_el1, x17
    40001260:	d51a0009 	msr	csselr_el1, x9
    40001264:	a9432c0a 	ldp	x10, x11, [x0, #48]
    40001268:	d51c410a 	msr	sp_el1, x10
    4000126c:	d518520b 	msr	esr_el1, x11
    40001270:	a944340c 	ldp	x12, x13, [x0, #64]
    40001274:	d518200c 	msr	ttbr0_el1, x12
    40001278:	d518202d 	msr	ttbr1_el1, x13
    4000127c:	a9453c0e 	ldp	x14, x15, [x0, #80]
    40001280:	d518a20e 	msr	mair_el1, x14
    40001284:	d518a30f 	msr	amair_el1, x15
    40001288:	a9464410 	ldp	x16, x17, [x0, #96]
    4000128c:	d5181030 	msr	actlr_el1, x16
    40001290:	d518d091 	msr	tpidr_el1, x17
    40001294:	a9472809 	ldp	x9, x10, [x0, #112]
    40001298:	d51bd049 	msr	tpidr_el0, x9
    4000129c:	d51bd06a 	msr	tpidrro_el0, x10
    400012a0:	a948380d 	ldp	x13, x14, [x0, #128]
    400012a4:	d518740d 	msr	par_el1, x13
    400012a8:	d518600e 	msr	far_el1, x14
    400012ac:	a949400f 	ldp	x15, x16, [x0, #144]
    400012b0:	d518510f 	msr	afsr0_el1, x15
    400012b4:	d5185130 	msr	afsr1_el1, x16
    400012b8:	a94a2411 	ldp	x17, x9, [x0, #160]
    400012bc:	d518d031 	msr	contextidr_el1, x17
    400012c0:	d518c009 	msr	vbar_el1, x9
    400012c4:	a94b300b 	ldp	x11, x12, [x0, #176]
    400012c8:	d51c432b 	msr	spsr_abt, x11
    400012cc:	d51c434c 	msr	spsr_und, x12
    400012d0:	a94c380d 	ldp	x13, x14, [x0, #192]
    400012d4:	d51c430d 	msr	spsr_irq, x13
    400012d8:	d51c436e 	msr	spsr_fiq, x14
    400012dc:	a94d400f 	ldp	x15, x16, [x0, #208]
    400012e0:	d51c300f 	msr	dacr32_el2, x15
    400012e4:	d51c5030 	msr	ifsr32_el2, x16
    400012e8:	a94e2c0a 	ldp	x10, x11, [x0, #224]
    400012ec:	d51be22a 	msr	cntp_ctl_el0, x10
    400012f0:	d51be24b 	msr	cntp_cval_el0, x11
    400012f4:	a94f340c 	ldp	x12, x13, [x0, #240]
    400012f8:	d51be32c 	msr	cntv_ctl_el0, x12
    400012fc:	d51be34d 	msr	cntv_cval_el0, x13
    40001300:	f940800e 	ldr	x14, [x0, #256]
    40001304:	d518e10e 	msr	cntkctl_el1, x14
    40001308:	d65f03c0 	ret

000000004000130c <el1_sysregs_context_save>:
    4000130c:	d5384009 	mrs	x9, spsr_el1
    40001310:	d538402a 	mrs	x10, elr_el1
    40001314:	a9002809 	stp	x9, x10, [x0]
    40001318:	d538100f 	mrs	x15, sctlr_el1
    4000131c:	d5382050 	mrs	x16, tcr_el1
    40001320:	a901400f 	stp	x15, x16, [x0, #16]
    40001324:	d5381051 	mrs	x17, cpacr_el1
    40001328:	d53a0009 	mrs	x9, csselr_el1
    4000132c:	a9022411 	stp	x17, x9, [x0, #32]
    40001330:	d53c410a 	mrs	x10, sp_el1
    40001334:	d538520b 	mrs	x11, esr_el1
    40001338:	a9032c0a 	stp	x10, x11, [x0, #48]
    4000133c:	d538200c 	mrs	x12, ttbr0_el1
    40001340:	d538202d 	mrs	x13, ttbr1_el1
    40001344:	a904340c 	stp	x12, x13, [x0, #64]
    40001348:	d538a20e 	mrs	x14, mair_el1
    4000134c:	d538a30f 	mrs	x15, amair_el1
    40001350:	a9053c0e 	stp	x14, x15, [x0, #80]
    40001354:	d5381030 	mrs	x16, actlr_el1
    40001358:	d538d091 	mrs	x17, tpidr_el1
    4000135c:	a9064410 	stp	x16, x17, [x0, #96]
    40001360:	d53bd049 	mrs	x9, tpidr_el0
    40001364:	d53bd06a 	mrs	x10, tpidrro_el0
    40001368:	a9072809 	stp	x9, x10, [x0, #112]
    4000136c:	d538740d 	mrs	x13, par_el1
    40001370:	d538600e 	mrs	x14, far_el1
    40001374:	a908380d 	stp	x13, x14, [x0, #128]
    40001378:	d538510f 	mrs	x15, afsr0_el1
    4000137c:	d5385130 	mrs	x16, afsr1_el1
    40001380:	a909400f 	stp	x15, x16, [x0, #144]
    40001384:	d538d031 	mrs	x17, contextidr_el1
    40001388:	d538c009 	mrs	x9, vbar_el1
    4000138c:	a90a2411 	stp	x17, x9, [x0, #160]
    40001390:	d53c432b 	mrs	x11, spsr_abt
    40001394:	d53c434c 	mrs	x12, spsr_und
    40001398:	a90b300b 	stp	x11, x12, [x0, #176]
    4000139c:	d53c430d 	mrs	x13, spsr_irq
    400013a0:	d53c436e 	mrs	x14, spsr_fiq
    400013a4:	a90c380d 	stp	x13, x14, [x0, #192]
    400013a8:	d53c300f 	mrs	x15, dacr32_el2
    400013ac:	d53c5030 	mrs	x16, ifsr32_el2
    400013b0:	a90d400f 	stp	x15, x16, [x0, #208]
    400013b4:	d53be22a 	mrs	x10, cntp_ctl_el0
    400013b8:	d53be24b 	mrs	x11, cntp_cval_el0
    400013bc:	a90e2c0a 	stp	x10, x11, [x0, #224]
    400013c0:	d53be32c 	mrs	x12, cntv_ctl_el0
    400013c4:	d53be34d 	mrs	x13, cntv_cval_el0
    400013c8:	a90f340c 	stp	x12, x13, [x0, #240]
    400013cc:	d538e10e 	mrs	x14, cntkctl_el1
    400013d0:	f900800e 	str	x14, [x0, #256]
    400013d4:	d65f03c0 	ret

00000000400013d8 <el3_exit>:
    400013d8:	d5384211 	mrs	x17, spsel
    400013dc:	f100023f 	cmp	x17, #0x0
    400013e0:	54000080 	b.eq	400013f0 <el3_exit+0x18>  // b.none
    400013e4:	100a2ac0 	adr	x0, 4001593c <denver_regs+0xb>
    400013e8:	d28074e1 	mov	x1, #0x3a7                 	// #935
    400013ec:	17fffe4f 	b	40000d28 <asm_assert>
    400013f0:	910003f1 	mov	x17, sp
    400013f4:	d50041bf 	msr	spsel, #0x1
    400013f8:	f9008bf1 	str	x17, [sp, #272]
    400013fc:	f94083f2 	ldr	x18, [sp, #256]
    40001400:	a951c7f0 	ldp	x16, x17, [sp, #280]
    40001404:	d51e1112 	msr	scr_el3, x18
    40001408:	d51e4010 	msr	spsr_el3, x16
    4000140c:	d51e4031 	msr	elr_el3, x17
    40001410:	a953d3f3 	ldp	x19, x20, [sp, #312]
    40001414:	d51e1153 	msr	cptr_el3, x19
    40001418:	f2780273 	ands	x19, x19, #0x100
    4000141c:	54000060 	b.eq	40001428 <sve_not_enabled>  // b.none
    40001420:	d5033fdf 	isb
    40001424:	d51e1214 	msr	zcr_el3, x20

0000000040001428 <sve_not_enabled>:
    40001428:	9400027d 	bl	40001e1c <restore_gp_pmcr_pauth_regs>
    4000142c:	f9407bfe 	ldr	x30, [sp, #240]
    40001430:	d503221f 	esb
    40001434:	f9009bff 	str	xzr, [sp, #304]
    40001438:	d69f03e0 	eret
    4000143c:	d503379f 	dsb	nsh
    40001440:	d5033fdf 	isb

0000000040001444 <el3_panic>:
    40001444:	d50041bf 	msr	spsel, #0x1
    40001448:	9100001f 	mov	sp, x0
    4000144c:	d53ed040 	mrs	x0, tpidr_el3
    40001450:	9100a000 	add	x0, x0, #0x28
    40001454:	d51ed040 	msr	tpidr_el3, x0
    40001458:	f9000401 	str	x1, [x0, #8]
    4000145c:	910003e1 	mov	x1, sp
    40001460:	f9000001 	str	x1, [x0]
    40001464:	700a20c0 	adr	x0, 4001587f <panic_msg>
    40001468:	9100001f 	mov	sp, x0

000000004000146c <do_crash_reporting>:
    4000146c:	d53ed040 	mrs	x0, tpidr_el3
    40001470:	a9010c02 	stp	x2, x3, [x0, #16]
    40001474:	a9021404 	stp	x4, x5, [x0, #32]
    40001478:	a9037806 	stp	x6, x30, [x0, #48]
    4000147c:	94000172 	bl	40001a44 <plat_crash_console_init>
    40001480:	b4ffda40 	cbz	x0, 40000fc8 <crash_panic>
    40001484:	910003e4 	mov	x4, sp
    40001488:	97fffe37 	bl	40000d64 <asm_print_str>
    4000148c:	d2800080 	mov	x0, #0x4                   	// #4
    40001490:	9400022d 	bl	40001d44 <print_alignment>
    40001494:	d53ed040 	mrs	x0, tpidr_el3
    40001498:	f9401c04 	ldr	x4, [x0, #56]
    4000149c:	97fffe24 	bl	40000d2c <asm_print_hex>
    400014a0:	97fffe2f 	bl	40000d5c <asm_print_newline>
    400014a4:	d53ed040 	mrs	x0, tpidr_el3
    400014a8:	f9001c07 	str	x7, [x0, #56]
    400014ac:	100a0d26 	adr	x6, 40015650 <gp_regs>
    400014b0:	94000281 	bl	40001eb4 <size_controlled_print>
    400014b4:	940002c0 	bl	40001fb4 <str_in_crash_buf_print>
    400014b8:	d53ed040 	mrs	x0, tpidr_el3
    400014bc:	a9004410 	stp	x16, x17, [x0]
    400014c0:	a9014c12 	stp	x18, x19, [x0, #16]
    400014c4:	a9025414 	stp	x20, x21, [x0, #32]
    400014c8:	a9035c16 	stp	x22, x23, [x0, #48]
    400014cc:	9400027a 	bl	40001eb4 <size_controlled_print>
    400014d0:	d53ed040 	mrs	x0, tpidr_el3
    400014d4:	a9006418 	stp	x24, x25, [x0]
    400014d8:	a9016c1a 	stp	x26, x27, [x0, #16]
    400014dc:	a902741c 	stp	x28, x29, [x0, #32]
    400014e0:	94000275 	bl	40001eb4 <size_controlled_print>

00000000400014e4 <print_el3_sys_regs>:
    400014e4:	700a0ec6 	adr	x6, 400156bf <el3_sys_regs>
    400014e8:	d53e1108 	mrs	x8, scr_el3
    400014ec:	d53e1009 	mrs	x9, sctlr_el3
    400014f0:	d53e114a 	mrs	x10, cptr_el3
    400014f4:	d53e204b 	mrs	x11, tcr_el3
    400014f8:	d53b422c 	mrs	x12, daif
    400014fc:	d53ea20d 	mrs	x13, mair_el3
    40001500:	d53e400e 	mrs	x14, spsr_el3
    40001504:	d53e402f 	mrs	x15, elr_el3
    40001508:	940002ab 	bl	40001fb4 <str_in_crash_buf_print>
    4000150c:	d53e2008 	mrs	x8, ttbr0_el3
    40001510:	d53e5209 	mrs	x9, esr_el3
    40001514:	d53e600a 	mrs	x10, far_el3
    40001518:	940002a7 	bl	40001fb4 <str_in_crash_buf_print>
    4000151c:	100a1006 	adr	x6, 4001571c <non_el3_sys_regs>
    40001520:	d5384008 	mrs	x8, spsr_el1
    40001524:	d5384029 	mrs	x9, elr_el1
    40001528:	d53c432a 	mrs	x10, spsr_abt
    4000152c:	d53c434b 	mrs	x11, spsr_und
    40001530:	d53c430c 	mrs	x12, spsr_irq
    40001534:	d53c436d 	mrs	x13, spsr_fiq
    40001538:	d538100e 	mrs	x14, sctlr_el1
    4000153c:	d538102f 	mrs	x15, actlr_el1
    40001540:	9400029d 	bl	40001fb4 <str_in_crash_buf_print>
    40001544:	d5381048 	mrs	x8, cpacr_el1
    40001548:	d53a0009 	mrs	x9, csselr_el1
    4000154c:	d53c410a 	mrs	x10, sp_el1
    40001550:	d538520b 	mrs	x11, esr_el1
    40001554:	d538200c 	mrs	x12, ttbr0_el1
    40001558:	d538202d 	mrs	x13, ttbr1_el1
    4000155c:	d538a20e 	mrs	x14, mair_el1
    40001560:	d538a30f 	mrs	x15, amair_el1
    40001564:	94000294 	bl	40001fb4 <str_in_crash_buf_print>
    40001568:	d5382048 	mrs	x8, tcr_el1
    4000156c:	d538d089 	mrs	x9, tpidr_el1
    40001570:	d53bd04a 	mrs	x10, tpidr_el0
    40001574:	d53bd06b 	mrs	x11, tpidrro_el0
    40001578:	d538740c 	mrs	x12, par_el1
    4000157c:	d53800ad 	mrs	x13, mpidr_el1
    40001580:	d538510e 	mrs	x14, afsr0_el1
    40001584:	d538512f 	mrs	x15, afsr1_el1
    40001588:	9400028b 	bl	40001fb4 <str_in_crash_buf_print>
    4000158c:	d538d028 	mrs	x8, contextidr_el1
    40001590:	d538c009 	mrs	x9, vbar_el1
    40001594:	d53be22a 	mrs	x10, cntp_ctl_el0
    40001598:	d53be24b 	mrs	x11, cntp_cval_el0
    4000159c:	d53be32c 	mrs	x12, cntv_ctl_el0
    400015a0:	d53be34d 	mrs	x13, cntv_cval_el0
    400015a4:	d538e10e 	mrs	x14, cntkctl_el1
    400015a8:	d538410f 	mrs	x15, sp_el0
    400015ac:	94000282 	bl	40001fb4 <str_in_crash_buf_print>
    400015b0:	d538c108 	mrs	x8, isr_el1
    400015b4:	94000280 	bl	40001fb4 <str_in_crash_buf_print>
    400015b8:	100a1586 	adr	x6, 40015868 <aarch32_regs>
    400015bc:	d53c3008 	mrs	x8, dacr32_el2
    400015c0:	d53c5029 	mrs	x9, ifsr32_el2
    400015c4:	9400027c 	bl	40001fb4 <str_in_crash_buf_print>
    400015c8:	97fffed8 	bl	40001128 <do_cpu_reg_dump>
    400015cc:	9400027a 	bl	40001fb4 <str_in_crash_buf_print>
    400015d0:	d2840010 	mov	x16, #0x2000                	// #8192
    400015d4:	f2a07110 	movk	x16, #0x388, lsl #16
    400015d8:	100a0006 	adr	x6, 400155d8 <gicc_regs>
    400015dc:	b9401a08 	ldr	w8, [x16, #24]
    400015e0:	b9402a09 	ldr	w9, [x16, #40]
    400015e4:	b940020a 	ldr	w10, [x16]
    400015e8:	94000273 	bl	40001fb4 <str_in_crash_buf_print>
    400015ec:	d2820010 	mov	x16, #0x1000                	// #4096
    400015f0:	f2a07110 	movk	x16, #0x388, lsl #16
    400015f4:	91080207 	add	x7, x16, #0x200
    400015f8:	500a0004 	adr	x4, 400155fa <gicd_pend_reg>
    400015fc:	97fffdda 	bl	40000d64 <asm_print_str>
    40001600:	cb1000e4 	sub	x4, x7, x16
    40001604:	f10a009f 	cmp	x4, #0x280
    40001608:	54000120 	b.eq	4000162c <print_el3_sys_regs+0x148>  // b.none
    4000160c:	97fffdc8 	bl	40000d2c <asm_print_hex>
    40001610:	100a0144 	adr	x4, 40015638 <spacer>
    40001614:	97fffdd4 	bl	40000d64 <asm_print_str>
    40001618:	b84044e4 	ldr	w4, [x7], #4
    4000161c:	97fffdc4 	bl	40000d2c <asm_print_hex>
    40001620:	500a00a4 	adr	x4, 40015636 <newline>
    40001624:	97fffdd0 	bl	40000d64 <asm_print_str>
    40001628:	17fffff6 	b	40001600 <print_el3_sys_regs+0x11c>
    4000162c:	940000f1 	bl	400019f0 <plat_crash_console_flush>
    40001630:	94000149 	bl	40001b54 <plat_panic_handler>

0000000040001634 <elx_panic>:
    40001634:	d50041bf 	msr	spsel, #0x1
    40001638:	aa0003e8 	mov	x8, x0
    4000163c:	700a14e4 	adr	x4, 400158db <excpt_msg_el>
    40001640:	97fffdc9 	bl	40000d64 <asm_print_str>
    40001644:	9100c100 	add	x0, x8, #0x30
    40001648:	94000111 	bl	40001a8c <plat_crash_console_putc>
    4000164c:	97fffdc4 	bl	40000d5c <asm_print_newline>
    40001650:	100a0006 	adr	x6, 40015650 <gp_regs>
    40001654:	910003e7 	mov	x7, sp

0000000040001658 <print_next>:
    40001658:	394000c4 	ldrb	w4, [x6]
    4000165c:	34000144 	cbz	w4, 40001684 <print_x30>
    40001660:	aa0603e4 	mov	x4, x6
    40001664:	97fffdc0 	bl	40000d64 <asm_print_str>
    40001668:	cb060080 	sub	x0, x4, x6
    4000166c:	aa0403e6 	mov	x6, x4
    40001670:	940001b5 	bl	40001d44 <print_alignment>
    40001674:	f84084e4 	ldr	x4, [x7], #8
    40001678:	97fffdad 	bl	40000d2c <asm_print_hex>
    4000167c:	97fffdb8 	bl	40000d5c <asm_print_newline>
    40001680:	17fffff6 	b	40001658 <print_next>

0000000040001684 <print_x30>:
    40001684:	700a1284 	adr	x4, 400158d7 <x30_msg>
    40001688:	97fffdb7 	bl	40000d64 <asm_print_str>
    4000168c:	d2800080 	mov	x0, #0x4                   	// #4
    40001690:	940001ad 	bl	40001d44 <print_alignment>
    40001694:	f94000e4 	ldr	x4, [x7]
    40001698:	f100091f 	cmp	x8, #0x2
    4000169c:	5400022b 	b.lt	400016e0 <from_el1>  // b.tstop
    400016a0:	d53c1002 	mrs	x2, sctlr_el2
    400016a4:	d53c2041 	mrs	x1, tcr_el2

00000000400016a8 <test_pauth>:
    400016a8:	f262045f 	tst	x2, #0xc0000000
    400016ac:	540000e0 	b.eq	400016c8 <no_pauth>  // b.none
    400016b0:	92401421 	and	x1, x1, #0x3f
    400016b4:	d1010021 	sub	x1, x1, #0x40
    400016b8:	cb0103e1 	neg	x1, x1
    400016bc:	92800002 	mov	x2, #0xffffffffffffffff    	// #-1
    400016c0:	9ac12042 	lsl	x2, x2, x1
    400016c4:	8a220084 	bic	x4, x4, x2

00000000400016c8 <no_pauth>:
    400016c8:	97fffd99 	bl	40000d2c <asm_print_hex>
    400016cc:	97fffda4 	bl	40000d5c <asm_print_newline>
    400016d0:	d53ed040 	mrs	x0, tpidr_el3
    400016d4:	9100a000 	add	x0, x0, #0x28
    400016d8:	d51ed040 	msr	tpidr_el3, x0
    400016dc:	17ffff82 	b	400014e4 <print_el3_sys_regs>

00000000400016e0 <from_el1>:
    400016e0:	d5381002 	mrs	x2, sctlr_el1
    400016e4:	d5382041 	mrs	x1, tcr_el1
    400016e8:	17fffff0 	b	400016a8 <test_pauth>

00000000400016ec <enable_mmu_direct_el3>:
    400016ec:	d53e1001 	mrs	x1, sctlr_el3
    400016f0:	f240003f 	tst	x1, #0x1
    400016f4:	54000080 	b.eq	40001704 <enable_mmu_direct_el3+0x18>  // b.none
    400016f8:	300a1600 	adr	x0, 400159b9 <panic_msg+0x2c>
    400016fc:	d2800541 	mov	x1, #0x2a                  	// #42
    40001700:	17fffd8a 	b	40000d28 <asm_assert>
    40001704:	d50e871f 	tlbi	alle3
    40001708:	aa0003e7 	mov	x7, x0
    4000170c:	900000e0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40001710:	91138000 	add	x0, x0, #0x4e0
    40001714:	f9400001 	ldr	x1, [x0]
    40001718:	d51ea201 	msr	mair_el3, x1
    4000171c:	f9400402 	ldr	x2, [x0, #8]
    40001720:	d51e2042 	msr	tcr_el3, x2
    40001724:	f9400803 	ldr	x3, [x0, #16]
    40001728:	d51e2003 	msr	ttbr0_el3, x3
    4000172c:	d5033b9f 	dsb	ish
    40001730:	d5033fdf 	isb
    40001734:	d53e1004 	mrs	x4, sctlr_el3
    40001738:	d28000a5 	mov	x5, #0x5                   	// #5
    4000173c:	f2a00105 	movk	x5, #0x8, lsl #16
    40001740:	aa050084 	orr	x4, x4, x5
    40001744:	927df885 	and	x5, x4, #0xfffffffffffffffb
    40001748:	f24000ff 	tst	x7, #0x1
    4000174c:	9a8410a4 	csel	x4, x5, x4, ne  // ne = any
    40001750:	d51e1004 	msr	sctlr_el3, x4
    40001754:	d5033fdf 	isb
    40001758:	d65f03c0 	ret

000000004000175c <enter_lower_el_async_ea>:
    4000175c:	f9007bfe 	str	x30, [sp, #240]

0000000040001760 <handle_lower_el_async_ea>:
    40001760:	9400015a 	bl	40001cc8 <prepare_el3_entry>
    40001764:	d2800000 	mov	x0, #0x0                   	// #0
    40001768:	d53e5201 	mrs	x1, esr_el3
    4000176c:	97fffe18 	bl	40000fcc <delegate_async_ea>
    40001770:	d50040bf 	msr	spsel, #0x0
    40001774:	17ffff19 	b	400013d8 <el3_exit>

0000000040001778 <enter_lower_el_sync_ea>:
    40001778:	f9007bfe 	str	x30, [sp, #240]
    4000177c:	d53e521e 	mrs	x30, esr_el3
    40001780:	d35a7fde 	ubfx	x30, x30, #26, #6
    40001784:	f10083df 	cmp	x30, #0x20
    40001788:	540001a0 	b.eq	400017bc <enter_lower_el_sync_ea+0x44>  // b.none
    4000178c:	f10093df 	cmp	x30, #0x24
    40001790:	54000160 	b.eq	400017bc <enter_lower_el_sync_ea+0x44>  // b.none
    40001794:	a90007e0 	stp	x0, x1, [sp]
    40001798:	a9010fe2 	stp	x2, x3, [sp, #16]
    4000179c:	a90217e4 	stp	x4, x5, [sp, #32]
    400017a0:	94000022 	bl	40001828 <get_cpu_ops_ptr>
    400017a4:	f9401400 	ldr	x0, [x0, #40]
    400017a8:	b40001a0 	cbz	x0, 400017dc <enter_lower_el_sync_ea+0x64>
    400017ac:	d53e5201 	mrs	x1, esr_el3
    400017b0:	d35a7c21 	ubfx	x1, x1, #26, #6
    400017b4:	d63f0000 	blr	x0
    400017b8:	14000009 	b	400017dc <enter_lower_el_sync_ea+0x64>
    400017bc:	d53e521e 	mrs	x30, esr_el3
    400017c0:	3648015e 	tbz	w30, #9, 400017e8 <enter_lower_el_sync_ea+0x70>
    400017c4:	94000141 	bl	40001cc8 <prepare_el3_entry>
    400017c8:	d2800020 	mov	x0, #0x1                   	// #1
    400017cc:	d53e5201 	mrs	x1, esr_el3
    400017d0:	97fffe08 	bl	40000ff0 <delegate_sync_ea>
    400017d4:	d50040bf 	msr	spsel, #0x0
    400017d8:	17ffff00 	b	400013d8 <el3_exit>
    400017dc:	a94007e0 	ldp	x0, x1, [sp]
    400017e0:	a9410fe2 	ldp	x2, x3, [sp, #16]
    400017e4:	a94217e4 	ldp	x4, x5, [sp, #32]
    400017e8:	f9407bfe 	ldr	x30, [sp, #240]
    400017ec:	9400016b 	bl	40001d98 <report_unhandled_exception>

00000000400017f0 <flush_dcache_range>:
    400017f0:	b40001a1 	cbz	x1, 40001824 <exit_loop_civac>
    400017f4:	d53b0023 	mrs	x3, ctr_el0
    400017f8:	d3504c63 	ubfx	x3, x3, #16, #4
    400017fc:	d2800082 	mov	x2, #0x4                   	// #4
    40001800:	9ac32042 	lsl	x2, x2, x3
    40001804:	8b010001 	add	x1, x0, x1
    40001808:	d1000443 	sub	x3, x2, #0x1
    4000180c:	8a230000 	bic	x0, x0, x3

0000000040001810 <loop_civac>:
    40001810:	d50b7e20 	dc	civac, x0
    40001814:	8b020000 	add	x0, x0, x2
    40001818:	eb01001f 	cmp	x0, x1
    4000181c:	54ffffa3 	b.cc	40001810 <loop_civac>  // b.lo, b.ul, b.last
    40001820:	d5033f9f 	dsb	sy

0000000040001824 <exit_loop_civac>:
    40001824:	d65f03c0 	ret

0000000040001828 <get_cpu_ops_ptr>:
    40001828:	d5380002 	mrs	x2, midr_el1
    4000182c:	d29ffe03 	mov	x3, #0xfff0                	// #65520
    40001830:	f2bfe003 	movk	x3, #0xff00, lsl #16
    40001834:	0a030042 	and	w2, w2, w3
    40001838:	100a2d05 	adr	x5, 40015dd8 <__cb_func_sdei_cpu_on_initpsci_cpu_on_finish>
    4000183c:	d2800000 	mov	x0, #0x0                   	// #0
    40001840:	100a1644 	adr	x4, 40015b08 <__CPU_OPS_START__>
    40001844:	eb05009f 	cmp	x4, x5
    40001848:	54000180 	b.eq	40001878 <search_def_ptr>  // b.none
    4000184c:	f8448481 	ldr	x1, [x4], #72
    40001850:	0a030021 	and	w1, w1, w3
    40001854:	6b02003f 	cmp	w1, w2
    40001858:	54ffff61 	b.ne	40001844 <get_cpu_ops_ptr+0x1c>  // b.any
    4000185c:	d1012080 	sub	x0, x4, #0x48
    40001860:	f100001f 	cmp	x0, #0x0
    40001864:	54000081 	b.ne	40001874 <get_cpu_ops_ptr+0x4c>  // b.any
    40001868:	500a0540 	adr	x0, 40015912 <excpt_msg_el+0x37>
    4000186c:	d28017c1 	mov	x1, #0xbe                  	// #190
    40001870:	17fffd2e 	b	40000d28 <asm_assert>
    40001874:	d65f03c0 	ret

0000000040001878 <search_def_ptr>:
    40001878:	d65f03c0 	ret

000000004000187c <handle_lower_el_ea_esb>:
    4000187c:	d2800040 	mov	x0, #0x2                   	// #2
    40001880:	d538c121 	mrs	x1, disr_el1
    40001884:	17fffe49 	b	400011a8 <ea_proceed>

0000000040001888 <init_cpu_data_ptr>:
    40001888:	aa1e03ea 	mov	x10, x30
    4000188c:	940000ae 	bl	40001b44 <plat_my_core_pos>
    40001890:	97fffd20 	bl	40000d10 <_cpu_data_by_index>
    40001894:	d51ed040 	msr	tpidr_el3, x0
    40001898:	d65f0140 	ret	x10

000000004000189c <init_cpu_ops>:
    4000189c:	d53ed046 	mrs	x6, tpidr_el3
    400018a0:	f94008c0 	ldr	x0, [x6, #16]
    400018a4:	b5000140 	cbnz	x0, 400018cc <init_cpu_ops+0x30>
    400018a8:	aa1e03ea 	mov	x10, x30
    400018ac:	97ffffdf 	bl	40001828 <get_cpu_ops_ptr>
    400018b0:	f100001f 	cmp	x0, #0x0
    400018b4:	54000081 	b.ne	400018c4 <init_cpu_ops+0x28>  // b.any
    400018b8:	500a02c0 	adr	x0, 40015912 <excpt_msg_el+0x37>
    400018bc:	d2800d01 	mov	x1, #0x68                  	// #104
    400018c0:	17fffd1a 	b	40000d28 <asm_assert>
    400018c4:	f8010cc0 	str	x0, [x6, #16]!
    400018c8:	aa0a03fe 	mov	x30, x10
    400018cc:	d65f03c0 	ret

00000000400018d0 <inv_dcache_range>:
    400018d0:	b40001a1 	cbz	x1, 40001904 <exit_loop_ivac>
    400018d4:	d53b0023 	mrs	x3, ctr_el0
    400018d8:	d3504c63 	ubfx	x3, x3, #16, #4
    400018dc:	d2800082 	mov	x2, #0x4                   	// #4
    400018e0:	9ac32042 	lsl	x2, x2, x3
    400018e4:	8b010001 	add	x1, x0, x1
    400018e8:	d1000443 	sub	x3, x2, #0x1
    400018ec:	8a230000 	bic	x0, x0, x3

00000000400018f0 <loop_ivac>:
    400018f0:	d5087620 	dc	ivac, x0
    400018f4:	8b020000 	add	x0, x0, x2
    400018f8:	eb01001f 	cmp	x0, x1
    400018fc:	54ffffa3 	b.cc	400018f0 <loop_ivac>  // b.lo, b.ul, b.last
    40001900:	d5033f9f 	dsb	sy

0000000040001904 <exit_loop_ivac>:
    40001904:	d65f03c0 	ret

0000000040001908 <longjmp>:
    40001908:	a9467c07 	ldp	x7, xzr, [x0, #96]
    4000190c:	910003f3 	mov	x19, sp
    40001910:	eb1300ff 	cmp	x7, x19
    40001914:	5400008a 	b.ge	40001924 <longjmp+0x1c>  // b.tcont
    40001918:	300a09a0 	adr	x0, 40015a4d <panic_msg+0xc0>
    4000191c:	d28005c1 	mov	x1, #0x2e                  	// #46
    40001920:	17fffd02 	b	40000d28 <asm_assert>
    40001924:	a9405013 	ldp	x19, x20, [x0]
    40001928:	a9415815 	ldp	x21, x22, [x0, #16]
    4000192c:	a9426017 	ldp	x23, x24, [x0, #32]
    40001930:	a9436819 	ldp	x25, x26, [x0, #48]
    40001934:	a944701b 	ldp	x27, x28, [x0, #64]
    40001938:	a945781d 	ldp	x29, x30, [x0, #80]
    4000193c:	910000ff 	mov	sp, x7
    40001940:	ea010020 	ands	x0, x1, x1
    40001944:	9a801400 	cinc	x0, x0, eq  // eq = none
    40001948:	d65f03c0 	ret

000000004000194c <nvg_cache_inval_all>:
    4000194c:	d538f3e0 	mrs	x0, s3_0_c15_c3_7
    40001950:	d65f03c0 	ret

0000000040001954 <nvg_get_result>:
    40001954:	d538f160 	mrs	x0, s3_0_c15_c1_3
    40001958:	d65f03c0 	ret

000000004000195c <nvg_set_request>:
    4000195c:	d518f140 	msr	s3_0_c15_c1_2, x0
    40001960:	d65f03c0 	ret

0000000040001964 <nvg_set_request_data>:
    40001964:	d518f140 	msr	s3_0_c15_c1_2, x0
    40001968:	d518f161 	msr	s3_0_c15_c1_3, x1
    4000196c:	d65f03c0 	ret

0000000040001970 <opteed_enter_sp>:
    40001970:	910003e3 	mov	x3, sp
    40001974:	f9000003 	str	x3, [x0]
    40001978:	d10183ff 	sub	sp, sp, #0x60
    4000197c:	a90053f3 	stp	x19, x20, [sp]
    40001980:	a9015bf5 	stp	x21, x22, [sp, #16]
    40001984:	a90263f7 	stp	x23, x24, [sp, #32]
    40001988:	a9036bf9 	stp	x25, x26, [sp, #48]
    4000198c:	a90473fb 	stp	x27, x28, [sp, #64]
    40001990:	a9057bfd 	stp	x29, x30, [sp, #80]
    40001994:	17fffe91 	b	400013d8 <el3_exit>

0000000040001998 <opteed_exit_sp>:
    40001998:	9100001f 	mov	sp, x0
    4000199c:	a97a5013 	ldp	x19, x20, [x0, #-96]
    400019a0:	a97b5815 	ldp	x21, x22, [x0, #-80]
    400019a4:	a97c6017 	ldp	x23, x24, [x0, #-64]
    400019a8:	a97d6819 	ldp	x25, x26, [x0, #-48]
    400019ac:	a97e701b 	ldp	x27, x28, [x0, #-32]
    400019b0:	a97f781d 	ldp	x29, x30, [x0, #-16]
    400019b4:	aa0103e0 	mov	x0, x1
    400019b8:	d65f03c0 	ret

00000000400019bc <plat_core_pos_by_mpidr>:
    400019bc:	d340fc01 	lsr	x1, x0, #0
    400019c0:	92401c21 	and	x1, x1, #0xff
    400019c4:	d348fc02 	lsr	x2, x0, #8
    400019c8:	92401c42 	and	x2, x2, #0xff
    400019cc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    400019d0:	f100043f 	cmp	x1, #0x1
    400019d4:	540000cc 	b.gt	400019ec <plat_core_pos_by_mpidr+0x30>
    400019d8:	f1000c5f 	cmp	x2, #0x3
    400019dc:	5400008c 	b.gt	400019ec <plat_core_pos_by_mpidr+0x30>
    400019e0:	d2800044 	mov	x4, #0x2                   	// #2
    400019e4:	9b027c84 	mul	x4, x4, x2
    400019e8:	8b040020 	add	x0, x1, x4
    400019ec:	d65f03c0 	ret

00000000400019f0 <plat_crash_console_flush>:
    400019f0:	b00000a1 	adrp	x1, 40016000 <__RODATA_END__>
    400019f4:	9117a021 	add	x1, x1, #0x5e8
    400019f8:	a9003c3e 	stp	x30, x15, [x1]
    400019fc:	a9014430 	stp	x16, x17, [x1, #16]
    40001a00:	900000ef 	adrp	x15, 4001d000 <cpu_state+0x668>
    40001a04:	f9426def 	ldr	x15, [x15, #1240]

0000000040001a08 <flush_loop>:
    40001a08:	b400014f 	cbz	x15, 40001a30 <flush_done>
    40001a0c:	b94009e1 	ldr	w1, [x15, #8]
    40001a10:	721e003f 	tst	w1, #0x4
    40001a14:	540000a0 	b.eq	40001a28 <flush_continue>  // b.none
    40001a18:	f94011e2 	ldr	x2, [x15, #32]
    40001a1c:	b4000062 	cbz	x2, 40001a28 <flush_continue>
    40001a20:	aa0f03e0 	mov	x0, x15
    40001a24:	d63f0040 	blr	x2

0000000040001a28 <flush_continue>:
    40001a28:	f94001ef 	ldr	x15, [x15]
    40001a2c:	17fffff7 	b	40001a08 <flush_loop>

0000000040001a30 <flush_done>:
    40001a30:	b00000a1 	adrp	x1, 40016000 <__RODATA_END__>
    40001a34:	9117a021 	add	x1, x1, #0x5e8
    40001a38:	a9403c3e 	ldp	x30, x15, [x1]
    40001a3c:	a9414430 	ldp	x16, x17, [x1, #16]
    40001a40:	d65f03c0 	ret

0000000040001a44 <plat_crash_console_init>:
    40001a44:	aa1e03e4 	mov	x4, x30
    40001a48:	d2800003 	mov	x3, #0x0                   	// #0
    40001a4c:	d53e1001 	mrs	x1, sctlr_el3
    40001a50:	f27e003f 	tst	x1, #0x4
    40001a54:	54000080 	b.eq	40001a64 <skip_spinlock>  // b.none
    40001a58:	b00000a0 	adrp	x0, 40016000 <__RODATA_END__>
    40001a5c:	911ef000 	add	x0, x0, #0x7bc
    40001a60:	9400014b 	bl	40001f8c <spin_lock>

0000000040001a64 <skip_spinlock>:
    40001a64:	b00000a1 	adrp	x1, 40016000 <__RODATA_END__>
    40001a68:	911f0421 	add	x1, x1, #0x7c1
    40001a6c:	08dffc22 	ldarb	w2, [x1]
    40001a70:	7100005f 	cmp	w2, #0x0
    40001a74:	54000061 	b.ne	40001a80 <init_error>  // b.any
    40001a78:	d2800023 	mov	x3, #0x1                   	// #1
    40001a7c:	089ffc23 	stlrb	w3, [x1]

0000000040001a80 <init_error>:
    40001a80:	9400014b 	bl	40001fac <spin_unlock>
    40001a84:	aa0303e0 	mov	x0, x3
    40001a88:	d65f0080 	ret	x4

0000000040001a8c <plat_crash_console_putc>:
    40001a8c:	b00000a1 	adrp	x1, 40016000 <__RODATA_END__>
    40001a90:	9117a021 	add	x1, x1, #0x5e8
    40001a94:	a9003c2e 	stp	x14, x15, [x1]
    40001a98:	a9014430 	stp	x16, x17, [x1, #16]
    40001a9c:	f900103e 	str	x30, [x1, #32]
    40001aa0:	2a0003ee 	mov	w14, w0
    40001aa4:	900000ef 	adrp	x15, 4001d000 <cpu_state+0x668>
    40001aa8:	f9426def 	ldr	x15, [x15, #1240]

0000000040001aac <putc_loop>:
    40001aac:	b400026f 	cbz	x15, 40001af8 <putc_done>
    40001ab0:	b94009e1 	ldr	w1, [x15, #8]
    40001ab4:	721e003f 	tst	w1, #0x4
    40001ab8:	540001c0 	b.eq	40001af0 <putc_continue>  // b.none
    40001abc:	f94009e2 	ldr	x2, [x15, #16]
    40001ac0:	b4000182 	cbz	x2, 40001af0 <putc_continue>
    40001ac4:	710029df 	cmp	w14, #0xa
    40001ac8:	540000e1 	b.ne	40001ae4 <putc>  // b.any
    40001acc:	7218003f 	tst	w1, #0x100
    40001ad0:	540000a0 	b.eq	40001ae4 <putc>  // b.none
    40001ad4:	aa0f03e1 	mov	x1, x15
    40001ad8:	528001a0 	mov	w0, #0xd                   	// #13
    40001adc:	d63f0040 	blr	x2
    40001ae0:	f94009e2 	ldr	x2, [x15, #16]

0000000040001ae4 <putc>:
    40001ae4:	aa0f03e1 	mov	x1, x15
    40001ae8:	2a0e03e0 	mov	w0, w14
    40001aec:	d63f0040 	blr	x2

0000000040001af0 <putc_continue>:
    40001af0:	f94001ef 	ldr	x15, [x15]
    40001af4:	17ffffee 	b	40001aac <putc_loop>

0000000040001af8 <putc_done>:
    40001af8:	b00000a1 	adrp	x1, 40016000 <__RODATA_END__>
    40001afc:	9117a021 	add	x1, x1, #0x5e8
    40001b00:	a9403c2e 	ldp	x14, x15, [x1]
    40001b04:	a9414430 	ldp	x16, x17, [x1, #16]
    40001b08:	f940103e 	ldr	x30, [x1, #32]
    40001b0c:	d65f03c0 	ret

0000000040001b10 <plat_get_my_entrypoint>:
    40001b10:	100a5801 	adr	x1, 40016610 <tegra_sec_entry_point>
    40001b14:	f9400020 	ldr	x0, [x1]
    40001b18:	d65f03c0 	ret

0000000040001b1c <plat_get_my_stack>:
    40001b1c:	aa1e03ea 	mov	x10, x30
    40001b20:	94000009 	bl	40001b44 <plat_my_core_pos>
    40001b24:	b00000a2 	adrp	x2, 40016000 <__RODATA_END__>
    40001b28:	91300042 	add	x2, x2, #0xc00
    40001b2c:	d2808001 	mov	x1, #0x400                 	// #1024
    40001b30:	9b010800 	madd	x0, x0, x1, x2
    40001b34:	d65f0140 	ret	x10

0000000040001b38 <plat_handle_double_fault>:
    40001b38:	14000098 	b	40001d98 <report_unhandled_exception>

0000000040001b3c <plat_handle_el3_ea>:
    40001b3c:	14000097 	b	40001d98 <report_unhandled_exception>

0000000040001b40 <plat_handle_uncontainable_ea>:
    40001b40:	14000096 	b	40001d98 <report_unhandled_exception>

0000000040001b44 <plat_my_core_pos>:
    40001b44:	aa1e03e8 	mov	x8, x30
    40001b48:	d53800a0 	mrs	x0, mpidr_el1
    40001b4c:	97ffff9c 	bl	400019bc <plat_core_pos_by_mpidr>
    40001b50:	d65f0100 	ret	x8

0000000040001b54 <plat_panic_handler>:
    40001b54:	d503207f 	wfi
    40001b58:	17ffffff 	b	40001b54 <plat_panic_handler>

0000000040001b5c <plat_reset_handler>:
    40001b5c:	10ff2532 	adr	x18, 40000000 <bl31_entrypoint>
    40001b60:	d2a80011 	mov	x17, #0x40000000            	// #1073741824
    40001b64:	eb11025f 	cmp	x18, x17
    40001b68:	54000260 	b.eq	40001bb4 <_end+0xc>  // b.none
    40001b6c:	aa1103e0 	mov	x0, x17
    40001b70:	aa1203e1 	mov	x1, x18
    40001b74:	100b6462 	adr	x2, 40018800 <__STACKS_END__>
    40001b78:	cb120042 	sub	x2, x2, x18

0000000040001b7c <_loop16>:
    40001b7c:	f100405f 	cmp	x2, #0x10
    40001b80:	540000a3 	b.cc	40001b94 <_loop1>  // b.lo, b.ul, b.last
    40001b84:	a8c11023 	ldp	x3, x4, [x1], #16
    40001b88:	a8811003 	stp	x3, x4, [x0], #16
    40001b8c:	d1004042 	sub	x2, x2, #0x10
    40001b90:	17fffffb 	b	40001b7c <_loop16>

0000000040001b94 <_loop1>:
    40001b94:	b40000a2 	cbz	x2, 40001ba8 <_end>
    40001b98:	38401423 	ldrb	w3, [x1], #1
    40001b9c:	38001403 	strb	w3, [x0], #1
    40001ba0:	f1000442 	subs	x2, x2, #0x1
    40001ba4:	54ffff81 	b.ne	40001b94 <_loop1>  // b.any

0000000040001ba8 <_end>:
    40001ba8:	aa1403e0 	mov	x0, x20
    40001bac:	aa1503e1 	mov	x1, x21
    40001bb0:	d61f0220 	br	x17
    40001bb4:	100a5371 	adr	x17, 40016620 <tegra_bl31_phys_base>
    40001bb8:	f9400232 	ldr	x18, [x17]
    40001bbc:	b5000072 	cbnz	x18, 40001bc8 <_end+0x20>
    40001bc0:	10ff2212 	adr	x18, 40000000 <bl31_entrypoint>
    40001bc4:	f9000232 	str	x18, [x17]
    40001bc8:	d5380000 	mrs	x0, midr_el1
    40001bcc:	d29ffe01 	mov	x1, #0xfff0                	// #65520
    40001bd0:	8a010000 	and	x0, x0, x1
    40001bd4:	d344fc00 	lsr	x0, x0, #4
    40001bd8:	f1341c1f 	cmp	x0, #0xd07
    40001bdc:	540002c1 	b.ne	40001c34 <_end+0x8c>  // b.any
    40001be0:	d539b060 	mrs	x0, s3_1_c11_c0_3
    40001be4:	d28000e1 	mov	x1, #0x7                   	// #7
    40001be8:	927df000 	and	x0, x0, #0xfffffffffffffff8
    40001bec:	aa010000 	orr	x0, x0, x1
    40001bf0:	d519b060 	msr	s3_1_c11_c0_3, x0
    40001bf4:	d5033fdf 	isb
    40001bf8:	d539f220 	mrs	x0, s3_1_c15_c2_1
    40001bfc:	d28000e1 	mov	x1, #0x7                   	// #7
    40001c00:	927df000 	and	x0, x0, #0xfffffffffffffff8
    40001c04:	aa010000 	orr	x0, x0, x1
    40001c08:	d519f220 	msr	s3_1_c15_c2_1, x0
    40001c0c:	d5033fdf 	isb
    40001c10:	d53e1020 	mrs	x0, actlr_el3
    40001c14:	d2800e61 	mov	x1, #0x73                  	// #115
    40001c18:	aa010000 	orr	x0, x0, x1
    40001c1c:	d51e1020 	msr	actlr_el3, x0
    40001c20:	d53c1020 	mrs	x0, actlr_el2
    40001c24:	d2800e61 	mov	x1, #0x73                  	// #115
    40001c28:	aa010000 	orr	x0, x0, x1
    40001c2c:	d51c1020 	msr	actlr_el2, x0
    40001c30:	d5033fdf 	isb
    40001c34:	d53b9c00 	mrs	x0, pmcr_el0
    40001c38:	d34b3c00 	ubfx	x0, x0, #11, #5
    40001c3c:	d2800021 	mov	x1, #0x1                   	// #1
    40001c40:	9ac02020 	lsl	x0, x1, x0
    40001c44:	d1000400 	sub	x0, x0, #0x1
    40001c48:	b2610000 	orr	x0, x0, #0x80000000
    40001c4c:	d5189e40 	msr	pmintenclr_el1, x0
    40001c50:	d51b9e01 	msr	pmuserenr_el0, x1
    40001c54:	d538e100 	mrs	x0, cntkctl_el1
    40001c58:	b27f0000 	orr	x0, x0, #0x2
    40001c5c:	d518e100 	msr	cntkctl_el1, x0
    40001c60:	d65f03c0 	ret

0000000040001c64 <plat_set_my_stack>:
    40001c64:	aa1e03e9 	mov	x9, x30
    40001c68:	97ffffad 	bl	40001b1c <plat_get_my_stack>
    40001c6c:	9100001f 	mov	sp, x0
    40001c70:	d65f0120 	ret	x9

0000000040001c74 <platform_mem_init>:
    40001c74:	d2800000 	mov	x0, #0x0                   	// #0
    40001c78:	d65f03c0 	ret

0000000040001c7c <prepare_cpu_pwr_dwn>:
    40001c7c:	d2800022 	mov	x2, #0x1                   	// #1
    40001c80:	eb02001f 	cmp	x0, x2
    40001c84:	9a808042 	csel	x2, x2, x0, hi  // hi = pmore
    40001c88:	d53ed041 	mrs	x1, tpidr_el3
    40001c8c:	f9400820 	ldr	x0, [x1, #16]
    40001c90:	f100001f 	cmp	x0, #0x0
    40001c94:	54000081 	b.ne	40001ca4 <prepare_cpu_pwr_dwn+0x28>  // b.any
    40001c98:	5009e3c0 	adr	x0, 40015912 <excpt_msg_el+0x37>
    40001c9c:	d2800941 	mov	x1, #0x4a                  	// #74
    40001ca0:	17fffc22 	b	40000d28 <asm_assert>
    40001ca4:	d2800601 	mov	x1, #0x30                  	// #48
    40001ca8:	8b020c21 	add	x1, x1, x2, lsl #3
    40001cac:	f8616801 	ldr	x1, [x0, x1]
    40001cb0:	f100003f 	cmp	x1, #0x0
    40001cb4:	54000081 	b.ne	40001cc4 <prepare_cpu_pwr_dwn+0x48>  // b.any
    40001cb8:	5009e2c0 	adr	x0, 40015912 <excpt_msg_el+0x37>
    40001cbc:	d2800a61 	mov	x1, #0x53                  	// #83
    40001cc0:	17fffc1a 	b	40000d28 <asm_assert>
    40001cc4:	d61f0020 	br	x1

0000000040001cc8 <prepare_el3_entry>:
    40001cc8:	a90007e0 	stp	x0, x1, [sp]
    40001ccc:	a9010fe2 	stp	x2, x3, [sp, #16]
    40001cd0:	a90217e4 	stp	x4, x5, [sp, #32]
    40001cd4:	a9031fe6 	stp	x6, x7, [sp, #48]
    40001cd8:	a90427e8 	stp	x8, x9, [sp, #64]
    40001cdc:	a9052fea 	stp	x10, x11, [sp, #80]
    40001ce0:	a90637ec 	stp	x12, x13, [sp, #96]
    40001ce4:	a9073fee 	stp	x14, x15, [sp, #112]
    40001ce8:	a90847f0 	stp	x16, x17, [sp, #128]
    40001cec:	a9094ff2 	stp	x18, x19, [sp, #144]
    40001cf0:	a90a57f4 	stp	x20, x21, [sp, #160]
    40001cf4:	a90b5ff6 	stp	x22, x23, [sp, #176]
    40001cf8:	a90c67f8 	stp	x24, x25, [sp, #192]
    40001cfc:	a90d6ffa 	stp	x26, x27, [sp, #208]
    40001d00:	a90e77fc 	stp	x28, x29, [sp, #224]
    40001d04:	d5384112 	mrs	x18, sp_el0
    40001d08:	f9007ff2 	str	x18, [sp, #248]
    40001d0c:	d2a0100a 	mov	x10, #0x800000              	// #8388608
    40001d10:	f2c0008a 	movk	x10, #0x4, lsl #32
    40001d14:	d53e1329 	mrs	x9, mdcr_el3
    40001d18:	ea0a013f 	tst	x9, x10
    40001d1c:	54000121 	b.ne	40001d40 <prepare_el3_entry+0x78>  // b.any
    40001d20:	d53b9c09 	mrs	x9, pmcr_el0
    40001d24:	d53e110a 	mrs	x10, scr_el3
    40001d28:	f240015f 	tst	x10, #0x1
    40001d2c:	54000040 	b.eq	40001d34 <prepare_el3_entry+0x6c>  // b.none
    40001d30:	f90097e9 	str	x9, [sp, #296]
    40001d34:	b27b0129 	orr	x9, x9, #0x20
    40001d38:	d51b9c09 	msr	pmcr_el0, x9
    40001d3c:	d5033fdf 	isb
    40001d40:	d65f03c0 	ret

0000000040001d44 <print_alignment>:
    40001d44:	7009c7a4 	adr	x4, 4001563b <spacer+0x3>
    40001d48:	8b000084 	add	x4, x4, x0
    40001d4c:	17fffc06 	b	40000d64 <asm_print_str>

0000000040001d50 <psci_do_pwrdown_cache_maintenance>:
    40001d50:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40001d54:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
    40001d58:	97ffffc9 	bl	40001c7c <prepare_cpu_pwr_dwn>
    40001d5c:	97ffff70 	bl	40001b1c <plat_get_my_stack>
    40001d60:	aa0003f3 	mov	x19, x0
    40001d64:	910003e1 	mov	x1, sp
    40001d68:	cb010001 	sub	x1, x0, x1
    40001d6c:	910003e0 	mov	x0, sp
    40001d70:	97fffea0 	bl	400017f0 <flush_dcache_range>
    40001d74:	d1100260 	sub	x0, x19, #0x400
    40001d78:	cb2063e1 	sub	x1, sp, x0
    40001d7c:	97fffed5 	bl	400018d0 <inv_dcache_range>
    40001d80:	a8c153f3 	ldp	x19, x20, [sp], #16
    40001d84:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40001d88:	d65f03c0 	ret

0000000040001d8c <psci_power_down_wfi>:
    40001d8c:	d5033f9f 	dsb	sy
    40001d90:	d503207f 	wfi
    40001d94:	97ffff70 	bl	40001b54 <plat_panic_handler>

0000000040001d98 <report_unhandled_exception>:
    40001d98:	9100001f 	mov	sp, x0
    40001d9c:	d53ed040 	mrs	x0, tpidr_el3
    40001da0:	9100a000 	add	x0, x0, #0x28
    40001da4:	d51ed040 	msr	tpidr_el3, x0
    40001da8:	f9000401 	str	x1, [x0, #8]
    40001dac:	910003e1 	mov	x1, sp
    40001db0:	f9000001 	str	x1, [x0]
    40001db4:	3009d6e0 	adr	x0, 40015891 <excpt_msg>
    40001db8:	9100001f 	mov	sp, x0
    40001dbc:	17fffdac 	b	4000146c <do_crash_reporting>

0000000040001dc0 <report_unhandled_interrupt>:
    40001dc0:	9100001f 	mov	sp, x0
    40001dc4:	d53ed040 	mrs	x0, tpidr_el3
    40001dc8:	9100a000 	add	x0, x0, #0x28
    40001dcc:	d51ed040 	msr	tpidr_el3, x0
    40001dd0:	f9000401 	str	x1, [x0, #8]
    40001dd4:	910003e1 	mov	x1, sp
    40001dd8:	f9000001 	str	x1, [x0]
    40001ddc:	3009d6a0 	adr	x0, 400158b1 <intr_excpt_msg>
    40001de0:	9100001f 	mov	sp, x0
    40001de4:	17fffda2 	b	4000146c <do_crash_reporting>

0000000040001de8 <reset_handler>:
    40001de8:	aa1e03f3 	mov	x19, x30
    40001dec:	97ffff5c 	bl	40001b5c <plat_reset_handler>
    40001df0:	97fffe8e 	bl	40001828 <get_cpu_ops_ptr>
    40001df4:	f100001f 	cmp	x0, #0x0
    40001df8:	54000081 	b.ne	40001e08 <reset_handler+0x20>  // b.any
    40001dfc:	5009d8a0 	adr	x0, 40015912 <excpt_msg_el+0x37>
    40001e00:	d2800461 	mov	x1, #0x23                  	// #35
    40001e04:	17fffbc9 	b	40000d28 <asm_assert>
    40001e08:	f9400402 	ldr	x2, [x0, #8]
    40001e0c:	aa1303fe 	mov	x30, x19
    40001e10:	b4000042 	cbz	x2, 40001e18 <reset_handler+0x30>
    40001e14:	d61f0040 	br	x2
    40001e18:	d65f03c0 	ret

0000000040001e1c <restore_gp_pmcr_pauth_regs>:
    40001e1c:	d53e1100 	mrs	x0, scr_el3
    40001e20:	f240001f 	tst	x0, #0x1
    40001e24:	54000100 	b.eq	40001e44 <restore_gp_pmcr_pauth_regs+0x28>  // b.none
    40001e28:	d2a01001 	mov	x1, #0x800000              	// #8388608
    40001e2c:	f2c00081 	movk	x1, #0x4, lsl #32
    40001e30:	d53e1320 	mrs	x0, mdcr_el3
    40001e34:	ea01001f 	tst	x0, x1
    40001e38:	54000061 	b.ne	40001e44 <restore_gp_pmcr_pauth_regs+0x28>  // b.any
    40001e3c:	f94097e0 	ldr	x0, [sp, #296]
    40001e40:	d51b9c00 	msr	pmcr_el0, x0
    40001e44:	a94007e0 	ldp	x0, x1, [sp]
    40001e48:	a9410fe2 	ldp	x2, x3, [sp, #16]
    40001e4c:	a94217e4 	ldp	x4, x5, [sp, #32]
    40001e50:	a9431fe6 	ldp	x6, x7, [sp, #48]
    40001e54:	a94427e8 	ldp	x8, x9, [sp, #64]
    40001e58:	a9452fea 	ldp	x10, x11, [sp, #80]
    40001e5c:	a94637ec 	ldp	x12, x13, [sp, #96]
    40001e60:	a9473fee 	ldp	x14, x15, [sp, #112]
    40001e64:	a94847f0 	ldp	x16, x17, [sp, #128]
    40001e68:	a9494ff2 	ldp	x18, x19, [sp, #144]
    40001e6c:	a94a57f4 	ldp	x20, x21, [sp, #160]
    40001e70:	a94b5ff6 	ldp	x22, x23, [sp, #176]
    40001e74:	a94c67f8 	ldp	x24, x25, [sp, #192]
    40001e78:	a94d6ffa 	ldp	x26, x27, [sp, #208]
    40001e7c:	f9407ffc 	ldr	x28, [sp, #248]
    40001e80:	d518411c 	msr	sp_el0, x28
    40001e84:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001e88:	d65f03c0 	ret

0000000040001e8c <setjmp>:
    40001e8c:	910003e7 	mov	x7, sp
    40001e90:	a9005013 	stp	x19, x20, [x0]
    40001e94:	a9015815 	stp	x21, x22, [x0, #16]
    40001e98:	a9026017 	stp	x23, x24, [x0, #32]
    40001e9c:	a9036819 	stp	x25, x26, [x0, #48]
    40001ea0:	a904701b 	stp	x27, x28, [x0, #64]
    40001ea4:	a905781d 	stp	x29, x30, [x0, #80]
    40001ea8:	a9067c07 	stp	x7, xzr, [x0, #96]
    40001eac:	d2800000 	mov	x0, #0x0                   	// #0
    40001eb0:	d65f03c0 	ret

0000000040001eb4 <size_controlled_print>:
    40001eb4:	910003df 	mov	sp, x30
    40001eb8:	d53ed047 	mrs	x7, tpidr_el3

0000000040001ebc <test_size_list>:
    40001ebc:	d53ed045 	mrs	x5, tpidr_el3
    40001ec0:	910100a5 	add	x5, x5, #0x40
    40001ec4:	eb0500ff 	cmp	x7, x5
    40001ec8:	54000180 	b.eq	40001ef8 <exit_size_print>  // b.none
    40001ecc:	394000c4 	ldrb	w4, [x6]
    40001ed0:	34000144 	cbz	w4, 40001ef8 <exit_size_print>
    40001ed4:	aa0603e4 	mov	x4, x6
    40001ed8:	97fffba3 	bl	40000d64 <asm_print_str>
    40001edc:	cb060080 	sub	x0, x4, x6
    40001ee0:	aa0403e6 	mov	x6, x4
    40001ee4:	97ffff98 	bl	40001d44 <print_alignment>
    40001ee8:	f84084e4 	ldr	x4, [x7], #8
    40001eec:	97fffb90 	bl	40000d2c <asm_print_hex>
    40001ef0:	97fffb9b 	bl	40000d5c <asm_print_newline>
    40001ef4:	17fffff2 	b	40001ebc <test_size_list>

0000000040001ef8 <exit_size_print>:
    40001ef8:	910003fe 	mov	x30, sp
    40001efc:	d65f03c0 	ret

0000000040001f00 <smc_handler>:
    40001f00:	37f003a0 	tbnz	w0, #30, 40001f74 <smc_prohibited>

0000000040001f04 <smc_handler64>:
    40001f04:	97ffff71 	bl	40001cc8 <prepare_el3_entry>
    40001f08:	aa1f03e5 	mov	x5, xzr
    40001f0c:	910003e6 	mov	x6, sp
    40001f10:	f94088cc 	ldr	x12, [x6, #272]
    40001f14:	d50040bf 	msr	spsel, #0x0
    40001f18:	d53e4010 	mrs	x16, spsr_el3
    40001f1c:	d53e4031 	mrs	x17, elr_el3
    40001f20:	d53e1112 	mrs	x18, scr_el3
    40001f24:	a911c4d0 	stp	x16, x17, [x6, #280]
    40001f28:	f90080d2 	str	x18, [x6, #256]
    40001f2c:	aa1f03e7 	mov	x7, xzr
    40001f30:	b3400247 	bfxil	x7, x18, #0, #1
    40001f34:	9100019f 	mov	sp, x12
    40001f38:	d3587410 	ubfx	x16, x0, #24, #6
    40001f3c:	d35f7c0f 	ubfx	x15, x0, #31, #1
    40001f40:	aa0f1a10 	orr	x16, x16, x15, lsl #6
    40001f44:	900000ee 	adrp	x14, 4001d000 <cpu_state+0x668>
    40001f48:	912b51ce 	add	x14, x14, #0xad4
    40001f4c:	387069cf 	ldrb	w15, [x14, x16]
    40001f50:	373800cf 	tbnz	w15, #7, 40001f68 <smc_unknown>
    40001f54:	1009d96b 	adr	x11, 40015a80 <__RT_SVC_DESCS_START__+0x18>
    40001f58:	531b69ea 	lsl	w10, w15, #5
    40001f5c:	f86a496f 	ldr	x15, [x11, w10, uxtw]
    40001f60:	d63f01e0 	blr	x15
    40001f64:	17fffd1d 	b	400013d8 <el3_exit>

0000000040001f68 <smc_unknown>:
    40001f68:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40001f6c:	f90000c0 	str	x0, [x6]
    40001f70:	17fffd1a 	b	400013d8 <el3_exit>

0000000040001f74 <smc_prohibited>:
    40001f74:	a94e77fc 	ldp	x28, x29, [sp, #224]
    40001f78:	f9407bfe 	ldr	x30, [sp, #240]
    40001f7c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40001f80:	d69f03e0 	eret
    40001f84:	d503379f 	dsb	nsh
    40001f88:	d5033fdf 	isb

0000000040001f8c <spin_lock>:
    40001f8c:	52800022 	mov	w2, #0x1                   	// #1
    40001f90:	d50320bf 	sevl

0000000040001f94 <l1>:
    40001f94:	d503205f 	wfe

0000000040001f98 <l2>:
    40001f98:	885ffc01 	ldaxr	w1, [x0]
    40001f9c:	35ffffc1 	cbnz	w1, 40001f94 <l1>
    40001fa0:	88017c02 	stxr	w1, w2, [x0]
    40001fa4:	35ffffa1 	cbnz	w1, 40001f98 <l2>
    40001fa8:	d65f03c0 	ret

0000000040001fac <spin_unlock>:
    40001fac:	889ffc1f 	stlr	wzr, [x0]
    40001fb0:	d65f03c0 	ret

0000000040001fb4 <str_in_crash_buf_print>:
    40001fb4:	d53ed040 	mrs	x0, tpidr_el3
    40001fb8:	a9002408 	stp	x8, x9, [x0]
    40001fbc:	a9012c0a 	stp	x10, x11, [x0, #16]
    40001fc0:	a902340c 	stp	x12, x13, [x0, #32]
    40001fc4:	a9033c0e 	stp	x14, x15, [x0, #48]
    40001fc8:	17ffffbb 	b	40001eb4 <size_controlled_print>

0000000040001fcc <tegra194_get_cpu_reset_handler_base>:
    40001fcc:	10ff1220 	adr	x0, 40000210 <tegra194_cpu_reset_handler>
    40001fd0:	d65f03c0 	ret

0000000040001fd4 <tegra194_get_cpu_reset_handler_size>:
    40001fd4:	10ff5660 	adr	x0, 40000aa0 <CCPMU_err_ctrl>
    40001fd8:	10ff11c1 	adr	x1, 40000210 <tegra194_cpu_reset_handler>
    40001fdc:	cb010000 	sub	x0, x0, x1
    40001fe0:	d65f03c0 	ret

0000000040001fe4 <tegra194_get_mc_ctx_offset>:
    40001fe4:	10ff16e0 	adr	x0, 400002c0 <__tegra194_mc_context>
    40001fe8:	10ff1141 	adr	x1, 40000210 <tegra194_cpu_reset_handler>
    40001fec:	cb010000 	sub	x0, x0, x1
    40001ff0:	d65f03c0 	ret

0000000040001ff4 <tegra194_set_system_suspend_entry>:
    40001ff4:	d2a05820 	mov	x0, #0x2c10000             	// #46202880
    40001ff8:	d2813783 	mov	x3, #0x9bc                 	// #2492
    40001ffc:	b8636801 	ldr	w1, [x0, x3]
    40002000:	d3607c21 	lsl	x1, x1, #32
    40002004:	d2800e03 	mov	x3, #0x70                  	// #112
    40002008:	b8636802 	ldr	w2, [x0, x3]
    4000200c:	aa020023 	orr	x3, x1, x2
    40002010:	10ff1500 	adr	x0, 400002b0 <__tegra194_system_suspend_state>
    40002014:	10ff0fe1 	adr	x1, 40000210 <tegra194_cpu_reset_handler>
    40002018:	cb010002 	sub	x2, x0, x1
    4000201c:	d280b8e0 	mov	x0, #0x5c7                 	// #1479
    40002020:	d370bc00 	lsl	x0, x0, #16
    40002024:	91171c00 	add	x0, x0, #0x5c7
    40002028:	f8226860 	str	x0, [x3, x2]
    4000202c:	d5033f9f 	dsb	sy
    40002030:	d65f03c0 	ret

0000000040002034 <update_stack_protector_canary>:
    40002034:	aa1e03f3 	mov	x19, x30
    40002038:	940012b4 	bl	40006b08 <plat_get_stack_protector_canary>
    4000203c:	900000a1 	adrp	x1, 40016000 <__RODATA_END__>
    40002040:	f902b820 	str	x0, [x1, #1392]
    40002044:	d65f0260 	ret	x19

0000000040002048 <zeromem>:
    40002048:	8b010002 	add	x2, x0, x1
    4000204c:	1400003b 	b	40002138 <zero_normalmem+0xe8>

0000000040002050 <zero_normalmem>:
    40002050:	d53e1004 	mrs	x4, sctlr_el3
    40002054:	f240009f 	tst	x4, #0x1
    40002058:	54000081 	b.ne	40002068 <zero_normalmem+0x18>  // b.any
    4000205c:	5009ca00 	adr	x0, 4001599e <panic_msg+0x11>
    40002060:	d28015c1 	mov	x1, #0xae                  	// #174
    40002064:	17fffb31 	b	40000d28 <asm_assert>
    40002068:	8b010002 	add	x2, x0, x1
    4000206c:	d53b00e3 	mrs	x3, dczid_el0
    40002070:	d3400c63 	ubfx	x3, x3, #0, #4
    40002074:	d2800085 	mov	x5, #0x4                   	// #4
    40002078:	9ac320a3 	lsl	x3, x5, x3
    4000207c:	f100407f 	cmp	x3, #0x10
    40002080:	54000082 	b.cs	40002090 <zero_normalmem+0x40>  // b.hs, b.nlast
    40002084:	5009c8c0 	adr	x0, 4001599e <panic_msg+0x11>
    40002088:	d2801901 	mov	x1, #0xc8                  	// #200
    4000208c:	17fffb27 	b	40000d28 <asm_assert>
    40002090:	eb03003f 	cmp	x1, x3
    40002094:	54000523 	b.cc	40002138 <zero_normalmem+0xe8>  // b.lo, b.ul, b.last
    40002098:	d1000461 	sub	x1, x3, #0x1
    4000209c:	ea01001f 	tst	x0, x1
    400020a0:	54000260 	b.eq	400020ec <zero_normalmem+0x9c>  // b.none
    400020a4:	aa010004 	orr	x4, x0, x1
    400020a8:	91000484 	add	x4, x4, #0x1
    400020ac:	b4000464 	cbz	x4, 40002138 <zero_normalmem+0xe8>
    400020b0:	eb02009f 	cmp	x4, x2
    400020b4:	54000428 	b.hi	40002138 <zero_normalmem+0xe8>  // b.pmore
    400020b8:	f2400c1f 	tst	x0, #0xf
    400020bc:	540000e0 	b.eq	400020d8 <zero_normalmem+0x88>  // b.none
    400020c0:	b2400c05 	orr	x5, x0, #0xf
    400020c4:	910004a5 	add	x5, x5, #0x1
    400020c8:	b4000385 	cbz	x5, 40002138 <zero_normalmem+0xe8>
    400020cc:	3800141f 	strb	wzr, [x0], #1
    400020d0:	eb05001f 	cmp	x0, x5
    400020d4:	54ffffc1 	b.ne	400020cc <zero_normalmem+0x7c>  // b.any
    400020d8:	eb04001f 	cmp	x0, x4
    400020dc:	54000082 	b.cs	400020ec <zero_normalmem+0x9c>  // b.hs, b.nlast
    400020e0:	a8817c1f 	stp	xzr, xzr, [x0], #16
    400020e4:	eb04001f 	cmp	x0, x4
    400020e8:	54ffffc3 	b.cc	400020e0 <zero_normalmem+0x90>  // b.lo, b.ul, b.last
    400020ec:	8a210044 	bic	x4, x2, x1
    400020f0:	eb04001f 	cmp	x0, x4
    400020f4:	540000a2 	b.cs	40002108 <zero_normalmem+0xb8>  // b.hs, b.nlast
    400020f8:	d50b7420 	dc	zva, x0
    400020fc:	8b030000 	add	x0, x0, x3
    40002100:	eb04001f 	cmp	x0, x4
    40002104:	54ffffa3 	b.cc	400020f8 <zero_normalmem+0xa8>  // b.lo, b.ul, b.last
    40002108:	927cec44 	and	x4, x2, #0xfffffffffffffff0
    4000210c:	eb04001f 	cmp	x0, x4
    40002110:	54000082 	b.cs	40002120 <zero_normalmem+0xd0>  // b.hs, b.nlast
    40002114:	a8817c1f 	stp	xzr, xzr, [x0], #16
    40002118:	eb04001f 	cmp	x0, x4
    4000211c:	54ffffc3 	b.cc	40002114 <zero_normalmem+0xc4>  // b.lo, b.ul, b.last
    40002120:	eb02001f 	cmp	x0, x2
    40002124:	54000080 	b.eq	40002134 <zero_normalmem+0xe4>  // b.none
    40002128:	3800141f 	strb	wzr, [x0], #1
    4000212c:	eb02001f 	cmp	x0, x2
    40002130:	54ffffc1 	b.ne	40002128 <zero_normalmem+0xd8>  // b.any
    40002134:	d65f03c0 	ret
    40002138:	f2400c1f 	tst	x0, #0xf
    4000213c:	54fffe60 	b.eq	40002108 <zero_normalmem+0xb8>  // b.none
    40002140:	b2400c04 	orr	x4, x0, #0xf
    40002144:	91000484 	add	x4, x4, #0x1
    40002148:	b4fffec4 	cbz	x4, 40002120 <zero_normalmem+0xd0>
    4000214c:	eb02009f 	cmp	x4, x2
    40002150:	54fffe82 	b.cs	40002120 <zero_normalmem+0xd0>  // b.hs, b.nlast
    40002154:	3800141f 	strb	wzr, [x0], #1
    40002158:	eb04001f 	cmp	x0, x4
    4000215c:	54ffffc1 	b.ne	40002154 <zero_normalmem+0x104>  // b.any
    40002160:	17ffffea 	b	40002108 <zero_normalmem+0xb8>

0000000040002164 <bakery_lock_get>:
    40002164:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002168:	910003fd 	mov	x29, sp
    4000216c:	a90153f3 	stp	x19, x20, [sp, #16]
    40002170:	aa0003f3 	mov	x19, x0
    40002174:	97fffe74 	bl	40001b44 <plat_my_core_pos>
    40002178:	2a0003f4 	mov	w20, w0
    4000217c:	94000ad1 	bl	40004cc0 <is_dcache_enabled>
    40002180:	f00000c5 	adrp	x5, 4001d000 <cpu_state+0x668>
    40002184:	12001c03 	and	w3, w0, #0xff
    40002188:	912f00a5 	add	x5, x5, #0xbc0
    4000218c:	f00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40002190:	912e0000 	add	x0, x0, #0xb80
    40002194:	2a1403e6 	mov	w6, w20
    40002198:	cb0000a5 	sub	x5, x5, x0
    4000219c:	9b057cc6 	mul	x6, x6, x5
    400021a0:	ab1300c0 	adds	x0, x6, x19
    400021a4:	540000e1 	b.ne	400021c0 <bakery_lock_get+0x5c>  // b.any
    400021a8:	f0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400021ac:	912d0442 	add	x2, x2, #0xb41
    400021b0:	52800e21 	mov	w1, #0x71                  	// #113
    400021b4:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400021b8:	912d6000 	add	x0, x0, #0xb58
    400021bc:	97fffa58 	bl	40000b1c <__assert>
    400021c0:	aa1303e4 	mov	x4, x19
    400021c4:	34000043 	cbz	w3, 400021cc <bakery_lock_get+0x68>
    400021c8:	d50b7e20 	dc	civac, x0
    400021cc:	d5033bbf 	dmb	ish
    400021d0:	787368c2 	ldrh	w2, [x6, x19]
    400021d4:	d3413c42 	ubfx	x2, x2, #1, #15
    400021d8:	340000a2 	cbz	w2, 400021ec <bakery_lock_get+0x88>
    400021dc:	f0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400021e0:	52800e81 	mov	w1, #0x74                  	// #116
    400021e4:	912df842 	add	x2, x2, #0xb7e
    400021e8:	17fffff3 	b	400021b4 <bakery_lock_get+0x50>
    400021ec:	52800021 	mov	w1, #0x1                   	// #1
    400021f0:	783368c1 	strh	w1, [x6, x19]
    400021f4:	340001a3 	cbz	w3, 40002228 <bakery_lock_get+0xc4>
    400021f8:	d50b7a20 	dc	cvac, x0
    400021fc:	d5033b9f 	dsb	ish
    40002200:	aa1303e7 	mov	x7, x19
    40002204:	52800001 	mov	w1, #0x0                   	// #0
    40002208:	52800008 	mov	w8, #0x0                   	// #0
    4000220c:	6b08029f 	cmp	w20, w8
    40002210:	540001e0 	b.eq	4000224c <bakery_lock_get+0xe8>  // b.none
    40002214:	b50000e7 	cbnz	x7, 40002230 <bakery_lock_get+0xcc>
    40002218:	f0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000221c:	52801181 	mov	w1, #0x8c                  	// #140
    40002220:	912eac42 	add	x2, x2, #0xbab
    40002224:	17ffffe4 	b	400021b4 <bakery_lock_get+0x50>
    40002228:	d5087620 	dc	ivac, x0
    4000222c:	17fffff4 	b	400021fc <bakery_lock_get+0x98>
    40002230:	34000043 	cbz	w3, 40002238 <bakery_lock_get+0xd4>
    40002234:	d50b7e27 	dc	civac, x7
    40002238:	d5033bbf 	dmb	ish
    4000223c:	794000e9 	ldrh	w9, [x7]
    40002240:	d3413d29 	ubfx	x9, x9, #1, #15
    40002244:	6b09003f 	cmp	w1, w9
    40002248:	1a892021 	csel	w1, w1, w9, cs  // cs = hs, nlast
    4000224c:	11000508 	add	w8, w8, #0x1
    40002250:	8b0500e7 	add	x7, x7, x5
    40002254:	7100211f 	cmp	w8, #0x8
    40002258:	54fffda1 	b.ne	4000220c <bakery_lock_get+0xa8>  // b.any
    4000225c:	11000421 	add	w1, w1, #0x1
    40002260:	531f3827 	ubfiz	w7, w1, #1, #15
    40002264:	783368c7 	strh	w7, [x6, x19]
    40002268:	34000163 	cbz	w3, 40002294 <bakery_lock_get+0x130>
    4000226c:	d50b7a20 	dc	cvac, x0
    40002270:	d5033b9f 	dsb	ish
    40002274:	2a012281 	orr	w1, w20, w1, lsl #8
    40002278:	6b02029f 	cmp	w20, w2
    4000227c:	54000380 	b.eq	400022ec <bakery_lock_get+0x188>  // b.none
    40002280:	b50000e4 	cbnz	x4, 4000229c <bakery_lock_get+0x138>
    40002284:	f0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40002288:	52801821 	mov	w1, #0xc1                  	// #193
    4000228c:	912eac42 	add	x2, x2, #0xbab
    40002290:	17ffffc9 	b	400021b4 <bakery_lock_get+0x50>
    40002294:	d5087620 	dc	ivac, x0
    40002298:	17fffff6 	b	40002270 <bakery_lock_get+0x10c>
    4000229c:	34000043 	cbz	w3, 400022a4 <bakery_lock_get+0x140>
    400022a0:	d50b7e24 	dc	civac, x4
    400022a4:	d5033bbf 	dmb	ish
    400022a8:	79400086 	ldrh	w6, [x4]
    400022ac:	12003cc0 	and	w0, w6, #0xffff
    400022b0:	3707ff66 	tbnz	w6, #0, 4000229c <bakery_lock_get+0x138>
    400022b4:	53017c06 	lsr	w6, w0, #1
    400022b8:	6b4007ff 	cmp	wzr, w0, lsr #1
    400022bc:	54000180 	b.eq	400022ec <bakery_lock_get+0x188>  // b.none
    400022c0:	2a062040 	orr	w0, w2, w6, lsl #8
    400022c4:	6b00003f 	cmp	w1, w0
    400022c8:	54000129 	b.ls	400022ec <bakery_lock_get+0x188>  // b.plast
    400022cc:	d503205f 	wfe
    400022d0:	34000043 	cbz	w3, 400022d8 <bakery_lock_get+0x174>
    400022d4:	d50b7e24 	dc	civac, x4
    400022d8:	d5033bbf 	dmb	ish
    400022dc:	79400080 	ldrh	w0, [x4]
    400022e0:	d3413c00 	ubfx	x0, x0, #1, #15
    400022e4:	6b0000df 	cmp	w6, w0
    400022e8:	54ffff20 	b.eq	400022cc <bakery_lock_get+0x168>  // b.none
    400022ec:	11000442 	add	w2, w2, #0x1
    400022f0:	8b050084 	add	x4, x4, x5
    400022f4:	7100205f 	cmp	w2, #0x8
    400022f8:	54fffc01 	b.ne	40002278 <bakery_lock_get+0x114>  // b.any
    400022fc:	d5033bbf 	dmb	ish
    40002300:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002304:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002308:	d65f03c0 	ret

000000004000230c <bakery_lock_release>:
    4000230c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002310:	910003fd 	mov	x29, sp
    40002314:	a90153f3 	stp	x19, x20, [sp, #16]
    40002318:	aa0003f3 	mov	x19, x0
    4000231c:	94000a69 	bl	40004cc0 <is_dcache_enabled>
    40002320:	12001c14 	and	w20, w0, #0xff
    40002324:	97fffe08 	bl	40001b44 <plat_my_core_pos>
    40002328:	f00000c1 	adrp	x1, 4001d000 <cpu_state+0x668>
    4000232c:	f00000c2 	adrp	x2, 4001d000 <cpu_state+0x668>
    40002330:	912f0021 	add	x1, x1, #0xbc0
    40002334:	912e0042 	add	x2, x2, #0xb80
    40002338:	2a0003e0 	mov	w0, w0
    4000233c:	cb020021 	sub	x1, x1, x2
    40002340:	9b007c21 	mul	x1, x1, x0
    40002344:	8b010260 	add	x0, x19, x1
    40002348:	34000054 	cbz	w20, 40002350 <bakery_lock_release+0x44>
    4000234c:	d50b7e20 	dc	civac, x0
    40002350:	d5033bbf 	dmb	ish
    40002354:	78616a62 	ldrh	w2, [x19, x1]
    40002358:	f27f385f 	tst	x2, #0xfffe
    4000235c:	540000e1 	b.ne	40002378 <bakery_lock_release+0x6c>  // b.any
    40002360:	f0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40002364:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002368:	912dfc42 	add	x2, x2, #0xb7f
    4000236c:	912d6000 	add	x0, x0, #0xb58
    40002370:	52801d81 	mov	w1, #0xec                  	// #236
    40002374:	97fff9ea 	bl	40000b1c <__assert>
    40002378:	d5033bbf 	dmb	ish
    4000237c:	78216a7f 	strh	wzr, [x19, x1]
    40002380:	340000f4 	cbz	w20, 4000239c <bakery_lock_release+0x90>
    40002384:	d50b7a20 	dc	cvac, x0
    40002388:	d5033b9f 	dsb	ish
    4000238c:	d503209f 	sev
    40002390:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002394:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002398:	d65f03c0 	ret
    4000239c:	d5087620 	dc	ivac, x0
    400023a0:	17fffffa 	b	40002388 <bakery_lock_release+0x7c>

00000000400023a4 <bl31_check_ns_address>:
    400023a4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400023a8:	aa0103e2 	mov	x2, x1
    400023ac:	f100001f 	cmp	x0, #0x0
    400023b0:	910003fd 	mov	x29, sp
    400023b4:	d1000421 	sub	x1, x1, #0x1
    400023b8:	aa0003e3 	mov	x3, x0
    400023bc:	8b000021 	add	x1, x1, x0
    400023c0:	fa401844 	ccmp	x2, #0x0, #0x4, ne  // ne = any
    400023c4:	54000101 	b.ne	400023e4 <bl31_check_ns_address+0x40>  // b.any
    400023c8:	aa0003e1 	mov	x1, x0
    400023cc:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    400023d0:	91158c00 	add	x0, x0, #0x563
    400023d4:	94002d93 	bl	4000da20 <tf_log>
    400023d8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    400023dc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400023e0:	d65f03c0 	ret
    400023e4:	b26183e0 	mov	x0, #0xffffffff80000000    	// #-2147483648
    400023e8:	b27f77e2 	mov	x2, #0x7ffffffe            	// #2147483646
    400023ec:	8b000060 	add	x0, x3, x0
    400023f0:	f2c001e2 	movk	x2, #0xf, lsl #32
    400023f4:	eb02001f 	cmp	x0, x2
    400023f8:	540000a8 	b.hi	4000240c <bl31_check_ns_address+0x68>  // b.pmore
    400023fc:	b2408fe2 	mov	x2, #0xfffffffff           	// #68719476735
    40002400:	52800000 	mov	w0, #0x0                   	// #0
    40002404:	eb02003f 	cmp	x1, x2
    40002408:	54fffea9 	b.ls	400023dc <bl31_check_ns_address+0x38>  // b.plast
    4000240c:	aa0303e1 	mov	x1, x3
    40002410:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    40002414:	91163400 	add	x0, x0, #0x58d
    40002418:	94002d82 	bl	4000da20 <tf_log>
    4000241c:	128001a0 	mov	w0, #0xfffffff2            	// #-14
    40002420:	17ffffef 	b	400023dc <bl31_check_ns_address+0x38>

0000000040002424 <bl31_early_platform_setup2>:
    40002424:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002428:	910003fd 	mov	x29, sp
    4000242c:	a90153f3 	stp	x19, x20, [sp, #16]
    40002430:	aa0103f3 	mov	x19, x1
    40002434:	b5000040 	cbnz	x0, 4000243c <bl31_early_platform_setup2+0x18>
    40002438:	94001179 	bl	40006a1c <plat_get_bl31_params>
    4000243c:	aa0003f4 	mov	x20, x0
    40002440:	b5000073 	cbnz	x19, 4000244c <bl31_early_platform_setup2+0x28>
    40002444:	9400117f 	bl	40006a40 <plat_get_bl31_plat_params>
    40002448:	aa0003f3 	mov	x19, x0
    4000244c:	b50000f4 	cbnz	x20, 40002468 <bl31_early_platform_setup2+0x44>
    40002450:	90000082 	adrp	x2, 40012000 <version_string+0x137c>
    40002454:	9116c842 	add	x2, x2, #0x5b2
    40002458:	52800e61 	mov	w1, #0x73                  	// #115
    4000245c:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    40002460:	91171c00 	add	x0, x0, #0x5c7
    40002464:	97fff9ae 	bl	40000b1c <__assert>
    40002468:	f9401281 	ldr	x1, [x20, #32]
    4000246c:	b50000a1 	cbnz	x1, 40002480 <bl31_early_platform_setup2+0x5c>
    40002470:	90000082 	adrp	x2, 40012000 <version_string+0x137c>
    40002474:	52800e81 	mov	w1, #0x74                  	// #116
    40002478:	9117cc42 	add	x2, x2, #0x5f3
    4000247c:	17fffff8 	b	4000245c <bl31_early_platform_setup2+0x38>
    40002480:	d2800b02 	mov	x2, #0x58                  	// #88
    40002484:	b00000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40002488:	911d8000 	add	x0, x0, #0x760
    4000248c:	94000b46 	bl	400051a4 <memcpy>
    40002490:	f9400a81 	ldr	x1, [x20, #16]
    40002494:	b40000a1 	cbz	x1, 400024a8 <bl31_early_platform_setup2+0x84>
    40002498:	b00000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    4000249c:	d2800b02 	mov	x2, #0x58                  	// #88
    400024a0:	911c2000 	add	x0, x0, #0x708
    400024a4:	94000b40 	bl	400051a4 <memcpy>
    400024a8:	b50000b3 	cbnz	x19, 400024bc <bl31_early_platform_setup2+0x98>
    400024ac:	90000082 	adrp	x2, 40012000 <version_string+0x137c>
    400024b0:	52801041 	mov	w1, #0x82                  	// #130
    400024b4:	91185842 	add	x2, x2, #0x616
    400024b8:	17ffffe9 	b	4000245c <bl31_early_platform_setup2+0x38>
    400024bc:	900000a0 	adrp	x0, 40016000 <__RODATA_END__>
    400024c0:	91010014 	add	x20, x0, #0x40
    400024c4:	f9400661 	ldr	x1, [x19, #8]
    400024c8:	f9000681 	str	x1, [x20, #8]
    400024cc:	f9400261 	ldr	x1, [x19]
    400024d0:	f9002001 	str	x1, [x0, #64]
    400024d4:	b9401260 	ldr	w0, [x19, #16]
    400024d8:	b9001280 	str	w0, [x20, #16]
    400024dc:	b9401660 	ldr	w0, [x19, #20]
    400024e0:	b9001680 	str	w0, [x20, #20]
    400024e4:	f9401260 	ldr	x0, [x19, #32]
    400024e8:	f9001280 	str	x0, [x20, #32]
    400024ec:	f9401660 	ldr	x0, [x19, #40]
    400024f0:	f9001680 	str	x0, [x20, #40]
    400024f4:	b9401260 	ldr	w0, [x19, #16]
    400024f8:	94001135 	bl	400069cc <plat_enable_console>
    400024fc:	f9400e60 	ldr	x0, [x19, #24]
    40002500:	d2820001 	mov	x1, #0x1000                	// #4096
    40002504:	97ffffa8 	bl	400023a4 <bl31_check_ns_address>
    40002508:	350000a0 	cbnz	w0, 4000251c <bl31_early_platform_setup2+0xf8>
    4000250c:	f9400e60 	ldr	x0, [x19, #24]
    40002510:	52a185c1 	mov	w1, #0xc2e0000             	// #204341248
    40002514:	f9000e80 	str	x0, [x20, #24]
    40002518:	94000101 	bl	4000291c <boot_profiler_init>
    4000251c:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    40002520:	9118a800 	add	x0, x0, #0x62a
    40002524:	940000ad 	bl	400027d8 <boot_profiler_add_record>
    40002528:	94002625 	bl	4000bdbc <tegra_delay_timer_init>
    4000252c:	94001092 	bl	40006774 <plat_early_platform_setup>
    40002530:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002534:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    40002538:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000253c:	91190400 	add	x0, x0, #0x641
    40002540:	140000a6 	b	400027d8 <boot_profiler_add_record>

0000000040002544 <bl31_get_plat_params>:
    40002544:	900000a0 	adrp	x0, 40016000 <__RODATA_END__>
    40002548:	91010000 	add	x0, x0, #0x40
    4000254c:	d65f03c0 	ret

0000000040002550 <bl31_main>:
    40002550:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002554:	d0000061 	adrp	x1, 40010000 <__TEXT_END__>
    40002558:	91321021 	add	x1, x1, #0xc84
    4000255c:	910003fd 	mov	x29, sp
    40002560:	f9000bf3 	str	x19, [sp, #16]
    40002564:	d0000073 	adrp	x19, 40010000 <__TEXT_END__>
    40002568:	9136a673 	add	x19, x19, #0xda9
    4000256c:	aa1303e0 	mov	x0, x19
    40002570:	94002d2c 	bl	4000da20 <tf_log>
    40002574:	aa1303e0 	mov	x0, x19
    40002578:	d0000061 	adrp	x1, 40010000 <__TEXT_END__>
    4000257c:	91319821 	add	x1, x1, #0xc66
    40002580:	94002d28 	bl	4000da20 <tf_log>
    40002584:	94000056 	bl	400026dc <bl31_platform_setup>
    40002588:	94000185 	bl	40002b9c <cm_init>
    4000258c:	9400044a 	bl	400036b4 <ehf_init>
    40002590:	94001bcd 	bl	400094c4 <runtime_svc_init>
    40002594:	b00000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40002598:	f9430000 	ldr	x0, [x0, #1536]
    4000259c:	b4000040 	cbz	x0, 400025a4 <bl31_main+0x54>
    400025a0:	d63f0000 	blr	x0
    400025a4:	9400005b 	bl	40002710 <bl31_prepare_next_image_entry>
    400025a8:	940002d9 	bl	4000310c <console_flush>
    400025ac:	f9400bf3 	ldr	x19, [sp, #16]
    400025b0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400025b4:	14000042 	b	400026bc <bl31_plat_runtime_setup>

00000000400025b8 <bl31_plat_arch_setup>:
    400025b8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    400025bc:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    400025c0:	9114e000 	add	x0, x0, #0x538
    400025c4:	910003fd 	mov	x29, sp
    400025c8:	a90153f3 	stp	x19, x20, [sp, #16]
    400025cc:	900000b4 	adrp	x20, 40016000 <__RODATA_END__>
    400025d0:	d0000073 	adrp	x19, 40010000 <__TEXT_END__>
    400025d4:	91000294 	add	x20, x20, #0x0
    400025d8:	91000273 	add	x19, x19, #0x0
    400025dc:	a9025bf5 	stp	x21, x22, [sp, #32]
    400025e0:	b00001b6 	adrp	x22, 40037000 <__BL31_END__>
    400025e4:	d0fffff5 	adrp	x21, 40000000 <bl31_entrypoint>
    400025e8:	910002d6 	add	x22, x22, #0x0
    400025ec:	910002b5 	add	x21, x21, #0x0
    400025f0:	a90363f7 	stp	x23, x24, [sp, #48]
    400025f4:	900000b8 	adrp	x24, 40016000 <__RODATA_END__>
    400025f8:	d0000077 	adrp	x23, 40010000 <__TEXT_END__>
    400025fc:	91000318 	add	x24, x24, #0x0
    40002600:	910002f7 	add	x23, x23, #0x0
    40002604:	cb1802d6 	sub	x22, x22, x24
    40002608:	cb170294 	sub	x20, x20, x23
    4000260c:	cb150273 	sub	x19, x19, x21
    40002610:	94000072 	bl	400027d8 <boot_profiler_add_record>
    40002614:	9400111f 	bl	40006a90 <plat_get_mmio_map>
    40002618:	b4000040 	cbz	x0, 40002620 <bl31_plat_arch_setup+0x68>
    4000261c:	94000b15 	bl	40005270 <mmap_add>
    40002620:	aa1603e2 	mov	x2, x22
    40002624:	aa1803e1 	mov	x1, x24
    40002628:	aa1803e0 	mov	x0, x24
    4000262c:	52800143 	mov	w3, #0xa                   	// #10
    40002630:	94000bbf 	bl	4000552c <mmap_add_region>
    40002634:	aa1403e2 	mov	x2, x20
    40002638:	aa1703e1 	mov	x1, x23
    4000263c:	aa1703e0 	mov	x0, x23
    40002640:	52800843 	mov	w3, #0x42                  	// #66
    40002644:	94000bba 	bl	4000552c <mmap_add_region>
    40002648:	aa1303e2 	mov	x2, x19
    4000264c:	aa1503e1 	mov	x1, x21
    40002650:	aa1503e0 	mov	x0, x21
    40002654:	52800043 	mov	w3, #0x2                   	// #2
    40002658:	94000bb5 	bl	4000552c <mmap_add_region>
    4000265c:	940008f3 	bl	40004a28 <init_xlat_tables>
    40002660:	52800000 	mov	w0, #0x0                   	// #0
    40002664:	94000470 	bl	40003824 <enable_mmu_el3>
    40002668:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000266c:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    40002670:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40002674:	91153800 	add	x0, x0, #0x54e
    40002678:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000267c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40002680:	14000056 	b	400027d8 <boot_profiler_add_record>

0000000040002684 <bl31_plat_get_next_image_ep_info>:
    40002684:	7100041f 	cmp	w0, #0x1
    40002688:	54000100 	b.eq	400026a8 <bl31_plat_get_next_image_ep_info+0x24>  // b.none
    4000268c:	35000140 	cbnz	w0, 400026b4 <bl31_plat_get_next_image_ep_info+0x30>
    40002690:	b00000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40002694:	911c2000 	add	x0, x0, #0x708
    40002698:	f9400401 	ldr	x1, [x0, #8]
    4000269c:	f100003f 	cmp	x1, #0x0
    400026a0:	9a9f1000 	csel	x0, x0, xzr, ne  // ne = any
    400026a4:	d65f03c0 	ret
    400026a8:	b00000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    400026ac:	911d8000 	add	x0, x0, #0x760
    400026b0:	17fffffd 	b	400026a4 <bl31_plat_get_next_image_ep_info+0x20>
    400026b4:	d2800000 	mov	x0, #0x0                   	// #0
    400026b8:	17fffffb 	b	400026a4 <bl31_plat_get_next_image_ep_info+0x20>

00000000400026bc <bl31_plat_runtime_setup>:
    400026bc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400026c0:	910003fd 	mov	x29, sp
    400026c4:	940011ed 	bl	40006e78 <plat_runtime_setup>
    400026c8:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    400026cc:	9114a400 	add	x0, x0, #0x529
    400026d0:	94000042 	bl	400027d8 <boot_profiler_add_record>
    400026d4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400026d8:	14000078 	b	400028b8 <boot_profiler_deinit>

00000000400026dc <bl31_platform_setup>:
    400026dc:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    400026e0:	9113f800 	add	x0, x0, #0x4fe
    400026e4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400026e8:	910003fd 	mov	x29, sp
    400026ec:	9400003b 	bl	400027d8 <boot_profiler_add_record>
    400026f0:	94001115 	bl	40006b44 <plat_gic_setup>
    400026f4:	940011eb 	bl	40006ea0 <plat_secondary_setup>
    400026f8:	940027cd 	bl	4000c62c <tegra_memctrl_setup>
    400026fc:	940011b0 	bl	40006dbc <plat_late_platform_setup>
    40002700:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002704:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    40002708:	91145000 	add	x0, x0, #0x514
    4000270c:	14000033 	b	400027d8 <boot_profiler_add_record>

0000000040002710 <bl31_prepare_next_image_entry>:
    40002710:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40002714:	910003fd 	mov	x29, sp
    40002718:	a90153f3 	stp	x19, x20, [sp, #16]
    4000271c:	f90013f5 	str	x21, [sp, #32]
    40002720:	d5380400 	mrs	x0, id_aa64pfr0_el1
    40002724:	d3441c00 	ubfx	x0, x0, #4, #4
    40002728:	f100041f 	cmp	x0, #0x1
    4000272c:	540000c1 	b.ne	40002744 <bl31_prepare_next_image_entry+0x34>  // b.any
    40002730:	d0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40002734:	91341c00 	add	x0, x0, #0xd07
    40002738:	94002cba 	bl	4000da20 <tf_log>
    4000273c:	94000274 	bl	4000310c <console_flush>
    40002740:	97fffa82 	bl	40001148 <do_panic>
    40002744:	900000a0 	adrp	x0, 40016000 <__RODATA_END__>
    40002748:	b9463815 	ldr	w21, [x0, #1592]
    4000274c:	2a1503e0 	mov	w0, w21
    40002750:	97ffffcd 	bl	40002684 <bl31_plat_get_next_image_ep_info>
    40002754:	aa0003f3 	mov	x19, x0
    40002758:	b50000e0 	cbnz	x0, 40002774 <bl31_prepare_next_image_entry+0x64>
    4000275c:	d0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40002760:	91355c42 	add	x2, x2, #0xd57
    40002764:	52801f21 	mov	w1, #0xf9                  	// #249
    40002768:	d0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000276c:	9133d800 	add	x0, x0, #0xcf6
    40002770:	97fff8eb 	bl	40000b1c <__assert>
    40002774:	b9400414 	ldr	w20, [x0, #4]
    40002778:	52800421 	mov	w1, #0x21                  	// #33
    4000277c:	0a010294 	and	w20, w20, w1
    40002780:	6b15029f 	cmp	w20, w21
    40002784:	540000a0 	b.eq	40002798 <bl31_prepare_next_image_entry+0x88>  // b.none
    40002788:	d0000062 	adrp	x2, 40010000 <__TEXT_END__>
    4000278c:	52801f41 	mov	w1, #0xfa                  	// #250
    40002790:	9135bc42 	add	x2, x2, #0xd6f
    40002794:	17fffff5 	b	40002768 <bl31_prepare_next_image_entry+0x58>
    40002798:	940012ba 	bl	40007280 <print_entry_point_info>
    4000279c:	aa1303e0 	mov	x0, x19
    400027a0:	9400010c 	bl	40002bd0 <cm_init_my_context>
    400027a4:	2a1403e0 	mov	w0, w20
    400027a8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400027ac:	f94013f5 	ldr	x21, [sp, #32]
    400027b0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400027b4:	14000113 	b	40002c00 <cm_prepare_el3_exit>

00000000400027b8 <bl31_register_bl32_init>:
    400027b8:	b00000c1 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    400027bc:	f9030020 	str	x0, [x1, #1536]
    400027c0:	d65f03c0 	ret

00000000400027c4 <bl31_setup>:
    400027c4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400027c8:	910003fd 	mov	x29, sp
    400027cc:	97ffff16 	bl	40002424 <bl31_early_platform_setup2>
    400027d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400027d4:	17ffff79 	b	400025b8 <bl31_plat_arch_setup>

00000000400027d8 <boot_profiler_add_record>:
    400027d8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400027dc:	910003fd 	mov	x29, sp
    400027e0:	a90153f3 	stp	x19, x20, [sp, #16]
    400027e4:	a9025bf5 	stp	x21, x22, [sp, #32]
    400027e8:	aa0003f5 	mov	x21, x0
    400027ec:	940022d1 	bl	4000b330 <strlen>
    400027f0:	11000400 	add	w0, w0, #0x1
    400027f4:	7100e01f 	cmp	w0, #0x38
    400027f8:	54000588 	b.hi	400028a8 <boot_profiler_add_record+0xd0>  // b.pmore
    400027fc:	aa1503e0 	mov	x0, x21
    40002800:	940022cc 	bl	4000b330 <strlen>
    40002804:	11000414 	add	w20, w0, #0x1
    40002808:	d00000c0 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    4000280c:	aa0003f6 	mov	x22, x0
    40002810:	f9449801 	ldr	x1, [x0, #2352]
    40002814:	b4000421 	cbz	x1, 40002898 <boot_profiler_add_record+0xc0>
    40002818:	f00000d3 	adrp	x19, 4001d000 <cpu_state+0x668>
    4000281c:	396d9260 	ldrb	w0, [x19, #2916]
    40002820:	35000160 	cbnz	w0, 4000284c <boot_profiler_add_record+0x74>
    40002824:	d53e1000 	mrs	x0, sctlr_el3
    40002828:	36000120 	tbz	w0, #0, 4000284c <boot_profiler_add_record+0x74>
    4000282c:	d00000c0 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    40002830:	52800b03 	mov	w3, #0x58                  	// #88
    40002834:	d2820002 	mov	x2, #0x1000                	// #4096
    40002838:	f9449c01 	ldr	x1, [x0, #2360]
    4000283c:	aa0103e0 	mov	x0, x1
    40002840:	94000a9f 	bl	400052bc <mmap_add_dynamic_region>
    40002844:	52800020 	mov	w0, #0x1                   	// #1
    40002848:	392d9260 	strb	w0, [x19, #2916]
    4000284c:	d00000d3 	adrp	x19, 4001c000 <sdei_private_event_table+0x780>
    40002850:	2a1403e1 	mov	w1, w20
    40002854:	aa1503e3 	mov	x3, x21
    40002858:	90000082 	adrp	x2, 40012000 <version_string+0x137c>
    4000285c:	f9449660 	ldr	x0, [x19, #2344]
    40002860:	913db042 	add	x2, x2, #0xf6c
    40002864:	9400221b 	bl	4000b0d0 <snprintf>
    40002868:	f00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    4000286c:	b94a5000 	ldr	w0, [x0, #2640]
    40002870:	b9400001 	ldr	w1, [x0]
    40002874:	f9449660 	ldr	x0, [x19, #2344]
    40002878:	2a0103e1 	mov	w1, w1
    4000287c:	f9001c01 	str	x1, [x0, #56]
    40002880:	d00000c1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40002884:	f944a021 	ldr	x1, [x1, #2368]
    40002888:	eb01001f 	cmp	x0, x1
    4000288c:	54000121 	b.ne	400028b0 <boot_profiler_add_record+0xd8>  // b.any
    40002890:	f9449ac0 	ldr	x0, [x22, #2352]
    40002894:	f9049660 	str	x0, [x19, #2344]
    40002898:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000289c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400028a0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400028a4:	d65f03c0 	ret
    400028a8:	52800714 	mov	w20, #0x38                  	// #56
    400028ac:	17ffffd7 	b	40002808 <boot_profiler_add_record+0x30>
    400028b0:	91010000 	add	x0, x0, #0x40
    400028b4:	17fffff8 	b	40002894 <boot_profiler_add_record+0xbc>

00000000400028b8 <boot_profiler_deinit>:
    400028b8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400028bc:	910003fd 	mov	x29, sp
    400028c0:	f9000bf3 	str	x19, [sp, #16]
    400028c4:	d00000d3 	adrp	x19, 4001c000 <sdei_private_event_table+0x780>
    400028c8:	f9449e60 	ldr	x0, [x19, #2360]
    400028cc:	b4000220 	cbz	x0, 40002910 <boot_profiler_deinit+0x58>
    400028d0:	d00000c1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    400028d4:	f904943f 	str	xzr, [x1, #2344]
    400028d8:	d00000c1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    400028dc:	f904983f 	str	xzr, [x1, #2352]
    400028e0:	d00000c1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    400028e4:	f904a03f 	str	xzr, [x1, #2368]
    400028e8:	d2820001 	mov	x1, #0x1000                	// #4096
    400028ec:	97fffbc1 	bl	400017f0 <flush_dcache_range>
    400028f0:	f00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    400028f4:	396d9000 	ldrb	w0, [x0, #2916]
    400028f8:	340000c0 	cbz	w0, 40002910 <boot_profiler_deinit+0x58>
    400028fc:	f9449e60 	ldr	x0, [x19, #2360]
    40002900:	d2820001 	mov	x1, #0x1000                	// #4096
    40002904:	f9400bf3 	ldr	x19, [sp, #16]
    40002908:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000290c:	14000bd9 	b	40005870 <mmap_remove_dynamic_region>
    40002910:	f9400bf3 	ldr	x19, [sp, #16]
    40002914:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002918:	d65f03c0 	ret

000000004000291c <boot_profiler_init>:
    4000291c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002920:	910003fd 	mov	x29, sp
    40002924:	b50000e0 	cbnz	x0, 40002940 <boot_profiler_init+0x24>
    40002928:	90000082 	adrp	x2, 40012000 <version_string+0x137c>
    4000292c:	913c7c42 	add	x2, x2, #0xf1f
    40002930:	52800761 	mov	w1, #0x3b                  	// #59
    40002934:	90000080 	adrp	x0, 40012000 <version_string+0x137c>
    40002938:	913cd000 	add	x0, x0, #0xf34
    4000293c:	97fff878 	bl	40000b1c <__assert>
    40002940:	350000a1 	cbnz	w1, 40002954 <boot_profiler_init+0x38>
    40002944:	90000082 	adrp	x2, 40012000 <version_string+0x137c>
    40002948:	52800781 	mov	w1, #0x3c                  	// #60
    4000294c:	913d6c42 	add	x2, x2, #0xf5b
    40002950:	17fffff9 	b	40002934 <boot_profiler_init+0x18>
    40002954:	d00000c2 	adrp	x2, 4001c000 <sdei_private_event_table+0x780>
    40002958:	910f0003 	add	x3, x0, #0x3c0
    4000295c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002960:	f9049c40 	str	x0, [x2, #2360]
    40002964:	d00000c2 	adrp	x2, 4001c000 <sdei_private_event_table+0x780>
    40002968:	f9049840 	str	x0, [x2, #2352]
    4000296c:	d00000c2 	adrp	x2, 4001c000 <sdei_private_event_table+0x780>
    40002970:	f904a043 	str	x3, [x2, #2368]
    40002974:	d00000c2 	adrp	x2, 4001c000 <sdei_private_event_table+0x780>
    40002978:	f9049440 	str	x0, [x2, #2344]
    4000297c:	f00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40002980:	b90a5001 	str	w1, [x0, #2640]
    40002984:	d65f03c0 	ret

0000000040002988 <can_sdei_state_trans>:
    40002988:	7100243f 	cmp	w1, #0x9
    4000298c:	54000129 	b.ls	400029b0 <can_sdei_state_trans+0x28>  // b.plast
    40002990:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002994:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002998:	d0000080 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000299c:	910003fd 	mov	x29, sp
    400029a0:	91367442 	add	x2, x2, #0xd9d
    400029a4:	9136a800 	add	x0, x0, #0xdaa
    400029a8:	52801021 	mov	w1, #0x81                  	// #129
    400029ac:	97fff85c 	bl	40000b1c <__assert>
    400029b0:	39407002 	ldrb	w2, [x0, #28]
    400029b4:	71001c5f 	cmp	w2, #0x7
    400029b8:	540001a8 	b.hi	400029ec <can_sdei_state_trans+0x64>  // b.pmore
    400029bc:	d0000083 	adrp	x3, 40014000 <__func__.4054+0x988>
    400029c0:	91373463 	add	x3, x3, #0xdcd
    400029c4:	d2800144 	mov	x4, #0xa                   	// #10
    400029c8:	9b040c42 	madd	x2, x2, x4, x3
    400029cc:	38614841 	ldrb	w1, [x2, w1, uxtw]
    400029d0:	7103f83f 	cmp	w1, #0xfe
    400029d4:	54000080 	b.eq	400029e4 <can_sdei_state_trans+0x5c>  // b.none
    400029d8:	7103fc3f 	cmp	w1, #0xff
    400029dc:	54000080 	b.eq	400029ec <can_sdei_state_trans+0x64>  // b.none
    400029e0:	39007001 	strb	w1, [x0, #28]
    400029e4:	52800020 	mov	w0, #0x1                   	// #1
    400029e8:	d65f03c0 	ret
    400029ec:	52800000 	mov	w0, #0x0                   	// #0
    400029f0:	d65f03c0 	ret

00000000400029f4 <cm_el1_sysregs_context_restore>:
    400029f4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400029f8:	910003fd 	mov	x29, sp
    400029fc:	a90153f3 	stp	x19, x20, [sp, #16]
    40002a00:	2a0003f3 	mov	w19, w0
    40002a04:	94000048 	bl	40002b24 <cm_get_context>
    40002a08:	b50000e0 	cbnz	x0, 40002a24 <cm_el1_sysregs_context_restore+0x30>
    40002a0c:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002a10:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002a14:	911cac42 	add	x2, x2, #0x72b
    40002a18:	91180c00 	add	x0, x0, #0x603
    40002a1c:	52805fe1 	mov	w1, #0x2ff                 	// #767
    40002a20:	97fff83f 	bl	40000b1c <__assert>
    40002a24:	91054000 	add	x0, x0, #0x150
    40002a28:	97fffa06 	bl	40001240 <el1_sysregs_context_restore>
    40002a2c:	34000273 	cbz	w19, 40002a78 <cm_el1_sysregs_context_restore+0x84>
    40002a30:	f0000093 	adrp	x19, 40015000 <sdei_state_table+0x233>
    40002a34:	f0000094 	adrp	x20, 40015000 <sdei_state_table+0x233>
    40002a38:	9137c273 	add	x19, x19, #0xdf0
    40002a3c:	9137e294 	add	x20, x20, #0xdf8
    40002a40:	eb14027f 	cmp	x19, x20
    40002a44:	54000142 	b.cs	40002a6c <cm_el1_sysregs_context_restore+0x78>  // b.hs, b.nlast
    40002a48:	f8408661 	ldr	x1, [x19], #8
    40002a4c:	d2800000 	mov	x0, #0x0                   	// #0
    40002a50:	d63f0020 	blr	x1
    40002a54:	17fffffb 	b	40002a40 <cm_el1_sysregs_context_restore+0x4c>
    40002a58:	f8408661 	ldr	x1, [x19], #8
    40002a5c:	d2800000 	mov	x0, #0x0                   	// #0
    40002a60:	d63f0020 	blr	x1
    40002a64:	eb14027f 	cmp	x19, x20
    40002a68:	54ffff83 	b.cc	40002a58 <cm_el1_sysregs_context_restore+0x64>  // b.lo, b.ul, b.last
    40002a6c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002a70:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002a74:	d65f03c0 	ret
    40002a78:	f0000093 	adrp	x19, 40015000 <sdei_state_table+0x233>
    40002a7c:	f0000094 	adrp	x20, 40015000 <sdei_state_table+0x233>
    40002a80:	9137a273 	add	x19, x19, #0xde8
    40002a84:	9137c294 	add	x20, x20, #0xdf0
    40002a88:	17fffff7 	b	40002a64 <cm_el1_sysregs_context_restore+0x70>

0000000040002a8c <cm_el1_sysregs_context_save>:
    40002a8c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002a90:	910003fd 	mov	x29, sp
    40002a94:	a90153f3 	stp	x19, x20, [sp, #16]
    40002a98:	2a0003f3 	mov	w19, w0
    40002a9c:	94000022 	bl	40002b24 <cm_get_context>
    40002aa0:	b50000e0 	cbnz	x0, 40002abc <cm_el1_sysregs_context_save+0x30>
    40002aa4:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002aa8:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002aac:	911cac42 	add	x2, x2, #0x72b
    40002ab0:	91180c00 	add	x0, x0, #0x603
    40002ab4:	52805dc1 	mov	w1, #0x2ee                 	// #750
    40002ab8:	97fff819 	bl	40000b1c <__assert>
    40002abc:	91054000 	add	x0, x0, #0x150
    40002ac0:	97fffa13 	bl	4000130c <el1_sysregs_context_save>
    40002ac4:	34000273 	cbz	w19, 40002b10 <cm_el1_sysregs_context_save+0x84>
    40002ac8:	f0000093 	adrp	x19, 40015000 <sdei_state_table+0x233>
    40002acc:	f0000094 	adrp	x20, 40015000 <sdei_state_table+0x233>
    40002ad0:	9137e273 	add	x19, x19, #0xdf8
    40002ad4:	91380294 	add	x20, x20, #0xe00
    40002ad8:	eb14027f 	cmp	x19, x20
    40002adc:	54000142 	b.cs	40002b04 <cm_el1_sysregs_context_save+0x78>  // b.hs, b.nlast
    40002ae0:	f8408661 	ldr	x1, [x19], #8
    40002ae4:	d2800000 	mov	x0, #0x0                   	// #0
    40002ae8:	d63f0020 	blr	x1
    40002aec:	17fffffb 	b	40002ad8 <cm_el1_sysregs_context_save+0x4c>
    40002af0:	f8408661 	ldr	x1, [x19], #8
    40002af4:	d2800000 	mov	x0, #0x0                   	// #0
    40002af8:	d63f0020 	blr	x1
    40002afc:	eb14027f 	cmp	x19, x20
    40002b00:	54ffff83 	b.cc	40002af0 <cm_el1_sysregs_context_save+0x64>  // b.lo, b.ul, b.last
    40002b04:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002b08:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002b0c:	d65f03c0 	ret
    40002b10:	f0000093 	adrp	x19, 40015000 <sdei_state_table+0x233>
    40002b14:	f0000094 	adrp	x20, 40015000 <sdei_state_table+0x233>
    40002b18:	9137c273 	add	x19, x19, #0xdf0
    40002b1c:	9137c294 	add	x20, x20, #0xdf0
    40002b20:	17fffff7 	b	40002afc <cm_el1_sysregs_context_save+0x70>

0000000040002b24 <cm_get_context>:
    40002b24:	7100041f 	cmp	w0, #0x1
    40002b28:	54000129 	b.ls	40002b4c <cm_get_context+0x28>  // b.plast
    40002b2c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002b30:	d0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40002b34:	d0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40002b38:	910003fd 	mov	x29, sp
    40002b3c:	91328042 	add	x2, x2, #0xca0
    40002b40:	91330c00 	add	x0, x0, #0xcc3
    40002b44:	528002c1 	mov	w1, #0x16                  	// #22
    40002b48:	97fff7f5 	bl	40000b1c <__assert>
    40002b4c:	d53ed041 	mrs	x1, tpidr_el3
    40002b50:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
    40002b54:	d65f03c0 	ret

0000000040002b58 <cm_get_context_by_index>:
    40002b58:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002b5c:	7100043f 	cmp	w1, #0x1
    40002b60:	910003fd 	mov	x29, sp
    40002b64:	f9000bf3 	str	x19, [sp, #16]
    40002b68:	540000e9 	b.ls	40002b84 <cm_get_context_by_index+0x2c>  // b.plast
    40002b6c:	d0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40002b70:	d0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40002b74:	91328042 	add	x2, x2, #0xca0
    40002b78:	91330c00 	add	x0, x0, #0xcc3
    40002b7c:	52800601 	mov	w1, #0x30                  	// #48
    40002b80:	97fff7e7 	bl	40000b1c <__assert>
    40002b84:	2a0103f3 	mov	w19, w1
    40002b88:	97fff862 	bl	40000d10 <_cpu_data_by_index>
    40002b8c:	f8735800 	ldr	x0, [x0, w19, uxtw #3]
    40002b90:	f9400bf3 	ldr	x19, [sp, #16]
    40002b94:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002b98:	d65f03c0 	ret

0000000040002b9c <cm_init>:
    40002b9c:	d65f03c0 	ret

0000000040002ba0 <cm_init_context_by_index>:
    40002ba0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002ba4:	910003fd 	mov	x29, sp
    40002ba8:	f9000bf3 	str	x19, [sp, #16]
    40002bac:	aa0103f3 	mov	x19, x1
    40002bb0:	52800421 	mov	w1, #0x21                  	// #33
    40002bb4:	b9400662 	ldr	w2, [x19, #4]
    40002bb8:	0a010041 	and	w1, w2, w1
    40002bbc:	97ffffe7 	bl	40002b58 <cm_get_context_by_index>
    40002bc0:	aa1303e1 	mov	x1, x19
    40002bc4:	f9400bf3 	ldr	x19, [sp, #16]
    40002bc8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002bcc:	140000a1 	b	40002e50 <cm_setup_context>

0000000040002bd0 <cm_init_my_context>:
    40002bd0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002bd4:	910003fd 	mov	x29, sp
    40002bd8:	f9000bf3 	str	x19, [sp, #16]
    40002bdc:	aa0003f3 	mov	x19, x0
    40002be0:	52800420 	mov	w0, #0x21                  	// #33
    40002be4:	b9400661 	ldr	w1, [x19, #4]
    40002be8:	0a000020 	and	w0, w1, w0
    40002bec:	97ffffce 	bl	40002b24 <cm_get_context>
    40002bf0:	aa1303e1 	mov	x1, x19
    40002bf4:	f9400bf3 	ldr	x19, [sp, #16]
    40002bf8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002bfc:	14000095 	b	40002e50 <cm_setup_context>

0000000040002c00 <cm_prepare_el3_exit>:
    40002c00:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002c04:	910003fd 	mov	x29, sp
    40002c08:	a90153f3 	stp	x19, x20, [sp, #16]
    40002c0c:	2a0003f3 	mov	w19, w0
    40002c10:	97ffffc5 	bl	40002b24 <cm_get_context>
    40002c14:	b50000e0 	cbnz	x0, 40002c30 <cm_prepare_el3_exit+0x30>
    40002c18:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002c1c:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002c20:	911cac42 	add	x2, x2, #0x72b
    40002c24:	91180c00 	add	x0, x0, #0x603
    40002c28:	52803ca1 	mov	w1, #0x1e5                 	// #485
    40002c2c:	97fff7bc 	bl	40000b1c <__assert>
    40002c30:	7100067f 	cmp	w19, #0x1
    40002c34:	54000541 	b.ne	40002cdc <cm_prepare_el3_exit+0xdc>  // b.any
    40002c38:	f9408001 	ldr	x1, [x0, #256]
    40002c3c:	aa0003f4 	mov	x20, x0
    40002c40:	92780022 	and	x2, x1, #0x100
    40002c44:	36400121 	tbz	w1, #8, 40002c68 <cm_prepare_el3_exit+0x68>
    40002c48:	f940b000 	ldr	x0, [x0, #352]
    40002c4c:	d2810601 	mov	x1, #0x830                 	// #2096
    40002c50:	f2a618a1 	movk	x1, #0x30c5, lsl #16
    40002c54:	92670000 	and	x0, x0, #0x2000000
    40002c58:	aa010000 	orr	x0, x0, x1
    40002c5c:	d51c1000 	msr	sctlr_el2, x0
    40002c60:	52800000 	mov	w0, #0x0                   	// #0
    40002c64:	1400001b 	b	40002cd0 <cm_prepare_el3_exit+0xd0>
    40002c68:	d5380400 	mrs	x0, id_aa64pfr0_el1
    40002c6c:	f2780c1f 	tst	x0, #0xf00
    40002c70:	54ffff80 	b.eq	40002c60 <cm_prepare_el3_exit+0x60>  // b.none
    40002c74:	f2760021 	ands	x1, x1, #0x400
    40002c78:	d2b00000 	mov	x0, #0x80000000            	// #2147483648
    40002c7c:	9a800021 	csel	x1, x1, x0, eq  // eq = none
    40002c80:	b2580421 	orr	x1, x1, #0x30000000000
    40002c84:	d51c1101 	msr	hcr_el2, x1
    40002c88:	d2867fe0 	mov	x0, #0x33ff                	// #13311
    40002c8c:	d51c1140 	msr	cptr_el2, x0
    40002c90:	d2800060 	mov	x0, #0x3                   	// #3
    40002c94:	d51ce100 	msr	cnthctl_el2, x0
    40002c98:	d51ce062 	msr	cntvoff_el2, x2
    40002c9c:	d5380000 	mrs	x0, midr_el1
    40002ca0:	d51c0000 	msr	vpidr_el2, x0
    40002ca4:	d53800a0 	mrs	x0, mpidr_el1
    40002ca8:	d51c00a0 	msr	vmpidr_el2, x0
    40002cac:	d51c2102 	msr	vttbr_el2, x2
    40002cb0:	d53b9c00 	mrs	x0, pmcr_el0
    40002cb4:	d34b3c00 	ubfx	x0, x0, #11, #5
    40002cb8:	d2a08041 	mov	x1, #0x4020000             	// #67239936
    40002cbc:	aa010000 	orr	x0, x0, x1
    40002cc0:	d51c1120 	msr	mdcr_el2, x0
    40002cc4:	d51c1162 	msr	hstr_el2, x2
    40002cc8:	d51ce222 	msr	cnthp_ctl_el2, x2
    40002ccc:	2a1303e0 	mov	w0, w19
    40002cd0:	94002135 	bl	4000b1a4 <spe_enable>
    40002cd4:	aa1403e0 	mov	x0, x20
    40002cd8:	940021a7 	bl	4000b374 <sve_enable>
    40002cdc:	2a1303e0 	mov	w0, w19
    40002ce0:	97ffff45 	bl	400029f4 <cm_el1_sysregs_context_restore>
    40002ce4:	2a1303e0 	mov	w0, w19
    40002ce8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002cec:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002cf0:	14000041 	b	40002df4 <cm_set_next_eret_context>

0000000040002cf4 <cm_set_context>:
    40002cf4:	7100043f 	cmp	w1, #0x1
    40002cf8:	54000129 	b.ls	40002d1c <cm_set_context+0x28>  // b.plast
    40002cfc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002d00:	d0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40002d04:	d0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40002d08:	910003fd 	mov	x29, sp
    40002d0c:	91328042 	add	x2, x2, #0xca0
    40002d10:	91330c00 	add	x0, x0, #0xcc3
    40002d14:	52800421 	mov	w1, #0x21                  	// #33
    40002d18:	97fff781 	bl	40000b1c <__assert>
    40002d1c:	d53ed042 	mrs	x2, tpidr_el3
    40002d20:	f8215840 	str	x0, [x2, w1, uxtw #3]
    40002d24:	d65f03c0 	ret

0000000040002d28 <cm_set_context_by_index>:
    40002d28:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002d2c:	7100045f 	cmp	w2, #0x1
    40002d30:	910003fd 	mov	x29, sp
    40002d34:	a90153f3 	stp	x19, x20, [sp, #16]
    40002d38:	540000e9 	b.ls	40002d54 <cm_set_context_by_index+0x2c>  // b.plast
    40002d3c:	d0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40002d40:	d0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40002d44:	91328042 	add	x2, x2, #0xca0
    40002d48:	91330c00 	add	x0, x0, #0xcc3
    40002d4c:	528007a1 	mov	w1, #0x3d                  	// #61
    40002d50:	97fff773 	bl	40000b1c <__assert>
    40002d54:	2a0203f3 	mov	w19, w2
    40002d58:	aa0103f4 	mov	x20, x1
    40002d5c:	97fff7ed 	bl	40000d10 <_cpu_data_by_index>
    40002d60:	f8335814 	str	x20, [x0, w19, uxtw #3]
    40002d64:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002d68:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002d6c:	d65f03c0 	ret

0000000040002d70 <cm_set_elr_el3>:
    40002d70:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002d74:	910003fd 	mov	x29, sp
    40002d78:	f9000bf3 	str	x19, [sp, #16]
    40002d7c:	aa0103f3 	mov	x19, x1
    40002d80:	97ffff69 	bl	40002b24 <cm_get_context>
    40002d84:	b50000e0 	cbnz	x0, 40002da0 <cm_set_elr_el3+0x30>
    40002d88:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002d8c:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002d90:	911cac42 	add	x2, x2, #0x72b
    40002d94:	91180c00 	add	x0, x0, #0x603
    40002d98:	528062a1 	mov	w1, #0x315                 	// #789
    40002d9c:	97fff760 	bl	40000b1c <__assert>
    40002da0:	f9009013 	str	x19, [x0, #288]
    40002da4:	f9400bf3 	ldr	x19, [sp, #16]
    40002da8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002dac:	d65f03c0 	ret

0000000040002db0 <cm_set_elr_spsr_el3>:
    40002db0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40002db4:	910003fd 	mov	x29, sp
    40002db8:	a90153f3 	stp	x19, x20, [sp, #16]
    40002dbc:	aa0103f4 	mov	x20, x1
    40002dc0:	2a0203f3 	mov	w19, w2
    40002dc4:	97ffff58 	bl	40002b24 <cm_get_context>
    40002dc8:	b50000e0 	cbnz	x0, 40002de4 <cm_set_elr_spsr_el3+0x34>
    40002dcc:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002dd0:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002dd4:	911cac42 	add	x2, x2, #0x72b
    40002dd8:	91180c00 	add	x0, x0, #0x603
    40002ddc:	528064e1 	mov	w1, #0x327                 	// #807
    40002de0:	97fff74f 	bl	40000b1c <__assert>
    40002de4:	a911d013 	stp	x19, x20, [x0, #280]
    40002de8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40002dec:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40002df0:	d65f03c0 	ret

0000000040002df4 <cm_set_next_eret_context>:
    40002df4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40002df8:	910003fd 	mov	x29, sp
    40002dfc:	97ffff4a 	bl	40002b24 <cm_get_context>
    40002e00:	b50000e0 	cbnz	x0, 40002e1c <cm_set_next_eret_context+0x28>
    40002e04:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002e08:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002e0c:	911cac42 	add	x2, x2, #0x72b
    40002e10:	91180c00 	add	x0, x0, #0x603
    40002e14:	52806d61 	mov	w1, #0x36b                 	// #875
    40002e18:	97fff741 	bl	40000b1c <__assert>
    40002e1c:	d5384201 	mrs	x1, spsel
    40002e20:	b40000e1 	cbz	x1, 40002e3c <cm_set_next_eret_context+0x48>
    40002e24:	f0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40002e28:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002e2c:	911aa042 	add	x2, x2, #0x6a8
    40002e30:	911afc00 	add	x0, x0, #0x6bf
    40002e34:	52800941 	mov	w1, #0x4a                  	// #74
    40002e38:	17fffff8 	b	40002e18 <cm_set_next_eret_context+0x24>
    40002e3c:	d50041bf 	msr	spsel, #0x1
    40002e40:	9100001f 	mov	sp, x0
    40002e44:	d50040bf 	msr	spsel, #0x0
    40002e48:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40002e4c:	d65f03c0 	ret

0000000040002e50 <cm_setup_context>:
    40002e50:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40002e54:	910003fd 	mov	x29, sp
    40002e58:	a90153f3 	stp	x19, x20, [sp, #16]
    40002e5c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40002e60:	b50000e0 	cbnz	x0, 40002e7c <cm_setup_context+0x2c>
    40002e64:	d0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40002e68:	911cac42 	add	x2, x2, #0x72b
    40002e6c:	528009c1 	mov	w1, #0x4e                  	// #78
    40002e70:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002e74:	91180c00 	add	x0, x0, #0x603
    40002e78:	97fff729 	bl	40000b1c <__assert>
    40002e7c:	aa0103f5 	mov	x21, x1
    40002e80:	52800421 	mov	w1, #0x21                  	// #33
    40002e84:	aa0003f4 	mov	x20, x0
    40002e88:	b94006b6 	ldr	w22, [x21, #4]
    40002e8c:	0a0102d6 	and	w22, w22, w1
    40002e90:	d2804e01 	mov	x1, #0x270                 	// #624
    40002e94:	97fffc6d 	bl	40002048 <zeromem>
    40002e98:	d53e1113 	mrs	x19, scr_el3
    40002e9c:	9281a0e0 	mov	x0, #0xfffffffffffff2f8    	// #-3336
    40002ea0:	710006df 	cmp	w22, #0x1
    40002ea4:	8a000273 	and	x19, x19, x0
    40002ea8:	54000041 	b.ne	40002eb0 <cm_setup_context+0x60>  // b.any
    40002eac:	b2400273 	orr	x19, x19, #0x1
    40002eb0:	b94012a0 	ldr	w0, [x21, #16]
    40002eb4:	37200040 	tbnz	w0, #4, 40002ebc <cm_setup_context+0x6c>
    40002eb8:	b2760273 	orr	x19, x19, #0x400
    40002ebc:	b94006a0 	ldr	w0, [x21, #4]
    40002ec0:	36100040 	tbz	w0, #2, 40002ec8 <cm_setup_context+0x78>
    40002ec4:	b2750273 	orr	x19, x19, #0x800
    40002ec8:	710006df 	cmp	w22, #0x1
    40002ecc:	54000041 	b.ne	40002ed4 <cm_setup_context+0x84>  // b.any
    40002ed0:	b2700673 	orr	x19, x19, #0x30000
    40002ed4:	d5380420 	mrs	x0, id_aa64pfr1_el1
    40002ed8:	53082c00 	ubfx	w0, w0, #8, #4
    40002edc:	7100041f 	cmp	w0, #0x1
    40002ee0:	540000c0 	b.eq	40002ef8 <cm_setup_context+0xa8>  // b.none
    40002ee4:	51000800 	sub	w0, w0, #0x2
    40002ee8:	7100041f 	cmp	w0, #0x1
    40002eec:	54000088 	b.hi	40002efc <cm_setup_context+0xac>  // b.pmore
    40002ef0:	710006df 	cmp	w22, #0x1
    40002ef4:	54000041 	b.ne	40002efc <cm_setup_context+0xac>  // b.any
    40002ef8:	b2660273 	orr	x19, x19, #0x4000000
    40002efc:	710086df 	cmp	w22, #0x21
    40002f00:	54000080 	b.eq	40002f10 <cm_setup_context+0xc0>  // b.none
    40002f04:	2a1603e0 	mov	w0, w22
    40002f08:	940002d7 	bl	40003a64 <get_scr_el3_from_routing_model>
    40002f0c:	aa000273 	orr	x19, x19, x0
    40002f10:	d53e1140 	mrs	x0, cptr_el3
    40002f14:	f9009e80 	str	x0, [x20, #312]
    40002f18:	35000076 	cbnz	w22, 40002f24 <cm_setup_context+0xd4>
    40002f1c:	aa1403e0 	mov	x0, x20
    40002f20:	9400210b 	bl	4000b34c <sve_disable>
    40002f24:	b94012a0 	ldr	w0, [x21, #16]
    40002f28:	d3441003 	ubfx	x3, x0, #4, #1
    40002f2c:	37200240 	tbnz	w0, #4, 40002f74 <cm_setup_context+0x124>
    40002f30:	d3420c01 	ubfx	x1, x0, #2, #2
    40002f34:	7100083f 	cmp	w1, #0x2
    40002f38:	540003a1 	b.ne	40002fac <cm_setup_context+0x15c>  // b.any
    40002f3c:	d5380702 	mrs	x2, id_aa64mmfr0_el1
    40002f40:	d2802001 	mov	x1, #0x100                 	// #256
    40002f44:	d378ec42 	ubfx	x2, x2, #56, #4
    40002f48:	b2780264 	orr	x4, x19, #0x100
    40002f4c:	f100045f 	cmp	x2, #0x1
    40002f50:	f2a10001 	movk	x1, #0x800, lsl #16
    40002f54:	aa010273 	orr	x19, x19, x1
    40002f58:	9a840273 	csel	x19, x19, x4, eq  // eq = none
    40002f5c:	d5380701 	mrs	x1, id_aa64mmfr0_el1
    40002f60:	d37cfc21 	lsr	x1, x1, #60
    40002f64:	f100083f 	cmp	x1, #0x2
    40002f68:	540000c1 	b.ne	40002f80 <cm_setup_context+0x130>  // b.any
    40002f6c:	b2640273 	orr	x19, x19, #0x10000000
    40002f70:	14000004 	b	40002f80 <cm_setup_context+0x130>
    40002f74:	12000c01 	and	w1, w0, #0xf
    40002f78:	7100283f 	cmp	w1, #0xa
    40002f7c:	54fffe00 	b.eq	40002f3c <cm_setup_context+0xec>  // b.none
    40002f80:	35000176 	cbnz	w22, 40002fac <cm_setup_context+0x15c>
    40002f84:	d3420c00 	ubfx	x0, x0, #2, #2
    40002f88:	7100081f 	cmp	w0, #0x2
    40002f8c:	54000101 	b.ne	40002fac <cm_setup_context+0x15c>  // b.any
    40002f90:	b26e0273 	orr	x19, x19, #0x40000
    40002f94:	340000c3 	cbz	w3, 40002fac <cm_setup_context+0x15c>
    40002f98:	f0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40002f9c:	9118a800 	add	x0, x0, #0x62a
    40002fa0:	94002aa0 	bl	4000da20 <tf_log>
    40002fa4:	9400005a 	bl	4000310c <console_flush>
    40002fa8:	97fff868 	bl	40001148 <do_panic>
    40002fac:	d5380400 	mrs	x0, id_aa64pfr0_el1
    40002fb0:	d36cfc00 	lsr	x0, x0, #44
    40002fb4:	f27f081f 	tst	x0, #0xe
    40002fb8:	540000a0 	b.eq	40002fcc <cm_setup_context+0x17c>  // b.none
    40002fbc:	d5380400 	mrs	x0, id_aa64pfr0_el1
    40002fc0:	f2780c1f 	tst	x0, #0xf00
    40002fc4:	54000040 	b.eq	40002fcc <cm_setup_context+0x17c>  // b.none
    40002fc8:	b25d0273 	orr	x19, x19, #0x800000000
    40002fcc:	b94006a0 	ldr	w0, [x21, #4]
    40002fd0:	d2810016 	mov	x22, #0x800                 	// #2048
    40002fd4:	d2810701 	mov	x1, #0x838                 	// #2104
    40002fd8:	7100007f 	cmp	w3, #0x0
    40002fdc:	f2a018a1 	movk	x1, #0xc5, lsl #16
    40002fe0:	f2a61a16 	movk	x22, #0x30d0, lsl #16
    40002fe4:	d3689c00 	lsl	x0, x0, #24
    40002fe8:	92670000 	and	x0, x0, #0x2000000
    40002fec:	aa160016 	orr	x22, x0, x22
    40002ff0:	aa010000 	orr	x0, x0, x1
    40002ff4:	9a961016 	csel	x22, x0, x22, ne  // ne = any
    40002ff8:	d5380720 	mrs	x0, id_aa64mmfr1_el1
    40002ffc:	d3608c00 	ubfx	x0, x0, #32, #4
    40003000:	f100041f 	cmp	x0, #0x1
    40003004:	540001c1 	b.ne	4000303c <cm_setup_context+0x1ec>  // b.any
    40003008:	94000da9 	bl	400066ac <plat_arm_set_twedel_scr_el3>
    4000300c:	3100041f 	cmn	w0, #0x1
    40003010:	54000160 	b.eq	4000303c <cm_setup_context+0x1ec>  // b.none
    40003014:	2a0003e1 	mov	w1, w0
    40003018:	f27c6c1f 	tst	x0, #0xfffffff0
    4000301c:	540000a0 	b.eq	40003030 <cm_setup_context+0x1e0>  // b.none
    40003020:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003024:	528027c1 	mov	w1, #0x13e                 	// #318
    40003028:	91193442 	add	x2, x2, #0x64d
    4000302c:	17ffff91 	b	40002e70 <cm_setup_context+0x20>
    40003030:	925eee73 	and	x19, x19, #0xfffffffc3fffffff
    40003034:	aa017a73 	orr	x19, x19, x1, lsl #30
    40003038:	b2630273 	orr	x19, x19, #0x20000000
    4000303c:	f900b296 	str	x22, [x20, #352]
    40003040:	d5381020 	mrs	x0, actlr_el1
    40003044:	f94006a1 	ldr	x1, [x21, #8]
    40003048:	f9009281 	str	x1, [x20, #288]
    4000304c:	b94012a1 	ldr	w1, [x21, #16]
    40003050:	d2800802 	mov	x2, #0x40                  	// #64
    40003054:	f9008293 	str	x19, [x20, #256]
    40003058:	f9008e81 	str	x1, [x20, #280]
    4000305c:	910062a1 	add	x1, x21, #0x18
    40003060:	f900da80 	str	x0, [x20, #432]
    40003064:	aa1403e0 	mov	x0, x20
    40003068:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000306c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40003070:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40003074:	1400084c 	b	400051a4 <memcpy>

0000000040003078 <cm_write_scr_el3_bit>:
    40003078:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000307c:	910003fd 	mov	x29, sp
    40003080:	a90153f3 	stp	x19, x20, [sp, #16]
    40003084:	2a0103f4 	mov	w20, w1
    40003088:	2a0203f3 	mov	w19, w2
    4000308c:	97fffea6 	bl	40002b24 <cm_get_context>
    40003090:	b50000e0 	cbnz	x0, 400030ac <cm_write_scr_el3_bit+0x34>
    40003094:	b0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40003098:	911cac42 	add	x2, x2, #0x72b
    4000309c:	528067a1 	mov	w1, #0x33d                 	// #829
    400030a0:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400030a4:	91180c00 	add	x0, x0, #0x603
    400030a8:	97fff69d 	bl	40000b1c <__assert>
    400030ac:	d285f1e1 	mov	x1, #0x2f8f                	// #12175
    400030b0:	f2c04801 	movk	x1, #0x240, lsl #32
    400030b4:	9ad42421 	lsr	x1, x1, x20
    400030b8:	370000a1 	tbnz	w1, #0, 400030cc <cm_write_scr_el3_bit+0x54>
    400030bc:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400030c0:	52806801 	mov	w1, #0x340                 	// #832
    400030c4:	9119b842 	add	x2, x2, #0x66e
    400030c8:	17fffff6 	b	400030a0 <cm_write_scr_el3_bit+0x28>
    400030cc:	7100067f 	cmp	w19, #0x1
    400030d0:	540000a9 	b.ls	400030e4 <cm_write_scr_el3_bit+0x6c>  // b.plast
    400030d4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400030d8:	52806861 	mov	w1, #0x343                 	// #835
    400030dc:	911a7042 	add	x2, x2, #0x69c
    400030e0:	17fffff0 	b	400030a0 <cm_write_scr_el3_bit+0x28>
    400030e4:	f9408001 	ldr	x1, [x0, #256]
    400030e8:	d2800022 	mov	x2, #0x1                   	// #1
    400030ec:	9ad42042 	lsl	x2, x2, x20
    400030f0:	8a220022 	bic	x2, x1, x2
    400030f4:	9ad42273 	lsl	x19, x19, x20
    400030f8:	aa020273 	orr	x19, x19, x2
    400030fc:	f9008013 	str	x19, [x0, #256]
    40003100:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003104:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003108:	d65f03c0 	ret

000000004000310c <console_flush>:
    4000310c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003110:	d00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40003114:	910003fd 	mov	x29, sp
    40003118:	a90153f3 	stp	x19, x20, [sp, #16]
    4000311c:	f0000094 	adrp	x20, 40016000 <__RODATA_END__>
    40003120:	911f0294 	add	x20, x20, #0x7c0
    40003124:	f9426c13 	ldr	x19, [x0, #1240]
    40003128:	b5000093 	cbnz	x19, 40003138 <console_flush+0x2c>
    4000312c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003130:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003134:	d65f03c0 	ret
    40003138:	f9400660 	ldr	x0, [x19, #8]
    4000313c:	39400281 	ldrb	w1, [x20]
    40003140:	ea00003f 	tst	x1, x0
    40003144:	540000a0 	b.eq	40003158 <console_flush+0x4c>  // b.none
    40003148:	f9401261 	ldr	x1, [x19, #32]
    4000314c:	b4000061 	cbz	x1, 40003158 <console_flush+0x4c>
    40003150:	aa1303e0 	mov	x0, x19
    40003154:	d63f0020 	blr	x1
    40003158:	f9400273 	ldr	x19, [x19]
    4000315c:	17fffff3 	b	40003128 <console_flush+0x1c>

0000000040003160 <console_is_registered>:
    40003160:	b5000120 	cbnz	x0, 40003184 <console_is_registered+0x24>
    40003164:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003168:	b0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000316c:	b0000080 	adrp	x0, 40014000 <__func__.4054+0x988>
    40003170:	910003fd 	mov	x29, sp
    40003174:	913b8442 	add	x2, x2, #0xee1
    40003178:	913b0400 	add	x0, x0, #0xec1
    4000317c:	52800681 	mov	w1, #0x34                  	// #52
    40003180:	97fff667 	bl	40000b1c <__assert>
    40003184:	d00000c1 	adrp	x1, 4001d000 <cpu_state+0x668>
    40003188:	f9426c21 	ldr	x1, [x1, #1240]
    4000318c:	b5000061 	cbnz	x1, 40003198 <console_is_registered+0x38>
    40003190:	52800000 	mov	w0, #0x0                   	// #0
    40003194:	d65f03c0 	ret
    40003198:	eb00003f 	cmp	x1, x0
    4000319c:	54000060 	b.eq	400031a8 <console_is_registered+0x48>  // b.none
    400031a0:	f9400021 	ldr	x1, [x1]
    400031a4:	17fffffa 	b	4000318c <console_is_registered+0x2c>
    400031a8:	52800020 	mov	w0, #0x1                   	// #1
    400031ac:	d65f03c0 	ret

00000000400031b0 <console_putc>:
    400031b0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400031b4:	910003fd 	mov	x29, sp
    400031b8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400031bc:	2a0003f5 	mov	w21, w0
    400031c0:	d00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    400031c4:	a90153f3 	stp	x19, x20, [sp, #16]
    400031c8:	f0000096 	adrp	x22, 40016000 <__RODATA_END__>
    400031cc:	911f02d6 	add	x22, x22, #0x7c0
    400031d0:	f9426c13 	ldr	x19, [x0, #1240]
    400031d4:	12800ff4 	mov	w20, #0xffffff80            	// #-128
    400031d8:	b50000d3 	cbnz	x19, 400031f0 <console_putc+0x40>
    400031dc:	2a1403e0 	mov	w0, w20
    400031e0:	a94153f3 	ldp	x19, x20, [sp, #16]
    400031e4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400031e8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400031ec:	d65f03c0 	ret
    400031f0:	f9400660 	ldr	x0, [x19, #8]
    400031f4:	394002c1 	ldrb	w1, [x22]
    400031f8:	ea00003f 	tst	x1, x0
    400031fc:	54000180 	b.eq	4000322c <console_putc+0x7c>  // b.none
    40003200:	f9400a62 	ldr	x2, [x19, #16]
    40003204:	b4000142 	cbz	x2, 4000322c <console_putc+0x7c>
    40003208:	71002abf 	cmp	w21, #0xa
    4000320c:	54000140 	b.eq	40003234 <console_putc+0x84>  // b.none
    40003210:	f9400a62 	ldr	x2, [x19, #16]
    40003214:	aa1303e1 	mov	x1, x19
    40003218:	2a1503e0 	mov	w0, w21
    4000321c:	d63f0040 	blr	x2
    40003220:	3102029f 	cmn	w20, #0x80
    40003224:	7a401280 	ccmp	w20, w0, #0x0, ne  // ne = any
    40003228:	1a80d294 	csel	w20, w20, w0, le
    4000322c:	f9400273 	ldr	x19, [x19]
    40003230:	17ffffea 	b	400031d8 <console_putc+0x28>
    40003234:	3647fee0 	tbz	w0, #8, 40003210 <console_putc+0x60>
    40003238:	aa1303e1 	mov	x1, x19
    4000323c:	528001a0 	mov	w0, #0xd                   	// #13
    40003240:	d63f0040 	blr	x2
    40003244:	36fffe60 	tbz	w0, #31, 40003210 <console_putc+0x60>
    40003248:	17fffff6 	b	40003220 <console_putc+0x70>

000000004000324c <console_register>:
    4000324c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003250:	910003fd 	mov	x29, sp
    40003254:	f9000bf3 	str	x19, [sp, #16]
    40003258:	aa0003f3 	mov	x19, x0
    4000325c:	f0000080 	adrp	x0, 40016000 <__RODATA_END__>
    40003260:	91200000 	add	x0, x0, #0x800
    40003264:	eb00027f 	cmp	x19, x0
    40003268:	54000163 	b.cc	40003294 <console_register+0x48>  // b.lo, b.ul, b.last
    4000326c:	b00000a0 	adrp	x0, 40018000 <__STACKS_START__+0x1800>
    40003270:	91200000 	add	x0, x0, #0x800
    40003274:	eb00027f 	cmp	x19, x0
    40003278:	540000e2 	b.cs	40003294 <console_register+0x48>  // b.hs, b.nlast
    4000327c:	b0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40003280:	b0000080 	adrp	x0, 40014000 <__func__.4054+0x988>
    40003284:	913bc442 	add	x2, x2, #0xef1
    40003288:	913b0400 	add	x0, x0, #0xec1
    4000328c:	52800281 	mov	w1, #0x14                  	// #20
    40003290:	97fff623 	bl	40000b1c <__assert>
    40003294:	aa1303e0 	mov	x0, x19
    40003298:	97ffffb2 	bl	40003160 <console_is_registered>
    4000329c:	7100041f 	cmp	w0, #0x1
    400032a0:	540000a0 	b.eq	400032b4 <console_register+0x68>  // b.none
    400032a4:	d00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    400032a8:	f9426c01 	ldr	x1, [x0, #1240]
    400032ac:	f9000261 	str	x1, [x19]
    400032b0:	f9026c13 	str	x19, [x0, #1240]
    400032b4:	52800020 	mov	w0, #0x1                   	// #1
    400032b8:	f9400bf3 	ldr	x19, [sp, #16]
    400032bc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400032c0:	d65f03c0 	ret

00000000400032c4 <console_set_scope>:
    400032c4:	b5000120 	cbnz	x0, 400032e8 <console_set_scope+0x24>
    400032c8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400032cc:	b0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    400032d0:	b0000080 	adrp	x0, 40014000 <__func__.4054+0x988>
    400032d4:	910003fd 	mov	x29, sp
    400032d8:	913c9442 	add	x2, x2, #0xf25
    400032dc:	913b0400 	add	x0, x0, #0xec1
    400032e0:	52800881 	mov	w1, #0x44                  	// #68
    400032e4:	97fff60e 	bl	40000b1c <__assert>
    400032e8:	f9400402 	ldr	x2, [x0, #8]
    400032ec:	2a0103e1 	mov	w1, w1
    400032f0:	92785c42 	and	x2, x2, #0xffffff00
    400032f4:	aa010041 	orr	x1, x2, x1
    400032f8:	f9000401 	str	x1, [x0, #8]
    400032fc:	d65f03c0 	ret

0000000040003300 <console_switch_state>:
    40003300:	f0000081 	adrp	x1, 40016000 <__RODATA_END__>
    40003304:	391f0020 	strb	w0, [x1, #1984]
    40003308:	d65f03c0 	ret

000000004000330c <ehf_activate_priority>:
    4000330c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40003310:	910003fd 	mov	x29, sp
    40003314:	a90153f3 	stp	x19, x20, [sp, #16]
    40003318:	2a0003f3 	mov	w19, w0
    4000331c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40003320:	d53ed055 	mrs	x21, tpidr_el3
    40003324:	94000e2f 	bl	40006be0 <plat_ic_get_running_priority>
    40003328:	6b13001f 	cmp	w0, w19
    4000332c:	54000108 	b.hi	4000334c <ehf_activate_priority+0x40>  // b.pmore
    40003330:	2a0003e1 	mov	w1, w0
    40003334:	2a1303e2 	mov	w2, w19
    40003338:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000333c:	913b6000 	add	x0, x0, #0xed8
    40003340:	940029b8 	bl	4000da20 <tf_log>
    40003344:	97ffff72 	bl	4000310c <console_flush>
    40003348:	97fff780 	bl	40001148 <do_panic>
    4000334c:	b9406ab6 	ldr	w22, [x21, #104]
    40003350:	2a1303e0 	mov	w0, w19
    40003354:	710002df 	cmp	w22, #0x0
    40003358:	5ac002d4 	rbit	w20, w22
    4000335c:	5ac01294 	clz	w20, w20
    40003360:	5a9f1294 	csinv	w20, w20, wzr, ne  // ne = any
    40003364:	94000fac 	bl	40007214 <pri_to_idx>
    40003368:	6b00029f 	cmp	w20, w0
    4000336c:	3a419a84 	ccmn	w20, #0x1, #0x4, ls  // ls = plast
    40003370:	54000160 	b.eq	4000339c <ehf_activate_priority+0x90>  // b.none
    40003374:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40003378:	528000e2 	mov	w2, #0x7                   	// #7
    4000337c:	2a1303e1 	mov	w1, w19
    40003380:	b940cc00 	ldr	w0, [x0, #204]
    40003384:	4b000042 	sub	w2, w2, w0
    40003388:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000338c:	913c3c00 	add	x0, x0, #0xf0f
    40003390:	1ac22282 	lsl	w2, w20, w2
    40003394:	12001842 	and	w2, w2, #0x7f
    40003398:	17ffffea 	b	40003340 <ehf_activate_priority+0x34>
    4000339c:	52800021 	mov	w1, #0x1                   	// #1
    400033a0:	1ac02020 	lsl	w0, w1, w0
    400033a4:	2a160000 	orr	w0, w0, w22
    400033a8:	b9006aa0 	str	w0, [x21, #104]
    400033ac:	2a1303e0 	mov	w0, w19
    400033b0:	94000e49 	bl	40006cd4 <plat_ic_set_priority_mask>
    400033b4:	2a0003e2 	mov	w2, w0
    400033b8:	6b00027f 	cmp	w19, w0
    400033bc:	540000a3 	b.cc	400033d0 <ehf_activate_priority+0xc4>  // b.lo, b.ul, b.last
    400033c0:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    400033c4:	2a1303e1 	mov	w1, w19
    400033c8:	913d1400 	add	x0, x0, #0xf45
    400033cc:	17ffffdd 	b	40003340 <ehf_activate_priority+0x34>
    400033d0:	3100069f 	cmn	w20, #0x1
    400033d4:	54000041 	b.ne	400033dc <ehf_activate_priority+0xd0>  // b.any
    400033d8:	3901b2a0 	strb	w0, [x21, #108]
    400033dc:	a94153f3 	ldp	x19, x20, [sp, #16]
    400033e0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400033e4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400033e8:	d65f03c0 	ret

00000000400033ec <ehf_deactivate_priority>:
    400033ec:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400033f0:	910003fd 	mov	x29, sp
    400033f4:	a90153f3 	stp	x19, x20, [sp, #16]
    400033f8:	2a0003f3 	mov	w19, w0
    400033fc:	a9025bf5 	stp	x21, x22, [sp, #32]
    40003400:	d53ed056 	mrs	x22, tpidr_el3
    40003404:	94000df7 	bl	40006be0 <plat_ic_get_running_priority>
    40003408:	6b13001f 	cmp	w0, w19
    4000340c:	54000108 	b.hi	4000342c <ehf_deactivate_priority+0x40>  // b.pmore
    40003410:	2a0003e1 	mov	w1, w0
    40003414:	2a1303e2 	mov	w2, w19
    40003418:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000341c:	913b6000 	add	x0, x0, #0xed8
    40003420:	94002980 	bl	4000da20 <tf_log>
    40003424:	97ffff3a 	bl	4000310c <console_flush>
    40003428:	97fff748 	bl	40001148 <do_panic>
    4000342c:	b9406ad5 	ldr	w21, [x22, #104]
    40003430:	2a1303e0 	mov	w0, w19
    40003434:	710002bf 	cmp	w21, #0x0
    40003438:	5ac002b4 	rbit	w20, w21
    4000343c:	5ac01294 	clz	w20, w20
    40003440:	5a9f1294 	csinv	w20, w20, wzr, ne  // ne = any
    40003444:	94000f74 	bl	40007214 <pri_to_idx>
    40003448:	6b00029f 	cmp	w20, w0
    4000344c:	3a410a84 	ccmn	w20, #0x1, #0x4, eq  // eq = none
    40003450:	54000161 	b.ne	4000347c <ehf_deactivate_priority+0x90>  // b.any
    40003454:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40003458:	528000e2 	mov	w2, #0x7                   	// #7
    4000345c:	2a1303e1 	mov	w1, w19
    40003460:	b940cc00 	ldr	w0, [x0, #204]
    40003464:	4b000042 	sub	w2, w2, w0
    40003468:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000346c:	913e0400 	add	x0, x0, #0xf81
    40003470:	1ac22282 	lsl	w2, w20, w2
    40003474:	12001842 	and	w2, w2, #0x7f
    40003478:	17ffffea 	b	40003420 <ehf_deactivate_priority+0x34>
    4000347c:	510006a0 	sub	w0, w21, #0x1
    40003480:	0a150000 	and	w0, w0, w21
    40003484:	b9006ac0 	str	w0, [x22, #104]
    40003488:	34000140 	cbz	w0, 400034b0 <ehf_deactivate_priority+0xc4>
    4000348c:	2a1303e0 	mov	w0, w19
    40003490:	94000e11 	bl	40006cd4 <plat_ic_set_priority_mask>
    40003494:	2a0003e2 	mov	w2, w0
    40003498:	6b13001f 	cmp	w0, w19
    4000349c:	540000e9 	b.ls	400034b8 <ehf_deactivate_priority+0xcc>  // b.plast
    400034a0:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    400034a4:	2a1303e1 	mov	w1, w19
    400034a8:	913ee400 	add	x0, x0, #0xfb9
    400034ac:	17ffffdd 	b	40003420 <ehf_deactivate_priority+0x34>
    400034b0:	3941b2c0 	ldrb	w0, [x22, #108]
    400034b4:	17fffff7 	b	40003490 <ehf_deactivate_priority+0xa4>
    400034b8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400034bc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400034c0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400034c4:	d65f03c0 	ret

00000000400034c8 <ehf_el3_interrupt_handler>:
    400034c8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    400034cc:	3100041f 	cmn	w0, #0x1
    400034d0:	910003fd 	mov	x29, sp
    400034d4:	a90153f3 	stp	x19, x20, [sp, #16]
    400034d8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400034dc:	f9001bf7 	str	x23, [sp, #48]
    400034e0:	540000e0 	b.eq	400034fc <ehf_el3_interrupt_handler+0x34>  // b.none
    400034e4:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    400034e8:	91387442 	add	x2, x2, #0xe1d
    400034ec:	528032c1 	mov	w1, #0x196                 	// #406
    400034f0:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    400034f4:	91380000 	add	x0, x0, #0xe00
    400034f8:	97fff589 	bl	40000b1c <__assert>
    400034fc:	2a0103f4 	mov	w20, w1
    40003500:	aa0203f5 	mov	x21, x2
    40003504:	aa0303f6 	mov	x22, x3
    40003508:	94000d98 	bl	40006b68 <plat_ic_acknowledge_interrupt>
    4000350c:	2a0003f3 	mov	w19, w0
    40003510:	94000d9c 	bl	40006b80 <plat_ic_get_interrupt_id>
    40003514:	3100041f 	cmn	w0, #0x1
    40003518:	54000580 	b.eq	400035c8 <ehf_el3_interrupt_handler+0x100>  // b.none
    4000351c:	94000db1 	bl	40006be0 <plat_ic_get_running_priority>
    40003520:	2a0003f7 	mov	w23, w0
    40003524:	363800b7 	tbz	w23, #7, 40003538 <ehf_el3_interrupt_handler+0x70>
    40003528:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    4000352c:	52803501 	mov	w1, #0x1a8                 	// #424
    40003530:	9138dc42 	add	x2, x2, #0xe37
    40003534:	17ffffef 	b	400034f0 <ehf_el3_interrupt_handler+0x28>
    40003538:	94000f37 	bl	40007214 <pri_to_idx>
    4000353c:	b0000061 	adrp	x1, 40010000 <__TEXT_END__>
    40003540:	91030022 	add	x2, x1, #0xc0
    40003544:	528000e4 	mov	w4, #0x7                   	// #7
    40003548:	b9400c42 	ldr	w2, [x2, #12]
    4000354c:	4b020084 	sub	w4, w4, w2
    40003550:	1ac42004 	lsl	w4, w0, w4
    40003554:	12001884 	and	w4, w4, #0x7f
    40003558:	6b17009f 	cmp	w4, w23
    4000355c:	540000a0 	b.eq	40003570 <ehf_el3_interrupt_handler+0xa8>  // b.none
    40003560:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40003564:	52803621 	mov	w1, #0x1b1                 	// #433
    40003568:	91392842 	add	x2, x2, #0xe4a
    4000356c:	17ffffe1 	b	400034f0 <ehf_el3_interrupt_handler+0x28>
    40003570:	f9406021 	ldr	x1, [x1, #192]
    40003574:	f8605824 	ldr	x4, [x1, w0, uxtw #3]
    40003578:	36000064 	tbz	w4, #0, 40003584 <ehf_el3_interrupt_handler+0xbc>
    4000357c:	f27ff884 	ands	x4, x4, #0xfffffffffffffffe
    40003580:	540000e1 	b.ne	4000359c <ehf_el3_interrupt_handler+0xd4>  // b.any
    40003584:	2a1703e1 	mov	w1, w23
    40003588:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000358c:	91398400 	add	x0, x0, #0xe61
    40003590:	94002924 	bl	4000da20 <tf_log>
    40003594:	97fffede 	bl	4000310c <console_flush>
    40003598:	97fff6ec 	bl	40001148 <do_panic>
    4000359c:	aa1603e3 	mov	x3, x22
    400035a0:	aa1503e2 	mov	x2, x21
    400035a4:	2a1403e1 	mov	w1, w20
    400035a8:	2a1303e0 	mov	w0, w19
    400035ac:	d63f0080 	blr	x4
    400035b0:	93407c00 	sxtw	x0, w0
    400035b4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400035b8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400035bc:	f9401bf7 	ldr	x23, [sp, #48]
    400035c0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    400035c4:	d65f03c0 	ret
    400035c8:	d2800000 	mov	x0, #0x0                   	// #0
    400035cc:	17fffffa 	b	400035b4 <ehf_el3_interrupt_handler+0xec>

00000000400035d0 <ehf_entering_normal_world>:
    400035d0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400035d4:	910003fd 	mov	x29, sp
    400035d8:	f9000bf3 	str	x19, [sp, #16]
    400035dc:	d53ed053 	mrs	x19, tpidr_el3
    400035e0:	94000d80 	bl	40006be0 <plat_ic_get_running_priority>
    400035e4:	36380240 	tbz	w0, #7, 4000362c <ehf_entering_normal_world+0x5c>
    400035e8:	b9406a60 	ldr	w0, [x19, #104]
    400035ec:	35000200 	cbnz	w0, 4000362c <ehf_entering_normal_world+0x5c>
    400035f0:	3941b660 	ldrb	w0, [x19, #109]
    400035f4:	340001c0 	cbz	w0, 4000362c <ehf_entering_normal_world+0x5c>
    400035f8:	94000db7 	bl	40006cd4 <plat_ic_set_priority_mask>
    400035fc:	2a0003e1 	mov	w1, w0
    40003600:	7102001f 	cmp	w0, #0x80
    40003604:	54000120 	b.eq	40003628 <ehf_entering_normal_world+0x58>  // b.none
    40003608:	3941b660 	ldrb	w0, [x19, #109]
    4000360c:	6b01001f 	cmp	w0, w1
    40003610:	540000c0 	b.eq	40003628 <ehf_entering_normal_world+0x58>  // b.none
    40003614:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40003618:	9136d000 	add	x0, x0, #0xdb4
    4000361c:	94002901 	bl	4000da20 <tf_log>
    40003620:	97fffebb 	bl	4000310c <console_flush>
    40003624:	97fff6c9 	bl	40001148 <do_panic>
    40003628:	3901b67f 	strb	wzr, [x19, #109]
    4000362c:	d2800000 	mov	x0, #0x0                   	// #0
    40003630:	f9400bf3 	ldr	x19, [sp, #16]
    40003634:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003638:	d65f03c0 	ret

000000004000363c <ehf_exited_normal_world>:
    4000363c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003640:	910003fd 	mov	x29, sp
    40003644:	f9000bf3 	str	x19, [sp, #16]
    40003648:	d53ed053 	mrs	x19, tpidr_el3
    4000364c:	94000d65 	bl	40006be0 <plat_ic_get_running_priority>
    40003650:	363802a0 	tbz	w0, #7, 400036a4 <ehf_exited_normal_world+0x68>
    40003654:	b9406a60 	ldr	w0, [x19, #104]
    40003658:	35000260 	cbnz	w0, 400036a4 <ehf_exited_normal_world+0x68>
    4000365c:	3941b660 	ldrb	w0, [x19, #109]
    40003660:	340000e0 	cbz	w0, 4000367c <ehf_exited_normal_world+0x40>
    40003664:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40003668:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000366c:	913a3842 	add	x2, x2, #0xe8e
    40003670:	91380000 	add	x0, x0, #0xe00
    40003674:	52801ea1 	mov	w1, #0xf5                  	// #245
    40003678:	97fff529 	bl	40000b1c <__assert>
    4000367c:	52801000 	mov	w0, #0x80                  	// #128
    40003680:	94000d95 	bl	40006cd4 <plat_ic_set_priority_mask>
    40003684:	3901b660 	strb	w0, [x19, #109]
    40003688:	373800e0 	tbnz	w0, #7, 400036a4 <ehf_exited_normal_world+0x68>
    4000368c:	12001c01 	and	w1, w0, #0xff
    40003690:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40003694:	913aa400 	add	x0, x0, #0xea9
    40003698:	940028e2 	bl	4000da20 <tf_log>
    4000369c:	97fffe9c 	bl	4000310c <console_flush>
    400036a0:	97fff6aa 	bl	40001148 <do_panic>
    400036a4:	d2800000 	mov	x0, #0x0                   	// #0
    400036a8:	f9400bf3 	ldr	x19, [sp, #16]
    400036ac:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400036b0:	d65f03c0 	ret

00000000400036b4 <ehf_init>:
    400036b4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400036b8:	52800020 	mov	w0, #0x1                   	// #1
    400036bc:	910003fd 	mov	x29, sp
    400036c0:	94000d49 	bl	40006be4 <plat_ic_has_interrupt_type>
    400036c4:	350000e0 	cbnz	w0, 400036e0 <ehf_init+0x2c>
    400036c8:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    400036cc:	913fe042 	add	x2, x2, #0xff8
    400036d0:	528039a1 	mov	w1, #0x1cd                 	// #461
    400036d4:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    400036d8:	91380000 	add	x0, x0, #0xe00
    400036dc:	97fff510 	bl	40000b1c <__assert>
    400036e0:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    400036e4:	91030001 	add	x1, x0, #0xc0
    400036e8:	b9400821 	ldr	w1, [x1, #8]
    400036ec:	7100803f 	cmp	w1, #0x20
    400036f0:	540000a9 	b.ls	40003704 <ehf_init+0x50>  // b.plast
    400036f4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400036f8:	52803a61 	mov	w1, #0x1d3                 	// #467
    400036fc:	91009c42 	add	x2, x2, #0x27
    40003700:	17fffff5 	b	400036d4 <ehf_init+0x20>
    40003704:	f9406000 	ldr	x0, [x0, #192]
    40003708:	b50000a0 	cbnz	x0, 4000371c <ehf_init+0x68>
    4000370c:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003710:	52803aa1 	mov	w1, #0x1d5                 	// #469
    40003714:	91019842 	add	x2, x2, #0x66
    40003718:	17ffffef 	b	400036d4 <ehf_init+0x20>
    4000371c:	90000001 	adrp	x1, 40003000 <cm_setup_context+0x1b0>
    40003720:	52800062 	mov	w2, #0x3                   	// #3
    40003724:	91132021 	add	x1, x1, #0x4c8
    40003728:	52800020 	mov	w0, #0x1                   	// #1
    4000372c:	9400173b 	bl	40009418 <register_interrupt_type_handler>
    40003730:	340000a0 	cbz	w0, 40003744 <ehf_init+0x90>
    40003734:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003738:	52803ca1 	mov	w1, #0x1e5                 	// #485
    4000373c:	91023042 	add	x2, x2, #0x8c
    40003740:	17ffffe5 	b	400036d4 <ehf_init+0x20>
    40003744:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003748:	d65f03c0 	ret

000000004000374c <ehf_register_priority_handler>:
    4000374c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003750:	910003fd 	mov	x29, sp
    40003754:	a90153f3 	stp	x19, x20, [sp, #16]
    40003758:	b50000e1 	cbnz	x1, 40003774 <ehf_register_priority_handler+0x28>
    4000375c:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003760:	9127b042 	add	x2, x2, #0x9ec
    40003764:	52803e61 	mov	w1, #0x1f3                 	// #499
    40003768:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    4000376c:	91380000 	add	x0, x0, #0xe00
    40003770:	97fff4eb 	bl	40000b1c <__assert>
    40003774:	aa0103f3 	mov	x19, x1
    40003778:	f240043f 	tst	x1, #0x3
    4000377c:	540000a0 	b.eq	40003790 <ehf_register_priority_handler+0x44>  // b.none
    40003780:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003784:	52803ec1 	mov	w1, #0x1f6                 	// #502
    40003788:	91025442 	add	x2, x2, #0x95
    4000378c:	17fffff7 	b	40003768 <ehf_register_priority_handler+0x1c>
    40003790:	2a0003f4 	mov	w20, w0
    40003794:	94000ea0 	bl	40007214 <pri_to_idx>
    40003798:	b0000063 	adrp	x3, 40010000 <__TEXT_END__>
    4000379c:	91030061 	add	x1, x3, #0xc0
    400037a0:	b9400822 	ldr	w2, [x1, #8]
    400037a4:	6b00005f 	cmp	w2, w0
    400037a8:	540000a8 	b.hi	400037bc <ehf_register_priority_handler+0x70>  // b.pmore
    400037ac:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    400037b0:	52803f41 	mov	w1, #0x1fa                 	// #506
    400037b4:	91377042 	add	x2, x2, #0xddc
    400037b8:	17ffffec 	b	40003768 <ehf_register_priority_handler+0x1c>
    400037bc:	b9400c21 	ldr	w1, [x1, #12]
    400037c0:	528000e2 	mov	w2, #0x7                   	// #7
    400037c4:	4b010042 	sub	w2, w2, w1
    400037c8:	1ac22002 	lsl	w2, w0, w2
    400037cc:	12001841 	and	w1, w2, #0x7f
    400037d0:	6b14003f 	cmp	w1, w20
    400037d4:	540000a0 	b.eq	400037e8 <ehf_register_priority_handler+0x9c>  // b.none
    400037d8:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400037dc:	52803f61 	mov	w1, #0x1fb                 	// #507
    400037e0:	9102e042 	add	x2, x2, #0xb8
    400037e4:	17ffffe1 	b	40003768 <ehf_register_priority_handler+0x1c>
    400037e8:	f9406062 	ldr	x2, [x3, #192]
    400037ec:	d37d7c00 	ubfiz	x0, x0, #3, #32
    400037f0:	f8606843 	ldr	x3, [x2, x0]
    400037f4:	f100047f 	cmp	x3, #0x1
    400037f8:	540000c0 	b.eq	40003810 <ehf_register_priority_handler+0xc4>  // b.none
    400037fc:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003800:	91033c00 	add	x0, x0, #0xcf
    40003804:	94002887 	bl	4000da20 <tf_log>
    40003808:	97fffe41 	bl	4000310c <console_flush>
    4000380c:	97fff64f 	bl	40001148 <do_panic>
    40003810:	b2400273 	orr	x19, x19, #0x1
    40003814:	f8206853 	str	x19, [x2, x0]
    40003818:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000381c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003820:	d65f03c0 	ret

0000000040003824 <enable_mmu_el3>:
    40003824:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003828:	f0000081 	adrp	x1, 40016000 <__RODATA_END__>
    4000382c:	52800065 	mov	w5, #0x3                   	// #3
    40003830:	910003fd 	mov	x29, sp
    40003834:	f9000bf3 	str	x19, [sp, #16]
    40003838:	2a0003f3 	mov	w19, w0
    4000383c:	9115e020 	add	x0, x1, #0x578
    40003840:	f942bc23 	ldr	x3, [x1, #1400]
    40003844:	2a1303e1 	mov	w1, w19
    40003848:	f9400404 	ldr	x4, [x0, #8]
    4000384c:	f9402002 	ldr	x2, [x0, #64]
    40003850:	d00000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40003854:	91138000 	add	x0, x0, #0x4e0
    40003858:	94001dd2 	bl	4000afa0 <setup_mmu_cfg>
    4000385c:	2a1303e0 	mov	w0, w19
    40003860:	f9400bf3 	ldr	x19, [sp, #16]
    40003864:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003868:	17fff7a1 	b	400016ec <enable_mmu_direct_el3>

000000004000386c <find_event_map>:
    4000386c:	2a0003e1 	mov	w1, w0
    40003870:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40003874:	91034002 	add	x2, x0, #0xd0
    40003878:	52800003 	mov	w3, #0x0                   	// #0
    4000387c:	f9406800 	ldr	x0, [x0, #208]
    40003880:	f9400444 	ldr	x4, [x2, #8]
    40003884:	eb23409f 	cmp	x4, w3, uxtw
    40003888:	540000e9 	b.ls	400038a4 <find_event_map+0x38>  // b.plast
    4000388c:	b9400005 	ldr	w5, [x0]
    40003890:	6b05003f 	cmp	w1, w5
    40003894:	540001e0 	b.eq	400038d0 <find_event_map+0x64>  // b.none
    40003898:	11000463 	add	w3, w3, #0x1
    4000389c:	91005000 	add	x0, x0, #0x14
    400038a0:	17fffff9 	b	40003884 <find_event_map+0x18>
    400038a4:	a9410c40 	ldp	x0, x3, [x2, #16]
    400038a8:	52800002 	mov	w2, #0x0                   	// #0
    400038ac:	eb22407f 	cmp	x3, w2, uxtw
    400038b0:	540000e9 	b.ls	400038cc <find_event_map+0x60>  // b.plast
    400038b4:	b9400004 	ldr	w4, [x0]
    400038b8:	6b04003f 	cmp	w1, w4
    400038bc:	540000a0 	b.eq	400038d0 <find_event_map+0x64>  // b.none
    400038c0:	11000442 	add	w2, w2, #0x1
    400038c4:	91005000 	add	x0, x0, #0x14
    400038c8:	17fffff9 	b	400038ac <find_event_map+0x40>
    400038cc:	d2800000 	mov	x0, #0x0                   	// #0
    400038d0:	d65f03c0 	ret

00000000400038d4 <find_event_map_by_intr>:
    400038d4:	72001c3f 	tst	w1, #0xff
    400038d8:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    400038dc:	2a0003e3 	mov	w3, w0
    400038e0:	91038041 	add	x1, x2, #0xe0
    400038e4:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    400038e8:	91034000 	add	x0, x0, #0xd0
    400038ec:	9a801021 	csel	x1, x1, x0, ne  // ne = any
    400038f0:	a9400820 	ldp	x0, x2, [x1]
    400038f4:	52800001 	mov	w1, #0x0                   	// #0
    400038f8:	eb21405f 	cmp	x2, w1, uxtw
    400038fc:	54000068 	b.hi	40003908 <find_event_map_by_intr+0x34>  // b.pmore
    40003900:	d2800000 	mov	x0, #0x0                   	// #0
    40003904:	d65f03c0 	ret
    40003908:	b9400404 	ldr	w4, [x0, #4]
    4000390c:	6b03009f 	cmp	w4, w3
    40003910:	54ffffa0 	b.eq	40003904 <find_event_map_by_intr+0x30>  // b.none
    40003914:	11000421 	add	w1, w1, #0x1
    40003918:	91005000 	add	x0, x0, #0x14
    4000391c:	17fffff7 	b	400038f8 <find_event_map_by_intr+0x24>

0000000040003920 <get_arm_std_svc_args>:
    40003920:	529ffc01 	mov	w1, #0xffe0                	// #65504
    40003924:	6b01001f 	cmp	w0, w1
    40003928:	54000120 	b.eq	4000394c <get_arm_std_svc_args+0x2c>  // b.none
    4000392c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003930:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40003934:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40003938:	910003fd 	mov	x29, sp
    4000393c:	91337042 	add	x2, x2, #0xcdc
    40003940:	9133d800 	add	x0, x0, #0xcf6
    40003944:	528008c1 	mov	w1, #0x46                  	// #70
    40003948:	97fff475 	bl	40000b1c <__assert>
    4000394c:	b0000060 	adrp	x0, 40010000 <__TEXT_END__>
    40003950:	91000000 	add	x0, x0, #0x0
    40003954:	d65f03c0 	ret

0000000040003958 <get_event_entry>:
    40003958:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000395c:	b202e7e1 	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
    40003960:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40003964:	910003fd 	mov	x29, sp
    40003968:	b9400803 	ldr	w3, [x0, #8]
    4000396c:	f29999a1 	movk	x1, #0xcccd
    40003970:	a90153f3 	stp	x19, x20, [sp, #16]
    40003974:	91034054 	add	x20, x2, #0xd0
    40003978:	362001e3 	tbz	w3, #4, 400039b4 <get_event_entry+0x5c>
    4000397c:	f9406853 	ldr	x19, [x2, #208]
    40003980:	cb130013 	sub	x19, x0, x19
    40003984:	9342fe73 	asr	x19, x19, #2
    40003988:	9b017e73 	mul	x19, x19, x1
    4000398c:	97fff86e 	bl	40001b44 <plat_my_core_pos>
    40003990:	f9400681 	ldr	x1, [x20, #8]
    40003994:	1b017c00 	mul	w0, w0, w1
    40003998:	8b130013 	add	x19, x0, x19
    4000399c:	900000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    400039a0:	91220000 	add	x0, x0, #0x880
    400039a4:	8b131400 	add	x0, x0, x19, lsl #5
    400039a8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400039ac:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400039b0:	d65f03c0 	ret
    400039b4:	f9400a93 	ldr	x19, [x20, #16]
    400039b8:	cb130000 	sub	x0, x0, x19
    400039bc:	9342fc00 	asr	x0, x0, #2
    400039c0:	9b017c00 	mul	x0, x0, x1
    400039c4:	b00000c1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    400039c8:	91220021 	add	x1, x1, #0x880
    400039cc:	8b001420 	add	x0, x1, x0, lsl #5
    400039d0:	17fffff6 	b	400039a8 <get_event_entry+0x50>

00000000400039d4 <get_interrupt_type_handler>:
    400039d4:	7100081f 	cmp	w0, #0x2
    400039d8:	540000c8 	b.hi	400039f0 <get_interrupt_type_handler+0x1c>  // b.pmore
    400039dc:	d37b7c00 	ubfiz	x0, x0, #5, #32
    400039e0:	900000c1 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    400039e4:	91182021 	add	x1, x1, #0x608
    400039e8:	f8606820 	ldr	x0, [x1, x0]
    400039ec:	d65f03c0 	ret
    400039f0:	d2800000 	mov	x0, #0x0                   	// #0
    400039f4:	17fffffe 	b	400039ec <get_interrupt_type_handler+0x18>

00000000400039f8 <get_outstanding_dispatch>:
    400039f8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400039fc:	910003fd 	mov	x29, sp
    40003a00:	97fff851 	bl	40001b44 <plat_my_core_pos>
    40003a04:	2a0003e3 	mov	w3, w0
    40003a08:	b00000c1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40003a0c:	91266021 	add	x1, x1, #0x998
    40003a10:	d2802d04 	mov	x4, #0x168                 	// #360
    40003a14:	9b040463 	madd	x3, x3, x4, x1
    40003a18:	7942c062 	ldrh	w2, [x3, #352]
    40003a1c:	34000202 	cbz	w2, 40003a5c <get_outstanding_dispatch+0x64>
    40003a20:	7100085f 	cmp	w2, #0x2
    40003a24:	540000e9 	b.ls	40003a40 <get_outstanding_dispatch+0x48>  // b.plast
    40003a28:	b0000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40003a2c:	b0000080 	adrp	x0, 40014000 <__func__.4054+0x988>
    40003a30:	91275c42 	add	x2, x2, #0x9d7
    40003a34:	91262c00 	add	x0, x0, #0x98b
    40003a38:	52801321 	mov	w1, #0x99                  	// #153
    40003a3c:	97fff438 	bl	40000b1c <__assert>
    40003a40:	51000442 	sub	w2, w2, #0x1
    40003a44:	52801603 	mov	w3, #0xb0                  	// #176
    40003a48:	9ba47c00 	umull	x0, w0, w4
    40003a4c:	9ba30040 	umaddl	x0, w2, w3, x0
    40003a50:	8b000020 	add	x0, x1, x0
    40003a54:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003a58:	d65f03c0 	ret
    40003a5c:	d2800000 	mov	x0, #0x0                   	// #0
    40003a60:	17fffffd 	b	40003a54 <get_outstanding_dispatch+0x5c>

0000000040003a64 <get_scr_el3_from_routing_model>:
    40003a64:	7100041f 	cmp	w0, #0x1
    40003a68:	54000129 	b.ls	40003a8c <get_scr_el3_from_routing_model+0x28>  // b.plast
    40003a6c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003a70:	b0000062 	adrp	x2, 40010000 <__TEXT_END__>
    40003a74:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003a78:	910003fd 	mov	x29, sp
    40003a7c:	91328042 	add	x2, x2, #0xca0
    40003a80:	9103f800 	add	x0, x0, #0xfe
    40003a84:	52800aa1 	mov	w1, #0x55                  	// #85
    40003a88:	97fff425 	bl	40000b1c <__assert>
    40003a8c:	900000c1 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    40003a90:	91182022 	add	x2, x1, #0x608
    40003a94:	2a0003e1 	mov	w1, w0
    40003a98:	8b010c40 	add	x0, x2, x1, lsl #3
    40003a9c:	8b010c43 	add	x3, x2, x1, lsl #3
    40003aa0:	8b010c41 	add	x1, x2, x1, lsl #3
    40003aa4:	f9400463 	ldr	x3, [x3, #8]
    40003aa8:	f9402400 	ldr	x0, [x0, #72]
    40003aac:	f9401421 	ldr	x1, [x1, #40]
    40003ab0:	aa030000 	orr	x0, x0, x3
    40003ab4:	aa010000 	orr	x0, x0, x1
    40003ab8:	d65f03c0 	ret

0000000040003abc <gicd_clr_igroupr>:
    40003abc:	2a0103e3 	mov	w3, w1
    40003ac0:	aa0003e4 	mov	x4, x0
    40003ac4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003ac8:	910003fd 	mov	x29, sp
    40003acc:	9400001d 	bl	40003b40 <gicd_read_igroupr>
    40003ad0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003ad4:	52800021 	mov	w1, #0x1                   	// #1
    40003ad8:	1ac32021 	lsl	w1, w1, w3
    40003adc:	0a210002 	bic	w2, w0, w1
    40003ae0:	2a0303e1 	mov	w1, w3
    40003ae4:	aa0403e0 	mov	x0, x4
    40003ae8:	1400005c 	b	40003c58 <gicd_write_igroupr>

0000000040003aec <gicd_get_igroupr>:
    40003aec:	2a0103e2 	mov	w2, w1
    40003af0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003af4:	910003fd 	mov	x29, sp
    40003af8:	94000012 	bl	40003b40 <gicd_read_igroupr>
    40003afc:	1ac22400 	lsr	w0, w0, w2
    40003b00:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003b04:	12000000 	and	w0, w0, #0x1
    40003b08:	d65f03c0 	ret

0000000040003b0c <gicd_get_isactiver>:
    40003b0c:	2a0103e2 	mov	w2, w1
    40003b10:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003b14:	910003fd 	mov	x29, sp
    40003b18:	9400000f 	bl	40003b54 <gicd_read_isactiver>
    40003b1c:	1ac22400 	lsr	w0, w0, w2
    40003b20:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003b24:	12000000 	and	w0, w0, #0x1
    40003b28:	d65f03c0 	ret

0000000040003b2c <gicd_read_icfgr>:
    40003b2c:	53047c21 	lsr	w1, w1, #4
    40003b30:	91300000 	add	x0, x0, #0xc00
    40003b34:	d37e6c21 	ubfiz	x1, x1, #2, #28
    40003b38:	b8606820 	ldr	w0, [x1, x0]
    40003b3c:	d65f03c0 	ret

0000000040003b40 <gicd_read_igroupr>:
    40003b40:	53057c21 	lsr	w1, w1, #5
    40003b44:	91020000 	add	x0, x0, #0x80
    40003b48:	d37e6821 	ubfiz	x1, x1, #2, #27
    40003b4c:	b8606820 	ldr	w0, [x1, x0]
    40003b50:	d65f03c0 	ret

0000000040003b54 <gicd_read_isactiver>:
    40003b54:	53057c21 	lsr	w1, w1, #5
    40003b58:	910c0000 	add	x0, x0, #0x300
    40003b5c:	d37e6821 	ubfiz	x1, x1, #2, #27
    40003b60:	b8606820 	ldr	w0, [x1, x0]
    40003b64:	d65f03c0 	ret

0000000040003b68 <gicd_set_icenabler>:
    40003b68:	52800022 	mov	w2, #0x1                   	// #1
    40003b6c:	1ac12042 	lsl	w2, w2, w1
    40003b70:	1400002b 	b	40003c1c <gicd_write_icenabler>

0000000040003b74 <gicd_set_icfgr>:
    40003b74:	531f0c26 	ubfiz	w6, w1, #1, #4
    40003b78:	aa0003e5 	mov	x5, x0
    40003b7c:	2a0103e4 	mov	w4, w1
    40003b80:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003b84:	910003fd 	mov	x29, sp
    40003b88:	97ffffe9 	bl	40003b2c <gicd_read_icfgr>
    40003b8c:	12000442 	and	w2, w2, #0x3
    40003b90:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003b94:	52800063 	mov	w3, #0x3                   	// #3
    40003b98:	1ac62063 	lsl	w3, w3, w6
    40003b9c:	0a230003 	bic	w3, w0, w3
    40003ba0:	1ac62042 	lsl	w2, w2, w6
    40003ba4:	2a0403e1 	mov	w1, w4
    40003ba8:	2a030042 	orr	w2, w2, w3
    40003bac:	aa0503e0 	mov	x0, x5
    40003bb0:	14000020 	b	40003c30 <gicd_write_icfgr>

0000000040003bb4 <gicd_set_icpendr>:
    40003bb4:	52800022 	mov	w2, #0x1                   	// #1
    40003bb8:	1ac12042 	lsl	w2, w2, w1
    40003bbc:	14000022 	b	40003c44 <gicd_write_icpendr>

0000000040003bc0 <gicd_set_igroupr>:
    40003bc0:	2a0103e3 	mov	w3, w1
    40003bc4:	aa0003e4 	mov	x4, x0
    40003bc8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003bcc:	910003fd 	mov	x29, sp
    40003bd0:	97ffffdc 	bl	40003b40 <gicd_read_igroupr>
    40003bd4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003bd8:	52800021 	mov	w1, #0x1                   	// #1
    40003bdc:	1ac32021 	lsl	w1, w1, w3
    40003be0:	2a000022 	orr	w2, w1, w0
    40003be4:	2a0303e1 	mov	w1, w3
    40003be8:	aa0403e0 	mov	x0, x4
    40003bec:	1400001b 	b	40003c58 <gicd_write_igroupr>

0000000040003bf0 <gicd_set_ipriorityr>:
    40003bf0:	91100000 	add	x0, x0, #0x400
    40003bf4:	2a0103e1 	mov	w1, w1
    40003bf8:	12001c42 	and	w2, w2, #0xff
    40003bfc:	38216802 	strb	w2, [x0, x1]
    40003c00:	d65f03c0 	ret

0000000040003c04 <gicd_set_isenabler>:
    40003c04:	52800022 	mov	w2, #0x1                   	// #1
    40003c08:	1ac12042 	lsl	w2, w2, w1
    40003c0c:	1400001c 	b	40003c7c <gicd_write_isenabler>

0000000040003c10 <gicd_set_ispendr>:
    40003c10:	52800022 	mov	w2, #0x1                   	// #1
    40003c14:	1ac12042 	lsl	w2, w2, w1
    40003c18:	1400001e 	b	40003c90 <gicd_write_ispendr>

0000000040003c1c <gicd_write_icenabler>:
    40003c1c:	53057c21 	lsr	w1, w1, #5
    40003c20:	91060000 	add	x0, x0, #0x180
    40003c24:	d37e6821 	ubfiz	x1, x1, #2, #27
    40003c28:	b8206822 	str	w2, [x1, x0]
    40003c2c:	d65f03c0 	ret

0000000040003c30 <gicd_write_icfgr>:
    40003c30:	53047c21 	lsr	w1, w1, #4
    40003c34:	91300000 	add	x0, x0, #0xc00
    40003c38:	d37e6c21 	ubfiz	x1, x1, #2, #28
    40003c3c:	b8206822 	str	w2, [x1, x0]
    40003c40:	d65f03c0 	ret

0000000040003c44 <gicd_write_icpendr>:
    40003c44:	53057c21 	lsr	w1, w1, #5
    40003c48:	910a0000 	add	x0, x0, #0x280
    40003c4c:	d37e6821 	ubfiz	x1, x1, #2, #27
    40003c50:	b8206822 	str	w2, [x1, x0]
    40003c54:	d65f03c0 	ret

0000000040003c58 <gicd_write_igroupr>:
    40003c58:	53057c21 	lsr	w1, w1, #5
    40003c5c:	91020000 	add	x0, x0, #0x80
    40003c60:	d37e6821 	ubfiz	x1, x1, #2, #27
    40003c64:	b8206822 	str	w2, [x1, x0]
    40003c68:	d65f03c0 	ret

0000000040003c6c <gicd_write_ipriorityr>:
    40003c6c:	927e7421 	and	x1, x1, #0xfffffffc
    40003c70:	91100000 	add	x0, x0, #0x400
    40003c74:	b8206822 	str	w2, [x1, x0]
    40003c78:	d65f03c0 	ret

0000000040003c7c <gicd_write_isenabler>:
    40003c7c:	53057c21 	lsr	w1, w1, #5
    40003c80:	91040000 	add	x0, x0, #0x100
    40003c84:	d37e6821 	ubfiz	x1, x1, #2, #27
    40003c88:	b8206822 	str	w2, [x1, x0]
    40003c8c:	d65f03c0 	ret

0000000040003c90 <gicd_write_ispendr>:
    40003c90:	53057c21 	lsr	w1, w1, #5
    40003c94:	91080000 	add	x0, x0, #0x200
    40003c98:	d37e6821 	ubfiz	x1, x1, #2, #27
    40003c9c:	b8206822 	str	w2, [x1, x0]
    40003ca0:	d65f03c0 	ret

0000000040003ca4 <gicv2_acknowledge_interrupt>:
    40003ca4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003ca8:	900000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40003cac:	910003fd 	mov	x29, sp
    40003cb0:	f9433400 	ldr	x0, [x0, #1640]
    40003cb4:	b50000e0 	cbnz	x0, 40003cd0 <gicv2_acknowledge_interrupt+0x2c>
    40003cb8:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003cbc:	9109c842 	add	x2, x2, #0x272
    40003cc0:	52801d61 	mov	w1, #0xeb                  	// #235
    40003cc4:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003cc8:	91093400 	add	x0, x0, #0x24d
    40003ccc:	97fff394 	bl	40000b1c <__assert>
    40003cd0:	f9400400 	ldr	x0, [x0, #8]
    40003cd4:	b50000a0 	cbnz	x0, 40003ce8 <gicv2_acknowledge_interrupt+0x44>
    40003cd8:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003cdc:	52801d81 	mov	w1, #0xec                  	// #236
    40003ce0:	910ab442 	add	x2, x2, #0x2ad
    40003ce4:	17fffff8 	b	40003cc4 <gicv2_acknowledge_interrupt+0x20>
    40003ce8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003cec:	b9400c00 	ldr	w0, [x0, #12]
    40003cf0:	d65f03c0 	ret

0000000040003cf4 <gicv2_clear_interrupt_pending>:
    40003cf4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003cf8:	2a0003e1 	mov	w1, w0
    40003cfc:	900000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40003d00:	910003fd 	mov	x29, sp
    40003d04:	f9433400 	ldr	x0, [x0, #1640]
    40003d08:	b50000e0 	cbnz	x0, 40003d24 <gicv2_clear_interrupt_pending+0x30>
    40003d0c:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003d10:	9109c842 	add	x2, x2, #0x272
    40003d14:	52803d61 	mov	w1, #0x1eb                 	// #491
    40003d18:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003d1c:	91093400 	add	x0, x0, #0x24d
    40003d20:	97fff37f 	bl	40000b1c <__assert>
    40003d24:	f9400000 	ldr	x0, [x0]
    40003d28:	b50000a0 	cbnz	x0, 40003d3c <gicv2_clear_interrupt_pending+0x48>
    40003d2c:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003d30:	52803d81 	mov	w1, #0x1ec                 	// #492
    40003d34:	910a2c42 	add	x2, x2, #0x28b
    40003d38:	17fffff8 	b	40003d18 <gicv2_clear_interrupt_pending+0x24>
    40003d3c:	71003c3f 	cmp	w1, #0xf
    40003d40:	540000a8 	b.hi	40003d54 <gicv2_clear_interrupt_pending+0x60>  // b.pmore
    40003d44:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003d48:	52803de1 	mov	w1, #0x1ef                 	// #495
    40003d4c:	91129842 	add	x2, x2, #0x4a6
    40003d50:	17fffff2 	b	40003d18 <gicv2_clear_interrupt_pending+0x24>
    40003d54:	97ffff98 	bl	40003bb4 <gicd_set_icpendr>
    40003d58:	d5033a9f 	dsb	ishst
    40003d5c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003d60:	d65f03c0 	ret

0000000040003d64 <gicv2_cpuif_disable>:
    40003d64:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003d68:	900000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40003d6c:	910003fd 	mov	x29, sp
    40003d70:	f9433400 	ldr	x0, [x0, #1640]
    40003d74:	b50000e0 	cbnz	x0, 40003d90 <gicv2_cpuif_disable+0x2c>
    40003d78:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003d7c:	9109c842 	add	x2, x2, #0x272
    40003d80:	528007a1 	mov	w1, #0x3d                  	// #61
    40003d84:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003d88:	91093400 	add	x0, x0, #0x24d
    40003d8c:	97fff364 	bl	40000b1c <__assert>
    40003d90:	f9400401 	ldr	x1, [x0, #8]
    40003d94:	b50000a1 	cbnz	x1, 40003da8 <gicv2_cpuif_disable+0x44>
    40003d98:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003d9c:	528007c1 	mov	w1, #0x3e                  	// #62
    40003da0:	910ab442 	add	x2, x2, #0x2ad
    40003da4:	17fffff8 	b	40003d84 <gicv2_cpuif_disable+0x20>
    40003da8:	b9400020 	ldr	w0, [x1]
    40003dac:	121e7400 	and	w0, w0, #0xfffffffc
    40003db0:	321b0c00 	orr	w0, w0, #0x1e0
    40003db4:	b9000020 	str	w0, [x1]
    40003db8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003dbc:	d65f03c0 	ret

0000000040003dc0 <gicv2_cpuif_enable>:
    40003dc0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003dc4:	900000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40003dc8:	910003fd 	mov	x29, sp
    40003dcc:	f9433400 	ldr	x0, [x0, #1640]
    40003dd0:	b50000e0 	cbnz	x0, 40003dec <gicv2_cpuif_enable+0x2c>
    40003dd4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003dd8:	9109c842 	add	x2, x2, #0x272
    40003ddc:	528004c1 	mov	w1, #0x26                  	// #38
    40003de0:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003de4:	91093400 	add	x0, x0, #0x24d
    40003de8:	97fff34d 	bl	40000b1c <__assert>
    40003dec:	f9400400 	ldr	x0, [x0, #8]
    40003df0:	b50000a0 	cbnz	x0, 40003e04 <gicv2_cpuif_enable+0x44>
    40003df4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003df8:	528004e1 	mov	w1, #0x27                  	// #39
    40003dfc:	910ab442 	add	x2, x2, #0x2ad
    40003e00:	17fffff8 	b	40003de0 <gicv2_cpuif_enable+0x20>
    40003e04:	52801fe1 	mov	w1, #0xff                  	// #255
    40003e08:	b9000401 	str	w1, [x0, #4]
    40003e0c:	52803d21 	mov	w1, #0x1e9                 	// #489
    40003e10:	b9000001 	str	w1, [x0]
    40003e14:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003e18:	d65f03c0 	ret

0000000040003e1c <gicv2_disable_interrupt>:
    40003e1c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003e20:	2a0003e1 	mov	w1, w0
    40003e24:	900000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40003e28:	910003fd 	mov	x29, sp
    40003e2c:	f9433400 	ldr	x0, [x0, #1640]
    40003e30:	b50000e0 	cbnz	x0, 40003e4c <gicv2_disable_interrupt+0x30>
    40003e34:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003e38:	9109c842 	add	x2, x2, #0x272
    40003e3c:	52802d61 	mov	w1, #0x16b                 	// #363
    40003e40:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003e44:	91093400 	add	x0, x0, #0x24d
    40003e48:	97fff335 	bl	40000b1c <__assert>
    40003e4c:	f9400000 	ldr	x0, [x0]
    40003e50:	b50000a0 	cbnz	x0, 40003e64 <gicv2_disable_interrupt+0x48>
    40003e54:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003e58:	52802d81 	mov	w1, #0x16c                 	// #364
    40003e5c:	910a2c42 	add	x2, x2, #0x28b
    40003e60:	17fffff8 	b	40003e40 <gicv2_disable_interrupt+0x24>
    40003e64:	710fec3f 	cmp	w1, #0x3fb
    40003e68:	540000a9 	b.ls	40003e7c <gicv2_disable_interrupt+0x60>  // b.plast
    40003e6c:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003e70:	52802da1 	mov	w1, #0x16d                 	// #365
    40003e74:	910f4442 	add	x2, x2, #0x3d1
    40003e78:	17fffff2 	b	40003e40 <gicv2_disable_interrupt+0x24>
    40003e7c:	97ffff3b 	bl	40003b68 <gicd_set_icenabler>
    40003e80:	d5033a9f 	dsb	ishst
    40003e84:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003e88:	d65f03c0 	ret

0000000040003e8c <gicv2_distif_init>:
    40003e8c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40003e90:	910003fd 	mov	x29, sp
    40003e94:	a90153f3 	stp	x19, x20, [sp, #16]
    40003e98:	900000d4 	adrp	x20, 4001b000 <opteed_sp_context+0xe80>
    40003e9c:	f9433680 	ldr	x0, [x20, #1640]
    40003ea0:	b50000e0 	cbnz	x0, 40003ebc <gicv2_distif_init+0x30>
    40003ea4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003ea8:	9109c842 	add	x2, x2, #0x272
    40003eac:	52800d01 	mov	w1, #0x68                  	// #104
    40003eb0:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003eb4:	91093400 	add	x0, x0, #0x24d
    40003eb8:	97fff319 	bl	40000b1c <__assert>
    40003ebc:	f9400000 	ldr	x0, [x0]
    40003ec0:	b50000a0 	cbnz	x0, 40003ed4 <gicv2_distif_init+0x48>
    40003ec4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003ec8:	52800d21 	mov	w1, #0x69                  	// #105
    40003ecc:	910a2c42 	add	x2, x2, #0x28b
    40003ed0:	17fffff8 	b	40003eb0 <gicv2_distif_init+0x24>
    40003ed4:	b9400013 	ldr	w19, [x0]
    40003ed8:	121e7661 	and	w1, w19, #0xfffffffc
    40003edc:	b9000001 	str	w1, [x0]
    40003ee0:	32000273 	orr	w19, w19, #0x1
    40003ee4:	940002aa 	bl	4000498c <gicv2_spis_configure_defaults>
    40003ee8:	f9433680 	ldr	x0, [x20, #1640]
    40003eec:	b9402802 	ldr	w2, [x0, #40]
    40003ef0:	f9401001 	ldr	x1, [x0, #32]
    40003ef4:	f9400000 	ldr	x0, [x0]
    40003ef8:	94000173 	bl	400044c4 <gicv2_secure_spis_configure_props>
    40003efc:	f9433680 	ldr	x0, [x20, #1640]
    40003f00:	f9400000 	ldr	x0, [x0]
    40003f04:	b9000013 	str	w19, [x0]
    40003f08:	a94153f3 	ldp	x19, x20, [sp, #16]
    40003f0c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40003f10:	d65f03c0 	ret

0000000040003f14 <gicv2_driver_init>:
    40003f14:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003f18:	910003fd 	mov	x29, sp
    40003f1c:	b50000e0 	cbnz	x0, 40003f38 <gicv2_driver_init+0x24>
    40003f20:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003f24:	9109b442 	add	x2, x2, #0x26d
    40003f28:	52801061 	mov	w1, #0x83                  	// #131
    40003f2c:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003f30:	91093400 	add	x0, x0, #0x24d
    40003f34:	97fff2fa 	bl	40000b1c <__assert>
    40003f38:	f9400001 	ldr	x1, [x0]
    40003f3c:	b50000a1 	cbnz	x1, 40003f50 <gicv2_driver_init+0x3c>
    40003f40:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003f44:	52801081 	mov	w1, #0x84                  	// #132
    40003f48:	910a1842 	add	x2, x2, #0x286
    40003f4c:	17fffff8 	b	40003f2c <gicv2_driver_init+0x18>
    40003f50:	f9400402 	ldr	x2, [x0, #8]
    40003f54:	b50000a2 	cbnz	x2, 40003f68 <gicv2_driver_init+0x54>
    40003f58:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003f5c:	528010a1 	mov	w1, #0x85                  	// #133
    40003f60:	910aa042 	add	x2, x2, #0x2a8
    40003f64:	17fffff2 	b	40003f2c <gicv2_driver_init+0x18>
    40003f68:	b9402802 	ldr	w2, [x0, #40]
    40003f6c:	340000e2 	cbz	w2, 40003f88 <gicv2_driver_init+0x74>
    40003f70:	f9401002 	ldr	x2, [x0, #32]
    40003f74:	b50000a2 	cbnz	x2, 40003f88 <gicv2_driver_init+0x74>
    40003f78:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003f7c:	528010e1 	mov	w1, #0x87                  	// #135
    40003f80:	910b2842 	add	x2, x2, #0x2ca
    40003f84:	17ffffea 	b	40003f2c <gicv2_driver_init+0x18>
    40003f88:	b94fe821 	ldr	w1, [x1, #4072]
    40003f8c:	d3441c21 	ubfx	x1, x1, #4, #4
    40003f90:	51000421 	sub	w1, w1, #0x1
    40003f94:	7100043f 	cmp	w1, #0x1
    40003f98:	540000a9 	b.ls	40003fac <gicv2_driver_init+0x98>  // b.plast
    40003f9c:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003fa0:	52801341 	mov	w1, #0x9a                  	// #154
    40003fa4:	910c9042 	add	x2, x2, #0x324
    40003fa8:	17ffffe1 	b	40003f2c <gicv2_driver_init+0x18>
    40003fac:	900000c1 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    40003fb0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40003fb4:	f9033420 	str	x0, [x1, #1640]
    40003fb8:	d65f03c0 	ret

0000000040003fbc <gicv2_enable_interrupt>:
    40003fbc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40003fc0:	2a0003e1 	mov	w1, w0
    40003fc4:	900000c0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40003fc8:	910003fd 	mov	x29, sp
    40003fcc:	f9433402 	ldr	x2, [x0, #1640]
    40003fd0:	b50000e2 	cbnz	x2, 40003fec <gicv2_enable_interrupt+0x30>
    40003fd4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003fd8:	9109c842 	add	x2, x2, #0x272
    40003fdc:	52802b41 	mov	w1, #0x15a                 	// #346
    40003fe0:	d0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40003fe4:	91093400 	add	x0, x0, #0x24d
    40003fe8:	97fff2cd 	bl	40000b1c <__assert>
    40003fec:	f9400042 	ldr	x2, [x2]
    40003ff0:	b50000a2 	cbnz	x2, 40004004 <gicv2_enable_interrupt+0x48>
    40003ff4:	d0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40003ff8:	52802b61 	mov	w1, #0x15b                 	// #347
    40003ffc:	910a2c42 	add	x2, x2, #0x28b
    40004000:	17fffff8 	b	40003fe0 <gicv2_enable_interrupt+0x24>
    40004004:	710fec3f 	cmp	w1, #0x3fb
    40004008:	540000a9 	b.ls	4000401c <gicv2_enable_interrupt+0x60>  // b.plast
    4000400c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004010:	52802b81 	mov	w1, #0x15c                 	// #348
    40004014:	910f4442 	add	x2, x2, #0x3d1
    40004018:	17fffff2 	b	40003fe0 <gicv2_enable_interrupt+0x24>
    4000401c:	d5033a9f 	dsb	ishst
    40004020:	f9433400 	ldr	x0, [x0, #1640]
    40004024:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004028:	f9400000 	ldr	x0, [x0]
    4000402c:	17fffef6 	b	40003c04 <gicd_set_isenabler>

0000000040004030 <gicv2_end_of_interrupt>:
    40004030:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004034:	f00000a1 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    40004038:	910003fd 	mov	x29, sp
    4000403c:	f9433422 	ldr	x2, [x1, #1640]
    40004040:	b50000e2 	cbnz	x2, 4000405c <gicv2_end_of_interrupt+0x2c>
    40004044:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004048:	9109c842 	add	x2, x2, #0x272
    4000404c:	52801ee1 	mov	w1, #0xf7                  	// #247
    40004050:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004054:	91093400 	add	x0, x0, #0x24d
    40004058:	97fff2b1 	bl	40000b1c <__assert>
    4000405c:	f9400442 	ldr	x2, [x2, #8]
    40004060:	b50000a2 	cbnz	x2, 40004074 <gicv2_end_of_interrupt+0x44>
    40004064:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004068:	52801f01 	mov	w1, #0xf8                  	// #248
    4000406c:	910ab442 	add	x2, x2, #0x2ad
    40004070:	17fffff8 	b	40004050 <gicv2_end_of_interrupt+0x20>
    40004074:	d5033a9f 	dsb	ishst
    40004078:	f9433421 	ldr	x1, [x1, #1640]
    4000407c:	f9400421 	ldr	x1, [x1, #8]
    40004080:	b9001020 	str	w0, [x1, #16]
    40004084:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004088:	d65f03c0 	ret

000000004000408c <gicv2_get_cpuif_id>:
    4000408c:	b9480000 	ldr	w0, [x0, #2048]
    40004090:	12001c00 	and	w0, w0, #0xff
    40004094:	d65f03c0 	ret

0000000040004098 <gicv2_get_interrupt_active>:
    40004098:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000409c:	2a0003e1 	mov	w1, w0
    400040a0:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    400040a4:	910003fd 	mov	x29, sp
    400040a8:	f9433400 	ldr	x0, [x0, #1640]
    400040ac:	b50000e0 	cbnz	x0, 400040c8 <gicv2_get_interrupt_active+0x30>
    400040b0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400040b4:	9109c842 	add	x2, x2, #0x272
    400040b8:	528029c1 	mov	w1, #0x14e                 	// #334
    400040bc:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400040c0:	91093400 	add	x0, x0, #0x24d
    400040c4:	97fff296 	bl	40000b1c <__assert>
    400040c8:	f9400000 	ldr	x0, [x0]
    400040cc:	b50000a0 	cbnz	x0, 400040e0 <gicv2_get_interrupt_active+0x48>
    400040d0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400040d4:	528029e1 	mov	w1, #0x14f                 	// #335
    400040d8:	910a2c42 	add	x2, x2, #0x28b
    400040dc:	17fffff8 	b	400040bc <gicv2_get_interrupt_active+0x24>
    400040e0:	710fec3f 	cmp	w1, #0x3fb
    400040e4:	540000a9 	b.ls	400040f8 <gicv2_get_interrupt_active+0x60>  // b.plast
    400040e8:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400040ec:	52802a01 	mov	w1, #0x150                 	// #336
    400040f0:	910f4442 	add	x2, x2, #0x3d1
    400040f4:	17fffff2 	b	400040bc <gicv2_get_interrupt_active+0x24>
    400040f8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400040fc:	17fffe84 	b	40003b0c <gicd_get_isactiver>

0000000040004100 <gicv2_get_interrupt_group>:
    40004100:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004104:	2a0003e1 	mov	w1, w0
    40004108:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    4000410c:	910003fd 	mov	x29, sp
    40004110:	f9433400 	ldr	x0, [x0, #1640]
    40004114:	b50000e0 	cbnz	x0, 40004130 <gicv2_get_interrupt_group+0x30>
    40004118:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000411c:	9109c842 	add	x2, x2, #0x272
    40004120:	528021c1 	mov	w1, #0x10e                 	// #270
    40004124:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004128:	91093400 	add	x0, x0, #0x24d
    4000412c:	97fff27c 	bl	40000b1c <__assert>
    40004130:	f9400000 	ldr	x0, [x0]
    40004134:	b50000a0 	cbnz	x0, 40004148 <gicv2_get_interrupt_group+0x48>
    40004138:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000413c:	528021e1 	mov	w1, #0x10f                 	// #271
    40004140:	910a2c42 	add	x2, x2, #0x28b
    40004144:	17fffff8 	b	40004124 <gicv2_get_interrupt_group+0x24>
    40004148:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000414c:	17fffe68 	b	40003aec <gicd_get_igroupr>

0000000040004150 <gicv2_get_pending_interrupt_type>:
    40004150:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004154:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40004158:	910003fd 	mov	x29, sp
    4000415c:	f9433400 	ldr	x0, [x0, #1640]
    40004160:	b50000e0 	cbnz	x0, 4000417c <gicv2_get_pending_interrupt_type+0x2c>
    40004164:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004168:	9109c842 	add	x2, x2, #0x272
    4000416c:	528018c1 	mov	w1, #0xc6                  	// #198
    40004170:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004174:	91093400 	add	x0, x0, #0x24d
    40004178:	97fff269 	bl	40000b1c <__assert>
    4000417c:	f9400400 	ldr	x0, [x0, #8]
    40004180:	b50000a0 	cbnz	x0, 40004194 <gicv2_get_pending_interrupt_type+0x44>
    40004184:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004188:	528018e1 	mov	w1, #0xc7                  	// #199
    4000418c:	910ab442 	add	x2, x2, #0x2ad
    40004190:	17fffff8 	b	40004170 <gicv2_get_pending_interrupt_type+0x20>
    40004194:	b9401800 	ldr	w0, [x0, #24]
    40004198:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000419c:	12002400 	and	w0, w0, #0x3ff
    400041a0:	d65f03c0 	ret

00000000400041a4 <gicv2_get_running_priority>:
    400041a4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400041a8:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    400041ac:	910003fd 	mov	x29, sp
    400041b0:	f9433400 	ldr	x0, [x0, #1640]
    400041b4:	b50000e0 	cbnz	x0, 400041d0 <gicv2_get_running_priority+0x2c>
    400041b8:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400041bc:	9109c842 	add	x2, x2, #0x272
    400041c0:	52802341 	mov	w1, #0x11a                 	// #282
    400041c4:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400041c8:	91093400 	add	x0, x0, #0x24d
    400041cc:	97fff254 	bl	40000b1c <__assert>
    400041d0:	f9400400 	ldr	x0, [x0, #8]
    400041d4:	b50000a0 	cbnz	x0, 400041e8 <gicv2_get_running_priority+0x44>
    400041d8:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400041dc:	52802361 	mov	w1, #0x11b                 	// #283
    400041e0:	910ab442 	add	x2, x2, #0x2ad
    400041e4:	17fffff8 	b	400041c4 <gicv2_get_running_priority+0x20>
    400041e8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400041ec:	b9401400 	ldr	w0, [x0, #20]
    400041f0:	d65f03c0 	ret

00000000400041f4 <gicv2_is_fiq_enabled>:
    400041f4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400041f8:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    400041fc:	910003fd 	mov	x29, sp
    40004200:	f9433400 	ldr	x0, [x0, #1640]
    40004204:	b50000e0 	cbnz	x0, 40004220 <gicv2_is_fiq_enabled+0x2c>
    40004208:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000420c:	9109c842 	add	x2, x2, #0x272
    40004210:	528016a1 	mov	w1, #0xb5                  	// #181
    40004214:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004218:	91093400 	add	x0, x0, #0x24d
    4000421c:	97fff240 	bl	40000b1c <__assert>
    40004220:	f9400400 	ldr	x0, [x0, #8]
    40004224:	b50000a0 	cbnz	x0, 40004238 <gicv2_is_fiq_enabled+0x44>
    40004228:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000422c:	528016c1 	mov	w1, #0xb6                  	// #182
    40004230:	910ab442 	add	x2, x2, #0x2ad
    40004234:	17fffff8 	b	40004214 <gicv2_is_fiq_enabled+0x20>
    40004238:	b9400000 	ldr	w0, [x0]
    4000423c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004240:	d3430c00 	ubfx	x0, x0, #3, #1
    40004244:	d65f03c0 	ret

0000000040004248 <gicv2_pcpu_distif_init>:
    40004248:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000424c:	910003fd 	mov	x29, sp
    40004250:	f9000bf3 	str	x19, [sp, #16]
    40004254:	f00000b3 	adrp	x19, 4001b000 <opteed_sp_context+0xe80>
    40004258:	f9433661 	ldr	x1, [x19, #1640]
    4000425c:	b50000e1 	cbnz	x1, 40004278 <gicv2_pcpu_distif_init+0x30>
    40004260:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004264:	9109c842 	add	x2, x2, #0x272
    40004268:	52800a01 	mov	w1, #0x50                  	// #80
    4000426c:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004270:	91093400 	add	x0, x0, #0x24d
    40004274:	97fff22a 	bl	40000b1c <__assert>
    40004278:	f9400020 	ldr	x0, [x1]
    4000427c:	b50000a0 	cbnz	x0, 40004290 <gicv2_pcpu_distif_init+0x48>
    40004280:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004284:	52800a21 	mov	w1, #0x51                  	// #81
    40004288:	910a2c42 	add	x2, x2, #0x28b
    4000428c:	17fffff8 	b	4000426c <gicv2_pcpu_distif_init+0x24>
    40004290:	b9402822 	ldr	w2, [x1, #40]
    40004294:	f9401021 	ldr	x1, [x1, #32]
    40004298:	94000042 	bl	400043a0 <gicv2_secure_ppi_sgi_setup_props>
    4000429c:	f9433660 	ldr	x0, [x19, #1640]
    400042a0:	f9400001 	ldr	x1, [x0]
    400042a4:	b9400020 	ldr	w0, [x1]
    400042a8:	37000060 	tbnz	w0, #0, 400042b4 <gicv2_pcpu_distif_init+0x6c>
    400042ac:	32000000 	orr	w0, w0, #0x1
    400042b0:	b9000020 	str	w0, [x1]
    400042b4:	f9400bf3 	ldr	x19, [sp, #16]
    400042b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400042bc:	d65f03c0 	ret

00000000400042c0 <gicv2_raise_sgi>:
    400042c0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400042c4:	f00000a3 	adrp	x3, 4001b000 <opteed_sp_context+0xe80>
    400042c8:	910003fd 	mov	x29, sp
    400042cc:	f9433462 	ldr	x2, [x3, #1640]
    400042d0:	b50000e2 	cbnz	x2, 400042ec <gicv2_raise_sgi+0x2c>
    400042d4:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400042d8:	9109c842 	add	x2, x2, #0x272
    400042dc:	52803501 	mov	w1, #0x1a8                 	// #424
    400042e0:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400042e4:	91093400 	add	x0, x0, #0x24d
    400042e8:	97fff20d 	bl	40000b1c <__assert>
    400042ec:	36f800a1 	tbz	w1, #31, 40004300 <gicv2_raise_sgi+0x40>
    400042f0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400042f4:	52803521 	mov	w1, #0x1a9                 	// #425
    400042f8:	910fa042 	add	x2, x2, #0x3e8
    400042fc:	17fffff9 	b	400042e0 <gicv2_raise_sgi+0x20>
    40004300:	71001c3f 	cmp	w1, #0x7
    40004304:	540000ad 	b.le	40004318 <gicv2_raise_sgi+0x58>
    40004308:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000430c:	52803541 	mov	w1, #0x1aa                 	// #426
    40004310:	910fd842 	add	x2, x2, #0x3f6
    40004314:	17fffff3 	b	400042e0 <gicv2_raise_sgi+0x20>
    40004318:	f9400044 	ldr	x4, [x2]
    4000431c:	b50000a4 	cbnz	x4, 40004330 <gicv2_raise_sgi+0x70>
    40004320:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004324:	52803561 	mov	w1, #0x1ab                 	// #427
    40004328:	910a2c42 	add	x2, x2, #0x28b
    4000432c:	17ffffed 	b	400042e0 <gicv2_raise_sgi+0x20>
    40004330:	f9400844 	ldr	x4, [x2, #16]
    40004334:	b50000a4 	cbnz	x4, 40004348 <gicv2_raise_sgi+0x88>
    40004338:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000433c:	52803621 	mov	w1, #0x1b1                 	// #433
    40004340:	910d9c42 	add	x2, x2, #0x367
    40004344:	17ffffe7 	b	400042e0 <gicv2_raise_sgi+0x20>
    40004348:	b9401842 	ldr	w2, [x2, #24]
    4000434c:	6b01005f 	cmp	w2, w1
    40004350:	540000ac 	b.gt	40004364 <gicv2_raise_sgi+0xa4>
    40004354:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004358:	52803641 	mov	w1, #0x1b2                 	// #434
    4000435c:	91106842 	add	x2, x2, #0x41a
    40004360:	17ffffe0 	b	400042e0 <gicv2_raise_sgi+0x20>
    40004364:	b861d881 	ldr	w1, [x4, w1, sxtw #2]
    40004368:	350000a1 	cbnz	w1, 4000437c <gicv2_raise_sgi+0xbc>
    4000436c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004370:	528036c1 	mov	w1, #0x1b6                 	// #438
    40004374:	91112042 	add	x2, x2, #0x448
    40004378:	17ffffda 	b	400042e0 <gicv2_raise_sgi+0x20>
    4000437c:	12000c00 	and	w0, w0, #0xf
    40004380:	53101c21 	ubfiz	w1, w1, #16, #8
    40004384:	2a000021 	orr	w1, w1, w0
    40004388:	d5033a9f 	dsb	ishst
    4000438c:	f9433460 	ldr	x0, [x3, #1640]
    40004390:	f9400000 	ldr	x0, [x0]
    40004394:	b90f0001 	str	w1, [x0, #3840]
    40004398:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000439c:	d65f03c0 	ret

00000000400043a0 <gicv2_secure_ppi_sgi_setup_props>:
    400043a0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    400043a4:	910003fd 	mov	x29, sp
    400043a8:	a90153f3 	stp	x19, x20, [sp, #16]
    400043ac:	aa0003f4 	mov	x20, x0
    400043b0:	aa0103f3 	mov	x19, x1
    400043b4:	a9025bf5 	stp	x21, x22, [sp, #32]
    400043b8:	2a0203f5 	mov	w21, w2
    400043bc:	f9001bf7 	str	x23, [sp, #48]
    400043c0:	34000102 	cbz	w2, 400043e0 <gicv2_secure_ppi_sgi_setup_props+0x40>
    400043c4:	b50000e1 	cbnz	x1, 400043e0 <gicv2_secure_ppi_sgi_setup_props+0x40>
    400043c8:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400043cc:	9107a442 	add	x2, x2, #0x1e9
    400043d0:	52801581 	mov	w1, #0xac                  	// #172
    400043d4:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400043d8:	91080400 	add	x0, x0, #0x201
    400043dc:	97fff1d0 	bl	40000b1c <__assert>
    400043e0:	52800016 	mov	w22, #0x0                   	// #0
    400043e4:	aa1403e0 	mov	x0, x20
    400043e8:	12800002 	mov	w2, #0xffffffff            	// #-1
    400043ec:	52800001 	mov	w1, #0x0                   	// #0
    400043f0:	97fffe0b 	bl	40003c1c <gicd_write_icenabler>
    400043f4:	2a1603e1 	mov	w1, w22
    400043f8:	aa1403e0 	mov	x0, x20
    400043fc:	110012d6 	add	w22, w22, #0x4
    40004400:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
    40004404:	97fffe1a 	bl	40003c6c <gicd_write_ipriorityr>
    40004408:	710082df 	cmp	w22, #0x20
    4000440c:	54ffff41 	b.ne	400043f4 <gicv2_secure_ppi_sgi_setup_props+0x54>  // b.any
    40004410:	8b354a76 	add	x22, x19, w21, uxtw #2
    40004414:	52800037 	mov	w23, #0x1                   	// #1
    40004418:	52800015 	mov	w21, #0x0                   	// #0
    4000441c:	eb1302df 	cmp	x22, x19
    40004420:	540001a1 	b.ne	40004454 <gicv2_secure_ppi_sgi_setup_props+0xb4>  // b.any
    40004424:	2a3503e2 	mvn	w2, w21
    40004428:	aa1403e0 	mov	x0, x20
    4000442c:	52800001 	mov	w1, #0x0                   	// #0
    40004430:	97fffe0a 	bl	40003c58 <gicd_write_igroupr>
    40004434:	2a1503e2 	mov	w2, w21
    40004438:	aa1403e0 	mov	x0, x20
    4000443c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004440:	52800001 	mov	w1, #0x0                   	// #0
    40004444:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40004448:	f9401bf7 	ldr	x23, [sp, #48]
    4000444c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40004450:	17fffe0b 	b	40003c7c <gicd_write_isenabler>
    40004454:	79400261 	ldrh	w1, [x19]
    40004458:	12002421 	and	w1, w1, #0x3ff
    4000445c:	71007c3f 	cmp	w1, #0x1f
    40004460:	540002e8 	b.hi	400044bc <gicv2_secure_ppi_sgi_setup_props+0x11c>  // b.pmore
    40004464:	39400a62 	ldrb	w2, [x19, #2]
    40004468:	721e045f 	tst	w2, #0xc
    4000446c:	540000a0 	b.eq	40004480 <gicv2_secure_ppi_sgi_setup_props+0xe0>  // b.none
    40004470:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004474:	52801801 	mov	w1, #0xc0                  	// #192
    40004478:	91089042 	add	x2, x2, #0x224
    4000447c:	17ffffd6 	b	400043d4 <gicv2_secure_ppi_sgi_setup_props+0x34>
    40004480:	110fc020 	add	w0, w1, #0x3f0
    40004484:	12002400 	and	w0, w0, #0x3ff
    40004488:	71003c1f 	cmp	w0, #0xf
    4000448c:	54000088 	b.hi	4000449c <gicv2_secure_ppi_sgi_setup_props+0xfc>  // b.pmore
    40004490:	d3441442 	ubfx	x2, x2, #4, #2
    40004494:	aa1403e0 	mov	x0, x20
    40004498:	97fffdb7 	bl	40003b74 <gicd_set_icfgr>
    4000449c:	79400261 	ldrh	w1, [x19]
    400044a0:	b9400262 	ldr	w2, [x19]
    400044a4:	1ac122e0 	lsl	w0, w23, w1
    400044a8:	12002421 	and	w1, w1, #0x3ff
    400044ac:	2a0002b5 	orr	w21, w21, w0
    400044b0:	d34a4442 	ubfx	x2, x2, #10, #8
    400044b4:	aa1403e0 	mov	x0, x20
    400044b8:	97fffdce 	bl	40003bf0 <gicd_set_ipriorityr>
    400044bc:	91001273 	add	x19, x19, #0x4
    400044c0:	17ffffd7 	b	4000441c <gicv2_secure_ppi_sgi_setup_props+0x7c>

00000000400044c4 <gicv2_secure_spis_configure_props>:
    400044c4:	34000782 	cbz	w2, 400045b4 <gicv2_secure_spis_configure_props+0xf0>
    400044c8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400044cc:	910003fd 	mov	x29, sp
    400044d0:	a90153f3 	stp	x19, x20, [sp, #16]
    400044d4:	aa0103f3 	mov	x19, x1
    400044d8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400044dc:	b4000141 	cbz	x1, 40004504 <gicv2_secure_spis_configure_props+0x40>
    400044e0:	aa0003f4 	mov	x20, x0
    400044e4:	8b224835 	add	x21, x1, w2, uxtw #2
    400044e8:	91200016 	add	x22, x0, #0x800
    400044ec:	eb15027f 	cmp	x19, x21
    400044f0:	54000161 	b.ne	4000451c <gicv2_secure_spis_configure_props+0x58>  // b.any
    400044f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400044f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400044fc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004500:	d65f03c0 	ret
    40004504:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004508:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    4000450c:	9107a442 	add	x2, x2, #0x1e9
    40004510:	91080400 	add	x0, x0, #0x201
    40004514:	52801041 	mov	w1, #0x82                  	// #130
    40004518:	97fff181 	bl	40000b1c <__assert>
    4000451c:	79400261 	ldrh	w1, [x19]
    40004520:	12002421 	and	w1, w1, #0x3ff
    40004524:	71007c3f 	cmp	w1, #0x1f
    40004528:	54000429 	b.ls	400045ac <gicv2_secure_spis_configure_props+0xe8>  // b.plast
    4000452c:	39400a60 	ldrb	w0, [x19, #2]
    40004530:	721e041f 	tst	w0, #0xc
    40004534:	540000e0 	b.eq	40004550 <gicv2_secure_spis_configure_props+0x8c>  // b.none
    40004538:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000453c:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004540:	91089042 	add	x2, x2, #0x224
    40004544:	91080400 	add	x0, x0, #0x201
    40004548:	52801161 	mov	w1, #0x8b                  	// #139
    4000454c:	97fff174 	bl	40000b1c <__assert>
    40004550:	aa1403e0 	mov	x0, x20
    40004554:	97fffd5a 	bl	40003abc <gicd_clr_igroupr>
    40004558:	b9400262 	ldr	w2, [x19]
    4000455c:	aa1403e0 	mov	x0, x20
    40004560:	79400261 	ldrh	w1, [x19]
    40004564:	d34a4442 	ubfx	x2, x2, #10, #8
    40004568:	12002421 	and	w1, w1, #0x3ff
    4000456c:	97fffda1 	bl	40003bf0 <gicd_set_ipriorityr>
    40004570:	79400260 	ldrh	w0, [x19]
    40004574:	b94002c1 	ldr	w1, [x22]
    40004578:	92402400 	and	x0, x0, #0x3ff
    4000457c:	12001c21 	and	w1, w1, #0xff
    40004580:	38366801 	strb	w1, [x0, x22]
    40004584:	aa1403e0 	mov	x0, x20
    40004588:	39400a62 	ldrb	w2, [x19, #2]
    4000458c:	79400261 	ldrh	w1, [x19]
    40004590:	d3441442 	ubfx	x2, x2, #4, #2
    40004594:	12002421 	and	w1, w1, #0x3ff
    40004598:	97fffd77 	bl	40003b74 <gicd_set_icfgr>
    4000459c:	79400261 	ldrh	w1, [x19]
    400045a0:	aa1403e0 	mov	x0, x20
    400045a4:	12002421 	and	w1, w1, #0x3ff
    400045a8:	97fffd97 	bl	40003c04 <gicd_set_isenabler>
    400045ac:	91001273 	add	x19, x19, #0x4
    400045b0:	17ffffcf 	b	400044ec <gicv2_secure_spis_configure_props+0x28>
    400045b4:	d65f03c0 	ret

00000000400045b8 <gicv2_set_interrupt_pending>:
    400045b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400045bc:	2a0003e1 	mov	w1, w0
    400045c0:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    400045c4:	910003fd 	mov	x29, sp
    400045c8:	f9433402 	ldr	x2, [x0, #1640]
    400045cc:	b50000e2 	cbnz	x2, 400045e8 <gicv2_set_interrupt_pending+0x30>
    400045d0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400045d4:	9109c842 	add	x2, x2, #0x272
    400045d8:	52803fc1 	mov	w1, #0x1fe                 	// #510
    400045dc:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400045e0:	91093400 	add	x0, x0, #0x24d
    400045e4:	97fff14e 	bl	40000b1c <__assert>
    400045e8:	f9400042 	ldr	x2, [x2]
    400045ec:	b50000a2 	cbnz	x2, 40004600 <gicv2_set_interrupt_pending+0x48>
    400045f0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400045f4:	52803fe1 	mov	w1, #0x1ff                 	// #511
    400045f8:	910a2c42 	add	x2, x2, #0x28b
    400045fc:	17fffff8 	b	400045dc <gicv2_set_interrupt_pending+0x24>
    40004600:	71003c3f 	cmp	w1, #0xf
    40004604:	540000a8 	b.hi	40004618 <gicv2_set_interrupt_pending+0x60>  // b.pmore
    40004608:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000460c:	52804041 	mov	w1, #0x202                 	// #514
    40004610:	91129842 	add	x2, x2, #0x4a6
    40004614:	17fffff2 	b	400045dc <gicv2_set_interrupt_pending+0x24>
    40004618:	d5033a9f 	dsb	ishst
    4000461c:	f9433400 	ldr	x0, [x0, #1640]
    40004620:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004624:	f9400000 	ldr	x0, [x0]
    40004628:	17fffd7a 	b	40003c10 <gicd_set_ispendr>

000000004000462c <gicv2_set_interrupt_priority>:
    4000462c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004630:	2a0003e3 	mov	w3, w0
    40004634:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40004638:	910003fd 	mov	x29, sp
    4000463c:	f9433400 	ldr	x0, [x0, #1640]
    40004640:	b50000e0 	cbnz	x0, 4000465c <gicv2_set_interrupt_priority+0x30>
    40004644:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004648:	9109c842 	add	x2, x2, #0x272
    4000464c:	52802fa1 	mov	w1, #0x17d                 	// #381
    40004650:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004654:	91093400 	add	x0, x0, #0x24d
    40004658:	97fff131 	bl	40000b1c <__assert>
    4000465c:	f9400000 	ldr	x0, [x0]
    40004660:	b50000a0 	cbnz	x0, 40004674 <gicv2_set_interrupt_priority+0x48>
    40004664:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004668:	52802fc1 	mov	w1, #0x17e                 	// #382
    4000466c:	910a2c42 	add	x2, x2, #0x28b
    40004670:	17fffff8 	b	40004650 <gicv2_set_interrupt_priority+0x24>
    40004674:	710fec7f 	cmp	w3, #0x3fb
    40004678:	540000a9 	b.ls	4000468c <gicv2_set_interrupt_priority+0x60>  // b.plast
    4000467c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004680:	52802fe1 	mov	w1, #0x17f                 	// #383
    40004684:	910f4442 	add	x2, x2, #0x3d1
    40004688:	17fffff2 	b	40004650 <gicv2_set_interrupt_priority+0x24>
    4000468c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004690:	2a0103e2 	mov	w2, w1
    40004694:	2a0303e1 	mov	w1, w3
    40004698:	17fffd56 	b	40003bf0 <gicd_set_ipriorityr>

000000004000469c <gicv2_set_interrupt_type>:
    4000469c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400046a0:	910003fd 	mov	x29, sp
    400046a4:	a9025bf5 	stp	x21, x22, [sp, #32]
    400046a8:	f00000b6 	adrp	x22, 4001b000 <opteed_sp_context+0xe80>
    400046ac:	a90153f3 	stp	x19, x20, [sp, #16]
    400046b0:	2a0003f3 	mov	w19, w0
    400046b4:	f94336c0 	ldr	x0, [x22, #1640]
    400046b8:	b50000e0 	cbnz	x0, 400046d4 <gicv2_set_interrupt_type+0x38>
    400046bc:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400046c0:	9109c842 	add	x2, x2, #0x272
    400046c4:	52803141 	mov	w1, #0x18a                 	// #394
    400046c8:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400046cc:	91093400 	add	x0, x0, #0x24d
    400046d0:	97fff113 	bl	40000b1c <__assert>
    400046d4:	f9400000 	ldr	x0, [x0]
    400046d8:	b50000a0 	cbnz	x0, 400046ec <gicv2_set_interrupt_type+0x50>
    400046dc:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400046e0:	52803161 	mov	w1, #0x18b                 	// #395
    400046e4:	910a2c42 	add	x2, x2, #0x28b
    400046e8:	17fffff8 	b	400046c8 <gicv2_set_interrupt_type+0x2c>
    400046ec:	710fee7f 	cmp	w19, #0x3fb
    400046f0:	540000a9 	b.ls	40004704 <gicv2_set_interrupt_type+0x68>  // b.plast
    400046f4:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400046f8:	52803181 	mov	w1, #0x18c                 	// #396
    400046fc:	910f4442 	add	x2, x2, #0x3d1
    40004700:	17fffff2 	b	400046c8 <gicv2_set_interrupt_type+0x2c>
    40004704:	b00000d4 	adrp	x20, 4001d000 <cpu_state+0x668>
    40004708:	91274294 	add	x20, x20, #0x9d0
    4000470c:	2a0103f5 	mov	w21, w1
    40004710:	aa1403e0 	mov	x0, x20
    40004714:	97fff61e 	bl	40001f8c <spin_lock>
    40004718:	34000195 	cbz	w21, 40004748 <gicv2_set_interrupt_type+0xac>
    4000471c:	710006bf 	cmp	w21, #0x1
    40004720:	540001e1 	b.ne	4000475c <gicv2_set_interrupt_type+0xc0>  // b.any
    40004724:	f94336c0 	ldr	x0, [x22, #1640]
    40004728:	2a1303e1 	mov	w1, w19
    4000472c:	f9400000 	ldr	x0, [x0]
    40004730:	97fffd24 	bl	40003bc0 <gicd_set_igroupr>
    40004734:	aa1403e0 	mov	x0, x20
    40004738:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000473c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40004740:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004744:	17fff61a 	b	40001fac <spin_unlock>
    40004748:	f94336c0 	ldr	x0, [x22, #1640]
    4000474c:	2a1303e1 	mov	w1, w19
    40004750:	f9400000 	ldr	x0, [x0]
    40004754:	97fffcda 	bl	40003abc <gicd_clr_igroupr>
    40004758:	17fffff7 	b	40004734 <gicv2_set_interrupt_type+0x98>
    4000475c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004760:	52803301 	mov	w1, #0x198                 	// #408
    40004764:	910f8842 	add	x2, x2, #0x3e2
    40004768:	17ffffd8 	b	400046c8 <gicv2_set_interrupt_type+0x2c>

000000004000476c <gicv2_set_pe_target_mask>:
    4000476c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40004770:	2a0003e1 	mov	w1, w0
    40004774:	f00000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40004778:	910003fd 	mov	x29, sp
    4000477c:	f9433402 	ldr	x2, [x0, #1640]
    40004780:	a90153f3 	stp	x19, x20, [sp, #16]
    40004784:	b50000e2 	cbnz	x2, 400047a0 <gicv2_set_pe_target_mask+0x34>
    40004788:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    4000478c:	9109c842 	add	x2, x2, #0x272
    40004790:	52802501 	mov	w1, #0x128                 	// #296
    40004794:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    40004798:	91093400 	add	x0, x0, #0x24d
    4000479c:	97fff0e0 	bl	40000b1c <__assert>
    400047a0:	f9400040 	ldr	x0, [x2]
    400047a4:	b50000a0 	cbnz	x0, 400047b8 <gicv2_set_pe_target_mask+0x4c>
    400047a8:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400047ac:	52802521 	mov	w1, #0x129                 	// #297
    400047b0:	910a2c42 	add	x2, x2, #0x28b
    400047b4:	17fffff8 	b	40004794 <gicv2_set_pe_target_mask+0x28>
    400047b8:	f9400854 	ldr	x20, [x2, #16]
    400047bc:	b50000b4 	cbnz	x20, 400047d0 <gicv2_set_pe_target_mask+0x64>
    400047c0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400047c4:	52802541 	mov	w1, #0x12a                 	// #298
    400047c8:	910d9c42 	add	x2, x2, #0x367
    400047cc:	17fffff2 	b	40004794 <gicv2_set_pe_target_mask+0x28>
    400047d0:	71001c3f 	cmp	w1, #0x7
    400047d4:	540000a9 	b.ls	400047e8 <gicv2_set_pe_target_mask+0x7c>  // b.plast
    400047d8:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400047dc:	52802561 	mov	w1, #0x12b                 	// #299
    400047e0:	910e2442 	add	x2, x2, #0x389
    400047e4:	17ffffec 	b	40004794 <gicv2_set_pe_target_mask+0x28>
    400047e8:	b9401842 	ldr	w2, [x2, #24]
    400047ec:	6b01005f 	cmp	w2, w1
    400047f0:	540000a8 	b.hi	40004804 <gicv2_set_pe_target_mask+0x98>  // b.pmore
    400047f4:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400047f8:	52802581 	mov	w1, #0x12c                 	// #300
    400047fc:	910ea042 	add	x2, x2, #0x3a8
    40004800:	17ffffe5 	b	40004794 <gicv2_set_pe_target_mask+0x28>
    40004804:	d37e7c33 	ubfiz	x19, x1, #2, #32
    40004808:	b8736a81 	ldr	w1, [x20, x19]
    4000480c:	35000061 	cbnz	w1, 40004818 <gicv2_set_pe_target_mask+0xac>
    40004810:	97fffe1f 	bl	4000408c <gicv2_get_cpuif_id>
    40004814:	b8336a80 	str	w0, [x20, x19]
    40004818:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000481c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004820:	d65f03c0 	ret

0000000040004824 <gicv2_set_pmr>:
    40004824:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004828:	f00000a2 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    4000482c:	2a0003e1 	mov	w1, w0
    40004830:	910003fd 	mov	x29, sp
    40004834:	f9433440 	ldr	x0, [x2, #1640]
    40004838:	b50000e0 	cbnz	x0, 40004854 <gicv2_set_pmr+0x30>
    4000483c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004840:	9109c842 	add	x2, x2, #0x272
    40004844:	52804281 	mov	w1, #0x214                 	// #532
    40004848:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    4000484c:	91093400 	add	x0, x0, #0x24d
    40004850:	97fff0b3 	bl	40000b1c <__assert>
    40004854:	f9400400 	ldr	x0, [x0, #8]
    40004858:	b50000a0 	cbnz	x0, 4000486c <gicv2_set_pmr+0x48>
    4000485c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004860:	528042a1 	mov	w1, #0x215                 	// #533
    40004864:	910ab442 	add	x2, x2, #0x2ad
    40004868:	17fffff8 	b	40004848 <gicv2_set_pmr+0x24>
    4000486c:	b9400400 	ldr	w0, [x0, #4]
    40004870:	d5033abf 	dmb	ishst
    40004874:	f9433442 	ldr	x2, [x2, #1640]
    40004878:	f9400442 	ldr	x2, [x2, #8]
    4000487c:	b9000441 	str	w1, [x2, #4]
    40004880:	d5033a9f 	dsb	ishst
    40004884:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004888:	d65f03c0 	ret

000000004000488c <gicv2_set_spi_routing>:
    4000488c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004890:	f00000a2 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    40004894:	910003fd 	mov	x29, sp
    40004898:	f9433443 	ldr	x3, [x2, #1640]
    4000489c:	b50000e3 	cbnz	x3, 400048b8 <gicv2_set_spi_routing+0x2c>
    400048a0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400048a4:	9109c842 	add	x2, x2, #0x272
    400048a8:	52803981 	mov	w1, #0x1cc                 	// #460
    400048ac:	b0000060 	adrp	x0, 40011000 <version_string+0x37c>
    400048b0:	91093400 	add	x0, x0, #0x24d
    400048b4:	97fff09a 	bl	40000b1c <__assert>
    400048b8:	f9400062 	ldr	x2, [x3]
    400048bc:	b50000a2 	cbnz	x2, 400048d0 <gicv2_set_spi_routing+0x44>
    400048c0:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400048c4:	528039a1 	mov	w1, #0x1cd                 	// #461
    400048c8:	910a2c42 	add	x2, x2, #0x28b
    400048cc:	17fffff8 	b	400048ac <gicv2_set_spi_routing+0x20>
    400048d0:	51008004 	sub	w4, w0, #0x20
    400048d4:	710f6c9f 	cmp	w4, #0x3db
    400048d8:	540000a9 	b.ls	400048ec <gicv2_set_spi_routing+0x60>  // b.plast
    400048dc:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400048e0:	528039e1 	mov	w1, #0x1cf                 	// #463
    400048e4:	91115442 	add	x2, x2, #0x455
    400048e8:	17fffff1 	b	400048ac <gicv2_set_spi_routing+0x20>
    400048ec:	f9400864 	ldr	x4, [x3, #16]
    400048f0:	b50000a4 	cbnz	x4, 40004904 <gicv2_set_spi_routing+0x78>
    400048f4:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    400048f8:	52803aa1 	mov	w1, #0x1d5                 	// #469
    400048fc:	910d9c42 	add	x2, x2, #0x367
    40004900:	17ffffeb 	b	400048ac <gicv2_set_spi_routing+0x20>
    40004904:	71001c3f 	cmp	w1, #0x7
    40004908:	540000ad 	b.le	4000491c <gicv2_set_spi_routing+0x90>
    4000490c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004910:	52803ac1 	mov	w1, #0x1d6                 	// #470
    40004914:	910fd842 	add	x2, x2, #0x3f6
    40004918:	17ffffe5 	b	400048ac <gicv2_set_spi_routing+0x20>
    4000491c:	b9401863 	ldr	w3, [x3, #24]
    40004920:	321f77e5 	mov	w5, #0x7ffffffe            	// #2147483646
    40004924:	6b05007f 	cmp	w3, w5
    40004928:	540000a9 	b.ls	4000493c <gicv2_set_spi_routing+0xb0>  // b.plast
    4000492c:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004930:	52803ae1 	mov	w1, #0x1d7                 	// #471
    40004934:	9111f842 	add	x2, x2, #0x47e
    40004938:	17ffffdd 	b	400048ac <gicv2_set_spi_routing+0x20>
    4000493c:	6b01007f 	cmp	w3, w1
    40004940:	540000ac 	b.gt	40004954 <gicv2_set_spi_routing+0xc8>
    40004944:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004948:	52803b01 	mov	w1, #0x1d8                 	// #472
    4000494c:	91106842 	add	x2, x2, #0x41a
    40004950:	17ffffd7 	b	400048ac <gicv2_set_spi_routing+0x20>
    40004954:	37f800e1 	tbnz	w1, #31, 40004970 <gicv2_set_spi_routing+0xe4>
    40004958:	b861d881 	ldr	w1, [x4, w1, sxtw #2]
    4000495c:	350000c1 	cbnz	w1, 40004974 <gicv2_set_spi_routing+0xe8>
    40004960:	b0000062 	adrp	x2, 40011000 <version_string+0x37c>
    40004964:	52803c01 	mov	w1, #0x1e0                 	// #480
    40004968:	91112042 	add	x2, x2, #0x448
    4000496c:	17ffffd0 	b	400048ac <gicv2_set_spi_routing+0x20>
    40004970:	52801fe1 	mov	w1, #0xff                  	// #255
    40004974:	91200042 	add	x2, x2, #0x800
    40004978:	2a0003e0 	mov	w0, w0
    4000497c:	12001c21 	and	w1, w1, #0xff
    40004980:	38206841 	strb	w1, [x2, x0]
    40004984:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004988:	d65f03c0 	ret

000000004000498c <gicv2_spis_configure_defaults>:
    4000498c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40004990:	910003fd 	mov	x29, sp
    40004994:	a90153f3 	stp	x19, x20, [sp, #16]
    40004998:	aa0003f4 	mov	x20, x0
    4000499c:	b9400413 	ldr	w19, [x0, #4]
    400049a0:	f90013f5 	str	x21, [sp, #32]
    400049a4:	52800415 	mov	w21, #0x20                  	// #32
    400049a8:	531b1273 	ubfiz	w19, w19, #5, #5
    400049ac:	11008273 	add	w19, w19, #0x20
    400049b0:	6b1302bf 	cmp	w21, w19
    400049b4:	54000163 	b.cc	400049e0 <gicv2_spis_configure_defaults+0x54>  // b.lo, b.ul, b.last
    400049b8:	52800415 	mov	w21, #0x20                  	// #32
    400049bc:	6b1302bf 	cmp	w21, w19
    400049c0:	540001c3 	b.cc	400049f8 <gicv2_spis_configure_defaults+0x6c>  // b.lo, b.ul, b.last
    400049c4:	52800415 	mov	w21, #0x20                  	// #32
    400049c8:	6b1302bf 	cmp	w21, w19
    400049cc:	54000223 	b.cc	40004a10 <gicv2_spis_configure_defaults+0x84>  // b.lo, b.ul, b.last
    400049d0:	a94153f3 	ldp	x19, x20, [sp, #16]
    400049d4:	f94013f5 	ldr	x21, [sp, #32]
    400049d8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400049dc:	d65f03c0 	ret
    400049e0:	2a1503e1 	mov	w1, w21
    400049e4:	aa1403e0 	mov	x0, x20
    400049e8:	12800002 	mov	w2, #0xffffffff            	// #-1
    400049ec:	110082b5 	add	w21, w21, #0x20
    400049f0:	97fffc9a 	bl	40003c58 <gicd_write_igroupr>
    400049f4:	17ffffef 	b	400049b0 <gicv2_spis_configure_defaults+0x24>
    400049f8:	2a1503e1 	mov	w1, w21
    400049fc:	aa1403e0 	mov	x0, x20
    40004a00:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
    40004a04:	110012b5 	add	w21, w21, #0x4
    40004a08:	97fffc99 	bl	40003c6c <gicd_write_ipriorityr>
    40004a0c:	17ffffec 	b	400049bc <gicv2_spis_configure_defaults+0x30>
    40004a10:	2a1503e1 	mov	w1, w21
    40004a14:	aa1403e0 	mov	x0, x20
    40004a18:	52800002 	mov	w2, #0x0                   	// #0
    40004a1c:	110042b5 	add	w21, w21, #0x10
    40004a20:	97fffc84 	bl	40003c30 <gicd_write_icfgr>
    40004a24:	17ffffe9 	b	400049c8 <gicv2_spis_configure_defaults+0x3c>

0000000040004a28 <init_xlat_tables>:
    40004a28:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40004a2c:	910003fd 	mov	x29, sp
    40004a30:	f9000bf3 	str	x19, [sp, #16]
    40004a34:	d0000093 	adrp	x19, 40016000 <__RODATA_END__>
    40004a38:	9115e273 	add	x19, x19, #0x578
    40004a3c:	b9406a60 	ldr	w0, [x19, #104]
    40004a40:	3100041f 	cmn	w0, #0x1
    40004a44:	540000e0 	b.eq	40004a60 <init_xlat_tables+0x38>  // b.none
    40004a48:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004a4c:	91072042 	add	x2, x2, #0x1c8
    40004a50:	52800c21 	mov	w1, #0x61                  	// #97
    40004a54:	b0000080 	adrp	x0, 40015000 <sdei_state_table+0x233>
    40004a58:	91067c00 	add	x0, x0, #0x19f
    40004a5c:	97fff030 	bl	40000b1c <__assert>
    40004a60:	9400271b 	bl	4000e6cc <xlat_arch_current_el>
    40004a64:	7100041f 	cmp	w0, #0x1
    40004a68:	540000c1 	b.ne	40004a80 <init_xlat_tables+0x58>  // b.any
    40004a6c:	b9006a60 	str	w0, [x19, #104]
    40004a70:	aa1303e0 	mov	x0, x19
    40004a74:	f9400bf3 	ldr	x19, [sp, #16]
    40004a78:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004a7c:	14000009 	b	40004aa0 <init_xlat_tables_ctx>
    40004a80:	7100081f 	cmp	w0, #0x2
    40004a84:	54ffff40 	b.eq	40004a6c <init_xlat_tables+0x44>  // b.none
    40004a88:	71000c1f 	cmp	w0, #0x3
    40004a8c:	54ffff00 	b.eq	40004a6c <init_xlat_tables+0x44>  // b.none
    40004a90:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004a94:	52800d41 	mov	w1, #0x6a                  	// #106
    40004a98:	9107d442 	add	x2, x2, #0x1f5
    40004a9c:	17ffffee 	b	40004a54 <init_xlat_tables+0x2c>

0000000040004aa0 <init_xlat_tables_ctx>:
    40004aa0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40004aa4:	910003fd 	mov	x29, sp
    40004aa8:	a90153f3 	stp	x19, x20, [sp, #16]
    40004aac:	f90013f5 	str	x21, [sp, #32]
    40004ab0:	b50000e0 	cbnz	x0, 40004acc <init_xlat_tables_ctx+0x2c>
    40004ab4:	90000082 	adrp	x2, 40014000 <__func__.4054+0x988>
    40004ab8:	911cac42 	add	x2, x2, #0x72b
    40004abc:	528094c1 	mov	w1, #0x4a6                 	// #1190
    40004ac0:	b0000080 	adrp	x0, 40015000 <sdei_state_table+0x233>
    40004ac4:	91081800 	add	x0, x0, #0x206
    40004ac8:	97fff015 	bl	40000b1c <__assert>
    40004acc:	39419001 	ldrb	w1, [x0, #100]
    40004ad0:	aa0003f3 	mov	x19, x0
    40004ad4:	340000a1 	cbz	w1, 40004ae8 <init_xlat_tables_ctx+0x48>
    40004ad8:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004adc:	528094e1 	mov	w1, #0x4a7                 	// #1191
    40004ae0:	910d8442 	add	x2, x2, #0x361
    40004ae4:	17fffff7 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004ae8:	b9406801 	ldr	w1, [x0, #104]
    40004aec:	51000421 	sub	w1, w1, #0x1
    40004af0:	7100083f 	cmp	w1, #0x2
    40004af4:	540000a9 	b.ls	40004b08 <init_xlat_tables_ctx+0x68>  // b.plast
    40004af8:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004afc:	52809501 	mov	w1, #0x4a8                 	// #1192
    40004b00:	910f8842 	add	x2, x2, #0x3e2
    40004b04:	17ffffef 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004b08:	94000071 	bl	40004ccc <is_mmu_enabled_ctx>
    40004b0c:	72001c1f 	tst	w0, #0xff
    40004b10:	540000a0 	b.eq	40004b24 <init_xlat_tables_ctx+0x84>  // b.none
    40004b14:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004b18:	52809561 	mov	w1, #0x4ab                 	// #1195
    40004b1c:	91113c42 	add	x2, x2, #0x44f
    40004b20:	17ffffe8 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004b24:	a940d275 	ldp	x21, x20, [x19, #8]
    40004b28:	940027a4 	bl	4000e9b8 <xlat_get_min_virt_addr_space_size>
    40004b2c:	d1000400 	sub	x0, x0, #0x1
    40004b30:	eb0002bf 	cmp	x21, x0
    40004b34:	540000a2 	b.cs	40004b48 <init_xlat_tables_ctx+0xa8>  // b.hs, b.nlast
    40004b38:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004b3c:	528095e1 	mov	w1, #0x4af                 	// #1199
    40004b40:	9111a042 	add	x2, x2, #0x468
    40004b44:	17ffffdf 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004b48:	f9400660 	ldr	x0, [x19, #8]
    40004b4c:	92ffffe1 	mov	x1, #0xffffffffffff        	// #281474976710655
    40004b50:	eb01001f 	cmp	x0, x1
    40004b54:	540000a9 	b.ls	40004b68 <init_xlat_tables_ctx+0xc8>  // b.plast
    40004b58:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004b5c:	52809621 	mov	w1, #0x4b1                 	// #1201
    40004b60:	9112a842 	add	x2, x2, #0x4aa
    40004b64:	17ffffd7 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004b68:	91000401 	add	x1, x0, #0x1
    40004b6c:	ea00003f 	tst	x1, x0
    40004b70:	540000a0 	b.eq	40004b84 <init_xlat_tables_ctx+0xe4>  // b.none
    40004b74:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004b78:	52809641 	mov	w1, #0x4b2                 	// #1202
    40004b7c:	91138442 	add	x2, x2, #0x4e1
    40004b80:	17ffffd0 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004b84:	aa1403e0 	mov	x0, x20
    40004b88:	94002793 	bl	4000e9d4 <xlat_mmap_print>
    40004b8c:	b9404a61 	ldr	w1, [x19, #72]
    40004b90:	d2800000 	mov	x0, #0x0                   	// #0
    40004b94:	6b00003f 	cmp	w1, w0
    40004b98:	540001e8 	b.hi	40004bd4 <init_xlat_tables_ctx+0x134>  // b.pmore
    40004b9c:	d2800000 	mov	x0, #0x0                   	// #0
    40004ba0:	b9402a61 	ldr	w1, [x19, #40]
    40004ba4:	6b00003f 	cmp	w1, w0
    40004ba8:	540001ec 	b.gt	40004be4 <init_xlat_tables_ctx+0x144>
    40004bac:	f9400a80 	ldr	x0, [x20, #16]
    40004bb0:	b5000300 	cbnz	x0, 40004c10 <init_xlat_tables_ctx+0x170>
    40004bb4:	f9400274 	ldr	x20, [x19]
    40004bb8:	940026d2 	bl	4000e700 <xlat_arch_get_max_supported_pa>
    40004bbc:	eb00029f 	cmp	x20, x0
    40004bc0:	54000529 	b.ls	40004c64 <init_xlat_tables_ctx+0x1c4>  // b.plast
    40004bc4:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004bc8:	52809aa1 	mov	w1, #0x4d5                 	// #1237
    40004bcc:	91156842 	add	x2, x2, #0x55a
    40004bd0:	17ffffbc 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004bd4:	f9402262 	ldr	x2, [x19, #64]
    40004bd8:	f820785f 	str	xzr, [x2, x0, lsl #3]
    40004bdc:	91000400 	add	x0, x0, #0x1
    40004be0:	17ffffed 	b	40004b94 <init_xlat_tables_ctx+0xf4>
    40004be4:	f9401262 	ldr	x2, [x19, #32]
    40004be8:	f9401a61 	ldr	x1, [x19, #48]
    40004bec:	8b003042 	add	x2, x2, x0, lsl #12
    40004bf0:	b820783f 	str	wzr, [x1, x0, lsl #2]
    40004bf4:	d2800001 	mov	x1, #0x0                   	// #0
    40004bf8:	f821785f 	str	xzr, [x2, x1, lsl #3]
    40004bfc:	91000421 	add	x1, x1, #0x1
    40004c00:	f108003f 	cmp	x1, #0x200
    40004c04:	54ffffa1 	b.ne	40004bf8 <init_xlat_tables_ctx+0x158>  // b.any
    40004c08:	91000400 	add	x0, x0, #0x1
    40004c0c:	17ffffe5 	b	40004ba0 <init_xlat_tables_ctx+0x100>
    40004c10:	b9404a64 	ldr	w4, [x19, #72]
    40004c14:	aa1403e1 	mov	x1, x20
    40004c18:	b9406265 	ldr	w5, [x19, #96]
    40004c1c:	d2800002 	mov	x2, #0x0                   	// #0
    40004c20:	f9402263 	ldr	x3, [x19, #64]
    40004c24:	aa1303e0 	mov	x0, x19
    40004c28:	94002780 	bl	4000ea28 <xlat_tables_map_region>
    40004c2c:	a9408e81 	ldp	x1, x3, [x20, #8]
    40004c30:	8b030022 	add	x2, x1, x3
    40004c34:	d1000442 	sub	x2, x2, #0x1
    40004c38:	eb00005f 	cmp	x2, x0
    40004c3c:	54000100 	b.eq	40004c5c <init_xlat_tables_ctx+0x1bc>  // b.none
    40004c40:	b9401a84 	ldr	w4, [x20, #24]
    40004c44:	b0000080 	adrp	x0, 40015000 <sdei_state_table+0x233>
    40004c48:	f9400282 	ldr	x2, [x20]
    40004c4c:	91142c00 	add	x0, x0, #0x50b
    40004c50:	94002374 	bl	4000da20 <tf_log>
    40004c54:	97fff92e 	bl	4000310c <console_flush>
    40004c58:	97fff13c 	bl	40001148 <do_panic>
    40004c5c:	9100a294 	add	x20, x20, #0x28
    40004c60:	17ffffd3 	b	40004bac <init_xlat_tables_ctx+0x10c>
    40004c64:	f9400660 	ldr	x0, [x19, #8]
    40004c68:	f9402e61 	ldr	x1, [x19, #88]
    40004c6c:	eb00003f 	cmp	x1, x0
    40004c70:	540000a9 	b.ls	40004c84 <init_xlat_tables_ctx+0x1e4>  // b.plast
    40004c74:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004c78:	52809ac1 	mov	w1, #0x4d6                 	// #1238
    40004c7c:	91164842 	add	x2, x2, #0x592
    40004c80:	17ffff90 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004c84:	f9400260 	ldr	x0, [x19]
    40004c88:	f9402a61 	ldr	x1, [x19, #80]
    40004c8c:	eb00003f 	cmp	x1, x0
    40004c90:	540000a9 	b.ls	40004ca4 <init_xlat_tables_ctx+0x204>  // b.plast
    40004c94:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004c98:	52809ae1 	mov	w1, #0x4d7                 	// #1239
    40004c9c:	9116d442 	add	x2, x2, #0x5b5
    40004ca0:	17ffff88 	b	40004ac0 <init_xlat_tables_ctx+0x20>
    40004ca4:	52800020 	mov	w0, #0x1                   	// #1
    40004ca8:	39019260 	strb	w0, [x19, #100]
    40004cac:	aa1303e0 	mov	x0, x19
    40004cb0:	a94153f3 	ldp	x19, x20, [sp, #16]
    40004cb4:	f94013f5 	ldr	x21, [sp, #32]
    40004cb8:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40004cbc:	14002801 	b	4000ecc0 <xlat_tables_print>

0000000040004cc0 <is_dcache_enabled>:
    40004cc0:	d53e1000 	mrs	x0, sctlr_el3
    40004cc4:	53020800 	ubfx	w0, w0, #2, #1
    40004cc8:	d65f03c0 	ret

0000000040004ccc <is_mmu_enabled_ctx>:
    40004ccc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004cd0:	910003fd 	mov	x29, sp
    40004cd4:	b9406800 	ldr	w0, [x0, #104]
    40004cd8:	7100041f 	cmp	w0, #0x1
    40004cdc:	540001a1 	b.ne	40004d10 <is_mmu_enabled_ctx+0x44>  // b.any
    40004ce0:	9400267b 	bl	4000e6cc <xlat_arch_current_el>
    40004ce4:	350000e0 	cbnz	w0, 40004d00 <is_mmu_enabled_ctx+0x34>
    40004ce8:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004cec:	91016842 	add	x2, x2, #0x5a
    40004cf0:	528012e1 	mov	w1, #0x97                  	// #151
    40004cf4:	90000080 	adrp	x0, 40014000 <__func__.4054+0x988>
    40004cf8:	913e6800 	add	x0, x0, #0xf9a
    40004cfc:	97ffef88 	bl	40000b1c <__assert>
    40004d00:	d5381000 	mrs	x0, sctlr_el1
    40004d04:	12000000 	and	w0, w0, #0x1
    40004d08:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40004d0c:	d65f03c0 	ret
    40004d10:	7100081f 	cmp	w0, #0x2
    40004d14:	54000141 	b.ne	40004d3c <is_mmu_enabled_ctx+0x70>  // b.any
    40004d18:	9400266d 	bl	4000e6cc <xlat_arch_current_el>
    40004d1c:	7100041f 	cmp	w0, #0x1
    40004d20:	540000a8 	b.hi	40004d34 <is_mmu_enabled_ctx+0x68>  // b.pmore
    40004d24:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004d28:	52801341 	mov	w1, #0x9a                  	// #154
    40004d2c:	9101dc42 	add	x2, x2, #0x77
    40004d30:	17fffff1 	b	40004cf4 <is_mmu_enabled_ctx+0x28>
    40004d34:	d53c1000 	mrs	x0, sctlr_el2
    40004d38:	17fffff3 	b	40004d04 <is_mmu_enabled_ctx+0x38>
    40004d3c:	71000c1f 	cmp	w0, #0x3
    40004d40:	540000a0 	b.eq	40004d54 <is_mmu_enabled_ctx+0x88>  // b.none
    40004d44:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004d48:	528013a1 	mov	w1, #0x9d                  	// #157
    40004d4c:	91025042 	add	x2, x2, #0x94
    40004d50:	17ffffe9 	b	40004cf4 <is_mmu_enabled_ctx+0x28>
    40004d54:	9400265e 	bl	4000e6cc <xlat_arch_current_el>
    40004d58:	7100081f 	cmp	w0, #0x2
    40004d5c:	540000a8 	b.hi	40004d70 <is_mmu_enabled_ctx+0xa4>  // b.pmore
    40004d60:	b0000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40004d64:	528013c1 	mov	w1, #0x9e                  	// #158
    40004d68:	9102cc42 	add	x2, x2, #0xb3
    40004d6c:	17ffffe2 	b	40004cf4 <is_mmu_enabled_ctx+0x28>
    40004d70:	d53e1000 	mrs	x0, sctlr_el3
    40004d74:	17ffffe4 	b	40004d04 <is_mmu_enabled_ctx+0x38>

0000000040004d78 <ivc_advance_rx>:
    40004d78:	f9400002 	ldr	x2, [x0]
    40004d7c:	b9404041 	ldr	w1, [x2, #64]
    40004d80:	11000421 	add	w1, w1, #0x1
    40004d84:	b9004041 	str	w1, [x2, #64]
    40004d88:	b9402002 	ldr	w2, [x0, #32]
    40004d8c:	b9401401 	ldr	w1, [x0, #20]
    40004d90:	51000442 	sub	w2, w2, #0x1
    40004d94:	6b02003f 	cmp	w1, w2
    40004d98:	1a8107e1 	csinc	w1, wzr, w1, eq  // eq = none
    40004d9c:	b9001401 	str	w1, [x0, #20]
    40004da0:	d65f03c0 	ret

0000000040004da4 <ivc_advance_tx>:
    40004da4:	f9400402 	ldr	x2, [x0, #8]
    40004da8:	b9400041 	ldr	w1, [x2]
    40004dac:	11000421 	add	w1, w1, #0x1
    40004db0:	b9000041 	str	w1, [x2]
    40004db4:	b9402002 	ldr	w2, [x0, #32]
    40004db8:	b9401001 	ldr	w1, [x0, #16]
    40004dbc:	51000442 	sub	w2, w2, #0x1
    40004dc0:	6b02003f 	cmp	w1, w2
    40004dc4:	1a8107e1 	csinc	w1, wzr, w1, eq  // eq = none
    40004dc8:	b9001001 	str	w1, [x0, #16]
    40004dcc:	d65f03c0 	ret

0000000040004dd0 <ivc_check_read>:
    40004dd0:	f9400401 	ldr	x1, [x0, #8]
    40004dd4:	b9400421 	ldr	w1, [x1, #4]
    40004dd8:	35000261 	cbnz	w1, 40004e24 <ivc_check_read+0x54>
    40004ddc:	f9400001 	ldr	x1, [x0]
    40004de0:	b9402003 	ldr	w3, [x0, #32]
    40004de4:	b9400022 	ldr	w2, [x1]
    40004de8:	b9404020 	ldr	w0, [x1, #64]
    40004dec:	4b000044 	sub	w4, w2, w0
    40004df0:	6b04007f 	cmp	w3, w4
    40004df4:	54000063 	b.cc	40004e00 <ivc_check_read+0x30>  // b.lo, b.ul, b.last
    40004df8:	6b00005f 	cmp	w2, w0
    40004dfc:	54000181 	b.ne	40004e2c <ivc_check_read+0x5c>  // b.any
    40004e00:	b9400022 	ldr	w2, [x1]
    40004e04:	b9404020 	ldr	w0, [x1, #64]
    40004e08:	4b000041 	sub	w1, w2, w0
    40004e0c:	6b01007f 	cmp	w3, w1
    40004e10:	54000123 	b.cc	40004e34 <ivc_check_read+0x64>  // b.lo, b.ul, b.last
    40004e14:	6b00005f 	cmp	w2, w0
    40004e18:	12800160 	mov	w0, #0xfffffff4            	// #-12
    40004e1c:	1a8013e0 	csel	w0, wzr, w0, ne  // ne = any
    40004e20:	d65f03c0 	ret
    40004e24:	128006a0 	mov	w0, #0xffffffca            	// #-54
    40004e28:	17fffffe 	b	40004e20 <ivc_check_read+0x50>
    40004e2c:	52800000 	mov	w0, #0x0                   	// #0
    40004e30:	17fffffc 	b	40004e20 <ivc_check_read+0x50>
    40004e34:	12800160 	mov	w0, #0xfffffff4            	// #-12
    40004e38:	17fffffa 	b	40004e20 <ivc_check_read+0x50>

0000000040004e3c <ivc_check_write>:
    40004e3c:	f9400401 	ldr	x1, [x0, #8]
    40004e40:	b9400422 	ldr	w2, [x1, #4]
    40004e44:	350001c2 	cbnz	w2, 40004e7c <ivc_check_write+0x40>
    40004e48:	b9402002 	ldr	w2, [x0, #32]
    40004e4c:	b9400020 	ldr	w0, [x1]
    40004e50:	b9404023 	ldr	w3, [x1, #64]
    40004e54:	4b030000 	sub	w0, w0, w3
    40004e58:	6b00005f 	cmp	w2, w0
    40004e5c:	54000148 	b.hi	40004e84 <ivc_check_write+0x48>  // b.pmore
    40004e60:	b9400020 	ldr	w0, [x1]
    40004e64:	b9404021 	ldr	w1, [x1, #64]
    40004e68:	4b010000 	sub	w0, w0, w1
    40004e6c:	6b00005f 	cmp	w2, w0
    40004e70:	12800160 	mov	w0, #0xfffffff4            	// #-12
    40004e74:	1a8083e0 	csel	w0, wzr, w0, hi  // hi = pmore
    40004e78:	d65f03c0 	ret
    40004e7c:	128006a0 	mov	w0, #0xffffffca            	// #-54
    40004e80:	17fffffe 	b	40004e78 <ivc_check_write+0x3c>
    40004e84:	52800000 	mov	w0, #0x0                   	// #0
    40004e88:	17fffffc 	b	40004e78 <ivc_check_write+0x3c>

0000000040004e8c <ivc_frame_pointer.part.0>:
    40004e8c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004e90:	d0000062 	adrp	x2, 40012000 <version_string+0x137c>
    40004e94:	d0000060 	adrp	x0, 40012000 <version_string+0x137c>
    40004e98:	910003fd 	mov	x29, sp
    40004e9c:	91285c42 	add	x2, x2, #0xa17
    40004ea0:	9128b000 	add	x0, x0, #0xa2c
    40004ea4:	52801c21 	mov	w1, #0xe1                  	// #225
    40004ea8:	97ffef1d 	bl	40000b1c <__assert>

0000000040004eac <mce_clear_hsm_corr_status>:
    40004eac:	140002d0 	b	400059ec <nvg_clear_hsm_corr_status>

0000000040004eb0 <mce_command_handler>:
    40004eb0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40004eb4:	aa0003e3 	mov	x3, x0
    40004eb8:	f100141f 	cmp	x0, #0x5
    40004ebc:	910003fd 	mov	x29, sp
    40004ec0:	f9000bf3 	str	x19, [sp, #16]
    40004ec4:	54000260 	b.eq	40004f10 <mce_command_handler+0x60>  // b.none
    40004ec8:	aa0103e0 	mov	x0, x1
    40004ecc:	f100187f 	cmp	x3, #0x6
    40004ed0:	54000320 	b.eq	40004f34 <mce_command_handler+0x84>  // b.none
    40004ed4:	b5000423 	cbnz	x3, 40004f58 <mce_command_handler+0xa8>
    40004ed8:	aa0203e1 	mov	x1, x2
    40004edc:	940002ca 	bl	40005a04 <nvg_enter_cstate>
    40004ee0:	2a0003f3 	mov	w19, w0
    40004ee4:	36f800e0 	tbz	w0, #31, 40004f00 <mce_command_handler+0x50>
    40004ee8:	2a0003e2 	mov	w2, w0
    40004eec:	f0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40004ef0:	d0000060 	adrp	x0, 40012000 <version_string+0x137c>
    40004ef4:	91011021 	add	x1, x1, #0x44
    40004ef8:	913dbc00 	add	x0, x0, #0xf6f
    40004efc:	940022c9 	bl	4000da20 <tf_log>
    40004f00:	2a1303e0 	mov	w0, w19
    40004f04:	f9400bf3 	ldr	x19, [sp, #16]
    40004f08:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004f0c:	d65f03c0 	ret
    40004f10:	940002dd 	bl	40005a84 <nvg_is_sc7_allowed>
    40004f14:	2a0003f3 	mov	w19, w0
    40004f18:	36ffff40 	tbz	w0, #31, 40004f00 <mce_command_handler+0x50>
    40004f1c:	2a0003e2 	mov	w2, w0
    40004f20:	f0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40004f24:	d0000060 	adrp	x0, 40012000 <version_string+0x137c>
    40004f28:	91011021 	add	x1, x1, #0x44
    40004f2c:	913e3400 	add	x0, x0, #0xf8d
    40004f30:	17fffff3 	b	40004efc <mce_command_handler+0x4c>
    40004f34:	940002db 	bl	40005aa0 <nvg_online_core>
    40004f38:	2a0003f3 	mov	w19, w0
    40004f3c:	36fffe20 	tbz	w0, #31, 40004f00 <mce_command_handler+0x50>
    40004f40:	2a0003e2 	mov	w2, w0
    40004f44:	f0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40004f48:	d0000060 	adrp	x0, 40012000 <version_string+0x137c>
    40004f4c:	91011021 	add	x1, x1, #0x44
    40004f50:	913eb400 	add	x0, x0, #0xfad
    40004f54:	17ffffea 	b	40004efc <mce_command_handler+0x4c>
    40004f58:	aa0303e1 	mov	x1, x3
    40004f5c:	d0000060 	adrp	x0, 40012000 <version_string+0x137c>
    40004f60:	128002b3 	mov	w19, #0xffffffea            	// #-22
    40004f64:	913f2800 	add	x0, x0, #0xfca
    40004f68:	940022ae 	bl	4000da20 <tf_log>
    40004f6c:	17ffffe5 	b	40004f00 <mce_command_handler+0x50>

0000000040004f70 <mce_enable_strict_checking>:
    40004f70:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40004f74:	910003fd 	mov	x29, sp
    40004f78:	f9000bf3 	str	x19, [sp, #16]
    40004f7c:	d53e1013 	mrs	x19, sctlr_el3
    40004f80:	94001e2d 	bl	4000c834 <tegra_platform_is_silicon>
    40004f84:	72001c1f 	tst	w0, #0xff
    40004f88:	54000180 	b.eq	40004fb8 <mce_enable_strict_checking+0x48>  // b.none
    40004f8c:	37000233 	tbnz	w19, #0, 40004fd0 <mce_enable_strict_checking+0x60>
    40004f90:	940002d6 	bl	40005ae8 <nvg_roc_clean_cache_trbits>
    40004f94:	2a0003e2 	mov	w2, w0
    40004f98:	36f80260 	tbz	w0, #31, 40004fe4 <mce_enable_strict_checking+0x74>
    40004f9c:	f9400bf3 	ldr	x19, [sp, #16]
    40004fa0:	f0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40004fa4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004fa8:	91016021 	add	x1, x1, #0x58
    40004fac:	f0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40004fb0:	91008000 	add	x0, x0, #0x20
    40004fb4:	1400229b 	b	4000da20 <tf_log>
    40004fb8:	94001e09 	bl	4000c7dc <tegra_platform_is_fpga>
    40004fbc:	72001c1f 	tst	w0, #0xff
    40004fc0:	54fffe61 	b.ne	40004f8c <mce_enable_strict_checking+0x1c>  // b.any
    40004fc4:	f9400bf3 	ldr	x19, [sp, #16]
    40004fc8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004fcc:	d65f03c0 	ret
    40004fd0:	d50c839f 	tlbi	alle1is
    40004fd4:	d50e831f 	tlbi	alle3is
    40004fd8:	d5033f9f 	dsb	sy
    40004fdc:	d5033fdf 	isb
    40004fe0:	17ffffec 	b	40004f90 <mce_enable_strict_checking+0x20>
    40004fe4:	f9400bf3 	ldr	x19, [sp, #16]
    40004fe8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40004fec:	14000283 	b	400059f8 <nvg_enable_strict_checking_mode>

0000000040004ff0 <mce_firmware_not_supported>:
    40004ff0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40004ff4:	910003fd 	mov	x29, sp
    40004ff8:	94001e00 	bl	4000c7f8 <tegra_platform_is_linsim>
    40004ffc:	72001c1f 	tst	w0, #0xff
    40005000:	540000a0 	b.eq	40005014 <mce_firmware_not_supported+0x24>  // b.none
    40005004:	52800020 	mov	w0, #0x1                   	// #1
    40005008:	12000000 	and	w0, w0, #0x1
    4000500c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005010:	d65f03c0 	ret
    40005014:	94001e01 	bl	4000c818 <tegra_platform_is_qt>
    40005018:	72001c1f 	tst	w0, #0xff
    4000501c:	54ffff41 	b.ne	40005004 <mce_firmware_not_supported+0x14>  // b.any
    40005020:	94001e0c 	bl	4000c850 <tegra_platform_is_virt_dev_kit>
    40005024:	12001c00 	and	w0, w0, #0xff
    40005028:	17fffff8 	b	40005008 <mce_firmware_not_supported+0x18>

000000004000502c <mce_system_reboot>:
    4000502c:	140002c6 	b	40005b44 <nvg_system_reboot>

0000000040005030 <mce_system_shutdown>:
    40005030:	140002c8 	b	40005b50 <nvg_system_shutdown>

0000000040005034 <mce_update_cstate_info>:
    40005034:	39405004 	ldrb	w4, [x0, #20]
    40005038:	29408801 	ldp	w1, w2, [x0, #4]
    4000503c:	b9401003 	ldr	w3, [x0, #16]
    40005040:	b9400000 	ldr	w0, [x0]
    40005044:	140002d8 	b	40005ba4 <nvg_update_cstate_info>

0000000040005048 <mce_update_gsc_tzdram>:
    40005048:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000504c:	910003fd 	mov	x29, sp
    40005050:	97ffffe8 	bl	40004ff0 <mce_firmware_not_supported>
    40005054:	72001c1f 	tst	w0, #0xff
    40005058:	54000081 	b.ne	40005068 <mce_update_gsc_tzdram+0x20>  // b.any
    4000505c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005060:	52800400 	mov	w0, #0x20                  	// #32
    40005064:	140002be 	b	40005b5c <nvg_update_ccplex_gsc>
    40005068:	128002a0 	mov	w0, #0xffffffea            	// #-22
    4000506c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005070:	d65f03c0 	ret

0000000040005074 <mce_update_gsc_videomem>:
    40005074:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005078:	910003fd 	mov	x29, sp
    4000507c:	97ffffdd 	bl	40004ff0 <mce_firmware_not_supported>
    40005080:	72001c1f 	tst	w0, #0xff
    40005084:	54000081 	b.ne	40005094 <mce_update_gsc_videomem+0x20>  // b.any
    40005088:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000508c:	52800460 	mov	w0, #0x23                  	// #35
    40005090:	140002b3 	b	40005b5c <nvg_update_ccplex_gsc>
    40005094:	128002a0 	mov	w0, #0xffffffea            	// #-22
    40005098:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000509c:	d65f03c0 	ret

00000000400050a0 <mce_verify_firmware_version>:
    400050a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400050a4:	910003fd 	mov	x29, sp
    400050a8:	97ffffd2 	bl	40004ff0 <mce_firmware_not_supported>
    400050ac:	72001c1f 	tst	w0, #0xff
    400050b0:	540001e1 	b.ne	400050ec <mce_verify_firmware_version+0x4c>  // b.any
    400050b4:	9400026e 	bl	40005a6c <nvg_get_version>
    400050b8:	d360fc01 	lsr	x1, x0, #32
    400050bc:	f100183f 	cmp	x1, #0x6
    400050c0:	540000c0 	b.eq	400050d8 <mce_verify_firmware_version+0x38>  // b.none
    400050c4:	b0000060 	adrp	x0, 40012000 <version_string+0x137c>
    400050c8:	913f9800 	add	x0, x0, #0xfe6
    400050cc:	94002255 	bl	4000da20 <tf_log>
    400050d0:	97fff80f 	bl	4000310c <console_flush>
    400050d4:	97fff01d 	bl	40001148 <do_panic>
    400050d8:	7100181f 	cmp	w0, #0x6
    400050dc:	54000088 	b.hi	400050ec <mce_verify_firmware_version+0x4c>  // b.pmore
    400050e0:	d0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    400050e4:	91000c00 	add	x0, x0, #0x3
    400050e8:	17fffff9 	b	400050cc <mce_verify_firmware_version+0x2c>
    400050ec:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400050f0:	d65f03c0 	ret

00000000400050f4 <mce_verify_strict_checking>:
    400050f4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400050f8:	910003fd 	mov	x29, sp
    400050fc:	f9000bf3 	str	x19, [sp, #16]
    40005100:	94001dcd 	bl	4000c834 <tegra_platform_is_silicon>
    40005104:	12001c13 	and	w19, w0, #0xff
    40005108:	94001db5 	bl	4000c7dc <tegra_platform_is_fpga>
    4000510c:	7100027f 	cmp	w19, #0x0
    40005110:	12001c00 	and	w0, w0, #0xff
    40005114:	7a400800 	ccmp	w0, #0x0, #0x0, eq  // eq = none
    40005118:	54000080 	b.eq	40005128 <mce_verify_strict_checking+0x34>  // b.none
    4000511c:	f9400bf3 	ldr	x19, [sp, #16]
    40005120:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40005124:	140002b2 	b	40005bec <nvg_verify_strict_checking_mode>
    40005128:	f9400bf3 	ldr	x19, [sp, #16]
    4000512c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40005130:	d65f03c0 	ret

0000000040005134 <mdelay>:
    40005134:	52807d01 	mov	w1, #0x3e8                 	// #1000
    40005138:	b27f7be2 	mov	x2, #0xfffffffe            	// #4294967294
    4000513c:	9ba17c03 	umull	x3, w0, w1
    40005140:	eb02007f 	cmp	x3, x2
    40005144:	54000129 	b.ls	40005168 <mdelay+0x34>  // b.plast
    40005148:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000514c:	90000062 	adrp	x2, 40011000 <version_string+0x37c>
    40005150:	90000060 	adrp	x0, 40011000 <version_string+0x37c>
    40005154:	910003fd 	mov	x29, sp
    40005158:	9115d442 	add	x2, x2, #0x575
    4000515c:	9114c000 	add	x0, x0, #0x530
    40005160:	52800841 	mov	w1, #0x42                  	// #66
    40005164:	97ffee6e 	bl	40000b1c <__assert>
    40005168:	1b017c00 	mul	w0, w0, w1
    4000516c:	14002282 	b	4000db74 <udelay>

0000000040005170 <memcmp>:
    40005170:	d1000421 	sub	x1, x1, #0x1
    40005174:	d2800004 	mov	x4, #0x0                   	// #0
    40005178:	eb04005f 	cmp	x2, x4
    4000517c:	54000061 	b.ne	40005188 <memcmp+0x18>  // b.any
    40005180:	52800000 	mov	w0, #0x0                   	// #0
    40005184:	14000007 	b	400051a0 <memcmp+0x30>
    40005188:	38646803 	ldrb	w3, [x0, x4]
    4000518c:	91000484 	add	x4, x4, #0x1
    40005190:	38646825 	ldrb	w5, [x1, x4]
    40005194:	6b05007f 	cmp	w3, w5
    40005198:	54ffff00 	b.eq	40005178 <memcmp+0x8>  // b.none
    4000519c:	4b050060 	sub	w0, w3, w5
    400051a0:	d65f03c0 	ret

00000000400051a4 <memcpy>:
    400051a4:	d2800003 	mov	x3, #0x0                   	// #0
    400051a8:	eb03005f 	cmp	x2, x3
    400051ac:	54000041 	b.ne	400051b4 <memcpy+0x10>  // b.any
    400051b0:	d65f03c0 	ret
    400051b4:	38636824 	ldrb	w4, [x1, x3]
    400051b8:	38236804 	strb	w4, [x0, x3]
    400051bc:	91000463 	add	x3, x3, #0x1
    400051c0:	17fffffa 	b	400051a8 <memcpy+0x4>

00000000400051c4 <memmove>:
    400051c4:	cb010006 	sub	x6, x0, x1
    400051c8:	aa0003e5 	mov	x5, x0
    400051cc:	eb0200df 	cmp	x6, x2
    400051d0:	54000043 	b.cc	400051d8 <memmove+0x14>  // b.lo, b.ul, b.last
    400051d4:	17fffff4 	b	400051a4 <memcpy>
    400051d8:	8b020024 	add	x4, x1, x2
    400051dc:	8b020000 	add	x0, x0, x2
    400051e0:	eb05001f 	cmp	x0, x5
    400051e4:	54000041 	b.ne	400051ec <memmove+0x28>  // b.any
    400051e8:	d65f03c0 	ret
    400051ec:	385ffc81 	ldrb	w1, [x4, #-1]!
    400051f0:	381ffc01 	strb	w1, [x0, #-1]!
    400051f4:	17fffffb 	b	400051e0 <memmove+0x1c>

00000000400051f8 <memset>:
    400051f8:	b4000342 	cbz	x2, 40005260 <memset+0x68>
    400051fc:	12001c21 	and	w1, w1, #0xff
    40005200:	aa0003e5 	mov	x5, x0
    40005204:	f24008a6 	ands	x6, x5, #0x7
    40005208:	54000261 	b.ne	40005254 <memset+0x5c>  // b.any
    4000520c:	d3781c24 	ubfiz	x4, x1, #8, #8
    40005210:	92401c23 	and	x3, x1, #0xff
    40005214:	aa030083 	orr	x3, x4, x3
    40005218:	d2800004 	mov	x4, #0x0                   	// #0
    4000521c:	aa034063 	orr	x3, x3, x3, lsl #16
    40005220:	aa038063 	orr	x3, x3, x3, lsl #32
    40005224:	cb040047 	sub	x7, x2, x4
    40005228:	f1001cff 	cmp	x7, #0x7
    4000522c:	540001c8 	b.hi	40005264 <memset+0x6c>  // b.pmore
    40005230:	d343fc43 	lsr	x3, x2, #3
    40005234:	928000e4 	mov	x4, #0xfffffffffffffff8    	// #-8
    40005238:	8b030ca5 	add	x5, x5, x3, lsl #3
    4000523c:	9b040862 	madd	x2, x3, x4, x2
    40005240:	eb06005f 	cmp	x2, x6
    40005244:	540000e0 	b.eq	40005260 <memset+0x68>  // b.none
    40005248:	382668a1 	strb	w1, [x5, x6]
    4000524c:	910004c6 	add	x6, x6, #0x1
    40005250:	17fffffc 	b	40005240 <memset+0x48>
    40005254:	380014a1 	strb	w1, [x5], #1
    40005258:	f1000442 	subs	x2, x2, #0x1
    4000525c:	54fffd41 	b.ne	40005204 <memset+0xc>  // b.any
    40005260:	d65f03c0 	ret
    40005264:	f82468a3 	str	x3, [x5, x4]
    40005268:	91002084 	add	x4, x4, #0x8
    4000526c:	17ffffee 	b	40005224 <memset+0x2c>

0000000040005270 <mmap_add>:
    40005270:	aa0003e1 	mov	x1, x0
    40005274:	b0000080 	adrp	x0, 40016000 <__RODATA_END__>
    40005278:	9115e000 	add	x0, x0, #0x578
    4000527c:	14000001 	b	40005280 <mmap_add_ctx>

0000000040005280 <mmap_add_ctx>:
    40005280:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40005284:	910003fd 	mov	x29, sp
    40005288:	a90153f3 	stp	x19, x20, [sp, #16]
    4000528c:	aa0003f4 	mov	x20, x0
    40005290:	aa0103f3 	mov	x19, x1
    40005294:	f9401260 	ldr	x0, [x19, #32]
    40005298:	b5000080 	cbnz	x0, 400052a8 <mmap_add_ctx+0x28>
    4000529c:	a94153f3 	ldp	x19, x20, [sp, #16]
    400052a0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400052a4:	d65f03c0 	ret
    400052a8:	aa1303e1 	mov	x1, x19
    400052ac:	aa1403e0 	mov	x0, x20
    400052b0:	9100a273 	add	x19, x19, #0x28
    400052b4:	94000111 	bl	400056f8 <mmap_add_region_ctx>
    400052b8:	17fffff7 	b	40005294 <mmap_add_ctx+0x14>

00000000400052bc <mmap_add_dynamic_region>:
    400052bc:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400052c0:	910003fd 	mov	x29, sp
    400052c4:	f9000bf3 	str	x19, [sp, #16]
    400052c8:	b0000093 	adrp	x19, 40016000 <__RODATA_END__>
    400052cc:	9115c273 	add	x19, x19, #0x570
    400052d0:	a90207e0 	stp	x0, x1, [sp, #32]
    400052d4:	f9400264 	ldr	x4, [x19]
    400052d8:	f90027e4 	str	x4, [sp, #72]
    400052dc:	d2800004 	mov	x4, #0x0                   	// #0
    400052e0:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    400052e4:	910083e1 	add	x1, sp, #0x20
    400052e8:	f9001be2 	str	x2, [sp, #48]
    400052ec:	b9003be3 	str	w3, [sp, #56]
    400052f0:	f90023e0 	str	x0, [sp, #64]
    400052f4:	b0000080 	adrp	x0, 40016000 <__RODATA_END__>
    400052f8:	9115e000 	add	x0, x0, #0x578
    400052fc:	9400000a 	bl	40005324 <mmap_add_dynamic_region_ctx>
    40005300:	f94027e1 	ldr	x1, [sp, #72]
    40005304:	f9400262 	ldr	x2, [x19]
    40005308:	eb020021 	subs	x1, x1, x2
    4000530c:	d2800002 	mov	x2, #0x0                   	// #0
    40005310:	54000040 	b.eq	40005318 <mmap_add_dynamic_region+0x5c>  // b.none
    40005314:	97ffee0c 	bl	40000b44 <__stack_chk_fail>
    40005318:	f9400bf3 	ldr	x19, [sp, #16]
    4000531c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40005320:	d65f03c0 	ret

0000000040005324 <mmap_add_dynamic_region_ctx>:
    40005324:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    40005328:	910003fd 	mov	x29, sp
    4000532c:	a9046bf9 	stp	x25, x26, [sp, #64]
    40005330:	b000009a 	adrp	x26, 40016000 <__RODATA_END__>
    40005334:	9115c35a 	add	x26, x26, #0x570
    40005338:	a90573fb 	stp	x27, x28, [sp, #80]
    4000533c:	f9400342 	ldr	x2, [x26]
    40005340:	f9004fe2 	str	x2, [sp, #152]
    40005344:	d2800002 	mov	x2, #0x0                   	// #0
    40005348:	f940083b 	ldr	x27, [x1, #16]
    4000534c:	a90153f3 	stp	x19, x20, [sp, #16]
    40005350:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005354:	a90363f7 	stp	x23, x24, [sp, #48]
    40005358:	b500011b 	cbnz	x27, 40005378 <mmap_add_dynamic_region_ctx+0x54>
    4000535c:	52800018 	mov	w24, #0x0                   	// #0
    40005360:	f9404fe0 	ldr	x0, [sp, #152]
    40005364:	f9400341 	ldr	x1, [x26]
    40005368:	eb010000 	subs	x0, x0, x1
    4000536c:	d2800001 	mov	x1, #0x0                   	// #0
    40005370:	54000ce0 	b.eq	4000550c <mmap_add_dynamic_region_ctx+0x1e8>  // b.none
    40005374:	97ffedf4 	bl	40000b44 <__stack_chk_fail>
    40005378:	a9403439 	ldp	x25, x13, [x1]
    4000537c:	aa0003f3 	mov	x19, x0
    40005380:	b9401822 	ldr	w2, [x1, #24]
    40005384:	aa0103f5 	mov	x21, x1
    40005388:	b940180c 	ldr	w12, [x0, #24]
    4000538c:	f940080e 	ldr	x14, [x0, #16]
    40005390:	32010042 	orr	w2, w2, #0x80000000
    40005394:	b9001822 	str	w2, [x1, #24]
    40005398:	9400007f 	bl	40005594 <mmap_add_region_check>
    4000539c:	2a0003f8 	mov	w24, w0
    400053a0:	35fffe00 	cbnz	w0, 40005360 <mmap_add_dynamic_region_ctx+0x3c>
    400053a4:	8b0d0362 	add	x2, x27, x13
    400053a8:	aa0e03e0 	mov	x0, x14
    400053ac:	d1000454 	sub	x20, x2, #0x1
    400053b0:	a9408c01 	ldp	x1, x3, [x0, #8]
    400053b4:	aa0003f7 	mov	x23, x0
    400053b8:	9100a000 	add	x0, x0, #0x28
    400053bc:	8b010061 	add	x1, x3, x1
    400053c0:	d1000421 	sub	x1, x1, #0x1
    400053c4:	eb14003f 	cmp	x1, x20
    400053c8:	54000042 	b.cs	400053d0 <mmap_add_dynamic_region_ctx+0xac>  // b.hs, b.nlast
    400053cc:	b5ffff23 	cbnz	x3, 400053b0 <mmap_add_dynamic_region_ctx+0x8c>
    400053d0:	a94082e1 	ldp	x1, x0, [x23, #8]
    400053d4:	aa1703f6 	mov	x22, x23
    400053d8:	9100a2f7 	add	x23, x23, #0x28
    400053dc:	8b010001 	add	x1, x0, x1
    400053e0:	eb01005f 	cmp	x2, x1
    400053e4:	54000081 	b.ne	400053f4 <mmap_add_dynamic_region_ctx+0xd0>  // b.any
    400053e8:	b4000060 	cbz	x0, 400053f4 <mmap_add_dynamic_region_ctx+0xd0>
    400053ec:	eb00037f 	cmp	x27, x0
    400053f0:	54ffff08 	b.hi	400053d0 <mmap_add_dynamic_region_ctx+0xac>  // b.pmore
    400053f4:	52800503 	mov	w3, #0x28                  	// #40
    400053f8:	aa1603e1 	mov	x1, x22
    400053fc:	aa1703e0 	mov	x0, x23
    40005400:	9b233983 	smaddl	x3, w12, w3, x14
    40005404:	f90037e3 	str	x3, [sp, #104]
    40005408:	cb16007c 	sub	x28, x3, x22
    4000540c:	aa1c03e2 	mov	x2, x28
    40005410:	97ffff6d 	bl	400051c4 <memmove>
    40005414:	f94037e3 	ldr	x3, [sp, #104]
    40005418:	f9400860 	ldr	x0, [x3, #16]
    4000541c:	b40000e0 	cbz	x0, 40005438 <mmap_add_dynamic_region_ctx+0x114>
    40005420:	90000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40005424:	90000080 	adrp	x0, 40015000 <sdei_state_table+0x233>
    40005428:	910ec442 	add	x2, x2, #0x3b1
    4000542c:	91081800 	add	x0, x0, #0x206
    40005430:	52807c61 	mov	w1, #0x3e3                 	// #995
    40005434:	97ffedba 	bl	40000b1c <__assert>
    40005438:	aa1503e1 	mov	x1, x21
    4000543c:	aa1603e0 	mov	x0, x22
    40005440:	d2800502 	mov	x2, #0x28                  	// #40
    40005444:	97ffff58 	bl	400051a4 <memcpy>
    40005448:	39419260 	ldrb	w0, [x19, #100]
    4000544c:	340004a0 	cbz	w0, 400054e0 <mmap_add_dynamic_region_ctx+0x1bc>
    40005450:	b9404a64 	ldr	w4, [x19, #72]
    40005454:	aa1603e1 	mov	x1, x22
    40005458:	b9406265 	ldr	w5, [x19, #96]
    4000545c:	aa1303e0 	mov	x0, x19
    40005460:	f9402263 	ldr	x3, [x19, #64]
    40005464:	d2800002 	mov	x2, #0x0                   	// #0
    40005468:	94002570 	bl	4000ea28 <xlat_tables_map_region>
    4000546c:	aa0003f4 	mov	x20, x0
    40005470:	a94086c0 	ldp	x0, x1, [x22, #8]
    40005474:	8b010000 	add	x0, x0, x1
    40005478:	d1000400 	sub	x0, x0, #0x1
    4000547c:	eb14001f 	cmp	x0, x20
    40005480:	540002e0 	b.eq	400054dc <mmap_add_dynamic_region_ctx+0x1b8>  // b.none
    40005484:	aa1c03e2 	mov	x2, x28
    40005488:	aa1703e1 	mov	x1, x23
    4000548c:	aa1603e0 	mov	x0, x22
    40005490:	97ffff4d 	bl	400051c4 <memmove>
    40005494:	f94006a0 	ldr	x0, [x21, #8]
    40005498:	eb14001f 	cmp	x0, x20
    4000549c:	540001c2 	b.cs	400054d4 <mmap_add_dynamic_region_ctx+0x1b0>  // b.hs, b.nlast
    400054a0:	b9404a64 	ldr	w4, [x19, #72]
    400054a4:	9101c3e1 	add	x1, sp, #0x70
    400054a8:	b9406265 	ldr	w5, [x19, #96]
    400054ac:	d2800002 	mov	x2, #0x0                   	// #0
    400054b0:	f9402263 	ldr	x3, [x19, #64]
    400054b4:	a9077fff 	stp	xzr, xzr, [sp, #112]
    400054b8:	f9003fe0 	str	x0, [sp, #120]
    400054bc:	cb000280 	sub	x0, x20, x0
    400054c0:	a9087fff 	stp	xzr, xzr, [sp, #128]
    400054c4:	f90043e0 	str	x0, [sp, #128]
    400054c8:	aa1303e0 	mov	x0, x19
    400054cc:	f9004bff 	str	xzr, [sp, #144]
    400054d0:	940025fd 	bl	4000ecc4 <xlat_tables_unmap_region>
    400054d4:	12800178 	mov	w24, #0xfffffff4            	// #-12
    400054d8:	17ffffa2 	b	40005360 <mmap_add_dynamic_region_ctx+0x3c>
    400054dc:	d5033a9f 	dsb	ishst
    400054e0:	f9402a61 	ldr	x1, [x19, #80]
    400054e4:	8b1b0320 	add	x0, x25, x27
    400054e8:	d1000400 	sub	x0, x0, #0x1
    400054ec:	eb00003f 	cmp	x1, x0
    400054f0:	54000042 	b.cs	400054f8 <mmap_add_dynamic_region_ctx+0x1d4>  // b.hs, b.nlast
    400054f4:	f9002a60 	str	x0, [x19, #80]
    400054f8:	f9402e60 	ldr	x0, [x19, #88]
    400054fc:	eb14001f 	cmp	x0, x20
    40005500:	54fff2e2 	b.cs	4000535c <mmap_add_dynamic_region_ctx+0x38>  // b.hs, b.nlast
    40005504:	f9002e74 	str	x20, [x19, #88]
    40005508:	17ffff96 	b	40005360 <mmap_add_dynamic_region_ctx+0x3c>
    4000550c:	2a1803e0 	mov	w0, w24
    40005510:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005514:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005518:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000551c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40005520:	a94573fb 	ldp	x27, x28, [sp, #80]
    40005524:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    40005528:	d65f03c0 	ret

000000004000552c <mmap_add_region>:
    4000552c:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40005530:	910003fd 	mov	x29, sp
    40005534:	f9000bf3 	str	x19, [sp, #16]
    40005538:	b0000093 	adrp	x19, 40016000 <__RODATA_END__>
    4000553c:	9115c273 	add	x19, x19, #0x570
    40005540:	a90207e0 	stp	x0, x1, [sp, #32]
    40005544:	f9400264 	ldr	x4, [x19]
    40005548:	f90027e4 	str	x4, [sp, #72]
    4000554c:	d2800004 	mov	x4, #0x0                   	// #0
    40005550:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    40005554:	910083e1 	add	x1, sp, #0x20
    40005558:	f9001be2 	str	x2, [sp, #48]
    4000555c:	b9003be3 	str	w3, [sp, #56]
    40005560:	f90023e0 	str	x0, [sp, #64]
    40005564:	b0000080 	adrp	x0, 40016000 <__RODATA_END__>
    40005568:	9115e000 	add	x0, x0, #0x578
    4000556c:	94000063 	bl	400056f8 <mmap_add_region_ctx>
    40005570:	f94027e0 	ldr	x0, [sp, #72]
    40005574:	f9400261 	ldr	x1, [x19]
    40005578:	eb010000 	subs	x0, x0, x1
    4000557c:	d2800001 	mov	x1, #0x0                   	// #0
    40005580:	54000040 	b.eq	40005588 <mmap_add_region+0x5c>  // b.none
    40005584:	97ffed70 	bl	40000b44 <__stack_chk_fail>
    40005588:	f9400bf3 	ldr	x19, [sp, #16]
    4000558c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40005590:	d65f03c0 	ret

0000000040005594 <mmap_add_region_check>:
    40005594:	a9400c26 	ldp	x6, x3, [x1]
    40005598:	f940082a 	ldr	x10, [x1, #16]
    4000559c:	f9401022 	ldr	x2, [x1, #32]
    400055a0:	aa0300c5 	orr	x5, x6, x3
    400055a4:	8b0a00c7 	add	x7, x6, x10
    400055a8:	aa0a00a5 	orr	x5, x5, x10
    400055ac:	8b0a0064 	add	x4, x3, x10
    400055b0:	d10004e7 	sub	x7, x7, #0x1
    400055b4:	d1000484 	sub	x4, x4, #0x1
    400055b8:	f2402cbf 	tst	x5, #0xfff
    400055bc:	540008a1 	b.ne	400056d0 <mmap_add_region_check+0x13c>  // b.any
    400055c0:	f148005f 	cmp	x2, #0x200, lsl #12
    400055c4:	d2a80005 	mov	x5, #0x40000000            	// #1073741824
    400055c8:	fa451044 	ccmp	x2, x5, #0x4, ne  // ne = any
    400055cc:	54000060 	b.eq	400055d8 <mmap_add_region_check+0x44>  // b.none
    400055d0:	f140045f 	cmp	x2, #0x1, lsl #12
    400055d4:	540007e1 	b.ne	400056d0 <mmap_add_region_check+0x13c>  // b.any
    400055d8:	eb0700df 	cmp	x6, x7
    400055dc:	fa449062 	ccmp	x3, x4, #0x2, ls  // ls = plast
    400055e0:	540007c8 	b.hi	400056d8 <mmap_add_region_check+0x144>  // b.pmore
    400055e4:	f9400402 	ldr	x2, [x0, #8]
    400055e8:	eb04005f 	cmp	x2, x4
    400055ec:	54000763 	b.cc	400056d8 <mmap_add_region_check+0x144>  // b.lo, b.ul, b.last
    400055f0:	f9400002 	ldr	x2, [x0]
    400055f4:	eb07005f 	cmp	x2, x7
    400055f8:	54000703 	b.cc	400056d8 <mmap_add_region_check+0x144>  // b.lo, b.ul, b.last
    400055fc:	f9400802 	ldr	x2, [x0, #16]
    40005600:	52800505 	mov	w5, #0x28                  	// #40
    40005604:	b9401800 	ldr	w0, [x0, #24]
    40005608:	9b250800 	smaddl	x0, w0, w5, x2
    4000560c:	f85e8000 	ldur	x0, [x0, #-24]
    40005610:	b5000680 	cbnz	x0, 400056e0 <mmap_add_region_check+0x14c>
    40005614:	cb06006b 	sub	x11, x3, x6
    40005618:	f9400849 	ldr	x9, [x2, #16]
    4000561c:	b5000069 	cbnz	x9, 40005628 <mmap_add_region_check+0x94>
    40005620:	52800000 	mov	w0, #0x0                   	// #0
    40005624:	d65f03c0 	ret
    40005628:	f9400440 	ldr	x0, [x2, #8]
    4000562c:	8b090008 	add	x8, x0, x9
    40005630:	eb03001f 	cmp	x0, x3
    40005634:	d1000508 	sub	x8, x8, #0x1
    40005638:	54000288 	b.hi	40005688 <mmap_add_region_check+0xf4>  // b.pmore
    4000563c:	eb08009f 	cmp	x4, x8
    40005640:	54000289 	b.ls	40005690 <mmap_add_region_check+0xfc>  // b.plast
    40005644:	eb03001f 	cmp	x0, x3
    40005648:	54000240 	b.eq	40005690 <mmap_add_region_check+0xfc>  // b.none
    4000564c:	f9400045 	ldr	x5, [x2]
    40005650:	eb0700bf 	cmp	x5, x7
    40005654:	540004a8 	b.hi	400056e8 <mmap_add_region_check+0x154>  // b.pmore
    40005658:	8b0900a5 	add	x5, x5, x9
    4000565c:	d10004a5 	sub	x5, x5, #0x1
    40005660:	eb0500df 	cmp	x6, x5
    40005664:	1a9f97e5 	cset	w5, hi  // hi = pmore
    40005668:	eb04001f 	cmp	x0, x4
    4000566c:	540002e8 	b.hi	400056c8 <mmap_add_region_check+0x134>  // b.pmore
    40005670:	eb08007f 	cmp	x3, x8
    40005674:	1a9f97e0 	cset	w0, hi  // hi = pmore
    40005678:	6a05001f 	tst	w0, w5
    4000567c:	54000220 	b.eq	400056c0 <mmap_add_region_check+0x12c>  // b.none
    40005680:	9100a042 	add	x2, x2, #0x28
    40005684:	17ffffe5 	b	40005618 <mmap_add_region_check+0x84>
    40005688:	eb08009f 	cmp	x4, x8
    4000568c:	54fffe03 	b.cc	4000564c <mmap_add_region_check+0xb8>  // b.lo, b.ul, b.last
    40005690:	b9401825 	ldr	w5, [x1, #24]
    40005694:	37f80165 	tbnz	w5, #31, 400056c0 <mmap_add_region_check+0x12c>
    40005698:	b9401845 	ldr	w5, [x2, #24]
    4000569c:	37f80125 	tbnz	w5, #31, 400056c0 <mmap_add_region_check+0x12c>
    400056a0:	f9400045 	ldr	x5, [x2]
    400056a4:	cb050005 	sub	x5, x0, x5
    400056a8:	eb0b00bf 	cmp	x5, x11
    400056ac:	540000a1 	b.ne	400056c0 <mmap_add_region_check+0x12c>  // b.any
    400056b0:	eb03001f 	cmp	x0, x3
    400056b4:	54fffe61 	b.ne	40005680 <mmap_add_region_check+0xec>  // b.any
    400056b8:	eb0a013f 	cmp	x9, x10
    400056bc:	54fffe21 	b.ne	40005680 <mmap_add_region_check+0xec>  // b.any
    400056c0:	12800000 	mov	w0, #0xffffffff            	// #-1
    400056c4:	17ffffd8 	b	40005624 <mmap_add_region_check+0x90>
    400056c8:	52800020 	mov	w0, #0x1                   	// #1
    400056cc:	17ffffeb 	b	40005678 <mmap_add_region_check+0xe4>
    400056d0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    400056d4:	17ffffd4 	b	40005624 <mmap_add_region_check+0x90>
    400056d8:	12800420 	mov	w0, #0xffffffde            	// #-34
    400056dc:	17ffffd2 	b	40005624 <mmap_add_region_check+0x90>
    400056e0:	12800160 	mov	w0, #0xfffffff4            	// #-12
    400056e4:	17ffffd0 	b	40005624 <mmap_add_region_check+0x90>
    400056e8:	eb04001f 	cmp	x0, x4
    400056ec:	54fffca8 	b.hi	40005680 <mmap_add_region_check+0xec>  // b.pmore
    400056f0:	52800025 	mov	w5, #0x1                   	// #1
    400056f4:	17ffffdf 	b	40005670 <mmap_add_region_check+0xdc>

00000000400056f8 <mmap_add_region_ctx>:
    400056f8:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400056fc:	910003fd 	mov	x29, sp
    40005700:	a90363f7 	stp	x23, x24, [sp, #48]
    40005704:	f9400838 	ldr	x24, [x1, #16]
    40005708:	a90153f3 	stp	x19, x20, [sp, #16]
    4000570c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005710:	f90023f9 	str	x25, [sp, #64]
    40005714:	b40008d8 	cbz	x24, 4000582c <mmap_add_region_ctx+0x134>
    40005718:	39419002 	ldrb	w2, [x0, #100]
    4000571c:	aa0003f4 	mov	x20, x0
    40005720:	340000e2 	cbz	w2, 4000573c <mmap_add_region_ctx+0x44>
    40005724:	90000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40005728:	910d8442 	add	x2, x2, #0x361
    4000572c:	52806281 	mov	w1, #0x314                 	// #788
    40005730:	90000080 	adrp	x0, 40015000 <sdei_state_table+0x233>
    40005734:	91081800 	add	x0, x0, #0x206
    40005738:	97ffecf9 	bl	40000b1c <__assert>
    4000573c:	aa0103f5 	mov	x21, x1
    40005740:	97ffff95 	bl	40005594 <mmap_add_region_check>
    40005744:	2a0003e1 	mov	w1, w0
    40005748:	35000360 	cbnz	w0, 400057b4 <mmap_add_region_ctx+0xbc>
    4000574c:	f94006a1 	ldr	x1, [x21, #8]
    40005750:	f9400a82 	ldr	x2, [x20, #16]
    40005754:	8b010301 	add	x1, x24, x1
    40005758:	d1000439 	sub	x25, x1, #0x1
    4000575c:	aa0203f3 	mov	x19, x2
    40005760:	a9408e60 	ldp	x0, x3, [x19, #8]
    40005764:	8b000060 	add	x0, x3, x0
    40005768:	d1000400 	sub	x0, x0, #0x1
    4000576c:	eb19001f 	cmp	x0, x25
    40005770:	54000042 	b.cs	40005778 <mmap_add_region_ctx+0x80>  // b.hs, b.nlast
    40005774:	b50002e3 	cbnz	x3, 400057d0 <mmap_add_region_ctx+0xd8>
    40005778:	a9408263 	ldp	x3, x0, [x19, #8]
    4000577c:	8b030003 	add	x3, x0, x3
    40005780:	eb03003f 	cmp	x1, x3
    40005784:	540002a0 	b.eq	400057d8 <mmap_add_region_ctx+0xe0>  // b.none
    40005788:	b9401a97 	ldr	w23, [x20, #24]
    4000578c:	52800500 	mov	w0, #0x28                  	// #40
    40005790:	9b200af7 	smaddl	x23, w23, w0, x2
    40005794:	f9400840 	ldr	x0, [x2, #16]
    40005798:	b4000560 	cbz	x0, 40005844 <mmap_add_region_ctx+0x14c>
    4000579c:	eb17005f 	cmp	x2, x23
    400057a0:	54000263 	b.cc	400057ec <mmap_add_region_ctx+0xf4>  // b.lo, b.ul, b.last
    400057a4:	90000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    400057a8:	52806981 	mov	w1, #0x34c                 	// #844
    400057ac:	910ec442 	add	x2, x2, #0x3b1
    400057b0:	17ffffe0 	b	40005730 <mmap_add_region_ctx+0x38>
    400057b4:	90000080 	adrp	x0, 40015000 <sdei_state_table+0x233>
    400057b8:	910dcc00 	add	x0, x0, #0x373
    400057bc:	94002099 	bl	4000da20 <tf_log>
    400057c0:	90000062 	adrp	x2, 40011000 <version_string+0x37c>
    400057c4:	52806321 	mov	w1, #0x319                 	// #793
    400057c8:	910f8842 	add	x2, x2, #0x3e2
    400057cc:	17ffffd9 	b	40005730 <mmap_add_region_ctx+0x38>
    400057d0:	9100a273 	add	x19, x19, #0x28
    400057d4:	17ffffe3 	b	40005760 <mmap_add_region_ctx+0x68>
    400057d8:	b4fffd80 	cbz	x0, 40005788 <mmap_add_region_ctx+0x90>
    400057dc:	eb00031f 	cmp	x24, x0
    400057e0:	54fffd49 	b.ls	40005788 <mmap_add_region_ctx+0x90>  // b.plast
    400057e4:	9100a273 	add	x19, x19, #0x28
    400057e8:	17ffffe4 	b	40005778 <mmap_add_region_ctx+0x80>
    400057ec:	9100a042 	add	x2, x2, #0x28
    400057f0:	17ffffe9 	b	40005794 <mmap_add_region_ctx+0x9c>
    400057f4:	aa1503e1 	mov	x1, x21
    400057f8:	aa1303e0 	mov	x0, x19
    400057fc:	d2800502 	mov	x2, #0x28                  	// #40
    40005800:	97fffe69 	bl	400051a4 <memcpy>
    40005804:	f9402a80 	ldr	x0, [x20, #80]
    40005808:	8b1802d6 	add	x22, x22, x24
    4000580c:	d10006d6 	sub	x22, x22, #0x1
    40005810:	eb16001f 	cmp	x0, x22
    40005814:	54000042 	b.cs	4000581c <mmap_add_region_ctx+0x124>  // b.hs, b.nlast
    40005818:	f9002a96 	str	x22, [x20, #80]
    4000581c:	f9402e80 	ldr	x0, [x20, #88]
    40005820:	eb19001f 	cmp	x0, x25
    40005824:	54000042 	b.cs	4000582c <mmap_add_region_ctx+0x134>  // b.hs, b.nlast
    40005828:	f9002e99 	str	x25, [x20, #88]
    4000582c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005830:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005834:	a94363f7 	ldp	x23, x24, [sp, #48]
    40005838:	f94023f9 	ldr	x25, [sp, #64]
    4000583c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40005840:	d65f03c0 	ret
    40005844:	cb130042 	sub	x2, x2, x19
    40005848:	aa1303e1 	mov	x1, x19
    4000584c:	9100a260 	add	x0, x19, #0x28
    40005850:	f94002b6 	ldr	x22, [x21]
    40005854:	97fffe5c 	bl	400051c4 <memmove>
    40005858:	f9400ae0 	ldr	x0, [x23, #16]
    4000585c:	b4fffcc0 	cbz	x0, 400057f4 <mmap_add_region_ctx+0xfc>
    40005860:	90000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    40005864:	52806b01 	mov	w1, #0x358                 	// #856
    40005868:	910e7842 	add	x2, x2, #0x39e
    4000586c:	17ffffb1 	b	40005730 <mmap_add_region_ctx+0x38>

0000000040005870 <mmap_remove_dynamic_region>:
    40005870:	aa0103e2 	mov	x2, x1
    40005874:	aa0003e1 	mov	x1, x0
    40005878:	b0000080 	adrp	x0, 40016000 <__RODATA_END__>
    4000587c:	9115e000 	add	x0, x0, #0x578
    40005880:	14000001 	b	40005884 <mmap_remove_dynamic_region_ctx>

0000000040005884 <mmap_remove_dynamic_region_ctx>:
    40005884:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40005888:	910003fd 	mov	x29, sp
    4000588c:	a90153f3 	stp	x19, x20, [sp, #16]
    40005890:	aa0003f3 	mov	x19, x0
    40005894:	a90363f7 	stp	x23, x24, [sp, #48]
    40005898:	b9401817 	ldr	w23, [x0, #24]
    4000589c:	f9400814 	ldr	x20, [x0, #16]
    400058a0:	52800500 	mov	w0, #0x28                  	// #40
    400058a4:	a9025bf5 	stp	x21, x22, [sp, #32]
    400058a8:	9b2052f7 	smaddl	x23, w23, w0, x20
    400058ac:	f9400ae0 	ldr	x0, [x23, #16]
    400058b0:	f90023f9 	str	x25, [sp, #64]
    400058b4:	b40001a0 	cbz	x0, 400058e8 <mmap_remove_dynamic_region_ctx+0x64>
    400058b8:	90000082 	adrp	x2, 40015000 <sdei_state_table+0x233>
    400058bc:	90000080 	adrp	x0, 40015000 <sdei_state_table+0x233>
    400058c0:	910f1442 	add	x2, x2, #0x3c5
    400058c4:	91081800 	add	x0, x0, #0x206
    400058c8:	528088e1 	mov	w1, #0x447                 	// #1095
    400058cc:	97ffec94 	bl	40000b1c <__assert>
    400058d0:	f9400683 	ldr	x3, [x20, #8]
    400058d4:	eb01007f 	cmp	x3, x1
    400058d8:	54000061 	b.ne	400058e4 <mmap_remove_dynamic_region_ctx+0x60>  // b.any
    400058dc:	eb02001f 	cmp	x0, x2
    400058e0:	540007e0 	b.eq	400059dc <mmap_remove_dynamic_region_ctx+0x158>  // b.none
    400058e4:	9100a294 	add	x20, x20, #0x28
    400058e8:	f9400a80 	ldr	x0, [x20, #16]
    400058ec:	b5ffff20 	cbnz	x0, 400058d0 <mmap_remove_dynamic_region_ctx+0x4c>
    400058f0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    400058f4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400058f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400058fc:	a94363f7 	ldp	x23, x24, [sp, #48]
    40005900:	f94023f9 	ldr	x25, [sp, #64]
    40005904:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40005908:	d65f03c0 	ret
    4000590c:	39419260 	ldrb	w0, [x19, #100]
    40005910:	d1000421 	sub	x1, x1, #0x1
    40005914:	f9400295 	ldr	x21, [x20]
    40005918:	8b020036 	add	x22, x1, x2
    4000591c:	d1000442 	sub	x2, x2, #0x1
    40005920:	8b150055 	add	x21, x2, x21
    40005924:	a9456678 	ldp	x24, x25, [x19, #80]
    40005928:	34000120 	cbz	w0, 4000594c <mmap_remove_dynamic_region_ctx+0xc8>
    4000592c:	b9404a64 	ldr	w4, [x19, #72]
    40005930:	aa1403e1 	mov	x1, x20
    40005934:	b9406265 	ldr	w5, [x19, #96]
    40005938:	aa1303e0 	mov	x0, x19
    4000593c:	f9402263 	ldr	x3, [x19, #64]
    40005940:	d2800002 	mov	x2, #0x0                   	// #0
    40005944:	940024e0 	bl	4000ecc4 <xlat_tables_unmap_region>
    40005948:	940023c6 	bl	4000e860 <xlat_arch_tlbi_va_sync>
    4000594c:	cb1402e2 	sub	x2, x23, x20
    40005950:	9100a281 	add	x1, x20, #0x28
    40005954:	aa1403e0 	mov	x0, x20
    40005958:	97fffe1b 	bl	400051c4 <memmove>
    4000595c:	eb1902df 	cmp	x22, x25
    40005960:	54000120 	b.eq	40005984 <mmap_remove_dynamic_region_ctx+0x100>  // b.none
    40005964:	eb1802bf 	cmp	x21, x24
    40005968:	540000a1 	b.ne	4000597c <mmap_remove_dynamic_region_ctx+0xf8>  // b.any
    4000596c:	f9400a61 	ldr	x1, [x19, #16]
    40005970:	f9002a7f 	str	xzr, [x19, #80]
    40005974:	f9400820 	ldr	x0, [x1, #16]
    40005978:	b5000200 	cbnz	x0, 400059b8 <mmap_remove_dynamic_region_ctx+0x134>
    4000597c:	52800000 	mov	w0, #0x0                   	// #0
    40005980:	17ffffdd 	b	400058f4 <mmap_remove_dynamic_region_ctx+0x70>
    40005984:	f9400a61 	ldr	x1, [x19, #16]
    40005988:	f9002e7f 	str	xzr, [x19, #88]
    4000598c:	f9400820 	ldr	x0, [x1, #16]
    40005990:	b4fffea0 	cbz	x0, 40005964 <mmap_remove_dynamic_region_ctx+0xe0>
    40005994:	f9400422 	ldr	x2, [x1, #8]
    40005998:	8b020000 	add	x0, x0, x2
    4000599c:	f9402e62 	ldr	x2, [x19, #88]
    400059a0:	d1000400 	sub	x0, x0, #0x1
    400059a4:	eb02001f 	cmp	x0, x2
    400059a8:	54000049 	b.ls	400059b0 <mmap_remove_dynamic_region_ctx+0x12c>  // b.plast
    400059ac:	f9002e60 	str	x0, [x19, #88]
    400059b0:	9100a021 	add	x1, x1, #0x28
    400059b4:	17fffff6 	b	4000598c <mmap_remove_dynamic_region_ctx+0x108>
    400059b8:	f9400022 	ldr	x2, [x1]
    400059bc:	8b020000 	add	x0, x0, x2
    400059c0:	f9402a62 	ldr	x2, [x19, #80]
    400059c4:	d1000400 	sub	x0, x0, #0x1
    400059c8:	eb02001f 	cmp	x0, x2
    400059cc:	54000049 	b.ls	400059d4 <mmap_remove_dynamic_region_ctx+0x150>  // b.plast
    400059d0:	f9002a60 	str	x0, [x19, #80]
    400059d4:	9100a021 	add	x1, x1, #0x28
    400059d8:	17ffffe7 	b	40005974 <mmap_remove_dynamic_region_ctx+0xf0>
    400059dc:	b9401a80 	ldr	w0, [x20, #24]
    400059e0:	37fff960 	tbnz	w0, #31, 4000590c <mmap_remove_dynamic_region_ctx+0x88>
    400059e4:	12800000 	mov	w0, #0xffffffff            	// #-1
    400059e8:	17ffffc3 	b	400058f4 <mmap_remove_dynamic_region_ctx+0x70>

00000000400059ec <nvg_clear_hsm_corr_status>:
    400059ec:	d2800041 	mov	x1, #0x2                   	// #2
    400059f0:	d28006a0 	mov	x0, #0x35                  	// #53
    400059f4:	17ffefdc 	b	40001964 <nvg_set_request_data>

00000000400059f8 <nvg_enable_strict_checking_mode>:
    400059f8:	d2800061 	mov	x1, #0x3                   	// #3
    400059fc:	d28006c0 	mov	x0, #0x36                  	// #54
    40005a00:	17ffefd9 	b	40001964 <nvg_set_request_data>

0000000040005a04 <nvg_enter_cstate>:
    40005a04:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40005a08:	910003fd 	mov	x29, sp
    40005a0c:	f9000bf3 	str	x19, [sp, #16]
    40005a10:	2a0003f3 	mov	w19, w0
    40005a14:	2a0103e0 	mov	w0, w1
    40005a18:	51001a61 	sub	w1, w19, #0x6
    40005a1c:	7100043f 	cmp	w1, #0x1
    40005a20:	7a418a60 	ccmp	w19, #0x1, #0x0, hi  // hi = pmore
    40005a24:	54000169 	b.ls	40005a50 <nvg_enter_cstate+0x4c>  // b.plast
    40005a28:	2a1303e2 	mov	w2, w19
    40005a2c:	d0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40005a30:	d0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40005a34:	91058c21 	add	x1, x1, #0x163
    40005a38:	9102d800 	add	x0, x0, #0xb6
    40005a3c:	94001ff9 	bl	4000da20 <tf_log>
    40005a40:	128002a0 	mov	w0, #0xffffffea            	// #-22
    40005a44:	f9400bf3 	ldr	x19, [sp, #16]
    40005a48:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40005a4c:	d65f03c0 	ret
    40005a50:	9400003a 	bl	40005b38 <nvg_set_wake_time>
    40005a54:	d5381020 	mrs	x0, actlr_el1
    40005a58:	927cec00 	and	x0, x0, #0xfffffffffffffff0
    40005a5c:	aa130013 	orr	x19, x0, x19
    40005a60:	d5181033 	msr	actlr_el1, x19
    40005a64:	52800000 	mov	w0, #0x0                   	// #0
    40005a68:	17fffff7 	b	40005a44 <nvg_enter_cstate+0x40>

0000000040005a6c <nvg_get_version>:
    40005a6c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005a70:	d2800000 	mov	x0, #0x0                   	// #0
    40005a74:	910003fd 	mov	x29, sp
    40005a78:	97ffefb9 	bl	4000195c <nvg_set_request>
    40005a7c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005a80:	17ffefb5 	b	40001954 <nvg_get_result>

0000000040005a84 <nvg_is_sc7_allowed>:
    40005a84:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005a88:	d2800560 	mov	x0, #0x2b                  	// #43
    40005a8c:	910003fd 	mov	x29, sp
    40005a90:	97ffefb3 	bl	4000195c <nvg_set_request>
    40005a94:	97ffefb0 	bl	40001954 <nvg_get_result>
    40005a98:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005a9c:	d65f03c0 	ret

0000000040005aa0 <nvg_online_core>:
    40005aa0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005aa4:	2a0003e2 	mov	w2, w0
    40005aa8:	7100201f 	cmp	w0, #0x8
    40005aac:	910003fd 	mov	x29, sp
    40005ab0:	54000129 	b.ls	40005ad4 <nvg_online_core+0x34>  // b.plast
    40005ab4:	d0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40005ab8:	d0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40005abc:	91048821 	add	x1, x1, #0x122
    40005ac0:	9101cc00 	add	x0, x0, #0x73
    40005ac4:	94001fd7 	bl	4000da20 <tf_log>
    40005ac8:	128002a0 	mov	w0, #0xffffffea            	// #-22
    40005acc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005ad0:	d65f03c0 	ret
    40005ad4:	2a0003e1 	mov	w1, w0
    40005ad8:	d2800580 	mov	x0, #0x2c                  	// #44
    40005adc:	97ffefa2 	bl	40001964 <nvg_set_request_data>
    40005ae0:	52800000 	mov	w0, #0x0                   	// #0
    40005ae4:	17fffffa 	b	40005acc <nvg_online_core+0x2c>

0000000040005ae8 <nvg_roc_clean_cache_trbits>:
    40005ae8:	d5380160 	mrs	x0, id_afr0_el1
    40005aec:	d34c3c00 	ubfx	x0, x0, #12, #4
    40005af0:	f100041f 	cmp	x0, #0x1
    40005af4:	540001e1 	b.ne	40005b30 <nvg_roc_clean_cache_trbits+0x48>  // b.any
    40005af8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005afc:	910003fd 	mov	x29, sp
    40005b00:	97ffef93 	bl	4000194c <nvg_cache_inval_all>
    40005b04:	aa0003e1 	mov	x1, x0
    40005b08:	52800000 	mov	w0, #0x0                   	// #0
    40005b0c:	b50000e1 	cbnz	x1, 40005b28 <nvg_roc_clean_cache_trbits+0x40>
    40005b10:	d0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40005b14:	d0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40005b18:	91052021 	add	x1, x1, #0x148
    40005b1c:	9102a400 	add	x0, x0, #0xa9
    40005b20:	94001fc0 	bl	4000da20 <tf_log>
    40005b24:	12800240 	mov	w0, #0xffffffed            	// #-19
    40005b28:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005b2c:	d65f03c0 	ret
    40005b30:	12800580 	mov	w0, #0xffffffd3            	// #-45
    40005b34:	d65f03c0 	ret

0000000040005b38 <nvg_set_wake_time>:
    40005b38:	2a0003e1 	mov	w1, w0
    40005b3c:	d2800060 	mov	x0, #0x3                   	// #3
    40005b40:	17ffef89 	b	40001964 <nvg_set_request_data>

0000000040005b44 <nvg_system_reboot>:
    40005b44:	d2800021 	mov	x1, #0x1                   	// #1
    40005b48:	d2800540 	mov	x0, #0x2a                  	// #42
    40005b4c:	17ffef86 	b	40001964 <nvg_set_request_data>

0000000040005b50 <nvg_system_shutdown>:
    40005b50:	d2800001 	mov	x1, #0x0                   	// #0
    40005b54:	d2800540 	mov	x0, #0x2a                  	// #42
    40005b58:	17ffef83 	b	40001964 <nvg_set_request_data>

0000000040005b5c <nvg_update_ccplex_gsc>:
    40005b5c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005b60:	2a0003e2 	mov	w2, w0
    40005b64:	71008c1f 	cmp	w0, #0x23
    40005b68:	910003fd 	mov	x29, sp
    40005b6c:	54000129 	b.ls	40005b90 <nvg_update_ccplex_gsc+0x34>  // b.plast
    40005b70:	d0000061 	adrp	x1, 40013000 <__func__.3057+0xf3>
    40005b74:	d0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40005b78:	9104c821 	add	x1, x1, #0x132
    40005b7c:	91023800 	add	x0, x0, #0x8e
    40005b80:	94001fa8 	bl	4000da20 <tf_log>
    40005b84:	128002a0 	mov	w0, #0xffffffea            	// #-22
    40005b88:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005b8c:	d65f03c0 	ret
    40005b90:	2a0003e1 	mov	w1, w0
    40005b94:	d2800640 	mov	x0, #0x32                  	// #50
    40005b98:	97ffef73 	bl	40001964 <nvg_set_request_data>
    40005b9c:	52800000 	mov	w0, #0x0                   	// #0
    40005ba0:	17fffffa 	b	40005b88 <nvg_update_ccplex_gsc+0x2c>

0000000040005ba4 <nvg_update_cstate_info>:
    40005ba4:	92400805 	and	x5, x0, #0x7
    40005ba8:	7100001f 	cmp	w0, #0x0
    40005bac:	b27900a5 	orr	x5, x5, #0x80
    40005bb0:	12001c84 	and	w4, w4, #0xff
    40005bb4:	9a9f10a0 	csel	x0, x5, xzr, ne  // ne = any
    40005bb8:	34000081 	cbz	w1, 40005bc8 <nvg_update_cstate_info+0x24>
    40005bbc:	d3780821 	ubfiz	x1, x1, #8, #3
    40005bc0:	aa000020 	orr	x0, x1, x0
    40005bc4:	b2710000 	orr	x0, x0, #0x8000
    40005bc8:	34000082 	cbz	w2, 40005bd8 <nvg_update_cstate_info+0x34>
    40005bcc:	d3700c42 	ubfiz	x2, x2, #16, #4
    40005bd0:	aa000040 	orr	x0, x2, x0
    40005bd4:	b2690000 	orr	x0, x0, #0x800000
    40005bd8:	34000044 	cbz	w4, 40005be0 <nvg_update_cstate_info+0x3c>
    40005bdc:	b2610000 	orr	x0, x0, #0x80000000
    40005be0:	aa038001 	orr	x1, x0, x3, lsl #32
    40005be4:	d2800080 	mov	x0, #0x4                   	// #4
    40005be8:	17ffef5f 	b	40001964 <nvg_set_request_data>

0000000040005bec <nvg_verify_strict_checking_mode>:
    40005bec:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40005bf0:	d28006c0 	mov	x0, #0x36                  	// #54
    40005bf4:	910003fd 	mov	x29, sp
    40005bf8:	97ffef59 	bl	4000195c <nvg_set_request>
    40005bfc:	97ffef56 	bl	40001954 <nvg_get_result>
    40005c00:	f1000c1f 	cmp	x0, #0x3
    40005c04:	540000e0 	b.eq	40005c20 <nvg_verify_strict_checking_mode+0x34>  // b.none
    40005c08:	d0000062 	adrp	x2, 40013000 <__func__.3057+0xf3>
    40005c0c:	d0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40005c10:	91034042 	add	x2, x2, #0xd0
    40005c14:	9103d400 	add	x0, x0, #0xf5
    40005c18:	52801c01 	mov	w1, #0xe0                  	// #224
    40005c1c:	97ffebc0 	bl	40000b1c <__assert>
    40005c20:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40005c24:	d65f03c0 	ret

0000000040005c28 <opteed_cpu_migrate_info>:
    40005c28:	52800040 	mov	w0, #0x2                   	// #2
    40005c2c:	d65f03c0 	ret

0000000040005c30 <opteed_cpu_off_handler>:
    40005c30:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40005c34:	910003fd 	mov	x29, sp
    40005c38:	a90153f3 	stp	x19, x20, [sp, #16]
    40005c3c:	b00000b4 	adrp	x20, 4001a000 <psci_ns_context+0x1200>
    40005c40:	91060294 	add	x20, x20, #0x180
    40005c44:	f90013f5 	str	x21, [sp, #32]
    40005c48:	97ffefbf 	bl	40001b44 <plat_my_core_pos>
    40005c4c:	f00000a1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40005c50:	52805215 	mov	w21, #0x290                 	// #656
    40005c54:	f944c821 	ldr	x1, [x1, #2448]
    40005c58:	9bb55015 	umaddl	x21, w0, w21, x20
    40005c5c:	b50000e1 	cbnz	x1, 40005c78 <opteed_cpu_off_handler+0x48>
    40005c60:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005c64:	91228042 	add	x2, x2, #0x8a0
    40005c68:	52800461 	mov	w1, #0x23                  	// #35
    40005c6c:	f0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40005c70:	9122cc00 	add	x0, x0, #0x8b3
    40005c74:	97ffebaa 	bl	40000b1c <__assert>
    40005c78:	2a0003e0 	mov	w0, w0
    40005c7c:	d2805213 	mov	x19, #0x290                 	// #656
    40005c80:	9b137c13 	mul	x19, x0, x19
    40005c84:	b8736a80 	ldr	w0, [x20, x19]
    40005c88:	12000400 	and	w0, w0, #0x3
    40005c8c:	7100041f 	cmp	w0, #0x1
    40005c90:	540000a0 	b.eq	40005ca4 <opteed_cpu_off_handler+0x74>  // b.none
    40005c94:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005c98:	52800481 	mov	w1, #0x24                  	// #36
    40005c9c:	91234c42 	add	x2, x2, #0x8d3
    40005ca0:	17fffff3 	b	40005c6c <opteed_cpu_off_handler+0x3c>
    40005ca4:	91003021 	add	x1, x1, #0xc
    40005ca8:	52800000 	mov	w0, #0x0                   	// #0
    40005cac:	97fff431 	bl	40002d70 <cm_set_elr_el3>
    40005cb0:	aa1503e0 	mov	x0, x21
    40005cb4:	940001f1 	bl	40006478 <opteed_synchronous_sp_entry>
    40005cb8:	34000060 	cbz	w0, 40005cc4 <opteed_cpu_off_handler+0x94>
    40005cbc:	97fff514 	bl	4000310c <console_flush>
    40005cc0:	97ffed22 	bl	40001148 <do_panic>
    40005cc4:	b8736a80 	ldr	w0, [x20, x19]
    40005cc8:	f94013f5 	ldr	x21, [sp, #32]
    40005ccc:	121e7400 	and	w0, w0, #0xfffffffc
    40005cd0:	b8336a80 	str	w0, [x20, x19]
    40005cd4:	52800000 	mov	w0, #0x0                   	// #0
    40005cd8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005cdc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40005ce0:	d65f03c0 	ret

0000000040005ce4 <opteed_cpu_on_finish_handler>:
    40005ce4:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    40005ce8:	910003fd 	mov	x29, sp
    40005cec:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005cf0:	b0000095 	adrp	x21, 40016000 <__RODATA_END__>
    40005cf4:	9115c2b5 	add	x21, x21, #0x570
    40005cf8:	f94002a0 	ldr	x0, [x21]
    40005cfc:	f90047e0 	str	x0, [sp, #136]
    40005d00:	d2800000 	mov	x0, #0x0                   	// #0
    40005d04:	a90153f3 	stp	x19, x20, [sp, #16]
    40005d08:	b00000b4 	adrp	x20, 4001a000 <psci_ns_context+0x1200>
    40005d0c:	91060294 	add	x20, x20, #0x180
    40005d10:	52805216 	mov	w22, #0x290                 	// #656
    40005d14:	97ffef8c 	bl	40001b44 <plat_my_core_pos>
    40005d18:	f00000a1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40005d1c:	9bb65016 	umaddl	x22, w0, w22, x20
    40005d20:	f944c822 	ldr	x2, [x1, #2448]
    40005d24:	b50000e2 	cbnz	x2, 40005d40 <opteed_cpu_on_finish_handler+0x5c>
    40005d28:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005d2c:	91228042 	add	x2, x2, #0x8a0
    40005d30:	52800cc1 	mov	w1, #0x66                  	// #102
    40005d34:	f0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40005d38:	9122cc00 	add	x0, x0, #0x8b3
    40005d3c:	97ffeb78 	bl	40000b1c <__assert>
    40005d40:	2a0003e0 	mov	w0, w0
    40005d44:	d2805213 	mov	x19, #0x290                 	// #656
    40005d48:	9b137c13 	mul	x19, x0, x19
    40005d4c:	b8736a80 	ldr	w0, [x20, x19]
    40005d50:	f240041f 	tst	x0, #0x3
    40005d54:	540000a0 	b.eq	40005d68 <opteed_cpu_on_finish_handler+0x84>  // b.none
    40005d58:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005d5c:	52800ce1 	mov	w1, #0x67                  	// #103
    40005d60:	91251042 	add	x2, x2, #0x944
    40005d64:	17fffff4 	b	40005d34 <opteed_cpu_on_finish_handler+0x50>
    40005d68:	900000c0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40005d6c:	aa1603e6 	mov	x6, x22
    40005d70:	91002042 	add	x2, x2, #0x8
    40005d74:	d2800005 	mov	x5, #0x0                   	// #0
    40005d78:	b94a6401 	ldr	w1, [x0, #2660]
    40005d7c:	d2800004 	mov	x4, #0x0                   	// #0
    40005d80:	d2800003 	mov	x3, #0x0                   	// #0
    40005d84:	9100c3e0 	add	x0, sp, #0x30
    40005d88:	94000093 	bl	40005fd4 <opteed_init_optee_ep_state>
    40005d8c:	9100c3e0 	add	x0, sp, #0x30
    40005d90:	97fff390 	bl	40002bd0 <cm_init_my_context>
    40005d94:	aa1603e0 	mov	x0, x22
    40005d98:	940001b8 	bl	40006478 <opteed_synchronous_sp_entry>
    40005d9c:	34000060 	cbz	w0, 40005da8 <opteed_cpu_on_finish_handler+0xc4>
    40005da0:	97fff4db 	bl	4000310c <console_flush>
    40005da4:	97ffece9 	bl	40001148 <do_panic>
    40005da8:	b8736a80 	ldr	w0, [x20, x19]
    40005dac:	121e7400 	and	w0, w0, #0xfffffffc
    40005db0:	32000000 	orr	w0, w0, #0x1
    40005db4:	b8336a80 	str	w0, [x20, x19]
    40005db8:	f94047e0 	ldr	x0, [sp, #136]
    40005dbc:	f94002a1 	ldr	x1, [x21]
    40005dc0:	eb010000 	subs	x0, x0, x1
    40005dc4:	d2800001 	mov	x1, #0x0                   	// #0
    40005dc8:	54000040 	b.eq	40005dd0 <opteed_cpu_on_finish_handler+0xec>  // b.none
    40005dcc:	97ffeb5e 	bl	40000b44 <__stack_chk_fail>
    40005dd0:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005dd4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005dd8:	a8c97bfd 	ldp	x29, x30, [sp], #144
    40005ddc:	d65f03c0 	ret

0000000040005de0 <opteed_cpu_on_handler>:
    40005de0:	d65f03c0 	ret

0000000040005de4 <opteed_cpu_suspend_finish_handler>:
    40005de4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40005de8:	910003fd 	mov	x29, sp
    40005dec:	a90153f3 	stp	x19, x20, [sp, #16]
    40005df0:	b00000b4 	adrp	x20, 4001a000 <psci_ns_context+0x1200>
    40005df4:	91060294 	add	x20, x20, #0x180
    40005df8:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005dfc:	aa0003f6 	mov	x22, x0
    40005e00:	97ffef51 	bl	40001b44 <plat_my_core_pos>
    40005e04:	f00000a1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40005e08:	52805215 	mov	w21, #0x290                 	// #656
    40005e0c:	f944c821 	ldr	x1, [x1, #2448]
    40005e10:	9bb55015 	umaddl	x21, w0, w21, x20
    40005e14:	b50000e1 	cbnz	x1, 40005e30 <opteed_cpu_suspend_finish_handler+0x4c>
    40005e18:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005e1c:	91228042 	add	x2, x2, #0x8a0
    40005e20:	52801121 	mov	w1, #0x89                  	// #137
    40005e24:	f0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40005e28:	9122cc00 	add	x0, x0, #0x8b3
    40005e2c:	97ffeb3c 	bl	40000b1c <__assert>
    40005e30:	2a0003f3 	mov	w19, w0
    40005e34:	d2805200 	mov	x0, #0x290                 	// #656
    40005e38:	9b007e73 	mul	x19, x19, x0
    40005e3c:	8b130282 	add	x2, x20, x19
    40005e40:	b8736a80 	ldr	w0, [x20, x19]
    40005e44:	12000400 	and	w0, w0, #0x3
    40005e48:	7100081f 	cmp	w0, #0x2
    40005e4c:	540000a0 	b.eq	40005e60 <opteed_cpu_suspend_finish_handler+0x7c>  // b.none
    40005e50:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005e54:	52801141 	mov	w1, #0x8a                  	// #138
    40005e58:	91242442 	add	x2, x2, #0x909
    40005e5c:	17fffff2 	b	40005e24 <opteed_cpu_suspend_finish_handler+0x40>
    40005e60:	91004021 	add	x1, x1, #0x10
    40005e64:	f9001056 	str	x22, [x2, #32]
    40005e68:	52800000 	mov	w0, #0x0                   	// #0
    40005e6c:	97fff3c1 	bl	40002d70 <cm_set_elr_el3>
    40005e70:	aa1503e0 	mov	x0, x21
    40005e74:	94000181 	bl	40006478 <opteed_synchronous_sp_entry>
    40005e78:	34000060 	cbz	w0, 40005e84 <opteed_cpu_suspend_finish_handler+0xa0>
    40005e7c:	97fff4a4 	bl	4000310c <console_flush>
    40005e80:	97ffecb2 	bl	40001148 <do_panic>
    40005e84:	b8736a80 	ldr	w0, [x20, x19]
    40005e88:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005e8c:	121e7400 	and	w0, w0, #0xfffffffc
    40005e90:	32000000 	orr	w0, w0, #0x1
    40005e94:	b8336a80 	str	w0, [x20, x19]
    40005e98:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005e9c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40005ea0:	d65f03c0 	ret

0000000040005ea4 <opteed_cpu_suspend_handler>:
    40005ea4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40005ea8:	910003fd 	mov	x29, sp
    40005eac:	a90153f3 	stp	x19, x20, [sp, #16]
    40005eb0:	b00000b4 	adrp	x20, 4001a000 <psci_ns_context+0x1200>
    40005eb4:	91060294 	add	x20, x20, #0x180
    40005eb8:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005ebc:	aa0003f6 	mov	x22, x0
    40005ec0:	97ffef21 	bl	40001b44 <plat_my_core_pos>
    40005ec4:	f00000a1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40005ec8:	52805215 	mov	w21, #0x290                 	// #656
    40005ecc:	f944c821 	ldr	x1, [x1, #2448]
    40005ed0:	9bb55015 	umaddl	x21, w0, w21, x20
    40005ed4:	b50000e1 	cbnz	x1, 40005ef0 <opteed_cpu_suspend_handler+0x4c>
    40005ed8:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005edc:	91228042 	add	x2, x2, #0x8a0
    40005ee0:	52800881 	mov	w1, #0x44                  	// #68
    40005ee4:	f0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40005ee8:	9122cc00 	add	x0, x0, #0x8b3
    40005eec:	97ffeb0c 	bl	40000b1c <__assert>
    40005ef0:	2a0003f3 	mov	w19, w0
    40005ef4:	d2805200 	mov	x0, #0x290                 	// #656
    40005ef8:	9b007e73 	mul	x19, x19, x0
    40005efc:	8b130282 	add	x2, x20, x19
    40005f00:	b8736a80 	ldr	w0, [x20, x19]
    40005f04:	12000400 	and	w0, w0, #0x3
    40005f08:	7100041f 	cmp	w0, #0x1
    40005f0c:	540000a0 	b.eq	40005f20 <opteed_cpu_suspend_handler+0x7c>  // b.none
    40005f10:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005f14:	528008a1 	mov	w1, #0x45                  	// #69
    40005f18:	91234c42 	add	x2, x2, #0x8d3
    40005f1c:	17fffff2 	b	40005ee4 <opteed_cpu_suspend_handler+0x40>
    40005f20:	91005021 	add	x1, x1, #0x14
    40005f24:	f9001056 	str	x22, [x2, #32]
    40005f28:	52800000 	mov	w0, #0x0                   	// #0
    40005f2c:	97fff391 	bl	40002d70 <cm_set_elr_el3>
    40005f30:	aa1503e0 	mov	x0, x21
    40005f34:	94000151 	bl	40006478 <opteed_synchronous_sp_entry>
    40005f38:	34000060 	cbz	w0, 40005f44 <opteed_cpu_suspend_handler+0xa0>
    40005f3c:	97fff474 	bl	4000310c <console_flush>
    40005f40:	97ffec82 	bl	40001148 <do_panic>
    40005f44:	b8736a80 	ldr	w0, [x20, x19]
    40005f48:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40005f4c:	121e7400 	and	w0, w0, #0xfffffffc
    40005f50:	321f0000 	orr	w0, w0, #0x2
    40005f54:	b8336a80 	str	w0, [x20, x19]
    40005f58:	a94153f3 	ldp	x19, x20, [sp, #16]
    40005f5c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40005f60:	d65f03c0 	ret

0000000040005f64 <opteed_init>:
    40005f64:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40005f68:	910003fd 	mov	x29, sp
    40005f6c:	f9000bf3 	str	x19, [sp, #16]
    40005f70:	97ffeef5 	bl	40001b44 <plat_my_core_pos>
    40005f74:	b00000b3 	adrp	x19, 4001a000 <psci_ns_context+0x1200>
    40005f78:	91060273 	add	x19, x19, #0x180
    40005f7c:	52805201 	mov	w1, #0x290                 	// #656
    40005f80:	9ba14c13 	umaddl	x19, w0, w1, x19
    40005f84:	52800000 	mov	w0, #0x0                   	// #0
    40005f88:	97fff1bf 	bl	40002684 <bl31_plat_get_next_image_ep_info>
    40005f8c:	b50000e0 	cbnz	x0, 40005fa8 <opteed_init+0x44>
    40005f90:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005f94:	911c4042 	add	x2, x2, #0x710
    40005f98:	52801501 	mov	w1, #0xa8                  	// #168
    40005f9c:	f0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40005fa0:	911ef000 	add	x0, x0, #0x7bc
    40005fa4:	97ffeade 	bl	40000b1c <__assert>
    40005fa8:	97fff30a 	bl	40002bd0 <cm_init_my_context>
    40005fac:	aa1303e0 	mov	x0, x19
    40005fb0:	94000132 	bl	40006478 <opteed_synchronous_sp_entry>
    40005fb4:	b50000a0 	cbnz	x0, 40005fc8 <opteed_init+0x64>
    40005fb8:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005fbc:	52801621 	mov	w1, #0xb1                  	// #177
    40005fc0:	91220442 	add	x2, x2, #0x881
    40005fc4:	17fffff6 	b	40005f9c <opteed_init+0x38>
    40005fc8:	f9400bf3 	ldr	x19, [sp, #16]
    40005fcc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40005fd0:	d65f03c0 	ret

0000000040005fd4 <opteed_init_optee_ep_state>:
    40005fd4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40005fd8:	910003fd 	mov	x29, sp
    40005fdc:	a90153f3 	stp	x19, x20, [sp, #16]
    40005fe0:	a9025bf5 	stp	x21, x22, [sp, #32]
    40005fe4:	a90363f7 	stp	x23, x24, [sp, #48]
    40005fe8:	b50000e6 	cbnz	x6, 40006004 <opteed_init_optee_ep_state+0x30>
    40005fec:	f0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40005ff0:	911b8842 	add	x2, x2, #0x6e2
    40005ff4:	528003e1 	mov	w1, #0x1f                  	// #31
    40005ff8:	f0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40005ffc:	911bb000 	add	x0, x0, #0x6ec
    40006000:	97ffeac7 	bl	40000b1c <__assert>
    40006004:	aa0003f3 	mov	x19, x0
    40006008:	b50000a0 	cbnz	x0, 4000601c <opteed_init_optee_ep_state+0x48>
    4000600c:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006010:	52800401 	mov	w1, #0x20                  	// #32
    40006014:	911c4042 	add	x2, x2, #0x710
    40006018:	17fffff8 	b	40005ff8 <opteed_init_optee_ep_state+0x24>
    4000601c:	aa0203f4 	mov	x20, x2
    40006020:	b50000a2 	cbnz	x2, 40006034 <opteed_init_optee_ep_state+0x60>
    40006024:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006028:	52800421 	mov	w1, #0x21                  	// #33
    4000602c:	911c8842 	add	x2, x2, #0x722
    40006030:	17fffff2 	b	40005ff8 <opteed_init_optee_ep_state+0x24>
    40006034:	2a0103f8 	mov	w24, w1
    40006038:	aa0303f7 	mov	x23, x3
    4000603c:	aa0403f6 	mov	x22, x4
    40006040:	aa0503f5 	mov	x21, x5
    40006044:	aa0603e0 	mov	x0, x6
    40006048:	d53800a1 	mrs	x1, mpidr_el1
    4000604c:	f90004c1 	str	x1, [x6, #8]
    40006050:	52800001 	mov	w1, #0x0                   	// #0
    40006054:	b802041f 	str	wzr, [x0], #32
    40006058:	97fff327 	bl	40002cf4 <cm_set_context>
    4000605c:	d53e1000 	mrs	x0, sctlr_el3
    40006060:	528000c1 	mov	w1, #0x6                   	// #6
    40006064:	f267001f 	tst	x0, #0x2000000
    40006068:	52800080 	mov	w0, #0x4                   	// #4
    4000606c:	1a810000 	csel	w0, w0, w1, eq  // eq = none
    40006070:	52802021 	mov	w1, #0x101                 	// #257
    40006074:	7100031f 	cmp	w24, #0x0
    40006078:	72a00b01 	movk	w1, #0x58, lsl #16
    4000607c:	29000261 	stp	w1, w0, [x19]
    40006080:	52803a61 	mov	w1, #0x1d3                 	// #467
    40006084:	528078a0 	mov	w0, #0x3c5                 	// #965
    40006088:	1a810000 	csel	w0, w0, w1, eq  // eq = none
    4000608c:	f9000674 	str	x20, [x19, #8]
    40006090:	b9001260 	str	w0, [x19, #16]
    40006094:	d2800801 	mov	x1, #0x40                  	// #64
    40006098:	91006260 	add	x0, x19, #0x18
    4000609c:	97ffefeb 	bl	40002048 <zeromem>
    400060a0:	a901da77 	stp	x23, x22, [x19, #24]
    400060a4:	f9001675 	str	x21, [x19, #40]
    400060a8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400060ac:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400060b0:	a94363f7 	ldp	x23, x24, [sp, #48]
    400060b4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    400060b8:	d65f03c0 	ret

00000000400060bc <opteed_sel1_interrupt_handler>:
    400060bc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400060c0:	910003fd 	mov	x29, sp
    400060c4:	a90153f3 	stp	x19, x20, [sp, #16]
    400060c8:	f90013f5 	str	x21, [sp, #32]
    400060cc:	370000e1 	tbnz	w1, #0, 400060e8 <opteed_sel1_interrupt_handler+0x2c>
    400060d0:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400060d4:	91215c42 	add	x2, x2, #0x857
    400060d8:	528007c1 	mov	w1, #0x3e                  	// #62
    400060dc:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    400060e0:	911ef000 	add	x0, x0, #0x7bc
    400060e4:	97ffea8e 	bl	40000b1c <__assert>
    400060e8:	aa0203f3 	mov	x19, x2
    400060ec:	52800020 	mov	w0, #0x1                   	// #1
    400060f0:	97fff28d 	bl	40002b24 <cm_get_context>
    400060f4:	eb00027f 	cmp	x19, x0
    400060f8:	540000a0 	b.eq	4000610c <opteed_sel1_interrupt_handler+0x50>  // b.none
    400060fc:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006100:	52800821 	mov	w1, #0x41                  	// #65
    40006104:	911e5c42 	add	x2, x2, #0x797
    40006108:	17fffff5 	b	400060dc <opteed_sel1_interrupt_handler+0x20>
    4000610c:	52800020 	mov	w0, #0x1                   	// #1
    40006110:	97fff25f 	bl	40002a8c <cm_el1_sysregs_context_save>
    40006114:	52805214 	mov	w20, #0x290                 	// #656
    40006118:	900000b5 	adrp	x21, 4001a000 <psci_ns_context+0x1200>
    4000611c:	97ffee8a 	bl	40001b44 <plat_my_core_pos>
    40006120:	2a0003f3 	mov	w19, w0
    40006124:	d2800400 	mov	x0, #0x20                  	// #32
    40006128:	910602b5 	add	x21, x21, #0x180
    4000612c:	9bb40274 	umaddl	x20, w19, w20, x0
    40006130:	52800000 	mov	w0, #0x0                   	// #0
    40006134:	97fff27c 	bl	40002b24 <cm_get_context>
    40006138:	8b150294 	add	x20, x20, x21
    4000613c:	eb00029f 	cmp	x20, x0
    40006140:	540000a0 	b.eq	40006154 <opteed_sel1_interrupt_handler+0x98>  // b.none
    40006144:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006148:	52800921 	mov	w1, #0x49                  	// #73
    4000614c:	911f7842 	add	x2, x2, #0x7de
    40006150:	17ffffe3 	b	400060dc <opteed_sel1_interrupt_handler+0x20>
    40006154:	d00000a0 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    40006158:	f944c801 	ldr	x1, [x0, #2448]
    4000615c:	52800000 	mov	w0, #0x0                   	// #0
    40006160:	91006021 	add	x1, x1, #0x18
    40006164:	97fff303 	bl	40002d70 <cm_set_elr_el3>
    40006168:	52800000 	mov	w0, #0x0                   	// #0
    4000616c:	97fff222 	bl	400029f4 <cm_el1_sysregs_context_restore>
    40006170:	52800000 	mov	w0, #0x0                   	// #0
    40006174:	97fff320 	bl	40002df4 <cm_set_next_eret_context>
    40006178:	d53e4020 	mrs	x0, elr_el3
    4000617c:	d2805201 	mov	x1, #0x290                 	// #656
    40006180:	9b015673 	madd	x19, x19, x1, x21
    40006184:	f94013f5 	ldr	x21, [sp, #32]
    40006188:	f9001260 	str	x0, [x19, #32]
    4000618c:	aa1403e0 	mov	x0, x20
    40006190:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006194:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40006198:	d65f03c0 	ret

000000004000619c <opteed_setup>:
    4000619c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400061a0:	910003fd 	mov	x29, sp
    400061a4:	f9000bf3 	str	x19, [sp, #16]
    400061a8:	97ffee67 	bl	40001b44 <plat_my_core_pos>
    400061ac:	2a0003f3 	mov	w19, w0
    400061b0:	52800000 	mov	w0, #0x0                   	// #0
    400061b4:	97fff134 	bl	40002684 <bl31_plat_get_next_image_ep_info>
    400061b8:	b40002a0 	cbz	x0, 4000620c <opteed_setup+0x70>
    400061bc:	f9400402 	ldr	x2, [x0, #8]
    400061c0:	b4000262 	cbz	x2, 4000620c <opteed_setup+0x70>
    400061c4:	f00000a4 	adrp	x4, 4001d000 <cpu_state+0x668>
    400061c8:	52805206 	mov	w6, #0x290                 	// #656
    400061cc:	f9400c01 	ldr	x1, [x0, #24]
    400061d0:	b90a6481 	str	w1, [x4, #2660]
    400061d4:	900000a4 	adrp	x4, 4001a000 <psci_ns_context+0x1200>
    400061d8:	91060084 	add	x4, x4, #0x180
    400061dc:	f9401003 	ldr	x3, [x0, #32]
    400061e0:	9ba61266 	umaddl	x6, w19, w6, x4
    400061e4:	f9401404 	ldr	x4, [x0, #40]
    400061e8:	f9401805 	ldr	x5, [x0, #48]
    400061ec:	97ffff7a 	bl	40005fd4 <opteed_init_optee_ep_state>
    400061f0:	f0ffffe0 	adrp	x0, 40005000 <mce_firmware_not_supported+0x10>
    400061f4:	913d9000 	add	x0, x0, #0xf64
    400061f8:	97fff170 	bl	400027b8 <bl31_register_bl32_init>
    400061fc:	52800000 	mov	w0, #0x0                   	// #0
    40006200:	f9400bf3 	ldr	x19, [sp, #16]
    40006204:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006208:	d65f03c0 	ret
    4000620c:	52800020 	mov	w0, #0x1                   	// #1
    40006210:	17fffffc 	b	40006200 <opteed_setup+0x64>

0000000040006214 <opteed_smc_handler>:
    40006214:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40006218:	910003fd 	mov	x29, sp
    4000621c:	a90153f3 	stp	x19, x20, [sp, #16]
    40006220:	52805213 	mov	w19, #0x290                 	// #656
    40006224:	2a0003f4 	mov	w20, w0
    40006228:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000622c:	aa0103f5 	mov	x21, x1
    40006230:	aa0203f6 	mov	x22, x2
    40006234:	a90363f7 	stp	x23, x24, [sp, #48]
    40006238:	aa0303f7 	mov	x23, x3
    4000623c:	aa0603f8 	mov	x24, x6
    40006240:	a9046bf9 	stp	x25, x26, [sp, #64]
    40006244:	aa0403fa 	mov	x26, x4
    40006248:	a90573fb 	stp	x27, x28, [sp, #80]
    4000624c:	aa0703fc 	mov	x28, x7
    40006250:	97ffee3d 	bl	40001b44 <plat_my_core_pos>
    40006254:	900000a4 	adrp	x4, 4001a000 <psci_ns_context+0x1200>
    40006258:	9bb37c13 	umull	x19, w0, w19
    4000625c:	2a0003fb 	mov	w27, w0
    40006260:	91060099 	add	x25, x4, #0x180
    40006264:	360006dc 	tbz	w28, #0, 4000633c <opteed_smc_handler+0x128>
    40006268:	52800020 	mov	w0, #0x1                   	// #1
    4000626c:	97fff22e 	bl	40002b24 <cm_get_context>
    40006270:	eb00031f 	cmp	x24, x0
    40006274:	540000e0 	b.eq	40006290 <opteed_smc_handler+0x7c>  // b.none
    40006278:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000627c:	911e5c42 	add	x2, x2, #0x797
    40006280:	52801b01 	mov	w1, #0xd8                  	// #216
    40006284:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40006288:	911ef000 	add	x0, x0, #0x7bc
    4000628c:	97ffea24 	bl	40000b1c <__assert>
    40006290:	91008273 	add	x19, x19, #0x20
    40006294:	52800020 	mov	w0, #0x1                   	// #1
    40006298:	8b130333 	add	x19, x25, x19
    4000629c:	97fff1fc 	bl	40002a8c <cm_el1_sysregs_context_save>
    400062a0:	52800000 	mov	w0, #0x0                   	// #0
    400062a4:	97fff220 	bl	40002b24 <cm_get_context>
    400062a8:	eb00027f 	cmp	x19, x0
    400062ac:	540000a0 	b.eq	400062c0 <opteed_smc_handler+0xac>  // b.none
    400062b0:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400062b4:	52801d01 	mov	w1, #0xe8                  	// #232
    400062b8:	911f7842 	add	x2, x2, #0x7de
    400062bc:	17fffff2 	b	40006284 <opteed_smc_handler+0x70>
    400062c0:	d00000a0 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    400062c4:	f944c801 	ldr	x1, [x0, #2448]
    400062c8:	36f80054 	tbz	w20, #31, 400062d0 <opteed_smc_handler+0xbc>
    400062cc:	91001021 	add	x1, x1, #0x4
    400062d0:	52800000 	mov	w0, #0x0                   	// #0
    400062d4:	97fff2a7 	bl	40002d70 <cm_set_elr_el3>
    400062d8:	52800000 	mov	w0, #0x0                   	// #0
    400062dc:	97fff1c6 	bl	400029f4 <cm_el1_sysregs_context_restore>
    400062e0:	52800000 	mov	w0, #0x0                   	// #0
    400062e4:	97fff2c4 	bl	40002df4 <cm_set_next_eret_context>
    400062e8:	2a1b03e4 	mov	w4, w27
    400062ec:	d2805201 	mov	x1, #0x290                 	// #656
    400062f0:	f9401300 	ldr	x0, [x24, #32]
    400062f4:	9b016484 	madd	x4, x4, x1, x25
    400062f8:	f9002080 	str	x0, [x4, #64]
    400062fc:	f9401700 	ldr	x0, [x24, #40]
    40006300:	f9002480 	str	x0, [x4, #72]
    40006304:	f9401b00 	ldr	x0, [x24, #48]
    40006308:	f9002880 	str	x0, [x4, #80]
    4000630c:	f9401f00 	ldr	x0, [x24, #56]
    40006310:	a9025494 	stp	x20, x21, [x4, #32]
    40006314:	a9035c96 	stp	x22, x23, [x4, #48]
    40006318:	f9002c80 	str	x0, [x4, #88]
    4000631c:	aa1303e0 	mov	x0, x19
    40006320:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006324:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40006328:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000632c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40006330:	a94573fb 	ldp	x27, x28, [sp, #80]
    40006334:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40006338:	d65f03c0 	ret
    4000633c:	52a84000 	mov	w0, #0x42000000            	// #1107296256
    40006340:	0b000294 	add	w20, w20, w0
    40006344:	8b130333 	add	x19, x25, x19
    40006348:	7100229f 	cmp	w20, #0x8
    4000634c:	54000408 	b.hi	400063cc <opteed_smc_handler+0x1b8>  // b.pmore
    40006350:	d0000040 	adrp	x0, 40010000 <__TEXT_END__>
    40006354:	912f3000 	add	x0, x0, #0xbcc
    40006358:	38744800 	ldrb	w0, [x0, w20, uxtw]
    4000635c:	10000061 	adr	x1, 40006368 <opteed_smc_handler+0x154>
    40006360:	8b208820 	add	x0, x1, w0, sxtb #2
    40006364:	d61f0000 	br	x0
    40006368:	d00000a0 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    4000636c:	f944c801 	ldr	x1, [x0, #2448]
    40006370:	b40000a1 	cbz	x1, 40006384 <opteed_smc_handler+0x170>
    40006374:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006378:	52802361 	mov	w1, #0x11b                 	// #283
    4000637c:	91203042 	add	x2, x2, #0x80c
    40006380:	17ffffc1 	b	40006284 <opteed_smc_handler+0x70>
    40006384:	f904c815 	str	x21, [x0, #2448]
    40006388:	b4000275 	cbz	x21, 400063d4 <opteed_smc_handler+0x1c0>
    4000638c:	2a1b03e4 	mov	w4, w27
    40006390:	d280521b 	mov	x27, #0x290                 	// #656
    40006394:	9b1b7c84 	mul	x4, x4, x27
    40006398:	b8646b20 	ldr	w0, [x25, x4]
    4000639c:	121e7400 	and	w0, w0, #0xfffffffc
    400063a0:	32000000 	orr	w0, w0, #0x1
    400063a4:	b8246b20 	str	w0, [x25, x4]
    400063a8:	d0000040 	adrp	x0, 40010000 <__TEXT_END__>
    400063ac:	912b8000 	add	x0, x0, #0xae0
    400063b0:	94000861 	bl	40008534 <psci_register_spd_pm_hook>
    400063b4:	90000001 	adrp	x1, 40006000 <opteed_init_optee_ep_state+0x2c>
    400063b8:	52800042 	mov	w2, #0x2                   	// #2
    400063bc:	9102f021 	add	x1, x1, #0xbc
    400063c0:	52800000 	mov	w0, #0x0                   	// #0
    400063c4:	94000c15 	bl	40009418 <register_interrupt_type_handler>
    400063c8:	34000060 	cbz	w0, 400063d4 <opteed_smc_handler+0x1c0>
    400063cc:	97fff350 	bl	4000310c <console_flush>
    400063d0:	97ffeb5e 	bl	40001148 <do_panic>
    400063d4:	aa1503e1 	mov	x1, x21
    400063d8:	aa1303e0 	mov	x0, x19
    400063dc:	9400004d 	bl	40006510 <opteed_synchronous_sp_exit>
    400063e0:	52800000 	mov	w0, #0x0                   	// #0
    400063e4:	97fff1d0 	bl	40002b24 <cm_get_context>
    400063e8:	eb00031f 	cmp	x24, x0
    400063ec:	540000a0 	b.eq	40006400 <opteed_smc_handler+0x1ec>  // b.none
    400063f0:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400063f4:	52802d61 	mov	w1, #0x16b                 	// #363
    400063f8:	91209c42 	add	x2, x2, #0x827
    400063fc:	17ffffa2 	b	40006284 <opteed_smc_handler+0x70>
    40006400:	52800000 	mov	w0, #0x0                   	// #0
    40006404:	97fff1a2 	bl	40002a8c <cm_el1_sysregs_context_save>
    40006408:	52800020 	mov	w0, #0x1                   	// #1
    4000640c:	97fff1c6 	bl	40002b24 <cm_get_context>
    40006410:	aa0003f3 	mov	x19, x0
    40006414:	b50000a0 	cbnz	x0, 40006428 <opteed_smc_handler+0x214>
    40006418:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000641c:	52802e01 	mov	w1, #0x170                 	// #368
    40006420:	91212042 	add	x2, x2, #0x848
    40006424:	17ffff98 	b	40006284 <opteed_smc_handler+0x70>
    40006428:	52800020 	mov	w0, #0x1                   	// #1
    4000642c:	97fff172 	bl	400029f4 <cm_el1_sysregs_context_restore>
    40006430:	52800020 	mov	w0, #0x1                   	// #1
    40006434:	97fff270 	bl	40002df4 <cm_set_next_eret_context>
    40006438:	a9005a75 	stp	x21, x22, [x19]
    4000643c:	a9016a77 	stp	x23, x26, [x19, #16]
    40006440:	17ffffb7 	b	4000631c <opteed_smc_handler+0x108>
    40006444:	52800020 	mov	w0, #0x1                   	// #1
    40006448:	97fff1b7 	bl	40002b24 <cm_get_context>
    4000644c:	aa0003f3 	mov	x19, x0
    40006450:	b50000a0 	cbnz	x0, 40006464 <opteed_smc_handler+0x250>
    40006454:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006458:	52802fe1 	mov	w1, #0x17f                 	// #383
    4000645c:	91212042 	add	x2, x2, #0x848
    40006460:	17ffff89 	b	40006284 <opteed_smc_handler+0x70>
    40006464:	52800020 	mov	w0, #0x1                   	// #1
    40006468:	97fff163 	bl	400029f4 <cm_el1_sysregs_context_restore>
    4000646c:	52800020 	mov	w0, #0x1                   	// #1
    40006470:	97fff261 	bl	40002df4 <cm_set_next_eret_context>
    40006474:	17ffffaa 	b	4000631c <opteed_smc_handler+0x108>

0000000040006478 <opteed_synchronous_sp_entry>:
    40006478:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000647c:	910003fd 	mov	x29, sp
    40006480:	f9000bf3 	str	x19, [sp, #16]
    40006484:	b50000e0 	cbnz	x0, 400064a0 <opteed_synchronous_sp_entry+0x28>
    40006488:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000648c:	911c9442 	add	x2, x2, #0x725
    40006490:	52800961 	mov	w1, #0x4b                  	// #75
    40006494:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40006498:	911bb000 	add	x0, x0, #0x6ec
    4000649c:	97ffe9a0 	bl	40000b1c <__assert>
    400064a0:	aa0003f3 	mov	x19, x0
    400064a4:	f9400800 	ldr	x0, [x0, #16]
    400064a8:	b40000a0 	cbz	x0, 400064bc <opteed_synchronous_sp_entry+0x44>
    400064ac:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400064b0:	52800981 	mov	w1, #0x4c                  	// #76
    400064b4:	911cdc42 	add	x2, x2, #0x737
    400064b8:	17fffff7 	b	40006494 <opteed_synchronous_sp_entry+0x1c>
    400064bc:	52800020 	mov	w0, #0x1                   	// #1
    400064c0:	97fff173 	bl	40002a8c <cm_el1_sysregs_context_save>
    400064c4:	52800000 	mov	w0, #0x0                   	// #0
    400064c8:	97fff197 	bl	40002b24 <cm_get_context>
    400064cc:	91008261 	add	x1, x19, #0x20
    400064d0:	eb00003f 	cmp	x1, x0
    400064d4:	540000a0 	b.eq	400064e8 <opteed_synchronous_sp_entry+0x70>  // b.none
    400064d8:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400064dc:	52800a41 	mov	w1, #0x52                  	// #82
    400064e0:	911d4042 	add	x2, x2, #0x750
    400064e4:	17ffffec 	b	40006494 <opteed_synchronous_sp_entry+0x1c>
    400064e8:	52800000 	mov	w0, #0x0                   	// #0
    400064ec:	97fff142 	bl	400029f4 <cm_el1_sysregs_context_restore>
    400064f0:	52800000 	mov	w0, #0x0                   	// #0
    400064f4:	97fff240 	bl	40002df4 <cm_set_next_eret_context>
    400064f8:	91004260 	add	x0, x19, #0x10
    400064fc:	97ffed1d 	bl	40001970 <opteed_enter_sp>
    40006500:	f9000a7f 	str	xzr, [x19, #16]
    40006504:	f9400bf3 	ldr	x19, [sp, #16]
    40006508:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000650c:	d65f03c0 	ret

0000000040006510 <opteed_synchronous_sp_exit>:
    40006510:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006514:	910003fd 	mov	x29, sp
    40006518:	a90153f3 	stp	x19, x20, [sp, #16]
    4000651c:	b50000e0 	cbnz	x0, 40006538 <opteed_synchronous_sp_exit+0x28>
    40006520:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006524:	911c9442 	add	x2, x2, #0x725
    40006528:	52800d21 	mov	w1, #0x69                  	// #105
    4000652c:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40006530:	911bb000 	add	x0, x0, #0x6ec
    40006534:	97ffe97a 	bl	40000b1c <__assert>
    40006538:	aa0003f3 	mov	x19, x0
    4000653c:	aa0103f4 	mov	x20, x1
    40006540:	52800000 	mov	w0, #0x0                   	// #0
    40006544:	97fff178 	bl	40002b24 <cm_get_context>
    40006548:	91008261 	add	x1, x19, #0x20
    4000654c:	eb00003f 	cmp	x1, x0
    40006550:	540000a0 	b.eq	40006564 <opteed_synchronous_sp_exit+0x54>  // b.none
    40006554:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006558:	52800d61 	mov	w1, #0x6b                  	// #107
    4000655c:	911d4042 	add	x2, x2, #0x750
    40006560:	17fffff3 	b	4000652c <opteed_synchronous_sp_exit+0x1c>
    40006564:	52800000 	mov	w0, #0x0                   	// #0
    40006568:	97fff149 	bl	40002a8c <cm_el1_sysregs_context_save>
    4000656c:	52800020 	mov	w0, #0x1                   	// #1
    40006570:	97fff121 	bl	400029f4 <cm_el1_sysregs_context_restore>
    40006574:	f9400a60 	ldr	x0, [x19, #16]
    40006578:	b50000a0 	cbnz	x0, 4000658c <opteed_synchronous_sp_exit+0x7c>
    4000657c:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006580:	52800e21 	mov	w1, #0x71                  	// #113
    40006584:	911df842 	add	x2, x2, #0x77e
    40006588:	17ffffe9 	b	4000652c <opteed_synchronous_sp_exit+0x1c>
    4000658c:	aa1403e1 	mov	x1, x20
    40006590:	97ffed02 	bl	40001998 <opteed_exit_sp>

0000000040006594 <opteed_system_off>:
    40006594:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006598:	910003fd 	mov	x29, sp
    4000659c:	f9000bf3 	str	x19, [sp, #16]
    400065a0:	97ffed69 	bl	40001b44 <plat_my_core_pos>
    400065a4:	d00000a1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    400065a8:	900000a2 	adrp	x2, 4001a000 <psci_ns_context+0x1200>
    400065ac:	91060042 	add	x2, x2, #0x180
    400065b0:	52805213 	mov	w19, #0x290                 	// #656
    400065b4:	f944c821 	ldr	x1, [x1, #2448]
    400065b8:	9bb30813 	umaddl	x19, w0, w19, x2
    400065bc:	b50000e1 	cbnz	x1, 400065d8 <opteed_system_off+0x44>
    400065c0:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400065c4:	91228042 	add	x2, x2, #0x8a0
    400065c8:	52801601 	mov	w1, #0xb0                  	// #176
    400065cc:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    400065d0:	9122cc00 	add	x0, x0, #0x8b3
    400065d4:	97ffe952 	bl	40000b1c <__assert>
    400065d8:	2a0003e0 	mov	w0, w0
    400065dc:	d2805203 	mov	x3, #0x290                 	// #656
    400065e0:	9b037c00 	mul	x0, x0, x3
    400065e4:	b8606840 	ldr	w0, [x2, x0]
    400065e8:	12000400 	and	w0, w0, #0x3
    400065ec:	7100041f 	cmp	w0, #0x1
    400065f0:	540000a0 	b.eq	40006604 <opteed_system_off+0x70>  // b.none
    400065f4:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400065f8:	52801621 	mov	w1, #0xb1                  	// #177
    400065fc:	91234c42 	add	x2, x2, #0x8d3
    40006600:	17fffff3 	b	400065cc <opteed_system_off+0x38>
    40006604:	91007021 	add	x1, x1, #0x1c
    40006608:	52800000 	mov	w0, #0x0                   	// #0
    4000660c:	97fff1d9 	bl	40002d70 <cm_set_elr_el3>
    40006610:	aa1303e0 	mov	x0, x19
    40006614:	f9400bf3 	ldr	x19, [sp, #16]
    40006618:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000661c:	17ffff97 	b	40006478 <opteed_synchronous_sp_entry>

0000000040006620 <opteed_system_reset>:
    40006620:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006624:	910003fd 	mov	x29, sp
    40006628:	f9000bf3 	str	x19, [sp, #16]
    4000662c:	97ffed46 	bl	40001b44 <plat_my_core_pos>
    40006630:	d00000a1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40006634:	900000a2 	adrp	x2, 4001a000 <psci_ns_context+0x1200>
    40006638:	91060042 	add	x2, x2, #0x180
    4000663c:	52805213 	mov	w19, #0x290                 	// #656
    40006640:	f944c821 	ldr	x1, [x1, #2448]
    40006644:	9bb30813 	umaddl	x19, w0, w19, x2
    40006648:	b50000e1 	cbnz	x1, 40006664 <opteed_system_reset+0x44>
    4000664c:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006650:	91228042 	add	x2, x2, #0x8a0
    40006654:	52801881 	mov	w1, #0xc4                  	// #196
    40006658:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000665c:	9122cc00 	add	x0, x0, #0x8b3
    40006660:	97ffe92f 	bl	40000b1c <__assert>
    40006664:	2a0003e0 	mov	w0, w0
    40006668:	d2805203 	mov	x3, #0x290                 	// #656
    4000666c:	9b037c00 	mul	x0, x0, x3
    40006670:	b8606840 	ldr	w0, [x2, x0]
    40006674:	12000400 	and	w0, w0, #0x3
    40006678:	7100041f 	cmp	w0, #0x1
    4000667c:	540000a0 	b.eq	40006690 <opteed_system_reset+0x70>  // b.none
    40006680:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006684:	528018a1 	mov	w1, #0xc5                  	// #197
    40006688:	91234c42 	add	x2, x2, #0x8d3
    4000668c:	17fffff3 	b	40006658 <opteed_system_reset+0x38>
    40006690:	91008021 	add	x1, x1, #0x20
    40006694:	52800000 	mov	w0, #0x0                   	// #0
    40006698:	97fff1b6 	bl	40002d70 <cm_set_elr_el3>
    4000669c:	aa1303e0 	mov	x0, x19
    400066a0:	f9400bf3 	ldr	x19, [sp, #16]
    400066a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400066a8:	17ffff74 	b	40006478 <opteed_synchronous_sp_entry>

00000000400066ac <plat_arm_set_twedel_scr_el3>:
    400066ac:	12800000 	mov	w0, #0xffffffff            	// #-1
    400066b0:	d65f03c0 	ret

00000000400066b4 <plat_ea_handler>:
    400066b4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    400066b8:	910003fd 	mov	x29, sp
    400066bc:	a90153f3 	stp	x19, x20, [sp, #16]
    400066c0:	f00000b3 	adrp	x19, 4001d000 <cpu_state+0x668>
    400066c4:	912e2a73 	add	x19, x19, #0xb8a
    400066c8:	2a0003f4 	mov	w20, w0
    400066cc:	aa1303e0 	mov	x0, x19
    400066d0:	a9025bf5 	stp	x21, x22, [sp, #32]
    400066d4:	aa0103f5 	mov	x21, x1
    400066d8:	aa0203f6 	mov	x22, x2
    400066dc:	a90363f7 	stp	x23, x24, [sp, #48]
    400066e0:	aa0303f7 	mov	x23, x3
    400066e4:	aa0403f8 	mov	x24, x4
    400066e8:	97ffee9f 	bl	40002164 <bakery_lock_get>
    400066ec:	d53800a1 	mrs	x1, mpidr_el1
    400066f0:	b0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    400066f4:	aa1503e3 	mov	x3, x21
    400066f8:	2a1403e2 	mov	w2, w20
    400066fc:	91216400 	add	x0, x0, #0x859
    40006700:	94001cc8 	bl	4000da20 <tf_log>
    40006704:	aa1803e4 	mov	x4, x24
    40006708:	aa1703e3 	mov	x3, x23
    4000670c:	aa1603e2 	mov	x2, x22
    40006710:	aa1503e1 	mov	x1, x21
    40006714:	2a1403e0 	mov	w0, w20
    40006718:	94000adf 	bl	40009294 <ras_ea_handler>
    4000671c:	34000240 	cbz	w0, 40006764 <plat_ea_handler+0xb0>
    40006720:	b0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40006724:	91222c00 	add	x0, x0, #0x88b
    40006728:	94001cbe 	bl	4000da20 <tf_log>
    4000672c:	97ffed06 	bl	40001b44 <plat_my_core_pos>
    40006730:	1104b000 	add	w0, w0, #0x12c
    40006734:	94000ce1 	bl	40009ab8 <sdei_dispatch_event>
    40006738:	2a0003e1 	mov	w1, w0
    4000673c:	34000080 	cbz	w0, 4000674c <plat_ea_handler+0x98>
    40006740:	b0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40006744:	91228000 	add	x0, x0, #0x8a0
    40006748:	94001cb6 	bl	4000da20 <tf_log>
    4000674c:	aa1303e0 	mov	x0, x19
    40006750:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006754:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40006758:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000675c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40006760:	17ffeeeb 	b	4000230c <bakery_lock_release>
    40006764:	b0000060 	adrp	x0, 40013000 <__func__.3057+0xf3>
    40006768:	91230800 	add	x0, x0, #0x8c2
    4000676c:	94001cad 	bl	4000da20 <tf_log>
    40006770:	17fffff7 	b	4000674c <plat_ea_handler+0x98>

0000000040006774 <plat_early_platform_setup>:
    40006774:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40006778:	910003fd 	mov	x29, sp
    4000677c:	a90153f3 	stp	x19, x20, [sp, #16]
    40006780:	a9025bf5 	stp	x21, x22, [sp, #32]
    40006784:	97ffef70 	bl	40002544 <bl31_get_plat_params>
    40006788:	3940c016 	ldrb	w22, [x0, #48]
    4000678c:	94001552 	bl	4000bcd4 <tegra_chipid_is_t194>
    40006790:	72001c1f 	tst	w0, #0xff
    40006794:	540000e1 	b.ne	400067b0 <plat_early_platform_setup+0x3c>  // b.any
    40006798:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000679c:	91153842 	add	x2, x2, #0x54e
    400067a0:	52801f01 	mov	w1, #0xf8                  	// #248
    400067a4:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    400067a8:	91159400 	add	x0, x0, #0x565
    400067ac:	97ffe8dc 	bl	40000b1c <__assert>
    400067b0:	94001821 	bl	4000c834 <tegra_platform_is_silicon>
    400067b4:	72001c02 	ands	w2, w0, #0xff
    400067b8:	54000300 	b.eq	40006818 <plat_early_platform_setup+0xa4>  // b.none
    400067bc:	d0000053 	adrp	x19, 40010000 <__TEXT_END__>
    400067c0:	d0000075 	adrp	x21, 40014000 <__func__.4054+0x988>
    400067c4:	912df273 	add	x19, x19, #0xb7c
    400067c8:	911636b5 	add	x21, x21, #0x58d
    400067cc:	52800134 	mov	w20, #0x9                   	// #9
    400067d0:	b9400261 	ldr	w1, [x19]
    400067d4:	2a0103e0 	mov	w0, w1
    400067d8:	b9400003 	ldr	w3, [x0]
    400067dc:	b9400660 	ldr	w0, [x19, #4]
    400067e0:	6b00007f 	cmp	w3, w0
    400067e4:	54000080 	b.eq	400067f4 <plat_early_platform_setup+0x80>  // b.none
    400067e8:	aa1503e0 	mov	x0, x21
    400067ec:	94001c8d 	bl	4000da20 <tf_log>
    400067f0:	52800002 	mov	w2, #0x0                   	// #0
    400067f4:	51000694 	sub	w20, w20, #0x1
    400067f8:	91002273 	add	x19, x19, #0x8
    400067fc:	72001e94 	ands	w20, w20, #0xff
    40006800:	54fffe81 	b.ne	400067d0 <plat_early_platform_setup+0x5c>  // b.any
    40006804:	350000a2 	cbnz	w2, 40006818 <plat_early_platform_setup+0xa4>
    40006808:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000680c:	52801f81 	mov	w1, #0xfc                  	// #252
    40006810:	9116ac42 	add	x2, x2, #0x5ab
    40006814:	17ffffe4 	b	400067a4 <plat_early_platform_setup+0x30>
    40006818:	97fffa22 	bl	400050a0 <mce_verify_firmware_version>
    4000681c:	94001336 	bl	4000b4f4 <tegra194_ras_enable>
    40006820:	94001805 	bl	4000c834 <tegra_platform_is_silicon>
    40006824:	72001c1f 	tst	w0, #0xff
    40006828:	54000180 	b.eq	40006858 <plat_early_platform_setup+0xe4>  // b.none
    4000682c:	d2826d80 	mov	x0, #0x136c                	// #4972
    40006830:	52800361 	mov	w1, #0x1b                  	// #27
    40006834:	f2a06a40 	movk	x0, #0x352, lsl #16
    40006838:	b9000001 	str	w1, [x0]
    4000683c:	b9400000 	ldr	w0, [x0]
    40006840:	6b01001f 	cmp	w0, w1
    40006844:	54000240 	b.eq	4000688c <plat_early_platform_setup+0x118>  // b.none
    40006848:	b0000062 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000684c:	52802541 	mov	w1, #0x12a                 	// #298
    40006850:	91106442 	add	x2, x2, #0x419
    40006854:	17ffffd4 	b	400067a4 <plat_early_platform_setup+0x30>
    40006858:	940017e1 	bl	4000c7dc <tegra_platform_is_fpga>
    4000685c:	72001c1f 	tst	w0, #0xff
    40006860:	54fffe61 	b.ne	4000682c <plat_early_platform_setup+0xb8>  // b.any
    40006864:	34000a76 	cbz	w22, 400069b0 <plat_early_platform_setup+0x23c>
    40006868:	d53e1020 	mrs	x0, actlr_el3
    4000686c:	b2770000 	orr	x0, x0, #0x200
    40006870:	d51e1020 	msr	actlr_el3, x0
    40006874:	d53e1020 	mrs	x0, actlr_el3
    40006878:	37480780 	tbnz	w0, #9, 40006968 <plat_early_platform_setup+0x1f4>
    4000687c:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006880:	52802941 	mov	w1, #0x14a                 	// #330
    40006884:	91170c42 	add	x2, x2, #0x5c3
    40006888:	17ffffc7 	b	400067a4 <plat_early_platform_setup+0x30>
    4000688c:	d2826e00 	mov	x0, #0x1370                	// #4976
    40006890:	52800ba1 	mov	w1, #0x5d                  	// #93
    40006894:	f2a06a40 	movk	x0, #0x352, lsl #16
    40006898:	b9000001 	str	w1, [x0]
    4000689c:	b9400000 	ldr	w0, [x0]
    400068a0:	6b01001f 	cmp	w0, w1
    400068a4:	540000a0 	b.eq	400068b8 <plat_early_platform_setup+0x144>  // b.none
    400068a8:	b0000062 	adrp	x2, 40013000 <__func__.3057+0xf3>
    400068ac:	528025c1 	mov	w1, #0x12e                 	// #302
    400068b0:	9111e842 	add	x2, x2, #0x47a
    400068b4:	17ffffbc 	b	400067a4 <plat_early_platform_setup+0x30>
    400068b8:	d2826e80 	mov	x0, #0x1374                	// #4980
    400068bc:	52800bc1 	mov	w1, #0x5e                  	// #94
    400068c0:	f2a06a40 	movk	x0, #0x352, lsl #16
    400068c4:	b9000001 	str	w1, [x0]
    400068c8:	b9400000 	ldr	w0, [x0]
    400068cc:	6b01001f 	cmp	w0, w1
    400068d0:	540000a0 	b.eq	400068e4 <plat_early_platform_setup+0x170>  // b.none
    400068d4:	b0000062 	adrp	x2, 40013000 <__func__.3057+0xf3>
    400068d8:	52802641 	mov	w1, #0x132                 	// #306
    400068dc:	91136842 	add	x2, x2, #0x4da
    400068e0:	17ffffb1 	b	400067a4 <plat_early_platform_setup+0x30>
    400068e4:	d2826f00 	mov	x0, #0x1378                	// #4984
    400068e8:	52800be1 	mov	w1, #0x5f                  	// #95
    400068ec:	f2a06a40 	movk	x0, #0x352, lsl #16
    400068f0:	b9000001 	str	w1, [x0]
    400068f4:	b9400000 	ldr	w0, [x0]
    400068f8:	6b01001f 	cmp	w0, w1
    400068fc:	540000a0 	b.eq	40006910 <plat_early_platform_setup+0x19c>  // b.none
    40006900:	b0000062 	adrp	x2, 40013000 <__func__.3057+0xf3>
    40006904:	528026c1 	mov	w1, #0x136                 	// #310
    40006908:	9114e842 	add	x2, x2, #0x53a
    4000690c:	17ffffa6 	b	400067a4 <plat_early_platform_setup+0x30>
    40006910:	d2826f80 	mov	x0, #0x137c                	// #4988
    40006914:	52800c01 	mov	w1, #0x60                  	// #96
    40006918:	f2a06a40 	movk	x0, #0x352, lsl #16
    4000691c:	b9000001 	str	w1, [x0]
    40006920:	b9400000 	ldr	w0, [x0]
    40006924:	6b01001f 	cmp	w0, w1
    40006928:	540000a0 	b.eq	4000693c <plat_early_platform_setup+0x1c8>  // b.none
    4000692c:	b0000062 	adrp	x2, 40013000 <__func__.3057+0xf3>
    40006930:	52802741 	mov	w1, #0x13a                 	// #314
    40006934:	91166842 	add	x2, x2, #0x59a
    40006938:	17ffff9b 	b	400067a4 <plat_early_platform_setup+0x30>
    4000693c:	d2827380 	mov	x0, #0x139c                	// #5020
    40006940:	52800381 	mov	w1, #0x1c                  	// #28
    40006944:	f2a06a40 	movk	x0, #0x352, lsl #16
    40006948:	b9000001 	str	w1, [x0]
    4000694c:	b9400000 	ldr	w0, [x0]
    40006950:	6b01001f 	cmp	w0, w1
    40006954:	54fff880 	b.eq	40006864 <plat_early_platform_setup+0xf0>  // b.none
    40006958:	b0000062 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000695c:	528027c1 	mov	w1, #0x13e                 	// #318
    40006960:	9117e842 	add	x2, x2, #0x5fa
    40006964:	17ffff90 	b	400067a4 <plat_early_platform_setup+0x30>
    40006968:	d53c1020 	mrs	x0, actlr_el2
    4000696c:	b2770000 	orr	x0, x0, #0x200
    40006970:	d51c1020 	msr	actlr_el2, x0
    40006974:	d53c1020 	mrs	x0, actlr_el2
    40006978:	374800a0 	tbnz	w0, #9, 4000698c <plat_early_platform_setup+0x218>
    4000697c:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006980:	52802a01 	mov	w1, #0x150                 	// #336
    40006984:	91180042 	add	x2, x2, #0x600
    40006988:	17ffff87 	b	400067a4 <plat_early_platform_setup+0x30>
    4000698c:	d5381020 	mrs	x0, actlr_el1
    40006990:	b27c0000 	orr	x0, x0, #0x10
    40006994:	d5181020 	msr	actlr_el1, x0
    40006998:	d5381020 	mrs	x0, actlr_el1
    4000699c:	372000a0 	tbnz	w0, #4, 400069b0 <plat_early_platform_setup+0x23c>
    400069a0:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    400069a4:	52802ac1 	mov	w1, #0x156                 	// #342
    400069a8:	9118f442 	add	x2, x2, #0x63d
    400069ac:	17ffff7e 	b	400067a4 <plat_early_platform_setup+0x30>
    400069b0:	d53e1020 	mrs	x0, actlr_el3
    400069b4:	b27a0000 	orr	x0, x0, #0x40
    400069b8:	d51e1020 	msr	actlr_el3, x0
    400069bc:	a94153f3 	ldp	x19, x20, [sp, #16]
    400069c0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400069c4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400069c8:	d65f03c0 	ret

00000000400069cc <plat_enable_console>:
    400069cc:	7103f81f 	cmp	w0, #0xfe
    400069d0:	54000241 	b.ne	40006a18 <plat_enable_console+0x4c>  // b.any
    400069d4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400069d8:	52984002 	mov	w2, #0xc200                	// #49664
    400069dc:	d2900000 	mov	x0, #0x8000                	// #32768
    400069e0:	910003fd 	mov	x29, sp
    400069e4:	f9000bf3 	str	x19, [sp, #16]
    400069e8:	d00000b3 	adrp	x19, 4001c000 <sdei_private_event_table+0x780>
    400069ec:	91258273 	add	x19, x19, #0x960
    400069f0:	72a00022 	movk	w2, #0x1, lsl #16
    400069f4:	aa1303e3 	mov	x3, x19
    400069f8:	52800001 	mov	w1, #0x0                   	// #0
    400069fc:	f2a18320 	movk	x0, #0xc19, lsl #16
    40006a00:	97ffe957 	bl	40000f5c <console_spe_register>
    40006a04:	aa1303e0 	mov	x0, x19
    40006a08:	528000e1 	mov	w1, #0x7                   	// #7
    40006a0c:	f9400bf3 	ldr	x19, [sp, #16]
    40006a10:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006a14:	17fff22c 	b	400032c4 <console_set_scope>
    40006a18:	d65f03c0 	ret

0000000040006a1c <plat_get_bl31_params>:
    40006a1c:	d2805780 	mov	x0, #0x2bc                 	// #700
    40006a20:	f2a18720 	movk	x0, #0xc39, lsl #16
    40006a24:	9100c000 	add	x0, x0, #0x30
    40006a28:	b85d0001 	ldur	w1, [x0, #-48]
    40006a2c:	b9400000 	ldr	w0, [x0]
    40006a30:	d3603c21 	ubfiz	x1, x1, #32, #16
    40006a34:	2a0003e0 	mov	w0, w0
    40006a38:	aa010000 	orr	x0, x0, x1
    40006a3c:	d65f03c0 	ret

0000000040006a40 <plat_get_bl31_plat_params>:
    40006a40:	d2805780 	mov	x0, #0x2bc                 	// #700
    40006a44:	f2a18720 	movk	x0, #0xc39, lsl #16
    40006a48:	9100d000 	add	x0, x0, #0x34
    40006a4c:	b85cc001 	ldur	w1, [x0, #-52]
    40006a50:	b9400000 	ldr	w0, [x0]
    40006a54:	53107c21 	lsr	w1, w1, #16
    40006a58:	2a0003e0 	mov	w0, w0
    40006a5c:	aa018000 	orr	x0, x0, x1, lsl #32
    40006a60:	d65f03c0 	ret

0000000040006a64 <plat_get_bpmp_ipc_data>:
    40006a64:	d00000a1 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    40006a68:	d2980002 	mov	x2, #0xc000                	// #49152
    40006a6c:	91252020 	add	x0, x1, #0x948
    40006a70:	f2a80082 	movk	x2, #0x4004, lsl #16
    40006a74:	f904a422 	str	x2, [x1, #2376]
    40006a78:	d29a0001 	mov	x1, #0xd000                	// #53248
    40006a7c:	f2a80081 	movk	x1, #0x4004, lsl #16
    40006a80:	f9000401 	str	x1, [x0, #8]
    40006a84:	52820001 	mov	w1, #0x1000                	// #4096
    40006a88:	b9001001 	str	w1, [x0, #16]
    40006a8c:	d65f03c0 	ret

0000000040006a90 <plat_get_mmio_map>:
    40006a90:	d0000040 	adrp	x0, 40010000 <__TEXT_END__>
    40006a94:	911f0000 	add	x0, x0, #0x7c0
    40006a98:	d65f03c0 	ret

0000000040006a9c <plat_get_num_smmu_devices>:
    40006a9c:	d2862c00 	mov	x0, #0x3160                	// #12640
    40006aa0:	f2a00200 	movk	x0, #0x10, lsl #16
    40006aa4:	b9400000 	ldr	w0, [x0]
    40006aa8:	53187c00 	lsr	w0, w0, #24
    40006aac:	7100041f 	cmp	w0, #0x1
    40006ab0:	1a9f07e0 	cset	w0, ne  // ne = any
    40006ab4:	11000800 	add	w0, w0, #0x2
    40006ab8:	d65f03c0 	ret

0000000040006abc <plat_get_power_domain_tree_desc>:
    40006abc:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40006ac0:	9119e800 	add	x0, x0, #0x67a
    40006ac4:	d65f03c0 	ret

0000000040006ac8 <plat_get_soc_revision>:
    40006ac8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006acc:	910003fd 	mov	x29, sp
    40006ad0:	9400151d 	bl	4000bf44 <tegra_get_chipid_major>
    40006ad4:	2a0003e1 	mov	w1, w0
    40006ad8:	94001520 	bl	4000bf58 <tegra_get_chipid_minor>
    40006adc:	2a012000 	orr	w0, w0, w1, lsl #8
    40006ae0:	12007800 	and	w0, w0, #0x7fffffff
    40006ae4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006ae8:	d65f03c0 	ret

0000000040006aec <plat_get_soc_version>:
    40006aec:	d2800080 	mov	x0, #0x4                   	// #4
    40006af0:	52a06d61 	mov	w1, #0x36b0000             	// #57344000
    40006af4:	f2a00200 	movk	x0, #0x10, lsl #16
    40006af8:	b9400000 	ldr	w0, [x0]
    40006afc:	d3483c00 	ubfx	x0, x0, #8, #8
    40006b00:	2a010000 	orr	w0, w0, w1
    40006b04:	d65f03c0 	ret

0000000040006b08 <plat_get_stack_protector_canary>:
    40006b08:	d2800080 	mov	x0, #0x4                   	// #4
    40006b0c:	d2a185c1 	mov	x1, #0xc2e0000             	// #204341248
    40006b10:	f2a00200 	movk	x0, #0x10, lsl #16
    40006b14:	b9400000 	ldr	w0, [x0]
    40006b18:	b9400021 	ldr	w1, [x1]
    40006b1c:	d3607c00 	lsl	x0, x0, #32
    40006b20:	d53be022 	mrs	x2, cntpct_el0
    40006b24:	2a0103e1 	mov	w1, w1
    40006b28:	aa000020 	orr	x0, x1, x0
    40006b2c:	ca020000 	eor	x0, x0, x2
    40006b30:	d65f03c0 	ret

0000000040006b34 <plat_get_syscnt_freq2>:
    40006b34:	529aca00 	mov	w0, #0xd650                	// #54864
    40006b38:	72a03b80 	movk	w0, #0x1dc, lsl #16
    40006b3c:	d65f03c0 	ret

0000000040006b40 <plat_get_target_pwr_state>:
    40006b40:	14001a09 	b	4000d364 <tegra_soc_get_target_pwr_state>

0000000040006b44 <plat_gic_setup>:
    40006b44:	d0000040 	adrp	x0, 40010000 <__TEXT_END__>
    40006b48:	912f1000 	add	x0, x0, #0xbc4
    40006b4c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006b50:	52800041 	mov	w1, #0x2                   	// #2
    40006b54:	910003fd 	mov	x29, sp
    40006b58:	9400154d 	bl	4000c08c <tegra_gic_setup>
    40006b5c:	94001535 	bl	4000c030 <tegra_gic_init>
    40006b60:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006b64:	140014c6 	b	4000be7c <tegra_fiq_handler_setup>

0000000040006b68 <plat_ic_acknowledge_interrupt>:
    40006b68:	17fff44f 	b	40003ca4 <gicv2_acknowledge_interrupt>

0000000040006b6c <plat_ic_clear_interrupt_pending>:
    40006b6c:	17fff462 	b	40003cf4 <gicv2_clear_interrupt_pending>

0000000040006b70 <plat_ic_disable_interrupt>:
    40006b70:	17fff4ab 	b	40003e1c <gicv2_disable_interrupt>

0000000040006b74 <plat_ic_enable_interrupt>:
    40006b74:	17fff512 	b	40003fbc <gicv2_enable_interrupt>

0000000040006b78 <plat_ic_end_of_interrupt>:
    40006b78:	17fff52e 	b	40004030 <gicv2_end_of_interrupt>

0000000040006b7c <plat_ic_get_interrupt_active>:
    40006b7c:	17fff547 	b	40004098 <gicv2_get_interrupt_active>

0000000040006b80 <plat_ic_get_interrupt_id>:
    40006b80:	12002400 	and	w0, w0, #0x3ff
    40006b84:	710ffc1f 	cmp	w0, #0x3ff
    40006b88:	5a9f1000 	csinv	w0, w0, wzr, ne  // ne = any
    40006b8c:	d65f03c0 	ret

0000000040006b90 <plat_ic_get_interrupt_type>:
    40006b90:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006b94:	910003fd 	mov	x29, sp
    40006b98:	97fff55a 	bl	40004100 <gicv2_get_interrupt_group>
    40006b9c:	7100041f 	cmp	w0, #0x1
    40006ba0:	1a9f17e0 	cset	w0, eq  // eq = none
    40006ba4:	11000400 	add	w0, w0, #0x1
    40006ba8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006bac:	d65f03c0 	ret

0000000040006bb0 <plat_ic_get_pending_interrupt_type>:
    40006bb0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006bb4:	910003fd 	mov	x29, sp
    40006bb8:	97fff566 	bl	40004150 <gicv2_get_pending_interrupt_type>
    40006bbc:	710ff41f 	cmp	w0, #0x3fd
    40006bc0:	540000c9 	b.ls	40006bd8 <plat_ic_get_pending_interrupt_type+0x28>  // b.plast
    40006bc4:	710ffc1f 	cmp	w0, #0x3ff
    40006bc8:	1a9f17e0 	cset	w0, eq  // eq = none
    40006bcc:	11000800 	add	w0, w0, #0x2
    40006bd0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006bd4:	d65f03c0 	ret
    40006bd8:	52800020 	mov	w0, #0x1                   	// #1
    40006bdc:	17fffffd 	b	40006bd0 <plat_ic_get_pending_interrupt_type+0x20>

0000000040006be0 <plat_ic_get_running_priority>:
    40006be0:	17fff571 	b	400041a4 <gicv2_get_running_priority>

0000000040006be4 <plat_ic_has_interrupt_type>:
    40006be4:	51000400 	sub	w0, w0, #0x1
    40006be8:	7100041f 	cmp	w0, #0x1
    40006bec:	1a9f87e0 	cset	w0, ls  // ls = plast
    40006bf0:	d65f03c0 	ret

0000000040006bf4 <plat_ic_is_ppi>:
    40006bf4:	51004000 	sub	w0, w0, #0x10
    40006bf8:	71003c1f 	cmp	w0, #0xf
    40006bfc:	1a9f87e0 	cset	w0, ls  // ls = plast
    40006c00:	d65f03c0 	ret

0000000040006c04 <plat_ic_is_sgi>:
    40006c04:	71003c1f 	cmp	w0, #0xf
    40006c08:	1a9f87e0 	cset	w0, ls  // ls = plast
    40006c0c:	d65f03c0 	ret

0000000040006c10 <plat_ic_is_spi>:
    40006c10:	51008000 	sub	w0, w0, #0x20
    40006c14:	710f6c1f 	cmp	w0, #0x3db
    40006c18:	1a9f87e0 	cset	w0, ls  // ls = plast
    40006c1c:	d65f03c0 	ret

0000000040006c20 <plat_ic_raise_el3_sgi>:
    40006c20:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006c24:	910003fd 	mov	x29, sp
    40006c28:	a90153f3 	stp	x19, x20, [sp, #16]
    40006c2c:	2a0003f3 	mov	w19, w0
    40006c30:	aa0103e0 	mov	x0, x1
    40006c34:	97ffeb62 	bl	400019bc <plat_core_pos_by_mpidr>
    40006c38:	36f800e0 	tbz	w0, #31, 40006c54 <plat_ic_raise_el3_sgi+0x34>
    40006c3c:	90000062 	adrp	x2, 40012000 <version_string+0x137c>
    40006c40:	91130442 	add	x2, x2, #0x4c1
    40006c44:	52801ea1 	mov	w1, #0xf5                  	// #245
    40006c48:	90000060 	adrp	x0, 40012000 <version_string+0x137c>
    40006c4c:	9112a000 	add	x0, x0, #0x4a8
    40006c50:	97ffe7b3 	bl	40000b1c <__assert>
    40006c54:	2a0003f4 	mov	w20, w0
    40006c58:	2a1303e0 	mov	w0, w19
    40006c5c:	97ffffcd 	bl	40006b90 <plat_ic_get_interrupt_type>
    40006c60:	7100041f 	cmp	w0, #0x1
    40006c64:	540000a0 	b.eq	40006c78 <plat_ic_raise_el3_sgi+0x58>  // b.none
    40006c68:	90000062 	adrp	x2, 40012000 <version_string+0x137c>
    40006c6c:	52801f01 	mov	w1, #0xf8                  	// #248
    40006c70:	91132442 	add	x2, x2, #0x4c9
    40006c74:	17fffff5 	b	40006c48 <plat_ic_raise_el3_sgi+0x28>
    40006c78:	2a1403e1 	mov	w1, w20
    40006c7c:	2a1303e0 	mov	w0, w19
    40006c80:	a94153f3 	ldp	x19, x20, [sp, #16]
    40006c84:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006c88:	17fff58e 	b	400042c0 <gicv2_raise_sgi>

0000000040006c8c <plat_ic_set_interrupt_pending>:
    40006c8c:	17fff64b 	b	400045b8 <gicv2_set_interrupt_pending>

0000000040006c90 <plat_ic_set_interrupt_priority>:
    40006c90:	17fff667 	b	4000462c <gicv2_set_interrupt_priority>

0000000040006c94 <plat_ic_set_interrupt_type>:
    40006c94:	7100043f 	cmp	w1, #0x1
    40006c98:	540001a0 	b.eq	40006ccc <plat_ic_set_interrupt_type+0x38>  // b.none
    40006c9c:	2a0103e2 	mov	w2, w1
    40006ca0:	52800021 	mov	w1, #0x1                   	// #1
    40006ca4:	7100085f 	cmp	w2, #0x2
    40006ca8:	54000140 	b.eq	40006cd0 <plat_ic_set_interrupt_type+0x3c>  // b.none
    40006cac:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006cb0:	f0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40006cb4:	90000060 	adrp	x0, 40012000 <version_string+0x137c>
    40006cb8:	910003fd 	mov	x29, sp
    40006cbc:	91009442 	add	x2, x2, #0x25
    40006cc0:	9112a000 	add	x0, x0, #0x4a8
    40006cc4:	52801ce1 	mov	w1, #0xe7                  	// #231
    40006cc8:	97ffe795 	bl	40000b1c <__assert>
    40006ccc:	52800001 	mov	w1, #0x0                   	// #0
    40006cd0:	17fff673 	b	4000469c <gicv2_set_interrupt_type>

0000000040006cd4 <plat_ic_set_priority_mask>:
    40006cd4:	17fff6d4 	b	40004824 <gicv2_set_pmr>

0000000040006cd8 <plat_ic_set_spi_routing>:
    40006cd8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40006cdc:	910003fd 	mov	x29, sp
    40006ce0:	f9000bf3 	str	x19, [sp, #16]
    40006ce4:	2a0003f3 	mov	w19, w0
    40006ce8:	34000121 	cbz	w1, 40006d0c <plat_ic_set_spi_routing+0x34>
    40006cec:	2a0103e3 	mov	w3, w1
    40006cf0:	12800001 	mov	w1, #0xffffffff            	// #-1
    40006cf4:	7100047f 	cmp	w3, #0x1
    40006cf8:	540001e0 	b.eq	40006d34 <plat_ic_set_spi_routing+0x5c>  // b.none
    40006cfc:	f0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40006d00:	528021e1 	mov	w1, #0x10f                 	// #271
    40006d04:	91009442 	add	x2, x2, #0x25
    40006d08:	14000008 	b	40006d28 <plat_ic_set_spi_routing+0x50>
    40006d0c:	aa0203e0 	mov	x0, x2
    40006d10:	97ffeb2b 	bl	400019bc <plat_core_pos_by_mpidr>
    40006d14:	2a0003e1 	mov	w1, w0
    40006d18:	36f800e0 	tbz	w0, #31, 40006d34 <plat_ic_set_spi_routing+0x5c>
    40006d1c:	f0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40006d20:	910fa042 	add	x2, x2, #0x3e8
    40006d24:	52802101 	mov	w1, #0x108                 	// #264
    40006d28:	90000060 	adrp	x0, 40012000 <version_string+0x137c>
    40006d2c:	9112a000 	add	x0, x0, #0x4a8
    40006d30:	97ffe77b 	bl	40000b1c <__assert>
    40006d34:	2a1303e0 	mov	w0, w19
    40006d38:	f9400bf3 	ldr	x19, [sp, #16]
    40006d3c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40006d40:	17fff6d3 	b	4000488c <gicv2_set_spi_routing>

0000000040006d44 <plat_interrupt_type_to_line>:
    40006d44:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006d48:	7100081f 	cmp	w0, #0x2
    40006d4c:	910003fd 	mov	x29, sp
    40006d50:	540000e9 	b.ls	40006d6c <plat_interrupt_type_to_line+0x28>  // b.plast
    40006d54:	90000062 	adrp	x2, 40012000 <version_string+0x137c>
    40006d58:	91116442 	add	x2, x2, #0x459
    40006d5c:	52801101 	mov	w1, #0x88                  	// #136
    40006d60:	90000060 	adrp	x0, 40012000 <version_string+0x137c>
    40006d64:	9112a000 	add	x0, x0, #0x4a8
    40006d68:	97ffe76d 	bl	40000b1c <__assert>
    40006d6c:	7100043f 	cmp	w1, #0x1
    40006d70:	540000a9 	b.ls	40006d84 <plat_interrupt_type_to_line+0x40>  // b.plast
    40006d74:	d0000042 	adrp	x2, 40010000 <__TEXT_END__>
    40006d78:	52801161 	mov	w1, #0x8b                  	// #139
    40006d7c:	91328042 	add	x2, x2, #0xca0
    40006d80:	17fffff8 	b	40006d60 <plat_interrupt_type_to_line+0x1c>
    40006d84:	7100081f 	cmp	w0, #0x2
    40006d88:	54000060 	b.eq	40006d94 <plat_interrupt_type_to_line+0x50>  // b.none
    40006d8c:	97fff51a 	bl	400041f4 <gicv2_is_fiq_enabled>
    40006d90:	35000080 	cbnz	w0, 40006da0 <plat_interrupt_type_to_line+0x5c>
    40006d94:	52800020 	mov	w0, #0x1                   	// #1
    40006d98:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006d9c:	d65f03c0 	ret
    40006da0:	52800040 	mov	w0, #0x2                   	// #2
    40006da4:	17fffffd 	b	40006d98 <plat_interrupt_type_to_line+0x54>

0000000040006da8 <plat_is_smccc_feature_available>:
    40006da8:	d2800041 	mov	x1, #0x2                   	// #2
    40006dac:	f2b00001 	movk	x1, #0x8000, lsl #16
    40006db0:	eb01001f 	cmp	x0, x1
    40006db4:	5a9f03e0 	csetm	w0, ne  // ne = any
    40006db8:	d65f03c0 	ret

0000000040006dbc <plat_late_platform_setup>:
    40006dbc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006dc0:	910003fd 	mov	x29, sp
    40006dc4:	9400189b 	bl	4000d030 <tegra_smmu_init>
    40006dc8:	97fff86a 	bl	40004f70 <mce_enable_strict_checking>
    40006dcc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006dd0:	17fff8c9 	b	400050f4 <mce_verify_strict_checking>

0000000040006dd4 <plat_log_get_prefix>:
    40006dd4:	7100c81f 	cmp	w0, #0x32
    40006dd8:	52800641 	mov	w1, #0x32                  	// #50
    40006ddc:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
    40006de0:	52800141 	mov	w1, #0xa                   	// #10
    40006de4:	6b01001f 	cmp	w0, w1
    40006de8:	1a812000 	csel	w0, w0, w1, cs  // cs = hs, nlast
    40006dec:	1ac10800 	udiv	w0, w0, w1
    40006df0:	d0000041 	adrp	x1, 40010000 <__TEXT_END__>
    40006df4:	912ca021 	add	x1, x1, #0xb28
    40006df8:	51000400 	sub	w0, w0, #0x1
    40006dfc:	f8607820 	ldr	x0, [x1, x0, lsl #3]
    40006e00:	d65f03c0 	ret

0000000040006e04 <plat_memctrl_get_sys_suspend_ctx>:
    40006e04:	90000080 	adrp	x0, 40016000 <__RODATA_END__>
    40006e08:	91000000 	add	x0, x0, #0x0
    40006e0c:	52800041 	mov	w1, #0x2                   	// #2
    40006e10:	b9000401 	str	w1, [x0, #4]
    40006e14:	d65f03c0 	ret

0000000040006e18 <plat_memctrl_restore>:
    40006e18:	d503201f 	nop
    40006e1c:	d65f03c0 	ret

0000000040006e20 <plat_memctrl_setup>:
    40006e20:	d2830400 	mov	x0, #0x1820                	// #6176
    40006e24:	52800041 	mov	w1, #0x2                   	// #2
    40006e28:	f2a05820 	movk	x0, #0x2c1, lsl #16
    40006e2c:	72b00001 	movk	w1, #0x8000, lsl #16
    40006e30:	b9000001 	str	w1, [x0]
    40006e34:	d65f03c0 	ret

0000000040006e38 <plat_memctrl_tzdram_setup>:
    40006e38:	d2802a82 	mov	x2, #0x154                 	// #340
    40006e3c:	f2a05822 	movk	x2, #0x2c1, lsl #16
    40006e40:	b9400042 	ldr	w2, [x2]
    40006e44:	37000182 	tbnz	w2, #0, 40006e74 <plat_memctrl_tzdram_setup+0x3c>
    40006e48:	d2800e02 	mov	x2, #0x70                  	// #112
    40006e4c:	120c2c03 	and	w3, w0, #0xfff00000
    40006e50:	f2a05822 	movk	x2, #0x2c1, lsl #16
    40006e54:	d360fc00 	lsr	x0, x0, #32
    40006e58:	d354fc21 	lsr	x1, x1, #20
    40006e5c:	b9000043 	str	w3, [x2]
    40006e60:	b9094c40 	str	w0, [x2, #2380]
    40006e64:	d2800e80 	mov	x0, #0x74                  	// #116
    40006e68:	f2a05820 	movk	x0, #0x2c1, lsl #16
    40006e6c:	b9000001 	str	w1, [x0]
    40006e70:	17fff876 	b	40005048 <mce_update_gsc_tzdram>
    40006e74:	d65f03c0 	ret

0000000040006e78 <plat_runtime_setup>:
    40006e78:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40006e7c:	910003fd 	mov	x29, sp
    40006e80:	940015bc 	bl	4000c570 <tegra_memctrl_clear_pending_interrupts>
    40006e84:	940015bc 	bl	4000c574 <tegra_memctrl_disable_ahb_redirection>
    40006e88:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40006e8c:	140018af 	b	4000d148 <tegra_smmu_verify>

0000000040006e90 <plat_sdei_handle_masked_trigger>:
    40006e90:	d65f03c0 	ret

0000000040006e94 <plat_sdei_setup>:
    40006e94:	d65f03c0 	ret

0000000040006e98 <plat_sdei_validate_entry_point>:
    40006e98:	52800000 	mov	w0, #0x0                   	// #0
    40006e9c:	d65f03c0 	ret

0000000040006ea0 <plat_secondary_setup>:
    40006ea0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40006ea4:	910003fd 	mov	x29, sp
    40006ea8:	a90153f3 	stp	x19, x20, [sp, #16]
    40006eac:	b0000193 	adrp	x19, 40037000 <__BL31_END__>
    40006eb0:	91000273 	add	x19, x19, #0x0
    40006eb4:	a9025bf5 	stp	x21, x22, [sp, #32]
    40006eb8:	97ffeda3 	bl	40002544 <bl31_get_plat_params>
    40006ebc:	aa0003f4 	mov	x20, x0
    40006ec0:	90000080 	adrp	x0, 40016000 <__RODATA_END__>
    40006ec4:	52800103 	mov	w3, #0x8                   	// #8
    40006ec8:	d2a00082 	mov	x2, #0x40000               	// #262144
    40006ecc:	f9400681 	ldr	x1, [x20, #8]
    40006ed0:	f9431000 	ldr	x0, [x0, #1568]
    40006ed4:	cb000273 	sub	x19, x19, x0
    40006ed8:	aa0103e0 	mov	x0, x1
    40006edc:	97fff8f8 	bl	400052bc <mmap_add_dynamic_region>
    40006ee0:	340000e0 	cbz	w0, 40006efc <plat_secondary_setup+0x5c>
    40006ee4:	f0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40006ee8:	91023042 	add	x2, x2, #0x8c
    40006eec:	52800581 	mov	w1, #0x2c                  	// #44
    40006ef0:	d0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40006ef4:	910d9400 	add	x0, x0, #0x365
    40006ef8:	97ffe709 	bl	40000b1c <__assert>
    40006efc:	f9400695 	ldr	x21, [x20, #8]
    40006f00:	97ffec35 	bl	40001fd4 <tegra194_get_cpu_reset_handler_size>
    40006f04:	8b0002b5 	add	x21, x21, x0
    40006f08:	97ffec31 	bl	40001fcc <tegra194_get_cpu_reset_handler_base>
    40006f0c:	aa0003f6 	mov	x22, x0
    40006f10:	97ffec31 	bl	40001fd4 <tegra194_get_cpu_reset_handler_size>
    40006f14:	aa0003e2 	mov	x2, x0
    40006f18:	aa1603e1 	mov	x1, x22
    40006f1c:	f9400680 	ldr	x0, [x20, #8]
    40006f20:	97fff8a1 	bl	400051a4 <memcpy>
    40006f24:	d2840082 	mov	x2, #0x2004                	// #8196
    40006f28:	f9400681 	ldr	x1, [x20, #8]
    40006f2c:	f2a00202 	movk	x2, #0x10, lsl #16
    40006f30:	32000020 	orr	w0, w1, #0x1
    40006f34:	b9000040 	str	w0, [x2]
    40006f38:	d360a821 	ubfx	x1, x1, #32, #11
    40006f3c:	b9400042 	ldr	w2, [x2]
    40006f40:	6b02001f 	cmp	w0, w2
    40006f44:	540000a0 	b.eq	40006f58 <plat_secondary_setup+0xb8>  // b.none
    40006f48:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006f4c:	52800841 	mov	w1, #0x42                  	// #66
    40006f50:	910e4442 	add	x2, x2, #0x391
    40006f54:	17ffffe7 	b	40006ef0 <plat_secondary_setup+0x50>
    40006f58:	d2840102 	mov	x2, #0x2008                	// #8200
    40006f5c:	f2a00202 	movk	x2, #0x10, lsl #16
    40006f60:	b9000041 	str	w1, [x2]
    40006f64:	b9400042 	ldr	w2, [x2]
    40006f68:	6b02003f 	cmp	w1, w2
    40006f6c:	540000a0 	b.eq	40006f80 <plat_secondary_setup+0xe0>  // b.none
    40006f70:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006f74:	52800881 	mov	w1, #0x44                  	// #68
    40006f78:	910f4842 	add	x2, x2, #0x3d2
    40006f7c:	17ffffdd 	b	40006ef0 <plat_secondary_setup+0x50>
    40006f80:	d2807982 	mov	x2, #0x3cc                 	// #972
    40006f84:	f2a18722 	movk	x2, #0xc39, lsl #16
    40006f88:	b9000040 	str	w0, [x2]
    40006f8c:	b9400042 	ldr	w2, [x2]
    40006f90:	6b02001f 	cmp	w0, w2
    40006f94:	540000a0 	b.eq	40006fa8 <plat_secondary_setup+0x108>  // b.none
    40006f98:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006f9c:	52800921 	mov	w1, #0x49                  	// #73
    40006fa0:	91105442 	add	x2, x2, #0x415
    40006fa4:	17ffffd3 	b	40006ef0 <plat_secondary_setup+0x50>
    40006fa8:	d2807a00 	mov	x0, #0x3d0                 	// #976
    40006fac:	f2a18720 	movk	x0, #0xc39, lsl #16
    40006fb0:	b9000001 	str	w1, [x0]
    40006fb4:	b9400000 	ldr	w0, [x0]
    40006fb8:	6b00003f 	cmp	w1, w0
    40006fbc:	540000a0 	b.eq	40006fd0 <plat_secondary_setup+0x130>  // b.none
    40006fc0:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006fc4:	52800981 	mov	w1, #0x4c                  	// #76
    40006fc8:	91117042 	add	x2, x2, #0x45c
    40006fcc:	17ffffc9 	b	40006ef0 <plat_secondary_setup+0x50>
    40006fd0:	d2805480 	mov	x0, #0x2a4                 	// #676
    40006fd4:	f2a18720 	movk	x0, #0xc39, lsl #16
    40006fd8:	b9000015 	str	w21, [x0]
    40006fdc:	b9400000 	ldr	w0, [x0]
    40006fe0:	6b0002bf 	cmp	w21, w0
    40006fe4:	540000a0 	b.eq	40006ff8 <plat_secondary_setup+0x158>  // b.none
    40006fe8:	d0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40006fec:	528009e1 	mov	w1, #0x4f                  	// #79
    40006ff0:	91129042 	add	x2, x2, #0x4a4
    40006ff4:	17ffffbf 	b	40006ef0 <plat_secondary_setup+0x50>
    40006ff8:	d2805500 	mov	x0, #0x2a8                 	// #680
    40006ffc:	f2a18720 	movk	x0, #0xc39, lsl #16
    40007000:	b9000013 	str	w19, [x0]
    40007004:	b9400000 	ldr	w0, [x0]
    40007008:	6b00027f 	cmp	w19, w0
    4000700c:	540000a0 	b.eq	40007020 <plat_secondary_setup+0x180>  // b.none
    40007010:	b0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    40007014:	52800a41 	mov	w1, #0x52                  	// #82
    40007018:	9113e042 	add	x2, x2, #0x4f8
    4000701c:	17ffffb5 	b	40006ef0 <plat_secondary_setup+0x50>
    40007020:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007024:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007028:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000702c:	d65f03c0 	ret

0000000040007030 <plat_setup_psci_ops>:
    40007030:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40007034:	f0000062 	adrp	x2, 40016000 <__RODATA_END__>
    40007038:	910003fd 	mov	x29, sp
    4000703c:	a90153f3 	stp	x19, x20, [sp, #16]
    40007040:	f0000073 	adrp	x19, 40016000 <__RODATA_END__>
    40007044:	9115c273 	add	x19, x19, #0x570
    40007048:	aa0103f4 	mov	x20, x1
    4000704c:	f9400261 	ldr	x1, [x19]
    40007050:	f90017e1 	str	x1, [sp, #40]
    40007054:	d2800001 	mov	x1, #0x0                   	// #0
    40007058:	d2800101 	mov	x1, #0x8                   	// #8
    4000705c:	f9030840 	str	x0, [x2, #1552]
    40007060:	91184040 	add	x0, x2, #0x610
    40007064:	790043ff 	strh	wzr, [sp, #32]
    40007068:	39008bff 	strb	wzr, [sp, #34]
    4000706c:	97ffe9e1 	bl	400017f0 <flush_dcache_range>
    40007070:	910083e0 	add	x0, sp, #0x20
    40007074:	94001932 	bl	4000d53c <tegra_soc_pwr_domain_on_finish>
    40007078:	94000065 	bl	4000720c <plat_supports_system_suspend>
    4000707c:	72001c1f 	tst	w0, #0xff
    40007080:	f0000060 	adrp	x0, 40016000 <__RODATA_END__>
    40007084:	9101e000 	add	x0, x0, #0x78
    40007088:	54000041 	b.ne	40007090 <plat_setup_psci_ops+0x60>  // b.any
    4000708c:	f900341f 	str	xzr, [x0, #104]
    40007090:	f9000280 	str	x0, [x20]
    40007094:	f94017e0 	ldr	x0, [sp, #40]
    40007098:	f9400261 	ldr	x1, [x19]
    4000709c:	eb010000 	subs	x0, x0, x1
    400070a0:	d2800001 	mov	x1, #0x0                   	// #0
    400070a4:	54000040 	b.eq	400070ac <plat_setup_psci_ops+0x7c>  // b.none
    400070a8:	97ffe6a7 	bl	40000b44 <__stack_chk_fail>
    400070ac:	52800000 	mov	w0, #0x0                   	// #0
    400070b0:	a94153f3 	ldp	x19, x20, [sp, #16]
    400070b4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400070b8:	d65f03c0 	ret

00000000400070bc <plat_sip_handler>:
    400070bc:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    400070c0:	910003fd 	mov	x29, sp
    400070c4:	a90153f3 	stp	x19, x20, [sp, #16]
    400070c8:	f0000074 	adrp	x20, 40016000 <__RODATA_END__>
    400070cc:	9115c294 	add	x20, x20, #0x570
    400070d0:	a9025bf5 	stp	x21, x22, [sp, #32]
    400070d4:	2a0003f5 	mov	w21, w0
    400070d8:	f9400280 	ldr	x0, [x20]
    400070dc:	f9002fe0 	str	x0, [sp, #88]
    400070e0:	d2800000 	mov	x0, #0x0                   	// #0
    400070e4:	aa0103f6 	mov	x22, x1
    400070e8:	aa0603f3 	mov	x19, x6
    400070ec:	a9047fff 	stp	xzr, xzr, [sp, #64]
    400070f0:	f9002bff 	str	xzr, [sp, #80]
    400070f4:	97fffe6a 	bl	40006a9c <plat_get_num_smmu_devices>
    400070f8:	529fe001 	mov	w1, #0xff00                	// #65280
    400070fc:	72b84001 	movk	w1, #0xc200, lsl #16
    40007100:	6b0102bf 	cmp	w21, w1
    40007104:	54000180 	b.eq	40007134 <plat_sip_handler+0x78>  // b.none
    40007108:	529fe020 	mov	w0, #0xff01                	// #65281
    4000710c:	72b84000 	movk	w0, #0xc200, lsl #16
    40007110:	6b0002bf 	cmp	w21, w0
    40007114:	54000620 	b.eq	400071d8 <plat_sip_handler+0x11c>  // b.none
    40007118:	12800580 	mov	w0, #0xffffffd3            	// #-45
    4000711c:	f9402fe1 	ldr	x1, [sp, #88]
    40007120:	f9400282 	ldr	x2, [x20]
    40007124:	eb020021 	subs	x1, x1, x2
    40007128:	d2800002 	mov	x2, #0x0                   	// #0
    4000712c:	54000680 	b.eq	400071fc <plat_sip_handler+0x140>  // b.none
    40007130:	97ffe685 	bl	40000b44 <__stack_chk_fail>
    40007134:	7100181f 	cmp	w0, #0x6
    40007138:	d2800001 	mov	x1, #0x0                   	// #0
    4000713c:	54000268 	b.hi	40007188 <plat_sip_handler+0xcc>  // b.pmore
    40007140:	d2804004 	mov	x4, #0x200                 	// #512
    40007144:	d2804005 	mov	x5, #0x200                 	// #512
    40007148:	d2804006 	mov	x6, #0x200                 	// #512
    4000714c:	910103e7 	add	x7, sp, #0x40
    40007150:	f2a20044 	movk	x4, #0x1002, lsl #16
    40007154:	f2a22045 	movk	x5, #0x1102, lsl #16
    40007158:	f2a24046 	movk	x6, #0x1202, lsl #16
    4000715c:	2a0103e3 	mov	w3, w1
    40007160:	6b00003f 	cmp	w1, w0
    40007164:	540001e3 	b.cc	400071a0 <plat_sip_handler+0xe4>  // b.lo, b.ul, b.last
    40007168:	f94023e0 	ldr	x0, [sp, #64]
    4000716c:	f9000660 	str	x0, [x19, #8]
    40007170:	f94027e0 	ldr	x0, [sp, #72]
    40007174:	f9000a60 	str	x0, [x19, #16]
    40007178:	f9402be0 	ldr	x0, [sp, #80]
    4000717c:	f9000e60 	str	x0, [x19, #24]
    40007180:	52800000 	mov	w0, #0x0                   	// #0
    40007184:	17ffffe6 	b	4000711c <plat_sip_handler+0x60>
    40007188:	b0000062 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000718c:	b0000060 	adrp	x0, 40014000 <__func__.4054+0x988>
    40007190:	911a0042 	add	x2, x2, #0x680
    40007194:	911aa400 	add	x0, x0, #0x6a9
    40007198:	528006e1 	mov	w1, #0x37                  	// #55
    4000719c:	97ffe660 	bl	40000b1c <__assert>
    400071a0:	350000c1 	cbnz	w1, 400071b8 <plat_sip_handler+0xfc>
    400071a4:	b94000c2 	ldr	w2, [x6]
    400071a8:	7100087f 	cmp	w3, #0x2
    400071ac:	540000c1 	b.ne	400071c4 <plat_sip_handler+0x108>  // b.any
    400071b0:	b9400082 	ldr	w2, [x4]
    400071b4:	14000004 	b	400071c4 <plat_sip_handler+0x108>
    400071b8:	7100047f 	cmp	w3, #0x1
    400071bc:	540000a1 	b.ne	400071d0 <plat_sip_handler+0x114>  // b.any
    400071c0:	b94000a2 	ldr	w2, [x5]
    400071c4:	b82178e2 	str	w2, [x7, x1, lsl #2]
    400071c8:	91000421 	add	x1, x1, #0x1
    400071cc:	17ffffe4 	b	4000715c <plat_sip_handler+0xa0>
    400071d0:	52800002 	mov	w2, #0x0                   	// #0
    400071d4:	17fffff5 	b	400071a8 <plat_sip_handler+0xec>
    400071d8:	9100e3e0 	add	x0, sp, #0x38
    400071dc:	f9001ff6 	str	x22, [sp, #56]
    400071e0:	9400108e 	bl	4000b418 <tegra194_ras_corrected_err_clear>
    400071e4:	f9401fe0 	ldr	x0, [sp, #56]
    400071e8:	b5000040 	cbnz	x0, 400071f0 <plat_sip_handler+0x134>
    400071ec:	97fff730 	bl	40004eac <mce_clear_hsm_corr_status>
    400071f0:	f9401fe0 	ldr	x0, [sp, #56]
    400071f4:	f9000660 	str	x0, [x19, #8]
    400071f8:	17ffffe2 	b	40007180 <plat_sip_handler+0xc4>
    400071fc:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007200:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007204:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40007208:	d65f03c0 	ret

000000004000720c <plat_supports_system_suspend>:
    4000720c:	52800020 	mov	w0, #0x1                   	// #1
    40007210:	d65f03c0 	ret

0000000040007214 <pri_to_idx>:
    40007214:	b0000042 	adrp	x2, 40010000 <__TEXT_END__>
    40007218:	91030043 	add	x3, x2, #0xc0
    4000721c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40007220:	12001800 	and	w0, w0, #0x7f
    40007224:	528000e1 	mov	w1, #0x7                   	// #7
    40007228:	910003fd 	mov	x29, sp
    4000722c:	b9400c64 	ldr	w4, [x3, #12]
    40007230:	4b040021 	sub	w1, w1, w4
    40007234:	1ac12400 	lsr	w0, w0, w1
    40007238:	b9400861 	ldr	w1, [x3, #8]
    4000723c:	6b00003f 	cmp	w1, w0
    40007240:	540000e8 	b.hi	4000725c <pri_to_idx+0x48>  // b.pmore
    40007244:	b0000042 	adrp	x2, 40010000 <__TEXT_END__>
    40007248:	91377042 	add	x2, x2, #0xddc
    4000724c:	52800761 	mov	w1, #0x3b                  	// #59
    40007250:	b0000040 	adrp	x0, 40010000 <__TEXT_END__>
    40007254:	91380000 	add	x0, x0, #0xe00
    40007258:	97ffe631 	bl	40000b1c <__assert>
    4000725c:	f9406041 	ldr	x1, [x2, #192]
    40007260:	f8605821 	ldr	x1, [x1, w0, uxtw #3]
    40007264:	370000a1 	tbnz	w1, #0, 40007278 <pri_to_idx+0x64>
    40007268:	b0000042 	adrp	x2, 40010000 <__TEXT_END__>
    4000726c:	52800781 	mov	w1, #0x3c                  	// #60
    40007270:	91382c42 	add	x2, x2, #0xe0b
    40007274:	17fffff7 	b	40007250 <pri_to_idx+0x3c>
    40007278:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000727c:	d65f03c0 	ret

0000000040007280 <print_entry_point_info>:
    40007280:	d65f03c0 	ret

0000000040007284 <printf>:
    40007284:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
    40007288:	910003fd 	mov	x29, sp
    4000728c:	a90153f3 	stp	x19, x20, [sp, #16]
    40007290:	f0000073 	adrp	x19, 40016000 <__RODATA_END__>
    40007294:	9115c273 	add	x19, x19, #0x570
    40007298:	aa0003f4 	mov	x20, x0
    4000729c:	f9400260 	ldr	x0, [x19]
    400072a0:	f90037e0 	str	x0, [sp, #104]
    400072a4:	d2800000 	mov	x0, #0x0                   	// #0
    400072a8:	9102c3e0 	add	x0, sp, #0xb0
    400072ac:	a90483e0 	stp	x0, x0, [sp, #72]
    400072b0:	9101c3e0 	add	x0, sp, #0x70
    400072b4:	f9002fe0 	str	x0, [sp, #88]
    400072b8:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    400072bc:	a9078be1 	stp	x1, x2, [sp, #120]
    400072c0:	d2800402 	mov	x2, #0x20                  	// #32
    400072c4:	910123e1 	add	x1, sp, #0x48
    400072c8:	b90063e0 	str	w0, [sp, #96]
    400072cc:	8b2263e0 	add	x0, sp, x2
    400072d0:	b90067ff 	str	wzr, [sp, #100]
    400072d4:	a90893e3 	stp	x3, x4, [sp, #136]
    400072d8:	a9099be5 	stp	x5, x6, [sp, #152]
    400072dc:	f90057e7 	str	x7, [sp, #168]
    400072e0:	97fff7b1 	bl	400051a4 <memcpy>
    400072e4:	910083e1 	add	x1, sp, #0x20
    400072e8:	aa1403e0 	mov	x0, x20
    400072ec:	94001ae7 	bl	4000de88 <vprintf>
    400072f0:	f94037e1 	ldr	x1, [sp, #104]
    400072f4:	f9400262 	ldr	x2, [x19]
    400072f8:	eb020021 	subs	x1, x1, x2
    400072fc:	d2800002 	mov	x2, #0x0                   	// #0
    40007300:	54000040 	b.eq	40007308 <printf+0x84>  // b.none
    40007304:	97ffe610 	bl	40000b44 <__stack_chk_fail>
    40007308:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000730c:	a8cb7bfd 	ldp	x29, x30, [sp], #176
    40007310:	d65f03c0 	ret

0000000040007314 <psci_acquire_pwr_domain_locks>:
    40007314:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40007318:	910003fd 	mov	x29, sp
    4000731c:	a90153f3 	stp	x19, x20, [sp, #16]
    40007320:	2a0003f4 	mov	w20, w0
    40007324:	52800033 	mov	w19, #0x1                   	// #1
    40007328:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000732c:	d00000b6 	adrp	x22, 4001d000 <cpu_state+0x668>
    40007330:	aa0103f5 	mov	x21, x1
    40007334:	912e02d6 	add	x22, x22, #0xb80
    40007338:	f9001bf7 	str	x23, [sp, #48]
    4000733c:	d00000b7 	adrp	x23, 4001d000 <cpu_state+0x668>
    40007340:	912752f7 	add	x23, x23, #0x9d4
    40007344:	6b14027f 	cmp	w19, w20
    40007348:	540000c9 	b.ls	40007360 <psci_acquire_pwr_domain_locks+0x4c>  // b.plast
    4000734c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007350:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007354:	f9401bf7 	ldr	x23, [sp, #48]
    40007358:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000735c:	d65f03c0 	ret
    40007360:	51000660 	sub	w0, w19, #0x1
    40007364:	11000673 	add	w19, w19, #0x1
    40007368:	b8607aa0 	ldr	w0, [x21, x0, lsl #2]
    4000736c:	8b0012e0 	add	x0, x23, x0, lsl #4
    40007370:	79401c00 	ldrh	w0, [x0, #14]
    40007374:	8b0006c0 	add	x0, x22, x0, lsl #1
    40007378:	97ffeb7b 	bl	40002164 <bakery_lock_get>
    4000737c:	17fffff2 	b	40007344 <psci_acquire_pwr_domain_locks+0x30>

0000000040007380 <psci_affinity_info>:
    40007380:	340000e1 	cbz	w1, 4000739c <psci_affinity_info+0x1c>
    40007384:	12800020 	mov	w0, #0xfffffffe            	// #-2
    40007388:	d65f03c0 	ret
    4000738c:	12800020 	mov	w0, #0xfffffffe            	// #-2
    40007390:	f9400bf3 	ldr	x19, [sp, #16]
    40007394:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007398:	d65f03c0 	ret
    4000739c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    400073a0:	910003fd 	mov	x29, sp
    400073a4:	f9000bf3 	str	x19, [sp, #16]
    400073a8:	97ffe985 	bl	400019bc <plat_core_pos_by_mpidr>
    400073ac:	2a0003f3 	mov	w19, w0
    400073b0:	3100041f 	cmn	w0, #0x1
    400073b4:	54fffec0 	b.eq	4000738c <psci_affinity_info+0xc>  // b.none
    400073b8:	97ffe656 	bl	40000d10 <_cpu_data_by_index>
    400073bc:	91006000 	add	x0, x0, #0x18
    400073c0:	d2800081 	mov	x1, #0x4                   	// #4
    400073c4:	97ffe90b 	bl	400017f0 <flush_dcache_range>
    400073c8:	2a1303e0 	mov	w0, w19
    400073cc:	97ffe651 	bl	40000d10 <_cpu_data_by_index>
    400073d0:	b9401800 	ldr	w0, [x0, #24]
    400073d4:	17ffffef 	b	40007390 <psci_affinity_info+0x10>

00000000400073d8 <psci_arch_setup>:
    400073d8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400073dc:	910003fd 	mov	x29, sp
    400073e0:	97fffdd5 	bl	40006b34 <plat_get_syscnt_freq2>
    400073e4:	2a0003e0 	mov	w0, w0
    400073e8:	d51be000 	msr	cntfrq_el0, x0
    400073ec:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400073f0:	17ffe92b 	b	4000189c <init_cpu_ops>

00000000400073f4 <psci_cpu_off>:
    400073f4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400073f8:	52800040 	mov	w0, #0x2                   	// #2
    400073fc:	910003fd 	mov	x29, sp
    40007400:	94000208 	bl	40007c20 <psci_do_cpu_off>
    40007404:	31000c1f 	cmn	w0, #0x3
    40007408:	540000e0 	b.eq	40007424 <psci_cpu_off+0x30>  // b.none
    4000740c:	d0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40007410:	d0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40007414:	913aec42 	add	x2, x2, #0xebb
    40007418:	91363400 	add	x0, x0, #0xd8d
    4000741c:	52801ac1 	mov	w1, #0xd6                  	// #214
    40007420:	97ffe5bf 	bl	40000b1c <__assert>
    40007424:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40007428:	d65f03c0 	ret

000000004000742c <psci_cpu_on>:
    4000742c:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    40007430:	910003fd 	mov	x29, sp
    40007434:	a90153f3 	stp	x19, x20, [sp, #16]
    40007438:	f0000073 	adrp	x19, 40016000 <__RODATA_END__>
    4000743c:	9115c273 	add	x19, x19, #0x570
    40007440:	a9025bf5 	stp	x21, x22, [sp, #32]
    40007444:	aa0103f5 	mov	x21, x1
    40007448:	f9400261 	ldr	x1, [x19]
    4000744c:	f90047e1 	str	x1, [sp, #136]
    40007450:	d2800001 	mov	x1, #0x0                   	// #0
    40007454:	aa0003f4 	mov	x20, x0
    40007458:	aa0203f6 	mov	x22, x2
    4000745c:	940006fa 	bl	40009044 <psci_validate_mpidr>
    40007460:	350001e0 	cbnz	w0, 4000749c <psci_cpu_on+0x70>
    40007464:	aa1603e2 	mov	x2, x22
    40007468:	aa1503e1 	mov	x1, x21
    4000746c:	9100c3e0 	add	x0, sp, #0x30
    40007470:	940006b8 	bl	40008f50 <psci_validate_entry_point>
    40007474:	35000080 	cbnz	w0, 40007484 <psci_cpu_on+0x58>
    40007478:	9100c3e1 	add	x1, sp, #0x30
    4000747c:	aa1403e0 	mov	x0, x20
    40007480:	9400004c 	bl	400075b0 <psci_cpu_on_start>
    40007484:	f94047e1 	ldr	x1, [sp, #136]
    40007488:	f9400262 	ldr	x2, [x19]
    4000748c:	eb020021 	subs	x1, x1, x2
    40007490:	d2800002 	mov	x2, #0x0                   	// #0
    40007494:	54000080 	b.eq	400074a4 <psci_cpu_on+0x78>  // b.none
    40007498:	97ffe5ab 	bl	40000b44 <__stack_chk_fail>
    4000749c:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400074a0:	17fffff9 	b	40007484 <psci_cpu_on+0x58>
    400074a4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400074a8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400074ac:	a8c97bfd 	ldp	x29, x30, [sp], #144
    400074b0:	d65f03c0 	ret

00000000400074b4 <psci_cpu_on_finish>:
    400074b4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400074b8:	910003fd 	mov	x29, sp
    400074bc:	a9025bf5 	stp	x21, x22, [sp, #32]
    400074c0:	900000b5 	adrp	x21, 4001b000 <opteed_sp_context+0xe80>
    400074c4:	a90153f3 	stp	x19, x20, [sp, #16]
    400074c8:	2a0003f3 	mov	w19, w0
    400074cc:	aa0103f4 	mov	x20, x1
    400074d0:	f9437ea0 	ldr	x0, [x21, #1784]
    400074d4:	f9401401 	ldr	x1, [x0, #40]
    400074d8:	aa1403e0 	mov	x0, x20
    400074dc:	d63f0020 	blr	x1
    400074e0:	f9437ea0 	ldr	x0, [x21, #1784]
    400074e4:	f9401801 	ldr	x1, [x0, #48]
    400074e8:	b4000061 	cbz	x1, 400074f4 <psci_cpu_on_finish+0x40>
    400074ec:	aa1403e0 	mov	x0, x20
    400074f0:	d63f0020 	blr	x1
    400074f4:	d2800194 	mov	x20, #0xc                   	// #12
    400074f8:	900000b5 	adrp	x21, 4001b000 <opteed_sp_context+0xe80>
    400074fc:	8b335294 	add	x20, x20, w19, uxtw #4
    40007500:	9119e2b5 	add	x21, x21, #0x678
    40007504:	8b150294 	add	x20, x20, x21
    40007508:	97ffffb4 	bl	400073d8 <psci_arch_setup>
    4000750c:	aa1403e0 	mov	x0, x20
    40007510:	97ffea9f 	bl	40001f8c <spin_lock>
    40007514:	aa1403e0 	mov	x0, x20
    40007518:	97ffeaa5 	bl	40001fac <spin_unlock>
    4000751c:	d53ed040 	mrs	x0, tpidr_el3
    40007520:	b9401800 	ldr	w0, [x0, #24]
    40007524:	7100081f 	cmp	w0, #0x2
    40007528:	540000e0 	b.eq	40007544 <psci_cpu_on_finish+0x90>  // b.none
    4000752c:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40007530:	f0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40007534:	91065c42 	add	x2, x2, #0x197
    40007538:	9102d800 	add	x0, x0, #0xb6
    4000753c:	52801a61 	mov	w1, #0xd3                  	// #211
    40007540:	97ffe577 	bl	40000b1c <__assert>
    40007544:	900000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40007548:	f9438000 	ldr	x0, [x0, #1792]
    4000754c:	b40000a0 	cbz	x0, 40007560 <psci_cpu_on_finish+0xac>
    40007550:	f9400c01 	ldr	x1, [x0, #24]
    40007554:	b4000061 	cbz	x1, 40007560 <psci_cpu_on_finish+0xac>
    40007558:	d2800000 	mov	x0, #0x0                   	// #0
    4000755c:	d63f0020 	blr	x1
    40007560:	d0000074 	adrp	x20, 40015000 <sdei_state_table+0x233>
    40007564:	d0000076 	adrp	x22, 40015000 <sdei_state_table+0x233>
    40007568:	91376294 	add	x20, x20, #0xdd8
    4000756c:	913782d6 	add	x22, x22, #0xde0
    40007570:	eb16029f 	cmp	x20, x22
    40007574:	54000163 	b.cc	400075a0 <psci_cpu_on_finish+0xec>  // b.lo, b.ul, b.last
    40007578:	d53800a1 	mrs	x1, mpidr_el1
    4000757c:	d37c7e73 	ubfiz	x19, x19, #4, #32
    40007580:	92409c21 	and	x1, x1, #0xffffffffff
    40007584:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
    40007588:	52800020 	mov	w0, #0x1                   	// #1
    4000758c:	f8336aa1 	str	x1, [x21, x19]
    40007590:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007594:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007598:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000759c:	17ffed99 	b	40002c00 <cm_prepare_el3_exit>
    400075a0:	f8408681 	ldr	x1, [x20], #8
    400075a4:	d2800000 	mov	x0, #0x0                   	// #0
    400075a8:	d63f0020 	blr	x1
    400075ac:	17fffff1 	b	40007570 <psci_cpu_on_finish+0xbc>

00000000400075b0 <psci_cpu_on_start>:
    400075b0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    400075b4:	910003fd 	mov	x29, sp
    400075b8:	a90153f3 	stp	x19, x20, [sp, #16]
    400075bc:	aa0003f4 	mov	x20, x0
    400075c0:	a9025bf5 	stp	x21, x22, [sp, #32]
    400075c4:	aa0103f6 	mov	x22, x1
    400075c8:	a90363f7 	stp	x23, x24, [sp, #48]
    400075cc:	97ffe8fc 	bl	400019bc <plat_core_pos_by_mpidr>
    400075d0:	36f800e0 	tbz	w0, #31, 400075ec <psci_cpu_on_start+0x3c>
    400075d4:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    400075d8:	9102b442 	add	x2, x2, #0xad
    400075dc:	52800881 	mov	w1, #0x44                  	// #68
    400075e0:	f0000040 	adrp	x0, 40012000 <version_string+0x137c>
    400075e4:	9102d800 	add	x0, x0, #0xb6
    400075e8:	97ffe54d 	bl	40000b1c <__assert>
    400075ec:	b50000b6 	cbnz	x22, 40007600 <psci_cpu_on_start+0x50>
    400075f0:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    400075f4:	528008a1 	mov	w1, #0x45                  	// #69
    400075f8:	91032442 	add	x2, x2, #0xc9
    400075fc:	17fffff9 	b	400075e0 <psci_cpu_on_start+0x30>
    40007600:	900000b7 	adrp	x23, 4001b000 <opteed_sp_context+0xe80>
    40007604:	2a0003f3 	mov	w19, w0
    40007608:	f9437ee0 	ldr	x0, [x23, #1784]
    4000760c:	f9400401 	ldr	x1, [x0, #8]
    40007610:	b4000061 	cbz	x1, 4000761c <psci_cpu_on_start+0x6c>
    40007614:	f9401400 	ldr	x0, [x0, #40]
    40007618:	b50000a0 	cbnz	x0, 4000762c <psci_cpu_on_start+0x7c>
    4000761c:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40007620:	52800981 	mov	w1, #0x4c                  	// #76
    40007624:	91035042 	add	x2, x2, #0xd4
    40007628:	17ffffee 	b	400075e0 <psci_cpu_on_start+0x30>
    4000762c:	d2800195 	mov	x21, #0xc                   	// #12
    40007630:	900000a2 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    40007634:	9119e042 	add	x2, x2, #0x678
    40007638:	8b3352b5 	add	x21, x21, w19, uxtw #4
    4000763c:	8b0202b5 	add	x21, x21, x2
    40007640:	aa1503e0 	mov	x0, x21
    40007644:	97ffea52 	bl	40001f8c <spin_lock>
    40007648:	2a1303e0 	mov	w0, w19
    4000764c:	97ffe5b1 	bl	40000d10 <_cpu_data_by_index>
    40007650:	d2800081 	mov	x1, #0x4                   	// #4
    40007654:	91006000 	add	x0, x0, #0x18
    40007658:	97ffe866 	bl	400017f0 <flush_dcache_range>
    4000765c:	2a1303e0 	mov	w0, w19
    40007660:	97ffe5ac 	bl	40000d10 <_cpu_data_by_index>
    40007664:	b9401802 	ldr	w2, [x0, #24]
    40007668:	34000ae2 	cbz	w2, 400077c4 <psci_cpu_on_start+0x214>
    4000766c:	7100085f 	cmp	w2, #0x2
    40007670:	54000ae0 	b.eq	400077cc <psci_cpu_on_start+0x21c>  // b.none
    40007674:	7100045f 	cmp	w2, #0x1
    40007678:	540000a0 	b.eq	4000768c <psci_cpu_on_start+0xdc>  // b.none
    4000767c:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40007680:	528005a1 	mov	w1, #0x2d                  	// #45
    40007684:	9104e442 	add	x2, x2, #0x139
    40007688:	17ffffd6 	b	400075e0 <psci_cpu_on_start+0x30>
    4000768c:	900000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40007690:	f9438000 	ldr	x0, [x0, #1792]
    40007694:	b40000a0 	cbz	x0, 400076a8 <psci_cpu_on_start+0xf8>
    40007698:	f9400001 	ldr	x1, [x0]
    4000769c:	b4000061 	cbz	x1, 400076a8 <psci_cpu_on_start+0xf8>
    400076a0:	aa1403e0 	mov	x0, x20
    400076a4:	d63f0020 	blr	x1
    400076a8:	52800058 	mov	w24, #0x2                   	// #2
    400076ac:	2a1303e0 	mov	w0, w19
    400076b0:	97ffe598 	bl	40000d10 <_cpu_data_by_index>
    400076b4:	b9001818 	str	w24, [x0, #24]
    400076b8:	2a1303e0 	mov	w0, w19
    400076bc:	97ffe595 	bl	40000d10 <_cpu_data_by_index>
    400076c0:	91006000 	add	x0, x0, #0x18
    400076c4:	d2800081 	mov	x1, #0x4                   	// #4
    400076c8:	97ffe84a 	bl	400017f0 <flush_dcache_range>
    400076cc:	2a1303e0 	mov	w0, w19
    400076d0:	97ffe590 	bl	40000d10 <_cpu_data_by_index>
    400076d4:	b9401800 	ldr	w0, [x0, #24]
    400076d8:	6b18001f 	cmp	w0, w24
    400076dc:	54000300 	b.eq	4000773c <psci_cpu_on_start+0x18c>  // b.none
    400076e0:	7100041f 	cmp	w0, #0x1
    400076e4:	540000a0 	b.eq	400076f8 <psci_cpu_on_start+0x148>  // b.none
    400076e8:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    400076ec:	52801021 	mov	w1, #0x81                  	// #129
    400076f0:	9104c842 	add	x2, x2, #0x132
    400076f4:	17ffffbb 	b	400075e0 <psci_cpu_on_start+0x30>
    400076f8:	2a1303e0 	mov	w0, w19
    400076fc:	97ffe585 	bl	40000d10 <_cpu_data_by_index>
    40007700:	b9001818 	str	w24, [x0, #24]
    40007704:	2a1303e0 	mov	w0, w19
    40007708:	97ffe582 	bl	40000d10 <_cpu_data_by_index>
    4000770c:	91006000 	add	x0, x0, #0x18
    40007710:	d2800081 	mov	x1, #0x4                   	// #4
    40007714:	97ffe837 	bl	400017f0 <flush_dcache_range>
    40007718:	2a1303e0 	mov	w0, w19
    4000771c:	97ffe57d 	bl	40000d10 <_cpu_data_by_index>
    40007720:	b9401800 	ldr	w0, [x0, #24]
    40007724:	7100081f 	cmp	w0, #0x2
    40007728:	540000a0 	b.eq	4000773c <psci_cpu_on_start+0x18c>  // b.none
    4000772c:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40007730:	528010c1 	mov	w1, #0x86                  	// #134
    40007734:	91055042 	add	x2, x2, #0x154
    40007738:	17ffffaa 	b	400075e0 <psci_cpu_on_start+0x30>
    4000773c:	f9437ee0 	ldr	x0, [x23, #1784]
    40007740:	f9400401 	ldr	x1, [x0, #8]
    40007744:	aa1403e0 	mov	x0, x20
    40007748:	d63f0020 	blr	x1
    4000774c:	7100001f 	cmp	w0, #0x0
    40007750:	2a0003f4 	mov	w20, w0
    40007754:	3a461804 	ccmn	w0, #0x6, #0x4, ne  // ne = any
    40007758:	540000a0 	b.eq	4000776c <psci_cpu_on_start+0x1bc>  // b.none
    4000775c:	d0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40007760:	52801261 	mov	w1, #0x93                  	// #147
    40007764:	913c2c42 	add	x2, x2, #0xf0b
    40007768:	17ffff9e 	b	400075e0 <psci_cpu_on_start+0x30>
    4000776c:	35000180 	cbnz	w0, 4000779c <psci_cpu_on_start+0x1ec>
    40007770:	aa1603e1 	mov	x1, x22
    40007774:	2a1303e0 	mov	w0, w19
    40007778:	97ffed0a 	bl	40002ba0 <cm_init_context_by_index>
    4000777c:	aa1503e0 	mov	x0, x21
    40007780:	97ffea0b 	bl	40001fac <spin_unlock>
    40007784:	2a1403e0 	mov	w0, w20
    40007788:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000778c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007790:	a94363f7 	ldp	x23, x24, [sp, #48]
    40007794:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40007798:	d65f03c0 	ret
    4000779c:	2a1303e0 	mov	w0, w19
    400077a0:	97ffe55c 	bl	40000d10 <_cpu_data_by_index>
    400077a4:	52800021 	mov	w1, #0x1                   	// #1
    400077a8:	b9001801 	str	w1, [x0, #24]
    400077ac:	2a1303e0 	mov	w0, w19
    400077b0:	97ffe558 	bl	40000d10 <_cpu_data_by_index>
    400077b4:	91006000 	add	x0, x0, #0x18
    400077b8:	d2800081 	mov	x1, #0x4                   	// #4
    400077bc:	97ffe80d 	bl	400017f0 <flush_dcache_range>
    400077c0:	17ffffef 	b	4000777c <psci_cpu_on_start+0x1cc>
    400077c4:	12800074 	mov	w20, #0xfffffffc            	// #-4
    400077c8:	17ffffed 	b	4000777c <psci_cpu_on_start+0x1cc>
    400077cc:	12800094 	mov	w20, #0xfffffffb            	// #-5
    400077d0:	17ffffeb 	b	4000777c <psci_cpu_on_start+0x1cc>

00000000400077d4 <psci_cpu_suspend>:
    400077d4:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
    400077d8:	910003fd 	mov	x29, sp
    400077dc:	a9025bf5 	stp	x21, x22, [sp, #32]
    400077e0:	f0000076 	adrp	x22, 40016000 <__RODATA_END__>
    400077e4:	9115c2d6 	add	x22, x22, #0x570
    400077e8:	a90363f7 	stp	x23, x24, [sp, #48]
    400077ec:	aa0103f7 	mov	x23, x1
    400077f0:	f94002c1 	ldr	x1, [x22]
    400077f4:	f90057e1 	str	x1, [sp, #168]
    400077f8:	d2800001 	mov	x1, #0x0                   	// #0
    400077fc:	aa0203f8 	mov	x24, x2
    40007800:	910283e1 	add	x1, sp, #0xa0
    40007804:	a90153f3 	stp	x19, x20, [sp, #16]
    40007808:	2a0003f3 	mov	w19, w0
    4000780c:	790143ff 	strh	wzr, [sp, #160]
    40007810:	39028bff 	strb	wzr, [sp, #162]
    40007814:	94000614 	bl	40009064 <psci_validate_power_state>
    40007818:	34000200 	cbz	w0, 40007858 <psci_cpu_suspend+0x84>
    4000781c:	3100081f 	cmn	w0, #0x2
    40007820:	54000101 	b.ne	40007840 <psci_cpu_suspend+0x6c>  // b.any
    40007824:	12800034 	mov	w20, #0xfffffffe            	// #-2
    40007828:	f94057e0 	ldr	x0, [sp, #168]
    4000782c:	f94002c1 	ldr	x1, [x22]
    40007830:	eb010000 	subs	x0, x0, x1
    40007834:	d2800001 	mov	x1, #0x0                   	// #0
    40007838:	540006e0 	b.eq	40007914 <psci_cpu_suspend+0x140>  // b.none
    4000783c:	97ffe4c2 	bl	40000b44 <__stack_chk_fail>
    40007840:	d0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40007844:	9135c442 	add	x2, x2, #0xd71
    40007848:	52800861 	mov	w1, #0x43                  	// #67
    4000784c:	d0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40007850:	91363400 	add	x0, x0, #0xd8d
    40007854:	97ffe4b2 	bl	40000b1c <__assert>
    40007858:	d35e7a73 	ubfx	x19, x19, #30, #1
    4000785c:	910283e0 	add	x0, sp, #0xa0
    40007860:	2a1303e1 	mov	w1, w19
    40007864:	94000613 	bl	400090b0 <psci_validate_suspend_req>
    40007868:	2a0003f4 	mov	w20, w0
    4000786c:	340000a0 	cbz	w0, 40007880 <psci_cpu_suspend+0xac>
    40007870:	d0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40007874:	528009a1 	mov	w1, #0x4d                  	// #77
    40007878:	91368842 	add	x2, x2, #0xda2
    4000787c:	17fffff4 	b	4000784c <psci_cpu_suspend+0x78>
    40007880:	910283e0 	add	x0, sp, #0xa0
    40007884:	940001d2 	bl	40007fcc <psci_find_target_suspend_lvl>
    40007888:	2a0003f5 	mov	w21, w0
    4000788c:	71000c1f 	cmp	w0, #0x3
    40007890:	540000c1 	b.ne	400078a8 <psci_cpu_suspend+0xd4>  // b.any
    40007894:	d0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40007898:	9137c000 	add	x0, x0, #0xdf0
    4000789c:	94001861 	bl	4000da20 <tf_log>
    400078a0:	97ffee1b 	bl	4000310c <console_flush>
    400078a4:	97ffe629 	bl	40001148 <do_panic>
    400078a8:	2a000260 	orr	w0, w19, w0
    400078ac:	35000180 	cbnz	w0, 400078dc <psci_cpu_suspend+0x108>
    400078b0:	900000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    400078b4:	f9437c00 	ldr	x0, [x0, #1784]
    400078b8:	f9400001 	ldr	x1, [x0]
    400078bc:	b4fffb41 	cbz	x1, 40007824 <psci_cpu_suspend+0x50>
    400078c0:	394283e0 	ldrb	w0, [sp, #160]
    400078c4:	d53ed042 	mrs	x2, tpidr_el3
    400078c8:	39008040 	strb	w0, [x2, #32]
    400078cc:	d63f0020 	blr	x1
    400078d0:	d53ed040 	mrs	x0, tpidr_el3
    400078d4:	3900801f 	strb	wzr, [x0, #32]
    400078d8:	17ffffd4 	b	40007828 <psci_cpu_suspend+0x54>
    400078dc:	350000f3 	cbnz	w19, 400078f8 <psci_cpu_suspend+0x124>
    400078e0:	2a1303e3 	mov	w3, w19
    400078e4:	910283e2 	add	x2, sp, #0xa0
    400078e8:	2a1503e1 	mov	w1, w21
    400078ec:	910123e0 	add	x0, sp, #0x48
    400078f0:	9400004a 	bl	40007a18 <psci_cpu_suspend_start>
    400078f4:	17ffffcd 	b	40007828 <psci_cpu_suspend+0x54>
    400078f8:	aa1803e2 	mov	x2, x24
    400078fc:	aa1703e1 	mov	x1, x23
    40007900:	910123e0 	add	x0, sp, #0x48
    40007904:	94000593 	bl	40008f50 <psci_validate_entry_point>
    40007908:	34fffec0 	cbz	w0, 400078e0 <psci_cpu_suspend+0x10c>
    4000790c:	2a0003f4 	mov	w20, w0
    40007910:	17ffffc6 	b	40007828 <psci_cpu_suspend+0x54>
    40007914:	2a1403e0 	mov	w0, w20
    40007918:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000791c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007920:	a94363f7 	ldp	x23, x24, [sp, #48]
    40007924:	a8cb7bfd 	ldp	x29, x30, [sp], #176
    40007928:	d65f03c0 	ret

000000004000792c <psci_cpu_suspend_finish>:
    4000792c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40007930:	910003fd 	mov	x29, sp
    40007934:	a90153f3 	stp	x19, x20, [sp, #16]
    40007938:	d53ed040 	mrs	x0, tpidr_el3
    4000793c:	b9401800 	ldr	w0, [x0, #24]
    40007940:	350000c0 	cbnz	w0, 40007958 <psci_cpu_suspend_finish+0x2c>
    40007944:	39400020 	ldrb	w0, [x1]
    40007948:	aa0103f3 	mov	x19, x1
    4000794c:	51000800 	sub	w0, w0, #0x2
    40007950:	7100181f 	cmp	w0, #0x6
    40007954:	540000e9 	b.ls	40007970 <psci_cpu_suspend_finish+0x44>  // b.plast
    40007958:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    4000795c:	910cb042 	add	x2, x2, #0x32c
    40007960:	528023a1 	mov	w1, #0x11d                 	// #285
    40007964:	f0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40007968:	910c5000 	add	x0, x0, #0x314
    4000796c:	97ffe46c 	bl	40000b1c <__assert>
    40007970:	900000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40007974:	f9437c00 	ldr	x0, [x0, #1784]
    40007978:	f9401c01 	ldr	x1, [x0, #56]
    4000797c:	aa1303e0 	mov	x0, x19
    40007980:	d63f0020 	blr	x1
    40007984:	97fffc6c 	bl	40006b34 <plat_get_syscnt_freq2>
    40007988:	2a0003e0 	mov	w0, w0
    4000798c:	d51be000 	msr	cntfrq_el0, x0
    40007990:	900000b4 	adrp	x20, 4001b000 <opteed_sp_context+0xe80>
    40007994:	f9438280 	ldr	x0, [x20, #1792]
    40007998:	b40001e0 	cbz	x0, 400079d4 <psci_cpu_suspend_finish+0xa8>
    4000799c:	f9401000 	ldr	x0, [x0, #32]
    400079a0:	b40001a0 	cbz	x0, 400079d4 <psci_cpu_suspend_finish+0xa8>
    400079a4:	aa1303e0 	mov	x0, x19
    400079a8:	94000176 	bl	40007f80 <psci_find_max_off_lvl>
    400079ac:	71000c1f 	cmp	w0, #0x3
    400079b0:	540000a1 	b.ne	400079c4 <psci_cpu_suspend_finish+0x98>  // b.any
    400079b4:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    400079b8:	52802801 	mov	w1, #0x140                 	// #320
    400079bc:	910e9842 	add	x2, x2, #0x3a6
    400079c0:	17ffffe9 	b	40007964 <psci_cpu_suspend_finish+0x38>
    400079c4:	f9438281 	ldr	x1, [x20, #1792]
    400079c8:	2a0003e0 	mov	w0, w0
    400079cc:	f9401021 	ldr	x1, [x1, #32]
    400079d0:	d63f0020 	blr	x1
    400079d4:	d53ed040 	mrs	x0, tpidr_el3
    400079d8:	d0000073 	adrp	x19, 40015000 <sdei_state_table+0x233>
    400079dc:	d0000074 	adrp	x20, 40015000 <sdei_state_table+0x233>
    400079e0:	91378273 	add	x19, x19, #0xde0
    400079e4:	9137a294 	add	x20, x20, #0xde8
    400079e8:	52800061 	mov	w1, #0x3                   	// #3
    400079ec:	b9001c01 	str	w1, [x0, #28]
    400079f0:	eb14027f 	cmp	x19, x20
    400079f4:	540000a3 	b.cc	40007a08 <psci_cpu_suspend_finish+0xdc>  // b.lo, b.ul, b.last
    400079f8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400079fc:	52800020 	mov	w0, #0x1                   	// #1
    40007a00:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40007a04:	17ffec7f 	b	40002c00 <cm_prepare_el3_exit>
    40007a08:	f8408661 	ldr	x1, [x19], #8
    40007a0c:	d2800000 	mov	x0, #0x0                   	// #0
    40007a10:	d63f0020 	blr	x1
    40007a14:	17fffff7 	b	400079f0 <psci_cpu_suspend_finish+0xc4>

0000000040007a18 <psci_cpu_suspend_start>:
    40007a18:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    40007a1c:	910003fd 	mov	x29, sp
    40007a20:	a90363f7 	stp	x23, x24, [sp, #48]
    40007a24:	f0000077 	adrp	x23, 40016000 <__RODATA_END__>
    40007a28:	9115c2f7 	add	x23, x23, #0x570
    40007a2c:	a90573fb 	stp	x27, x28, [sp, #80]
    40007a30:	aa0003fb 	mov	x27, x0
    40007a34:	f94002e0 	ldr	x0, [x23]
    40007a38:	f9003fe0 	str	x0, [sp, #120]
    40007a3c:	d2800000 	mov	x0, #0x0                   	// #0
    40007a40:	a90153f3 	stp	x19, x20, [sp, #16]
    40007a44:	900000b4 	adrp	x20, 4001b000 <opteed_sp_context+0xe80>
    40007a48:	2a0103f3 	mov	w19, w1
    40007a4c:	2a0303f8 	mov	w24, w3
    40007a50:	a9025bf5 	stp	x21, x22, [sp, #32]
    40007a54:	aa0203f5 	mov	x21, x2
    40007a58:	a9046bf9 	stp	x25, x26, [sp, #64]
    40007a5c:	97ffe83a 	bl	40001b44 <plat_my_core_pos>
    40007a60:	f9437e81 	ldr	x1, [x20, #1784]
    40007a64:	f90037ff 	str	xzr, [sp, #104]
    40007a68:	f9401022 	ldr	x2, [x1, #32]
    40007a6c:	b4000062 	cbz	x2, 40007a78 <psci_cpu_suspend_start+0x60>
    40007a70:	f9401c21 	ldr	x1, [x1, #56]
    40007a74:	b50000e1 	cbnz	x1, 40007a90 <psci_cpu_suspend_start+0x78>
    40007a78:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40007a7c:	f0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40007a80:	910ab042 	add	x2, x2, #0x2ac
    40007a84:	910c5000 	add	x0, x0, #0x314
    40007a88:	528014e1 	mov	w1, #0xa7                  	// #167
    40007a8c:	97ffe424 	bl	40000b1c <__assert>
    40007a90:	9101a3e2 	add	x2, sp, #0x68
    40007a94:	2a0003fa 	mov	w26, w0
    40007a98:	2a1303e1 	mov	w1, w19
    40007a9c:	94000159 	bl	40008000 <psci_get_parent_pwr_domain_nodes>
    40007aa0:	9101a3e1 	add	x1, sp, #0x68
    40007aa4:	2a1303e0 	mov	w0, w19
    40007aa8:	97fffe1b 	bl	40007314 <psci_acquire_pwr_domain_locks>
    40007aac:	d538c100 	mrs	x0, isr_el1
    40007ab0:	b50006e0 	cbnz	x0, 40007b8c <psci_cpu_suspend_start+0x174>
    40007ab4:	aa1503e1 	mov	x1, x21
    40007ab8:	2a1303e0 	mov	w0, w19
    40007abc:	940000b0 	bl	40007d7c <psci_do_state_coordination>
    40007ac0:	34000418 	cbz	w24, 40007b40 <psci_cpu_suspend_start+0x128>
    40007ac4:	aa1503e0 	mov	x0, x21
    40007ac8:	d0000076 	adrp	x22, 40015000 <sdei_state_table+0x233>
    40007acc:	d000007c 	adrp	x28, 40015000 <sdei_state_table+0x233>
    40007ad0:	9400012c 	bl	40007f80 <psci_find_max_off_lvl>
    40007ad4:	913782d6 	add	x22, x22, #0xde0
    40007ad8:	2a0003f9 	mov	w25, w0
    40007adc:	9137839c 	add	x28, x28, #0xde0
    40007ae0:	eb1c02df 	cmp	x22, x28
    40007ae4:	540004c3 	b.cc	40007b7c <psci_cpu_suspend_start+0x164>  // b.lo, b.ul, b.last
    40007ae8:	d53ed040 	mrs	x0, tpidr_el3
    40007aec:	b9001c13 	str	w19, [x0, #28]
    40007af0:	d53ed040 	mrs	x0, tpidr_el3
    40007af4:	d2800081 	mov	x1, #0x4                   	// #4
    40007af8:	91007000 	add	x0, x0, #0x1c
    40007afc:	97ffe73d 	bl	400017f0 <flush_dcache_range>
    40007b00:	900000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40007b04:	f9438000 	ldr	x0, [x0, #1792]
    40007b08:	b40000a0 	cbz	x0, 40007b1c <psci_cpu_suspend_start+0x104>
    40007b0c:	f9400801 	ldr	x1, [x0, #16]
    40007b10:	b4000061 	cbz	x1, 40007b1c <psci_cpu_suspend_start+0x104>
    40007b14:	2a1903e0 	mov	w0, w25
    40007b18:	d63f0020 	blr	x1
    40007b1c:	f9437e80 	ldr	x0, [x20, #1784]
    40007b20:	f9400c01 	ldr	x1, [x0, #24]
    40007b24:	b4000061 	cbz	x1, 40007b30 <psci_cpu_suspend_start+0x118>
    40007b28:	aa1503e0 	mov	x0, x21
    40007b2c:	d63f0020 	blr	x1
    40007b30:	aa1b03e0 	mov	x0, x27
    40007b34:	97ffec27 	bl	40002bd0 <cm_init_my_context>
    40007b38:	2a1903e0 	mov	w0, w25
    40007b3c:	9400008f 	bl	40007d78 <psci_do_pwrdown_sequence>
    40007b40:	f9437e80 	ldr	x0, [x20, #1784]
    40007b44:	52800016 	mov	w22, #0x0                   	// #0
    40007b48:	f9401001 	ldr	x1, [x0, #32]
    40007b4c:	aa1503e0 	mov	x0, x21
    40007b50:	d63f0020 	blr	x1
    40007b54:	9101a3e1 	add	x1, sp, #0x68
    40007b58:	2a1303e0 	mov	w0, w19
    40007b5c:	9400028e 	bl	40008594 <psci_release_pwr_domain_locks>
    40007b60:	35000476 	cbnz	w22, 40007bec <psci_cpu_suspend_start+0x1d4>
    40007b64:	340001b8 	cbz	w24, 40007b98 <psci_cpu_suspend_start+0x180>
    40007b68:	f9437e80 	ldr	x0, [x20, #1784]
    40007b6c:	f9402001 	ldr	x1, [x0, #64]
    40007b70:	b4000121 	cbz	x1, 40007b94 <psci_cpu_suspend_start+0x17c>
    40007b74:	aa1503e0 	mov	x0, x21
    40007b78:	d63f0020 	blr	x1
    40007b7c:	f84086c1 	ldr	x1, [x22], #8
    40007b80:	d2800000 	mov	x0, #0x0                   	// #0
    40007b84:	d63f0020 	blr	x1
    40007b88:	17ffffd6 	b	40007ae0 <psci_cpu_suspend_start+0xc8>
    40007b8c:	52800036 	mov	w22, #0x1                   	// #1
    40007b90:	17fffff1 	b	40007b54 <psci_cpu_suspend_start+0x13c>
    40007b94:	97ffe87e 	bl	40001d8c <psci_power_down_wfi>
    40007b98:	d503207f 	wfi
    40007b9c:	9101c3e2 	add	x2, sp, #0x70
    40007ba0:	2a1303e1 	mov	w1, w19
    40007ba4:	2a1a03e0 	mov	w0, w26
    40007ba8:	f9003bff 	str	xzr, [sp, #112]
    40007bac:	94000115 	bl	40008000 <psci_get_parent_pwr_domain_nodes>
    40007bb0:	9101c3e1 	add	x1, sp, #0x70
    40007bb4:	2a1303e0 	mov	w0, w19
    40007bb8:	97fffdd7 	bl	40007314 <psci_acquire_pwr_domain_locks>
    40007bbc:	910183e1 	add	x1, sp, #0x60
    40007bc0:	2a1303e0 	mov	w0, w19
    40007bc4:	94000121 	bl	40008048 <psci_get_target_local_pwr_states>
    40007bc8:	f9437e80 	ldr	x0, [x20, #1784]
    40007bcc:	f9401c01 	ldr	x1, [x0, #56]
    40007bd0:	910183e0 	add	x0, sp, #0x60
    40007bd4:	d63f0020 	blr	x1
    40007bd8:	2a1303e0 	mov	w0, w19
    40007bdc:	94000286 	bl	400085f4 <psci_set_pwr_domains_to_run>
    40007be0:	9101c3e1 	add	x1, sp, #0x70
    40007be4:	2a1303e0 	mov	w0, w19
    40007be8:	9400026b 	bl	40008594 <psci_release_pwr_domain_locks>
    40007bec:	f9403fe0 	ldr	x0, [sp, #120]
    40007bf0:	f94002e1 	ldr	x1, [x23]
    40007bf4:	eb010000 	subs	x0, x0, x1
    40007bf8:	d2800001 	mov	x1, #0x0                   	// #0
    40007bfc:	54000040 	b.eq	40007c04 <psci_cpu_suspend_start+0x1ec>  // b.none
    40007c00:	97ffe3d1 	bl	40000b44 <__stack_chk_fail>
    40007c04:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007c08:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007c0c:	a94363f7 	ldp	x23, x24, [sp, #48]
    40007c10:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40007c14:	a94573fb 	ldp	x27, x28, [sp, #80]
    40007c18:	a8c87bfd 	ldp	x29, x30, [sp], #128
    40007c1c:	d65f03c0 	ret

0000000040007c20 <psci_do_cpu_off>:
    40007c20:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40007c24:	910003fd 	mov	x29, sp
    40007c28:	a9025bf5 	stp	x21, x22, [sp, #32]
    40007c2c:	f0000076 	adrp	x22, 40016000 <__RODATA_END__>
    40007c30:	9115c2d6 	add	x22, x22, #0x570
    40007c34:	a90153f3 	stp	x19, x20, [sp, #16]
    40007c38:	2a0003f4 	mov	w20, w0
    40007c3c:	f94002c0 	ldr	x0, [x22]
    40007c40:	f90027e0 	str	x0, [sp, #72]
    40007c44:	d2800000 	mov	x0, #0x0                   	// #0
    40007c48:	900000b5 	adrp	x21, 4001b000 <opteed_sp_context+0xe80>
    40007c4c:	97ffe7be 	bl	40001b44 <plat_my_core_pos>
    40007c50:	f90023ff 	str	xzr, [sp, #64]
    40007c54:	f9437ea1 	ldr	x1, [x21, #1784]
    40007c58:	f9400821 	ldr	x1, [x1, #16]
    40007c5c:	b40005c1 	cbz	x1, 40007d14 <psci_do_cpu_off+0xf4>
    40007c60:	910103e2 	add	x2, sp, #0x40
    40007c64:	52810101 	mov	w1, #0x808                 	// #2056
    40007c68:	790073e1 	strh	w1, [sp, #56]
    40007c6c:	52800101 	mov	w1, #0x8                   	// #8
    40007c70:	3900ebe1 	strb	w1, [sp, #58]
    40007c74:	2a1403e1 	mov	w1, w20
    40007c78:	940000e2 	bl	40008000 <psci_get_parent_pwr_domain_nodes>
    40007c7c:	2a1403e0 	mov	w0, w20
    40007c80:	910103e1 	add	x1, sp, #0x40
    40007c84:	97fffda4 	bl	40007314 <psci_acquire_pwr_domain_locks>
    40007c88:	900000a0 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40007c8c:	f9438000 	ldr	x0, [x0, #1792]
    40007c90:	b50004e0 	cbnz	x0, 40007d2c <psci_do_cpu_off+0x10c>
    40007c94:	9100e3e1 	add	x1, sp, #0x38
    40007c98:	2a1403e0 	mov	w0, w20
    40007c9c:	94000038 	bl	40007d7c <psci_do_state_coordination>
    40007ca0:	52800013 	mov	w19, #0x0                   	// #0
    40007ca4:	9100e3e0 	add	x0, sp, #0x38
    40007ca8:	940000b6 	bl	40007f80 <psci_find_max_off_lvl>
    40007cac:	94000033 	bl	40007d78 <psci_do_pwrdown_sequence>
    40007cb0:	f9437ea0 	ldr	x0, [x21, #1784]
    40007cb4:	f9400801 	ldr	x1, [x0, #16]
    40007cb8:	9100e3e0 	add	x0, sp, #0x38
    40007cbc:	d63f0020 	blr	x1
    40007cc0:	910103e1 	add	x1, sp, #0x40
    40007cc4:	2a1403e0 	mov	w0, w20
    40007cc8:	94000233 	bl	40008594 <psci_release_pwr_domain_locks>
    40007ccc:	35000413 	cbnz	w19, 40007d4c <psci_do_cpu_off+0x12c>
    40007cd0:	d53ed040 	mrs	x0, tpidr_el3
    40007cd4:	d2800081 	mov	x1, #0x4                   	// #4
    40007cd8:	91006000 	add	x0, x0, #0x18
    40007cdc:	97ffe6c5 	bl	400017f0 <flush_dcache_range>
    40007ce0:	d53ed040 	mrs	x0, tpidr_el3
    40007ce4:	52800021 	mov	w1, #0x1                   	// #1
    40007ce8:	b9001801 	str	w1, [x0, #24]
    40007cec:	d5033b9f 	dsb	ish
    40007cf0:	d53ed040 	mrs	x0, tpidr_el3
    40007cf4:	d2800081 	mov	x1, #0x4                   	// #4
    40007cf8:	91006000 	add	x0, x0, #0x18
    40007cfc:	97ffe6f5 	bl	400018d0 <inv_dcache_range>
    40007d00:	f9437ea0 	ldr	x0, [x21, #1784]
    40007d04:	f9402001 	ldr	x1, [x0, #64]
    40007d08:	b4000201 	cbz	x1, 40007d48 <psci_do_cpu_off+0x128>
    40007d0c:	9100e3e0 	add	x0, sp, #0x38
    40007d10:	d63f0020 	blr	x1
    40007d14:	f0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40007d18:	f0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40007d1c:	9101c042 	add	x2, x2, #0x70
    40007d20:	91026400 	add	x0, x0, #0x99
    40007d24:	528006c1 	mov	w1, #0x36                  	// #54
    40007d28:	97ffe37d 	bl	40000b1c <__assert>
    40007d2c:	f9400401 	ldr	x1, [x0, #8]
    40007d30:	b4fffb21 	cbz	x1, 40007c94 <psci_do_cpu_off+0x74>
    40007d34:	d2800000 	mov	x0, #0x0                   	// #0
    40007d38:	d63f0020 	blr	x1
    40007d3c:	2a0003f3 	mov	w19, w0
    40007d40:	34fffaa0 	cbz	w0, 40007c94 <psci_do_cpu_off+0x74>
    40007d44:	17ffffdf 	b	40007cc0 <psci_do_cpu_off+0xa0>
    40007d48:	97ffe811 	bl	40001d8c <psci_power_down_wfi>
    40007d4c:	f94027e0 	ldr	x0, [sp, #72]
    40007d50:	f94002c1 	ldr	x1, [x22]
    40007d54:	eb010000 	subs	x0, x0, x1
    40007d58:	d2800001 	mov	x1, #0x0                   	// #0
    40007d5c:	54000040 	b.eq	40007d64 <psci_do_cpu_off+0x144>  // b.none
    40007d60:	97ffe379 	bl	40000b44 <__stack_chk_fail>
    40007d64:	2a1303e0 	mov	w0, w19
    40007d68:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007d6c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007d70:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40007d74:	d65f03c0 	ret

0000000040007d78 <psci_do_pwrdown_sequence>:
    40007d78:	17ffe7f6 	b	40001d50 <psci_do_pwrdown_cache_maintenance>

0000000040007d7c <psci_do_state_coordination>:
    40007d7c:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    40007d80:	910003fd 	mov	x29, sp
    40007d84:	a90153f3 	stp	x19, x20, [sp, #16]
    40007d88:	aa0103f4 	mov	x20, x1
    40007d8c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40007d90:	2a0003f5 	mov	w21, w0
    40007d94:	a90363f7 	stp	x23, x24, [sp, #48]
    40007d98:	a9046bf9 	stp	x25, x26, [sp, #64]
    40007d9c:	a90573fb 	stp	x27, x28, [sp, #80]
    40007da0:	97ffe769 	bl	40001b44 <plat_my_core_pos>
    40007da4:	71000abf 	cmp	w21, #0x2
    40007da8:	540000e9 	b.ls	40007dc4 <psci_do_state_coordination+0x48>  // b.plast
    40007dac:	d0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40007db0:	d0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40007db4:	91321442 	add	x2, x2, #0xc85
    40007db8:	912f7c00 	add	x0, x0, #0xbdf
    40007dbc:	52803581 	mov	w1, #0x1ac                 	// #428
    40007dc0:	97ffe357 	bl	40000b1c <__assert>
    40007dc4:	2a0003f7 	mov	w23, w0
    40007dc8:	900000b6 	adrp	x22, 4001b000 <opteed_sp_context+0xe80>
    40007dcc:	9119e2d6 	add	x22, x22, #0x678
    40007dd0:	d00000b9 	adrp	x25, 4001d000 <cpu_state+0x668>
    40007dd4:	d37c7ee0 	ubfiz	x0, x23, #4, #32
    40007dd8:	d00000ba 	adrp	x26, 4001d000 <cpu_state+0x668>
    40007ddc:	8b0002c0 	add	x0, x22, x0
    40007de0:	91275339 	add	x25, x25, #0x9d4
    40007de4:	9128935a 	add	x26, x26, #0xa24
    40007de8:	d2800033 	mov	x19, #0x1                   	// #1
    40007dec:	b9400818 	ldr	w24, [x0, #8]
    40007df0:	2a1303fb 	mov	w27, w19
    40007df4:	6b1302bf 	cmp	w21, w19
    40007df8:	54000303 	b.cc	40007e58 <psci_do_state_coordination+0xdc>  // b.lo, b.ul, b.last
    40007dfc:	38736a82 	ldrb	w2, [x20, x19]
    40007e00:	d37c7f18 	ubfiz	x24, x24, #4, #32
    40007e04:	2a1303e0 	mov	w0, w19
    40007e08:	2a1703e1 	mov	w1, w23
    40007e0c:	8b18033c 	add	x28, x25, x24
    40007e10:	94000221 	bl	40008694 <psci_set_req_local_pwr_state>
    40007e14:	b8786b22 	ldr	w2, [x25, x24]
    40007e18:	d37df261 	lsl	x1, x19, #3
    40007e1c:	b9400343 	ldr	w3, [x26]
    40007e20:	d1002021 	sub	x1, x1, #0x8
    40007e24:	8b224020 	add	x0, x1, w2, uxtw
    40007e28:	6b03005f 	cmp	w2, w3
    40007e2c:	b9400782 	ldr	w2, [x28, #4]
    40007e30:	d00000a1 	adrp	x1, 4001d000 <cpu_state+0x668>
    40007e34:	912d5021 	add	x1, x1, #0xb54
    40007e38:	8b000021 	add	x1, x1, x0
    40007e3c:	2a1303e0 	mov	w0, w19
    40007e40:	9a9f3021 	csel	x1, x1, xzr, cc  // cc = lo, ul, last
    40007e44:	97fffb3f 	bl	40006b40 <plat_get_target_pwr_state>
    40007e48:	38336a80 	strb	w0, [x20, x19]
    40007e4c:	72001c1f 	tst	w0, #0xff
    40007e50:	91000673 	add	x19, x19, #0x1
    40007e54:	54000381 	b.ne	40007ec4 <psci_do_state_coordination+0x148>  // b.any
    40007e58:	11000760 	add	w0, w27, #0x1
    40007e5c:	6b15001f 	cmp	w0, w21
    40007e60:	54000369 	b.ls	40007ecc <psci_do_state_coordination+0x150>  // b.plast
    40007e64:	39400281 	ldrb	w1, [x20]
    40007e68:	d53ed040 	mrs	x0, tpidr_el3
    40007e6c:	39008001 	strb	w1, [x0, #32]
    40007e70:	d53ed040 	mrs	x0, tpidr_el3
    40007e74:	91008000 	add	x0, x0, #0x20
    40007e78:	d2800021 	mov	x1, #0x1                   	// #1
    40007e7c:	97ffe65d 	bl	400017f0 <flush_dcache_range>
    40007e80:	97ffe731 	bl	40001b44 <plat_my_core_pos>
    40007e84:	d37c7c00 	ubfiz	x0, x0, #4, #32
    40007e88:	8b0002d6 	add	x22, x22, x0
    40007e8c:	d00000a2 	adrp	x2, 4001d000 <cpu_state+0x668>
    40007e90:	91275042 	add	x2, x2, #0x9d4
    40007e94:	d2800000 	mov	x0, #0x0                   	// #0
    40007e98:	b9400ac1 	ldr	w1, [x22, #8]
    40007e9c:	91000400 	add	x0, x0, #0x1
    40007ea0:	6b0002bf 	cmp	w21, w0
    40007ea4:	54000222 	b.cs	40007ee8 <psci_do_state_coordination+0x16c>  // b.hs, b.nlast
    40007ea8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40007eac:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40007eb0:	a94363f7 	ldp	x23, x24, [sp, #48]
    40007eb4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40007eb8:	a94573fb 	ldp	x27, x28, [sp, #80]
    40007ebc:	a8c67bfd 	ldp	x29, x30, [sp], #96
    40007ec0:	d65f03c0 	ret
    40007ec4:	b9400b98 	ldr	w24, [x28, #8]
    40007ec8:	17ffffca 	b	40007df0 <psci_do_state_coordination+0x74>
    40007ecc:	39400a82 	ldrb	w2, [x20, #2]
    40007ed0:	52800040 	mov	w0, #0x2                   	// #2
    40007ed4:	2a1703e1 	mov	w1, w23
    40007ed8:	940001ef 	bl	40008694 <psci_set_req_local_pwr_state>
    40007edc:	39000a9f 	strb	wzr, [x20, #2]
    40007ee0:	52800060 	mov	w0, #0x3                   	// #3
    40007ee4:	17ffffde 	b	40007e5c <psci_do_state_coordination+0xe0>
    40007ee8:	d37c7c21 	ubfiz	x1, x1, #4, #32
    40007eec:	38606a83 	ldrb	w3, [x20, x0]
    40007ef0:	8b010041 	add	x1, x2, x1
    40007ef4:	39003023 	strb	w3, [x1, #12]
    40007ef8:	b9400821 	ldr	w1, [x1, #8]
    40007efc:	17ffffe8 	b	40007e9c <psci_do_state_coordination+0x120>

0000000040007f00 <psci_features>:
    40007f00:	d00000a1 	adrp	x1, 4001d000 <cpu_state+0x668>
    40007f04:	52b00002 	mov	w2, #0x80000000            	// #-2147483648
    40007f08:	6b02001f 	cmp	w0, w2
    40007f0c:	b94a2821 	ldr	w1, [x1, #2600]
    40007f10:	54000300 	b.eq	40007f70 <psci_features+0x70>  // b.none
    40007f14:	36f00080 	tbz	w0, #30, 40007f24 <psci_features+0x24>
    40007f18:	528c1742 	mov	w2, #0x60ba                	// #24762
    40007f1c:	72a002e2 	movk	w2, #0x17, lsl #16
    40007f20:	0a020021 	and	w1, w1, w2
    40007f24:	d3587402 	ubfx	x2, x0, #24, #6
    40007f28:	7100105f 	cmp	w2, #0x4
    40007f2c:	54000261 	b.ne	40007f78 <psci_features+0x78>  // b.any
    40007f30:	d3505c04 	ubfx	x4, x0, #16, #8
    40007f34:	531f7c02 	lsr	w2, w0, #31
    40007f38:	36f80200 	tbz	w0, #31, 40007f78 <psci_features+0x78>
    40007f3c:	121b2803 	and	w3, w0, #0xffe0
    40007f40:	2a040063 	orr	w3, w3, w4
    40007f44:	350001a3 	cbnz	w3, 40007f78 <psci_features+0x78>
    40007f48:	1ac02042 	lsl	w2, w2, w0
    40007f4c:	6a01005f 	tst	w2, w1
    40007f50:	54000140 	b.eq	40007f78 <psci_features+0x78>  // b.none
    40007f54:	12017800 	and	w0, w0, #0xbfffffff
    40007f58:	52800021 	mov	w1, #0x1                   	// #1
    40007f5c:	72b08001 	movk	w1, #0x8400, lsl #16
    40007f60:	6b01001f 	cmp	w0, w1
    40007f64:	1a9f17e0 	cset	w0, eq  // eq = none
    40007f68:	531f7800 	lsl	w0, w0, #1
    40007f6c:	d65f03c0 	ret
    40007f70:	52800000 	mov	w0, #0x0                   	// #0
    40007f74:	17fffffe 	b	40007f6c <psci_features+0x6c>
    40007f78:	12800000 	mov	w0, #0xffffffff            	// #-1
    40007f7c:	17fffffc 	b	40007f6c <psci_features+0x6c>

0000000040007f80 <psci_find_max_off_lvl>:
    40007f80:	39400801 	ldrb	w1, [x0, #2]
    40007f84:	51000821 	sub	w1, w1, #0x2
    40007f88:	7100183f 	cmp	w1, #0x6
    40007f8c:	54000189 	b.ls	40007fbc <psci_find_max_off_lvl+0x3c>  // b.plast
    40007f90:	39400401 	ldrb	w1, [x0, #1]
    40007f94:	51000821 	sub	w1, w1, #0x2
    40007f98:	7100183f 	cmp	w1, #0x6
    40007f9c:	54000149 	b.ls	40007fc4 <psci_find_max_off_lvl+0x44>  // b.plast
    40007fa0:	39400001 	ldrb	w1, [x0]
    40007fa4:	52800060 	mov	w0, #0x3                   	// #3
    40007fa8:	51000821 	sub	w1, w1, #0x2
    40007fac:	7100183f 	cmp	w1, #0x6
    40007fb0:	54000048 	b.hi	40007fb8 <psci_find_max_off_lvl+0x38>  // b.pmore
    40007fb4:	52800000 	mov	w0, #0x0                   	// #0
    40007fb8:	d65f03c0 	ret
    40007fbc:	52800040 	mov	w0, #0x2                   	// #2
    40007fc0:	17fffffe 	b	40007fb8 <psci_find_max_off_lvl+0x38>
    40007fc4:	52800020 	mov	w0, #0x1                   	// #1
    40007fc8:	17fffffc 	b	40007fb8 <psci_find_max_off_lvl+0x38>

0000000040007fcc <psci_find_target_suspend_lvl>:
    40007fcc:	39400801 	ldrb	w1, [x0, #2]
    40007fd0:	35000101 	cbnz	w1, 40007ff0 <psci_find_target_suspend_lvl+0x24>
    40007fd4:	39400401 	ldrb	w1, [x0, #1]
    40007fd8:	35000101 	cbnz	w1, 40007ff8 <psci_find_target_suspend_lvl+0x2c>
    40007fdc:	39400001 	ldrb	w1, [x0]
    40007fe0:	52800060 	mov	w0, #0x3                   	// #3
    40007fe4:	34000041 	cbz	w1, 40007fec <psci_find_target_suspend_lvl+0x20>
    40007fe8:	52800000 	mov	w0, #0x0                   	// #0
    40007fec:	d65f03c0 	ret
    40007ff0:	52800040 	mov	w0, #0x2                   	// #2
    40007ff4:	17fffffe 	b	40007fec <psci_find_target_suspend_lvl+0x20>
    40007ff8:	52800020 	mov	w0, #0x1                   	// #1
    40007ffc:	17fffffc 	b	40007fec <psci_find_target_suspend_lvl+0x20>

0000000040008000 <psci_get_parent_pwr_domain_nodes>:
    40008000:	d37c7c03 	ubfiz	x3, x0, #4, #32
    40008004:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008008:	9119e000 	add	x0, x0, #0x678
    4000800c:	b00000a4 	adrp	x4, 4001d000 <cpu_state+0x668>
    40008010:	8b030000 	add	x0, x0, x3
    40008014:	d1001042 	sub	x2, x2, #0x4
    40008018:	91275084 	add	x4, x4, #0x9d4
    4000801c:	d2800003 	mov	x3, #0x0                   	// #0
    40008020:	b9400800 	ldr	w0, [x0, #8]
    40008024:	91000463 	add	x3, x3, #0x1
    40008028:	6b03003f 	cmp	w1, w3
    4000802c:	54000042 	b.cs	40008034 <psci_get_parent_pwr_domain_nodes+0x34>  // b.hs, b.nlast
    40008030:	d65f03c0 	ret
    40008034:	b8237840 	str	w0, [x2, x3, lsl #2]
    40008038:	d37c7c00 	ubfiz	x0, x0, #4, #32
    4000803c:	8b000080 	add	x0, x4, x0
    40008040:	b9400800 	ldr	w0, [x0, #8]
    40008044:	17fffff8 	b	40008024 <psci_get_parent_pwr_domain_nodes+0x24>

0000000040008048 <psci_get_target_local_pwr_states>:
    40008048:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000804c:	910003fd 	mov	x29, sp
    40008050:	a90153f3 	stp	x19, x20, [sp, #16]
    40008054:	2a0003f4 	mov	w20, w0
    40008058:	aa0103f3 	mov	x19, x1
    4000805c:	d53ed040 	mrs	x0, tpidr_el3
    40008060:	39408000 	ldrb	w0, [x0, #32]
    40008064:	39000020 	strb	w0, [x1]
    40008068:	97ffe6b7 	bl	40001b44 <plat_my_core_pos>
    4000806c:	d37c7c00 	ubfiz	x0, x0, #4, #32
    40008070:	f0000081 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    40008074:	9119e021 	add	x1, x1, #0x678
    40008078:	8b000021 	add	x1, x1, x0
    4000807c:	b00000a0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40008080:	91275000 	add	x0, x0, #0x9d4
    40008084:	52800022 	mov	w2, #0x1                   	// #1
    40008088:	b9400823 	ldr	w3, [x1, #8]
    4000808c:	6b14005f 	cmp	w2, w20
    40008090:	2a0203e1 	mov	w1, w2
    40008094:	540000e9 	b.ls	400080b0 <psci_get_target_local_pwr_states+0x68>  // b.plast
    40008098:	8b010273 	add	x19, x19, x1
    4000809c:	7100085f 	cmp	w2, #0x2
    400080a0:	54000169 	b.ls	400080cc <psci_get_target_local_pwr_states+0x84>  // b.plast
    400080a4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400080a8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400080ac:	d65f03c0 	ret
    400080b0:	d37c7c63 	ubfiz	x3, x3, #4, #32
    400080b4:	11000442 	add	w2, w2, #0x1
    400080b8:	8b030003 	add	x3, x0, x3
    400080bc:	39403064 	ldrb	w4, [x3, #12]
    400080c0:	38216a64 	strb	w4, [x19, x1]
    400080c4:	b9400863 	ldr	w3, [x3, #8]
    400080c8:	17fffff1 	b	4000808c <psci_get_target_local_pwr_states+0x44>
    400080cc:	11000442 	add	w2, w2, #0x1
    400080d0:	3800167f 	strb	wzr, [x19], #1
    400080d4:	17fffff2 	b	4000809c <psci_get_target_local_pwr_states+0x54>

00000000400080d8 <psci_init_req_local_pwr_states>:
    400080d8:	b00000a0 	adrp	x0, 4001d000 <cpu_state+0x668>
    400080dc:	b00000a1 	adrp	x1, 4001d000 <cpu_state+0x668>
    400080e0:	912d5021 	add	x1, x1, #0xb54
    400080e4:	52800103 	mov	w3, #0x8                   	// #8
    400080e8:	b94a2402 	ldr	w2, [x0, #2596]
    400080ec:	d2800000 	mov	x0, #0x0                   	// #0
    400080f0:	6b00005f 	cmp	w2, w0
    400080f4:	54000089 	b.ls	40008104 <psci_init_req_local_pwr_states+0x2c>  // b.plast
    400080f8:	38216803 	strb	w3, [x0, x1]
    400080fc:	91000400 	add	x0, x0, #0x1
    40008100:	17fffffc 	b	400080f0 <psci_init_req_local_pwr_states+0x18>
    40008104:	b00000a1 	adrp	x1, 4001d000 <cpu_state+0x668>
    40008108:	912d5021 	add	x1, x1, #0xb54
    4000810c:	d2800000 	mov	x0, #0x0                   	// #0
    40008110:	52800104 	mov	w4, #0x8                   	// #8
    40008114:	6b00005f 	cmp	w2, w0
    40008118:	540000a9 	b.ls	4000812c <psci_init_req_local_pwr_states+0x54>  // b.plast
    4000811c:	8b000023 	add	x3, x1, x0
    40008120:	91000400 	add	x0, x0, #0x1
    40008124:	39002064 	strb	w4, [x3, #8]
    40008128:	17fffffb 	b	40008114 <psci_init_req_local_pwr_states+0x3c>
    4000812c:	d65f03c0 	ret

0000000040008130 <psci_is_last_on_cpu>:
    40008130:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40008134:	910003fd 	mov	x29, sp
    40008138:	a90153f3 	stp	x19, x20, [sp, #16]
    4000813c:	b00000b4 	adrp	x20, 4001d000 <cpu_state+0x668>
    40008140:	91289294 	add	x20, x20, #0xa24
    40008144:	f90013f5 	str	x21, [sp, #32]
    40008148:	97ffe67f 	bl	40001b44 <plat_my_core_pos>
    4000814c:	2a0003f5 	mov	w21, w0
    40008150:	52800013 	mov	w19, #0x0                   	// #0
    40008154:	b9400280 	ldr	w0, [x20]
    40008158:	6b13001f 	cmp	w0, w19
    4000815c:	540000c8 	b.hi	40008174 <psci_is_last_on_cpu+0x44>  // b.pmore
    40008160:	52800020 	mov	w0, #0x1                   	// #1
    40008164:	a94153f3 	ldp	x19, x20, [sp, #16]
    40008168:	f94013f5 	ldr	x21, [sp, #32]
    4000816c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40008170:	d65f03c0 	ret
    40008174:	6b15027f 	cmp	w19, w21
    40008178:	54000181 	b.ne	400081a8 <psci_is_last_on_cpu+0x78>  // b.any
    4000817c:	d53ed040 	mrs	x0, tpidr_el3
    40008180:	b9401800 	ldr	w0, [x0, #24]
    40008184:	35000060 	cbnz	w0, 40008190 <psci_is_last_on_cpu+0x60>
    40008188:	11000673 	add	w19, w19, #0x1
    4000818c:	17fffff2 	b	40008154 <psci_is_last_on_cpu+0x24>
    40008190:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40008194:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40008198:	91316c42 	add	x2, x2, #0xc5b
    4000819c:	912f7c00 	add	x0, x0, #0xbdf
    400081a0:	52801521 	mov	w1, #0xa9                  	// #169
    400081a4:	97ffe25e 	bl	40000b1c <__assert>
    400081a8:	2a1303e0 	mov	w0, w19
    400081ac:	97ffe2d9 	bl	40000d10 <_cpu_data_by_index>
    400081b0:	b9401800 	ldr	w0, [x0, #24]
    400081b4:	7100041f 	cmp	w0, #0x1
    400081b8:	54fffe80 	b.eq	40008188 <psci_is_last_on_cpu+0x58>  // b.none
    400081bc:	52800000 	mov	w0, #0x0                   	// #0
    400081c0:	17ffffe9 	b	40008164 <psci_is_last_on_cpu+0x34>

00000000400081c4 <psci_mem_chk_range>:
    400081c4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400081c8:	f0000084 	adrp	x4, 4001b000 <opteed_sp_context+0xe80>
    400081cc:	910003fd 	mov	x29, sp
    400081d0:	f9437c84 	ldr	x4, [x4, #1784]
    400081d4:	f9404484 	ldr	x4, [x4, #136]
    400081d8:	b50000e4 	cbnz	x4, 400081f4 <psci_mem_chk_range+0x30>
    400081dc:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    400081e0:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    400081e4:	91011842 	add	x2, x2, #0x46
    400081e8:	913ff800 	add	x0, x0, #0xffe
    400081ec:	52800421 	mov	w1, #0x21                  	// #33
    400081f0:	97ffe24b 	bl	40000b1c <__assert>
    400081f4:	b5000081 	cbnz	x1, 40008204 <psci_mem_chk_range+0x40>
    400081f8:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
    400081fc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008200:	d65f03c0 	ret
    40008204:	cb0103e2 	neg	x2, x1
    40008208:	eb00005f 	cmp	x2, x0
    4000820c:	54ffff63 	b.cc	400081f8 <psci_mem_chk_range+0x34>  // b.lo, b.ul, b.last
    40008210:	d63f0080 	blr	x4
    40008214:	37ffff20 	tbnz	w0, #31, 400081f8 <psci_mem_chk_range+0x34>
    40008218:	d2800000 	mov	x0, #0x0                   	// #0
    4000821c:	17fffff8 	b	400081fc <psci_mem_chk_range+0x38>

0000000040008220 <psci_mem_protect>:
    40008220:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40008224:	910003fd 	mov	x29, sp
    40008228:	a90153f3 	stp	x19, x20, [sp, #16]
    4000822c:	d0000073 	adrp	x19, 40016000 <__RODATA_END__>
    40008230:	9115c273 	add	x19, x19, #0x570
    40008234:	f90013f5 	str	x21, [sp, #32]
    40008238:	f0000095 	adrp	x21, 4001b000 <opteed_sp_context+0xe80>
    4000823c:	2a0003f4 	mov	w20, w0
    40008240:	f9400260 	ldr	x0, [x19]
    40008244:	f9001fe0 	str	x0, [sp, #56]
    40008248:	d2800000 	mov	x0, #0x0                   	// #0
    4000824c:	f9437ea0 	ldr	x0, [x21, #1784]
    40008250:	f9404801 	ldr	x1, [x0, #144]
    40008254:	b50000e1 	cbnz	x1, 40008270 <psci_mem_protect+0x50>
    40008258:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    4000825c:	913f4c42 	add	x2, x2, #0xfd3
    40008260:	52800241 	mov	w1, #0x12                  	// #18
    40008264:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40008268:	913ff800 	add	x0, x0, #0xffe
    4000826c:	97ffe22c 	bl	40000b1c <__assert>
    40008270:	f9404c00 	ldr	x0, [x0, #152]
    40008274:	b50000a0 	cbnz	x0, 40008288 <psci_mem_protect+0x68>
    40008278:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    4000827c:	52800261 	mov	w1, #0x13                  	// #19
    40008280:	91006842 	add	x2, x2, #0x1a
    40008284:	17fffff8 	b	40008264 <psci_mem_protect+0x44>
    40008288:	9100d3e0 	add	x0, sp, #0x34
    4000828c:	d63f0020 	blr	x1
    40008290:	36f80100 	tbz	w0, #31, 400082b0 <psci_mem_protect+0x90>
    40008294:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40008298:	f9401fe1 	ldr	x1, [sp, #56]
    4000829c:	f9400262 	ldr	x2, [x19]
    400082a0:	eb020021 	subs	x1, x1, x2
    400082a4:	d2800002 	mov	x2, #0x0                   	// #0
    400082a8:	54000160 	b.eq	400082d4 <psci_mem_protect+0xb4>  // b.none
    400082ac:	97ffe226 	bl	40000b44 <__stack_chk_fail>
    400082b0:	f9437ea0 	ldr	x0, [x21, #1784]
    400082b4:	f9404c01 	ldr	x1, [x0, #152]
    400082b8:	2a1403e0 	mov	w0, w20
    400082bc:	d63f0020 	blr	x1
    400082c0:	37fffea0 	tbnz	w0, #31, 40008294 <psci_mem_protect+0x74>
    400082c4:	b94037e0 	ldr	w0, [sp, #52]
    400082c8:	7100001f 	cmp	w0, #0x0
    400082cc:	9a9f07e0 	cset	x0, ne  // ne = any
    400082d0:	17fffff2 	b	40008298 <psci_mem_protect+0x78>
    400082d4:	a94153f3 	ldp	x19, x20, [sp, #16]
    400082d8:	f94013f5 	ldr	x21, [sp, #32]
    400082dc:	a8c47bfd 	ldp	x29, x30, [sp], #64
    400082e0:	d65f03c0 	ret

00000000400082e4 <psci_migrate>:
    400082e4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400082e8:	910003fd 	mov	x29, sp
    400082ec:	a90153f3 	stp	x19, x20, [sp, #16]
    400082f0:	d0000073 	adrp	x19, 40016000 <__RODATA_END__>
    400082f4:	9115c273 	add	x19, x19, #0x570
    400082f8:	aa0003f4 	mov	x20, x0
    400082fc:	f9400260 	ldr	x0, [x19]
    40008300:	f90017e0 	str	x0, [sp, #40]
    40008304:	d2800000 	mov	x0, #0x0                   	// #0
    40008308:	910083e0 	add	x0, sp, #0x20
    4000830c:	9400025b 	bl	40008c78 <psci_spd_migrate_info>
    40008310:	34000140 	cbz	w0, 40008338 <psci_migrate+0x54>
    40008314:	7100041f 	cmp	w0, #0x1
    40008318:	12800040 	mov	w0, #0xfffffffd            	// #-3
    4000831c:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
    40008320:	f94017e1 	ldr	x1, [sp, #40]
    40008324:	f9400262 	ldr	x2, [x19]
    40008328:	eb020021 	subs	x1, x1, x2
    4000832c:	d2800002 	mov	x2, #0x0                   	// #0
    40008330:	54000440 	b.eq	400083b8 <psci_migrate+0xd4>  // b.none
    40008334:	97ffe204 	bl	40000b44 <__stack_chk_fail>
    40008338:	d53800a0 	mrs	x0, mpidr_el1
    4000833c:	f94013e1 	ldr	x1, [sp, #32]
    40008340:	eb00003f 	cmp	x1, x0
    40008344:	54000321 	b.ne	400083a8 <psci_migrate+0xc4>  // b.any
    40008348:	aa1403e0 	mov	x0, x20
    4000834c:	9400033e 	bl	40009044 <psci_validate_mpidr>
    40008350:	35000300 	cbnz	w0, 400083b0 <psci_migrate+0xcc>
    40008354:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008358:	f9438000 	ldr	x0, [x0, #1792]
    4000835c:	b4000060 	cbz	x0, 40008368 <psci_migrate+0x84>
    40008360:	f9401402 	ldr	x2, [x0, #40]
    40008364:	b50000e2 	cbnz	x2, 40008380 <psci_migrate+0x9c>
    40008368:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    4000836c:	913b3c42 	add	x2, x2, #0xecf
    40008370:	528022e1 	mov	w1, #0x117                 	// #279
    40008374:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40008378:	91363400 	add	x0, x0, #0xd8d
    4000837c:	97ffe1e8 	bl	40000b1c <__assert>
    40008380:	d53800a0 	mrs	x0, mpidr_el1
    40008384:	aa1403e1 	mov	x1, x20
    40008388:	d63f0040 	blr	x2
    4000838c:	7100001f 	cmp	w0, #0x0
    40008390:	3a461804 	ccmn	w0, #0x6, #0x4, ne  // ne = any
    40008394:	54fffc60 	b.eq	40008320 <psci_migrate+0x3c>  // b.none
    40008398:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    4000839c:	52802341 	mov	w1, #0x11a                 	// #282
    400083a0:	913c2c42 	add	x2, x2, #0xf0b
    400083a4:	17fffff4 	b	40008374 <psci_migrate+0x90>
    400083a8:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    400083ac:	17ffffdd 	b	40008320 <psci_migrate+0x3c>
    400083b0:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400083b4:	17ffffdb 	b	40008320 <psci_migrate+0x3c>
    400083b8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400083bc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400083c0:	d65f03c0 	ret

00000000400083c4 <psci_migrate_info_type>:
    400083c4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    400083c8:	910003fd 	mov	x29, sp
    400083cc:	f9000bf3 	str	x19, [sp, #16]
    400083d0:	d0000073 	adrp	x19, 40016000 <__RODATA_END__>
    400083d4:	9115c273 	add	x19, x19, #0x570
    400083d8:	f9400260 	ldr	x0, [x19]
    400083dc:	f90017e0 	str	x0, [sp, #40]
    400083e0:	d2800000 	mov	x0, #0x0                   	// #0
    400083e4:	910083e0 	add	x0, sp, #0x20
    400083e8:	94000224 	bl	40008c78 <psci_spd_migrate_info>
    400083ec:	f94017e1 	ldr	x1, [sp, #40]
    400083f0:	f9400262 	ldr	x2, [x19]
    400083f4:	eb020021 	subs	x1, x1, x2
    400083f8:	d2800002 	mov	x2, #0x0                   	// #0
    400083fc:	54000040 	b.eq	40008404 <psci_migrate_info_type+0x40>  // b.none
    40008400:	97ffe1d1 	bl	40000b44 <__stack_chk_fail>
    40008404:	f9400bf3 	ldr	x19, [sp, #16]
    40008408:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000840c:	d65f03c0 	ret

0000000040008410 <psci_migrate_info_up_cpu>:
    40008410:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40008414:	910003fd 	mov	x29, sp
    40008418:	f9000bf3 	str	x19, [sp, #16]
    4000841c:	d0000073 	adrp	x19, 40016000 <__RODATA_END__>
    40008420:	9115c273 	add	x19, x19, #0x570
    40008424:	f9400260 	ldr	x0, [x19]
    40008428:	f90017e0 	str	x0, [sp, #40]
    4000842c:	d2800000 	mov	x0, #0x0                   	// #0
    40008430:	910083e0 	add	x0, sp, #0x20
    40008434:	94000211 	bl	40008c78 <psci_spd_migrate_info>
    40008438:	7100041f 	cmp	w0, #0x1
    4000843c:	92800021 	mov	x1, #0xfffffffffffffffe    	// #-2
    40008440:	f94013e0 	ldr	x0, [sp, #32]
    40008444:	9a819000 	csel	x0, x0, x1, ls  // ls = plast
    40008448:	f94017e1 	ldr	x1, [sp, #40]
    4000844c:	f9400262 	ldr	x2, [x19]
    40008450:	eb020021 	subs	x1, x1, x2
    40008454:	d2800002 	mov	x2, #0x0                   	// #0
    40008458:	54000040 	b.eq	40008460 <psci_migrate_info_up_cpu+0x50>  // b.none
    4000845c:	97ffe1ba 	bl	40000b44 <__stack_chk_fail>
    40008460:	f9400bf3 	ldr	x19, [sp, #16]
    40008464:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40008468:	d65f03c0 	ret

000000004000846c <psci_node_hw_state>:
    4000846c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40008470:	910003fd 	mov	x29, sp
    40008474:	a90153f3 	stp	x19, x20, [sp, #16]
    40008478:	aa0003f4 	mov	x20, x0
    4000847c:	2a0103f3 	mov	w19, w1
    40008480:	940002f1 	bl	40009044 <psci_validate_mpidr>
    40008484:	35000320 	cbnz	w0, 400084e8 <psci_node_hw_state+0x7c>
    40008488:	71000a7f 	cmp	w19, #0x2
    4000848c:	540002e8 	b.hi	400084e8 <psci_node_hw_state+0x7c>  // b.pmore
    40008490:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008494:	f9437c00 	ldr	x0, [x0, #1784]
    40008498:	f9404002 	ldr	x2, [x0, #128]
    4000849c:	b50000e2 	cbnz	x2, 400084b8 <psci_node_hw_state+0x4c>
    400084a0:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    400084a4:	913d0042 	add	x2, x2, #0xf40
    400084a8:	52802901 	mov	w1, #0x148                 	// #328
    400084ac:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    400084b0:	91363400 	add	x0, x0, #0xd8d
    400084b4:	97ffe19a 	bl	40000b1c <__assert>
    400084b8:	2a1303e1 	mov	w1, w19
    400084bc:	aa1403e0 	mov	x0, x20
    400084c0:	d63f0040 	blr	x2
    400084c4:	11000401 	add	w1, w0, #0x1
    400084c8:	71000c3f 	cmp	w1, #0x3
    400084cc:	54000109 	b.ls	400084ec <psci_node_hw_state+0x80>  // b.plast
    400084d0:	3100081f 	cmn	w0, #0x2
    400084d4:	540000a0 	b.eq	400084e8 <psci_node_hw_state+0x7c>  // b.none
    400084d8:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    400084dc:	52802941 	mov	w1, #0x14a                 	// #330
    400084e0:	913db042 	add	x2, x2, #0xf6c
    400084e4:	17fffff2 	b	400084ac <psci_node_hw_state+0x40>
    400084e8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400084ec:	a94153f3 	ldp	x19, x20, [sp, #16]
    400084f0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    400084f4:	d65f03c0 	ret

00000000400084f8 <psci_print_power_domain_map>:
    400084f8:	d65f03c0 	ret

00000000400084fc <psci_query_sys_suspend_pwrstate>:
    400084fc:	f0000081 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    40008500:	f9437c21 	ldr	x1, [x1, #1784]
    40008504:	f9403421 	ldr	x1, [x1, #104]
    40008508:	b5000121 	cbnz	x1, 4000852c <psci_query_sys_suspend_pwrstate+0x30>
    4000850c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40008510:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40008514:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40008518:	910003fd 	mov	x29, sp
    4000851c:	91309442 	add	x2, x2, #0xc25
    40008520:	912f7c00 	add	x0, x0, #0xbdf
    40008524:	52801281 	mov	w1, #0x94                  	// #148
    40008528:	97ffe17d 	bl	40000b1c <__assert>
    4000852c:	aa0103f0 	mov	x16, x1
    40008530:	d61f0200 	br	x16

0000000040008534 <psci_register_spd_pm_hook>:
    40008534:	b5000120 	cbnz	x0, 40008558 <psci_register_spd_pm_hook+0x24>
    40008538:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000853c:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40008540:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40008544:	910003fd 	mov	x29, sp
    40008548:	91339042 	add	x2, x2, #0xce4
    4000854c:	912f7c00 	add	x0, x0, #0xbdf
    40008550:	52806b21 	mov	w1, #0x359                 	// #857
    40008554:	97ffe172 	bl	40000b1c <__assert>
    40008558:	f0000081 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    4000855c:	f9038020 	str	x0, [x1, #1792]
    40008560:	f9401401 	ldr	x1, [x0, #40]
    40008564:	b40000a1 	cbz	x1, 40008578 <psci_register_spd_pm_hook+0x44>
    40008568:	b00000a2 	adrp	x2, 4001d000 <cpu_state+0x668>
    4000856c:	b94a2841 	ldr	w1, [x2, #2600]
    40008570:	321b0021 	orr	w1, w1, #0x20
    40008574:	b90a2841 	str	w1, [x2, #2600]
    40008578:	f9401800 	ldr	x0, [x0, #48]
    4000857c:	b40000a0 	cbz	x0, 40008590 <psci_register_spd_pm_hook+0x5c>
    40008580:	b00000a1 	adrp	x1, 4001d000 <cpu_state+0x668>
    40008584:	b94a2820 	ldr	w0, [x1, #2600]
    40008588:	321a0400 	orr	w0, w0, #0xc0
    4000858c:	b90a2820 	str	w0, [x1, #2600]
    40008590:	d65f03c0 	ret

0000000040008594 <psci_release_pwr_domain_locks>:
    40008594:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40008598:	910003fd 	mov	x29, sp
    4000859c:	a90153f3 	stp	x19, x20, [sp, #16]
    400085a0:	b00000b4 	adrp	x20, 4001d000 <cpu_state+0x668>
    400085a4:	2a0003f3 	mov	w19, w0
    400085a8:	91275294 	add	x20, x20, #0x9d4
    400085ac:	a9025bf5 	stp	x21, x22, [sp, #32]
    400085b0:	b00000b6 	adrp	x22, 4001d000 <cpu_state+0x668>
    400085b4:	aa0103f5 	mov	x21, x1
    400085b8:	912e02d6 	add	x22, x22, #0xb80
    400085bc:	350000f3 	cbnz	w19, 400085d8 <psci_release_pwr_domain_locks+0x44>
    400085c0:	aa1403e0 	mov	x0, x20
    400085c4:	d2801001 	mov	x1, #0x80                  	// #128
    400085c8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400085cc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400085d0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    400085d4:	17ffe487 	b	400017f0 <flush_dcache_range>
    400085d8:	51000673 	sub	w19, w19, #0x1
    400085dc:	b8735aa0 	ldr	w0, [x21, w19, uxtw #2]
    400085e0:	8b001280 	add	x0, x20, x0, lsl #4
    400085e4:	79401c00 	ldrh	w0, [x0, #14]
    400085e8:	8b0006c0 	add	x0, x22, x0, lsl #1
    400085ec:	97ffe748 	bl	4000230c <bakery_lock_release>
    400085f0:	17fffff3 	b	400085bc <psci_release_pwr_domain_locks+0x28>

00000000400085f4 <psci_set_pwr_domains_to_run>:
    400085f4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    400085f8:	910003fd 	mov	x29, sp
    400085fc:	a90153f3 	stp	x19, x20, [sp, #16]
    40008600:	52800034 	mov	w20, #0x1                   	// #1
    40008604:	a9025bf5 	stp	x21, x22, [sp, #32]
    40008608:	2a0003f6 	mov	w22, w0
    4000860c:	f9001bf7 	str	x23, [sp, #48]
    40008610:	97ffe54d 	bl	40001b44 <plat_my_core_pos>
    40008614:	2a0003f5 	mov	w21, w0
    40008618:	f0000082 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    4000861c:	9119e042 	add	x2, x2, #0x678
    40008620:	b00000b7 	adrp	x23, 4001d000 <cpu_state+0x668>
    40008624:	d37c7ea0 	ubfiz	x0, x21, #4, #32
    40008628:	912752f7 	add	x23, x23, #0x9d4
    4000862c:	8b000042 	add	x2, x2, x0
    40008630:	b9400853 	ldr	w19, [x2, #8]
    40008634:	6b16029f 	cmp	w20, w22
    40008638:	540001a9 	b.ls	4000866c <psci_set_pwr_domains_to_run+0x78>  // b.plast
    4000863c:	d53ed040 	mrs	x0, tpidr_el3
    40008640:	b900181f 	str	wzr, [x0, #24]
    40008644:	d53ed040 	mrs	x0, tpidr_el3
    40008648:	3900801f 	strb	wzr, [x0, #32]
    4000864c:	d53ed040 	mrs	x0, tpidr_el3
    40008650:	a94153f3 	ldp	x19, x20, [sp, #16]
    40008654:	91006000 	add	x0, x0, #0x18
    40008658:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000865c:	d2800181 	mov	x1, #0xc                   	// #12
    40008660:	f9401bf7 	ldr	x23, [sp, #48]
    40008664:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40008668:	17ffe462 	b	400017f0 <flush_dcache_range>
    4000866c:	d37c7e73 	ubfiz	x19, x19, #4, #32
    40008670:	2a1403e0 	mov	w0, w20
    40008674:	8b1302f3 	add	x19, x23, x19
    40008678:	2a1503e1 	mov	w1, w21
    4000867c:	52800002 	mov	w2, #0x0                   	// #0
    40008680:	11000694 	add	w20, w20, #0x1
    40008684:	3900327f 	strb	wzr, [x19, #12]
    40008688:	94000003 	bl	40008694 <psci_set_req_local_pwr_state>
    4000868c:	b9400a73 	ldr	w19, [x19, #8]
    40008690:	17ffffe9 	b	40008634 <psci_set_pwr_domains_to_run+0x40>

0000000040008694 <psci_set_req_local_pwr_state>:
    40008694:	35000120 	cbnz	w0, 400086b8 <psci_set_req_local_pwr_state+0x24>
    40008698:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000869c:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    400086a0:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    400086a4:	910003fd 	mov	x29, sp
    400086a8:	912f1442 	add	x2, x2, #0xbc5
    400086ac:	912f7c00 	add	x0, x0, #0xbdf
    400086b0:	52801a61 	mov	w1, #0xd3                  	// #211
    400086b4:	97ffe11a 	bl	40000b1c <__assert>
    400086b8:	51000400 	sub	w0, w0, #0x1
    400086bc:	7100041f 	cmp	w0, #0x1
    400086c0:	54000148 	b.hi	400086e8 <psci_set_req_local_pwr_state+0x54>  // b.pmore
    400086c4:	b00000a3 	adrp	x3, 4001d000 <cpu_state+0x668>
    400086c8:	b94a2463 	ldr	w3, [x3, #2596]
    400086cc:	6b01007f 	cmp	w3, w1
    400086d0:	540000c9 	b.ls	400086e8 <psci_set_req_local_pwr_state+0x54>  // b.plast
    400086d4:	b00000a3 	adrp	x3, 4001d000 <cpu_state+0x668>
    400086d8:	912d5063 	add	x3, x3, #0xb54
    400086dc:	8b204c60 	add	x0, x3, w0, uxtw #3
    400086e0:	12001c42 	and	w2, w2, #0xff
    400086e4:	38214802 	strb	w2, [x0, w1, uxtw]
    400086e8:	d65f03c0 	ret

00000000400086ec <psci_setup>:
    400086ec:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
    400086f0:	910003fd 	mov	x29, sp
    400086f4:	a9025bf5 	stp	x21, x22, [sp, #32]
    400086f8:	d0000076 	adrp	x22, 40016000 <__RODATA_END__>
    400086fc:	9115c2d6 	add	x22, x22, #0x570
    40008700:	a90153f3 	stp	x19, x20, [sp, #16]
    40008704:	aa0003f4 	mov	x20, x0
    40008708:	f94002c0 	ldr	x0, [x22]
    4000870c:	f90047e0 	str	x0, [sp, #136]
    40008710:	d2800000 	mov	x0, #0x0                   	// #0
    40008714:	a90363f7 	stp	x23, x24, [sp, #48]
    40008718:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000871c:	a90573fb 	stp	x27, x28, [sp, #80]
    40008720:	b4000154 	cbz	x20, 40008748 <psci_setup+0x5c>
    40008724:	79400280 	ldrh	w0, [x20]
    40008728:	7104181f 	cmp	w0, #0x106
    4000872c:	540000e1 	b.ne	40008748 <psci_setup+0x5c>  // b.any
    40008730:	f9400280 	ldr	x0, [x20]
    40008734:	9270bc00 	and	x0, x0, #0xffffffffffff0000
    40008738:	f144001f 	cmp	x0, #0x100, lsl #12
    4000873c:	54000061 	b.ne	40008748 <psci_setup+0x5c>  // b.any
    40008740:	f9400680 	ldr	x0, [x20, #8]
    40008744:	b50000e0 	cbnz	x0, 40008760 <psci_setup+0x74>
    40008748:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    4000874c:	91072442 	add	x2, x2, #0x1c9
    40008750:	528019c1 	mov	w1, #0xce                  	// #206
    40008754:	d0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40008758:	9107ac00 	add	x0, x0, #0x1eb
    4000875c:	97ffe0f0 	bl	40000b1c <__assert>
    40008760:	97fffb1e 	bl	400073d8 <psci_arch_setup>
    40008764:	f000009c 	adrp	x28, 4001b000 <opteed_sp_context+0xe80>
    40008768:	90000095 	adrp	x21, 40018000 <__STACKS_START__+0x1800>
    4000876c:	97fff8d4 	bl	40006abc <plat_get_power_domain_tree_desc>
    40008770:	9119e39c 	add	x28, x28, #0x678
    40008774:	aa0003e4 	mov	x4, x0
    40008778:	913802b5 	add	x21, x21, #0xe00
    4000877c:	52800018 	mov	w24, #0x0                   	// #0
    40008780:	5280001b 	mov	w27, #0x0                   	// #0
    40008784:	52800017 	mov	w23, #0x0                   	// #0
    40008788:	5280003a 	mov	w26, #0x1                   	// #1
    4000878c:	52800059 	mov	w25, #0x2                   	// #2
    40008790:	0b180345 	add	w5, w26, w24
    40008794:	8b384083 	add	x3, x4, w24, uxtw
    40008798:	5280001a 	mov	w26, #0x0                   	// #0
    4000879c:	14000011 	b	400087e0 <psci_setup+0xf4>
    400087a0:	7100171f 	cmp	w24, #0x5
    400087a4:	540000a9 	b.ls	400087b8 <psci_setup+0xcc>  // b.plast
    400087a8:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    400087ac:	528012e1 	mov	w1, #0x97                  	// #151
    400087b0:	91080442 	add	x2, x2, #0x201
    400087b4:	17ffffe8 	b	40008754 <psci_setup+0x68>
    400087b8:	39400066 	ldrb	w6, [x3]
    400087bc:	2a1b03f7 	mov	w23, w27
    400087c0:	51000707 	sub	w7, w24, #0x1
    400087c4:	0b1b00c0 	add	w0, w6, w27
    400087c8:	6b0002ff 	cmp	w23, w0
    400087cc:	54000223 	b.cc	40008810 <psci_setup+0x124>  // b.lo, b.ul, b.last
    400087d0:	0b06035a 	add	w26, w26, w6
    400087d4:	11000718 	add	w24, w24, #0x1
    400087d8:	91000463 	add	x3, x3, #0x1
    400087dc:	2a1703fb 	mov	w27, w23
    400087e0:	6b05031f 	cmp	w24, w5
    400087e4:	54fffde1 	b.ne	400087a0 <psci_setup+0xb4>  // b.any
    400087e8:	71000739 	subs	w25, w25, #0x1
    400087ec:	54000860 	b.eq	400088f8 <psci_setup+0x20c>  // b.none
    400087f0:	3100073f 	cmn	w25, #0x1
    400087f4:	54000841 	b.ne	400088fc <psci_setup+0x210>  // b.any
    400087f8:	710022ff 	cmp	w23, #0x8
    400087fc:	54000849 	b.ls	40008904 <psci_setup+0x218>  // b.plast
    40008800:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40008804:	528015e1 	mov	w1, #0xaf                  	// #175
    40008808:	9109e842 	add	x2, x2, #0x27a
    4000880c:	17ffffd2 	b	40008754 <psci_setup+0x68>
    40008810:	12003ee1 	and	w1, w23, #0xffff
    40008814:	12003ef3 	and	w19, w23, #0xffff
    40008818:	34000279 	cbz	w25, 40008864 <psci_setup+0x178>
    4000881c:	7100103f 	cmp	w1, #0x4
    40008820:	540000a9 	b.ls	40008834 <psci_setup+0x148>  // b.plast
    40008824:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40008828:	52800601 	mov	w1, #0x30                  	// #48
    4000882c:	9108cc42 	add	x2, x2, #0x233
    40008830:	17ffffc9 	b	40008754 <psci_setup+0x68>
    40008834:	b00000a2 	adrp	x2, 4001d000 <cpu_state+0x668>
    40008838:	91275042 	add	x2, x2, #0x9d4
    4000883c:	8b33d053 	add	x19, x2, w19, sxtw #4
    40008840:	d37c3c20 	ubfiz	x0, x1, #4, #16
    40008844:	8b020002 	add	x2, x0, x2
    40008848:	52800100 	mov	w0, #0x8                   	// #8
    4000884c:	39003679 	strb	w25, [x19, #13]
    40008850:	79001c41 	strh	w1, [x2, #14]
    40008854:	b9000a67 	str	w7, [x19, #8]
    40008858:	39003260 	strb	w0, [x19, #12]
    4000885c:	110006f7 	add	w23, w23, #0x1
    40008860:	17ffffd9 	b	400087c4 <psci_setup+0xd8>
    40008864:	71001c3f 	cmp	w1, #0x7
    40008868:	540000a9 	b.ls	4000887c <psci_setup+0x190>  // b.plast
    4000886c:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40008870:	52800741 	mov	w1, #0x3a                  	// #58
    40008874:	91096c42 	add	x2, x2, #0x25b
    40008878:	17ffffb7 	b	40008754 <psci_setup+0x68>
    4000887c:	8b33d381 	add	x1, x28, w19, sxtw #4
    40008880:	937c7e60 	sbfiz	x0, x19, #4, #32
    40008884:	b90067e7 	str	w7, [sp, #100]
    40008888:	f90037e4 	str	x4, [sp, #104]
    4000888c:	b9000827 	str	w7, [x1, #8]
    40008890:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
    40008894:	f8206b81 	str	x1, [x28, x0]
    40008898:	2a1303e0 	mov	w0, w19
    4000889c:	290e17e6 	stp	w6, w5, [sp, #112]
    400088a0:	f9003fe3 	str	x3, [sp, #120]
    400088a4:	97ffe11b 	bl	40000d10 <_cpu_data_by_index>
    400088a8:	aa0003e1 	mov	x1, x0
    400088ac:	91006000 	add	x0, x0, #0x18
    400088b0:	52800022 	mov	w2, #0x1                   	// #1
    400088b4:	b9001822 	str	w2, [x1, #24]
    400088b8:	52800061 	mov	w1, #0x3                   	// #3
    400088bc:	b9000401 	str	w1, [x0, #4]
    400088c0:	52800101 	mov	w1, #0x8                   	// #8
    400088c4:	39002001 	strb	w1, [x0, #8]
    400088c8:	d2800181 	mov	x1, #0xc                   	// #12
    400088cc:	97ffe3c9 	bl	400017f0 <flush_dcache_range>
    400088d0:	52804e01 	mov	w1, #0x270                 	// #624
    400088d4:	2a1303e0 	mov	w0, w19
    400088d8:	52800022 	mov	w2, #0x1                   	// #1
    400088dc:	9ba15661 	umaddl	x1, w19, w1, x21
    400088e0:	97ffe912 	bl	40002d28 <cm_set_context_by_index>
    400088e4:	b94067e7 	ldr	w7, [sp, #100]
    400088e8:	294e17e6 	ldp	w6, w5, [sp, #112]
    400088ec:	f94037e4 	ldr	x4, [sp, #104]
    400088f0:	f9403fe3 	ldr	x3, [sp, #120]
    400088f4:	17ffffda 	b	4000885c <psci_setup+0x170>
    400088f8:	5280001b 	mov	w27, #0x0                   	// #0
    400088fc:	2a0503f8 	mov	w24, w5
    40008900:	17ffffa4 	b	40008790 <psci_setup+0xa4>
    40008904:	b00000a0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40008908:	b00000b5 	adrp	x21, 4001d000 <cpu_state+0x668>
    4000890c:	912752b5 	add	x21, x21, #0x9d4
    40008910:	52800019 	mov	w25, #0x0                   	// #0
    40008914:	b90a2417 	str	w23, [x0, #2596]
    40008918:	91289017 	add	x23, x0, #0xa24
    4000891c:	52800018 	mov	w24, #0x0                   	// #0
    40008920:	52800013 	mov	w19, #0x0                   	// #0
    40008924:	b94002e0 	ldr	w0, [x23]
    40008928:	6b00027f 	cmp	w19, w0
    4000892c:	540002e3 	b.cc	40008988 <psci_setup+0x29c>  // b.lo, b.ul, b.last
    40008930:	d53800b3 	mrs	x19, mpidr_el1
    40008934:	97ffe484 	bl	40001b44 <plat_my_core_pos>
    40008938:	d37c7c00 	ubfiz	x0, x0, #4, #32
    4000893c:	f0000082 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    40008940:	9119e042 	add	x2, x2, #0x678
    40008944:	92409e61 	and	x1, x19, #0xffffffffff
    40008948:	f0000093 	adrp	x19, 4001b000 <opteed_sp_context+0xe80>
    4000894c:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
    40008950:	911be275 	add	x21, x19, #0x6f8
    40008954:	f8206841 	str	x1, [x2, x0]
    40008958:	97fffde0 	bl	400080d8 <psci_init_req_local_pwr_states>
    4000895c:	52800040 	mov	w0, #0x2                   	// #2
    40008960:	97ffff25 	bl	400085f4 <psci_set_pwr_domains_to_run>
    40008964:	f9400680 	ldr	x0, [x20, #8]
    40008968:	aa1503e1 	mov	x1, x21
    4000896c:	97fff9b1 	bl	40007030 <plat_setup_psci_ops>
    40008970:	f9437e60 	ldr	x0, [x19, #1784]
    40008974:	b5000420 	cbnz	x0, 400089f8 <psci_setup+0x30c>
    40008978:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    4000897c:	52801d41 	mov	w1, #0xea                  	// #234
    40008980:	910a4c42 	add	x2, x2, #0x293
    40008984:	17ffff74 	b	40008754 <psci_setup+0x68>
    40008988:	910203e2 	add	x2, sp, #0x80
    4000898c:	2a1303e0 	mov	w0, w19
    40008990:	52800041 	mov	w1, #0x2                   	// #2
    40008994:	97fffd9b 	bl	40008000 <psci_get_parent_pwr_domain_nodes>
    40008998:	b94087e2 	ldr	w2, [sp, #132]
    4000899c:	6b02033f 	cmp	w25, w2
    400089a0:	2a0203e0 	mov	w0, w2
    400089a4:	54000060 	b.eq	400089b0 <psci_setup+0x2c4>  // b.none
    400089a8:	d37cec01 	lsl	x1, x0, #4
    400089ac:	b8216ab3 	str	w19, [x21, x1]
    400089b0:	8b0012a0 	add	x0, x21, x0, lsl #4
    400089b4:	b9400401 	ldr	w1, [x0, #4]
    400089b8:	11000421 	add	w1, w1, #0x1
    400089bc:	b9000401 	str	w1, [x0, #4]
    400089c0:	b94083e1 	ldr	w1, [sp, #128]
    400089c4:	6b01031f 	cmp	w24, w1
    400089c8:	2a0103e0 	mov	w0, w1
    400089cc:	54000060 	b.eq	400089d8 <psci_setup+0x2ec>  // b.none
    400089d0:	d37cec03 	lsl	x3, x0, #4
    400089d4:	b8236ab3 	str	w19, [x21, x3]
    400089d8:	8b0012a0 	add	x0, x21, x0, lsl #4
    400089dc:	11000673 	add	w19, w19, #0x1
    400089e0:	2a0203f9 	mov	w25, w2
    400089e4:	2a0103f8 	mov	w24, w1
    400089e8:	b9400403 	ldr	w3, [x0, #4]
    400089ec:	11000463 	add	w3, w3, #0x1
    400089f0:	b9000403 	str	w3, [x0, #4]
    400089f4:	17ffffcc 	b	40008924 <psci_setup+0x238>
    400089f8:	aa1503e0 	mov	x0, x21
    400089fc:	d2800101 	mov	x1, #0x8                   	// #8
    40008a00:	97ffe37c 	bl	400017f0 <flush_dcache_range>
    40008a04:	f9437e61 	ldr	x1, [x19, #1784]
    40008a08:	52808223 	mov	w3, #0x411                 	// #1041
    40008a0c:	b00000a0 	adrp	x0, 4001d000 <cpu_state+0x668>
    40008a10:	f9400822 	ldr	x2, [x1, #16]
    40008a14:	f100005f 	cmp	x2, #0x0
    40008a18:	528082a2 	mov	w2, #0x415                 	// #1045
    40008a1c:	1a831042 	csel	w2, w2, w3, ne  // ne = any
    40008a20:	b90a2802 	str	w2, [x0, #2600]
    40008a24:	f9400423 	ldr	x3, [x1, #8]
    40008a28:	b40000a3 	cbz	x3, 40008a3c <psci_setup+0x350>
    40008a2c:	f9401423 	ldr	x3, [x1, #40]
    40008a30:	b4000063 	cbz	x3, 40008a3c <psci_setup+0x350>
    40008a34:	321d0042 	orr	w2, w2, #0x8
    40008a38:	b90a2802 	str	w2, [x0, #2600]
    40008a3c:	f9401022 	ldr	x2, [x1, #32]
    40008a40:	b40001a2 	cbz	x2, 40008a74 <psci_setup+0x388>
    40008a44:	f9401c22 	ldr	x2, [x1, #56]
    40008a48:	b4000162 	cbz	x2, 40008a74 <psci_setup+0x388>
    40008a4c:	f9402c22 	ldr	x2, [x1, #88]
    40008a50:	b4000082 	cbz	x2, 40008a60 <psci_setup+0x374>
    40008a54:	b94a2802 	ldr	w2, [x0, #2600]
    40008a58:	321f0042 	orr	w2, w2, #0x2
    40008a5c:	b90a2802 	str	w2, [x0, #2600]
    40008a60:	f9403422 	ldr	x2, [x1, #104]
    40008a64:	b4000082 	cbz	x2, 40008a74 <psci_setup+0x388>
    40008a68:	b94a2802 	ldr	w2, [x0, #2600]
    40008a6c:	32120042 	orr	w2, w2, #0x4000
    40008a70:	b90a2802 	str	w2, [x0, #2600]
    40008a74:	f9402422 	ldr	x2, [x1, #72]
    40008a78:	b4000082 	cbz	x2, 40008a88 <psci_setup+0x39c>
    40008a7c:	b94a2802 	ldr	w2, [x0, #2600]
    40008a80:	32180042 	orr	w2, w2, #0x100
    40008a84:	b90a2802 	str	w2, [x0, #2600]
    40008a88:	f9402822 	ldr	x2, [x1, #80]
    40008a8c:	b4000082 	cbz	x2, 40008a9c <psci_setup+0x3b0>
    40008a90:	b94a2802 	ldr	w2, [x0, #2600]
    40008a94:	32170042 	orr	w2, w2, #0x200
    40008a98:	b90a2802 	str	w2, [x0, #2600]
    40008a9c:	f9404022 	ldr	x2, [x1, #128]
    40008aa0:	b4000082 	cbz	x2, 40008ab0 <psci_setup+0x3c4>
    40008aa4:	b94a2802 	ldr	w2, [x0, #2600]
    40008aa8:	32130042 	orr	w2, w2, #0x2000
    40008aac:	b90a2802 	str	w2, [x0, #2600]
    40008ab0:	f9404822 	ldr	x2, [x1, #144]
    40008ab4:	b40000c2 	cbz	x2, 40008acc <psci_setup+0x3e0>
    40008ab8:	f9404c22 	ldr	x2, [x1, #152]
    40008abc:	b4000082 	cbz	x2, 40008acc <psci_setup+0x3e0>
    40008ac0:	b94a2802 	ldr	w2, [x0, #2600]
    40008ac4:	320d0042 	orr	w2, w2, #0x80000
    40008ac8:	b90a2802 	str	w2, [x0, #2600]
    40008acc:	f9404422 	ldr	x2, [x1, #136]
    40008ad0:	b4000082 	cbz	x2, 40008ae0 <psci_setup+0x3f4>
    40008ad4:	b94a2802 	ldr	w2, [x0, #2600]
    40008ad8:	320c0042 	orr	w2, w2, #0x100000
    40008adc:	b90a2802 	str	w2, [x0, #2600]
    40008ae0:	f9405021 	ldr	x1, [x1, #160]
    40008ae4:	b4000081 	cbz	x1, 40008af4 <psci_setup+0x408>
    40008ae8:	b94a2801 	ldr	w1, [x0, #2600]
    40008aec:	320e0021 	orr	w1, w1, #0x40000
    40008af0:	b90a2801 	str	w1, [x0, #2600]
    40008af4:	f94047e0 	ldr	x0, [sp, #136]
    40008af8:	f94002c1 	ldr	x1, [x22]
    40008afc:	eb010000 	subs	x0, x0, x1
    40008b00:	d2800001 	mov	x1, #0x0                   	// #0
    40008b04:	54000040 	b.eq	40008b0c <psci_setup+0x420>  // b.none
    40008b08:	97ffe00f 	bl	40000b44 <__stack_chk_fail>
    40008b0c:	52800000 	mov	w0, #0x0                   	// #0
    40008b10:	a94153f3 	ldp	x19, x20, [sp, #16]
    40008b14:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40008b18:	a94363f7 	ldp	x23, x24, [sp, #48]
    40008b1c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    40008b20:	a94573fb 	ldp	x27, x28, [sp, #80]
    40008b24:	a8c97bfd 	ldp	x29, x30, [sp], #144
    40008b28:	d65f03c0 	ret

0000000040008b2c <psci_smc_handler>:
    40008b2c:	360009e7 	tbz	w7, #0, 40008c68 <psci_smc_handler+0x13c>
    40008b30:	b00000a5 	adrp	x5, 4001d000 <cpu_state+0x668>
    40008b34:	2a0003e4 	mov	w4, w0
    40008b38:	aa0103e0 	mov	x0, x1
    40008b3c:	aa0203e1 	mov	x1, x2
    40008b40:	b94a28a5 	ldr	w5, [x5, #2600]
    40008b44:	aa0303e2 	mov	x2, x3
    40008b48:	52800023 	mov	w3, #0x1                   	// #1
    40008b4c:	1ac42063 	lsl	w3, w3, w4
    40008b50:	6a05007f 	tst	w3, w5
    40008b54:	540008a0 	b.eq	40008c68 <psci_smc_handler+0x13c>  // b.none
    40008b58:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40008b5c:	910003fd 	mov	x29, sp
    40008b60:	37f00704 	tbnz	w4, #30, 40008c40 <psci_smc_handler+0x114>
    40008b64:	52af8003 	mov	w3, #0x7c000000            	// #2080374784
    40008b68:	0b030084 	add	w4, w4, w3
    40008b6c:	7100509f 	cmp	w4, #0x14
    40008b70:	54000808 	b.hi	40008c70 <psci_smc_handler+0x144>  // b.pmore
    40008b74:	90000043 	adrp	x3, 40010000 <__TEXT_END__>
    40008b78:	912d4063 	add	x3, x3, #0xb50
    40008b7c:	38644863 	ldrb	w3, [x3, w4, uxtw]
    40008b80:	10000064 	adr	x4, 40008b8c <psci_smc_handler+0x60>
    40008b84:	8b238883 	add	x3, x4, w3, sxtb #2
    40008b88:	d61f0060 	br	x3
    40008b8c:	320083e0 	mov	w0, #0x10001               	// #65537
    40008b90:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008b94:	d65f03c0 	ret
    40008b98:	97fffa17 	bl	400073f4 <psci_cpu_off>
    40008b9c:	93407c00 	sxtw	x0, w0
    40008ba0:	17fffffc 	b	40008b90 <psci_smc_handler+0x64>
    40008ba4:	2a0203e2 	mov	w2, w2
    40008ba8:	2a0103e1 	mov	w1, w1
    40008bac:	97fffb0a 	bl	400077d4 <psci_cpu_suspend>
    40008bb0:	17fffffb 	b	40008b9c <psci_smc_handler+0x70>
    40008bb4:	2a0203e2 	mov	w2, w2
    40008bb8:	2a0103e1 	mov	w1, w1
    40008bbc:	2a0003e0 	mov	w0, w0
    40008bc0:	97fffa1b 	bl	4000742c <psci_cpu_on>
    40008bc4:	17fffff6 	b	40008b9c <psci_smc_handler+0x70>
    40008bc8:	2a0003e0 	mov	w0, w0
    40008bcc:	97fff9ed 	bl	40007380 <psci_affinity_info>
    40008bd0:	17fffff3 	b	40008b9c <psci_smc_handler+0x70>
    40008bd4:	2a0003e0 	mov	w0, w0
    40008bd8:	97fffdc3 	bl	400082e4 <psci_migrate>
    40008bdc:	17fffff0 	b	40008b9c <psci_smc_handler+0x70>
    40008be0:	97fffdf9 	bl	400083c4 <psci_migrate_info_type>
    40008be4:	17ffffee 	b	40008b9c <psci_smc_handler+0x70>
    40008be8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008bec:	17fffe09 	b	40008410 <psci_migrate_info_up_cpu>
    40008bf0:	2a0003e0 	mov	w0, w0
    40008bf4:	97fffe1e 	bl	4000846c <psci_node_hw_state>
    40008bf8:	17ffffe9 	b	40008b9c <psci_smc_handler+0x70>
    40008bfc:	2a0103e1 	mov	w1, w1
    40008c00:	2a0003e0 	mov	w0, w0
    40008c04:	94000095 	bl	40008e58 <psci_system_suspend>
    40008c08:	17ffffe5 	b	40008b9c <psci_smc_handler+0x70>
    40008c0c:	94000030 	bl	40008ccc <psci_system_off>
    40008c10:	94000048 	bl	40008d30 <psci_system_reset>
    40008c14:	97fffcbb 	bl	40007f00 <psci_features>
    40008c18:	17ffffe1 	b	40008b9c <psci_smc_handler+0x70>
    40008c1c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008c20:	17fffd80 	b	40008220 <psci_mem_protect>
    40008c24:	2a0103e1 	mov	w1, w1
    40008c28:	2a0003e0 	mov	w0, w0
    40008c2c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008c30:	17fffd65 	b	400081c4 <psci_mem_chk_range>
    40008c34:	2a0103e1 	mov	w1, w1
    40008c38:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008c3c:	14000056 	b	40008d94 <psci_system_reset2>
    40008c40:	12b88003 	mov	w3, #0x3bffffff            	// #1006632959
    40008c44:	0b030084 	add	w4, w4, w3
    40008c48:	71004c9f 	cmp	w4, #0x13
    40008c4c:	54000128 	b.hi	40008c70 <psci_smc_handler+0x144>  // b.pmore
    40008c50:	90000043 	adrp	x3, 40010000 <__TEXT_END__>
    40008c54:	912da063 	add	x3, x3, #0xb68
    40008c58:	38644863 	ldrb	w3, [x3, w4, uxtw]
    40008c5c:	10000064 	adr	x4, 40008c68 <psci_smc_handler+0x13c>
    40008c60:	8b238883 	add	x3, x4, w3, sxtb #2
    40008c64:	d61f0060 	br	x3
    40008c68:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40008c6c:	d65f03c0 	ret
    40008c70:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40008c74:	17ffffc7 	b	40008b90 <psci_smc_handler+0x64>

0000000040008c78 <psci_spd_migrate_info>:
    40008c78:	f0000081 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    40008c7c:	f9438021 	ldr	x1, [x1, #1792]
    40008c80:	b40001e1 	cbz	x1, 40008cbc <psci_spd_migrate_info+0x44>
    40008c84:	f9401821 	ldr	x1, [x1, #48]
    40008c88:	b40001a1 	cbz	x1, 40008cbc <psci_spd_migrate_info+0x44>
    40008c8c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40008c90:	910003fd 	mov	x29, sp
    40008c94:	d63f0020 	blr	x1
    40008c98:	11000401 	add	w1, w0, #0x1
    40008c9c:	71000c3f 	cmp	w1, #0x3
    40008ca0:	54000129 	b.ls	40008cc4 <psci_spd_migrate_info+0x4c>  // b.plast
    40008ca4:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40008ca8:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40008cac:	9133bc42 	add	x2, x2, #0xcef
    40008cb0:	912f7c00 	add	x0, x0, #0xbdf
    40008cb4:	52806e81 	mov	w1, #0x374                 	// #884
    40008cb8:	97ffdf99 	bl	40000b1c <__assert>
    40008cbc:	12800000 	mov	w0, #0xffffffff            	// #-1
    40008cc0:	d65f03c0 	ret
    40008cc4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40008cc8:	d65f03c0 	ret

0000000040008ccc <psci_system_off>:
    40008ccc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40008cd0:	910003fd 	mov	x29, sp
    40008cd4:	f9000bf3 	str	x19, [sp, #16]
    40008cd8:	97fffe08 	bl	400084f8 <psci_print_power_domain_map>
    40008cdc:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008ce0:	f9437c01 	ldr	x1, [x0, #1784]
    40008ce4:	f9402421 	ldr	x1, [x1, #72]
    40008ce8:	b50000e1 	cbnz	x1, 40008d04 <psci_system_off+0x38>
    40008cec:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40008cf0:	d0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40008cf4:	910f2842 	add	x2, x2, #0x3ca
    40008cf8:	910fbc00 	add	x0, x0, #0x3ef
    40008cfc:	528002a1 	mov	w1, #0x15                  	// #21
    40008d00:	97ffdf87 	bl	40000b1c <__assert>
    40008d04:	aa0003f3 	mov	x19, x0
    40008d08:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008d0c:	f9438000 	ldr	x0, [x0, #1792]
    40008d10:	b4000080 	cbz	x0, 40008d20 <psci_system_off+0x54>
    40008d14:	f9401c00 	ldr	x0, [x0, #56]
    40008d18:	b4000040 	cbz	x0, 40008d20 <psci_system_off+0x54>
    40008d1c:	d63f0000 	blr	x0
    40008d20:	97ffe8fb 	bl	4000310c <console_flush>
    40008d24:	f9437e60 	ldr	x0, [x19, #1784]
    40008d28:	f9402400 	ldr	x0, [x0, #72]
    40008d2c:	d63f0000 	blr	x0

0000000040008d30 <psci_system_reset>:
    40008d30:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40008d34:	910003fd 	mov	x29, sp
    40008d38:	f9000bf3 	str	x19, [sp, #16]
    40008d3c:	97fffdef 	bl	400084f8 <psci_print_power_domain_map>
    40008d40:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008d44:	f9437c01 	ldr	x1, [x0, #1784]
    40008d48:	f9402821 	ldr	x1, [x1, #80]
    40008d4c:	b50000e1 	cbnz	x1, 40008d68 <psci_system_reset+0x38>
    40008d50:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40008d54:	d0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40008d58:	91102842 	add	x2, x2, #0x40a
    40008d5c:	910fbc00 	add	x0, x0, #0x3ef
    40008d60:	52800501 	mov	w1, #0x28                  	// #40
    40008d64:	97ffdf6e 	bl	40000b1c <__assert>
    40008d68:	aa0003f3 	mov	x19, x0
    40008d6c:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008d70:	f9438000 	ldr	x0, [x0, #1792]
    40008d74:	b4000080 	cbz	x0, 40008d84 <psci_system_reset+0x54>
    40008d78:	f9402000 	ldr	x0, [x0, #64]
    40008d7c:	b4000040 	cbz	x0, 40008d84 <psci_system_reset+0x54>
    40008d80:	d63f0000 	blr	x0
    40008d84:	97ffe8e2 	bl	4000310c <console_flush>
    40008d88:	f9437e60 	ldr	x0, [x19, #1784]
    40008d8c:	f9402800 	ldr	x0, [x0, #80]
    40008d90:	d63f0000 	blr	x0

0000000040008d94 <psci_system_reset2>:
    40008d94:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40008d98:	910003fd 	mov	x29, sp
    40008d9c:	a90153f3 	stp	x19, x20, [sp, #16]
    40008da0:	2a0003f3 	mov	w19, w0
    40008da4:	a9025bf5 	stp	x21, x22, [sp, #32]
    40008da8:	aa0103f5 	mov	x21, x1
    40008dac:	97fffdd3 	bl	400084f8 <psci_print_power_domain_map>
    40008db0:	f0000082 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    40008db4:	f9437c40 	ldr	x0, [x2, #1784]
    40008db8:	f9405001 	ldr	x1, [x0, #160]
    40008dbc:	b50000e1 	cbnz	x1, 40008dd8 <psci_system_reset2+0x44>
    40008dc0:	d0000042 	adrp	x2, 40012000 <version_string+0x137c>
    40008dc4:	d0000040 	adrp	x0, 40012000 <version_string+0x137c>
    40008dc8:	9110c442 	add	x2, x2, #0x431
    40008dcc:	910fbc00 	add	x0, x0, #0x3ef
    40008dd0:	528007a1 	mov	w1, #0x3d                  	// #61
    40008dd4:	97ffdf52 	bl	40000b1c <__assert>
    40008dd8:	aa0203f4 	mov	x20, x2
    40008ddc:	531f7e76 	lsr	w22, w19, #31
    40008de0:	36f80213 	tbz	w19, #31, 40008e20 <psci_system_reset2+0x8c>
    40008de4:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008de8:	f9438000 	ldr	x0, [x0, #1792]
    40008dec:	b50002a0 	cbnz	x0, 40008e40 <psci_system_reset2+0xac>
    40008df0:	97ffe8c7 	bl	4000310c <console_flush>
    40008df4:	f9437e80 	ldr	x0, [x20, #1784]
    40008df8:	aa1503e2 	mov	x2, x21
    40008dfc:	2a1303e1 	mov	w1, w19
    40008e00:	f9405003 	ldr	x3, [x0, #160]
    40008e04:	2a1603e0 	mov	w0, w22
    40008e08:	d63f0060 	blr	x3
    40008e0c:	93407c00 	sxtw	x0, w0
    40008e10:	a94153f3 	ldp	x19, x20, [sp, #16]
    40008e14:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40008e18:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40008e1c:	d65f03c0 	ret
    40008e20:	35000193 	cbnz	w19, 40008e50 <psci_system_reset2+0xbc>
    40008e24:	f9404c02 	ldr	x2, [x0, #152]
    40008e28:	b4fffde2 	cbz	x2, 40008de4 <psci_system_reset2+0x50>
    40008e2c:	52800000 	mov	w0, #0x0                   	// #0
    40008e30:	d63f0040 	blr	x2
    40008e34:	36fffd80 	tbz	w0, #31, 40008de4 <psci_system_reset2+0x50>
    40008e38:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    40008e3c:	17fffff5 	b	40008e10 <psci_system_reset2+0x7c>
    40008e40:	f9402000 	ldr	x0, [x0, #64]
    40008e44:	b4fffd60 	cbz	x0, 40008df0 <psci_system_reset2+0x5c>
    40008e48:	d63f0000 	blr	x0
    40008e4c:	17ffffe9 	b	40008df0 <psci_system_reset2+0x5c>
    40008e50:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    40008e54:	17ffffef 	b	40008e10 <psci_system_reset2+0x7c>

0000000040008e58 <psci_system_suspend>:
    40008e58:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
    40008e5c:	910003fd 	mov	x29, sp
    40008e60:	a90153f3 	stp	x19, x20, [sp, #16]
    40008e64:	d0000074 	adrp	x20, 40016000 <__RODATA_END__>
    40008e68:	9115c294 	add	x20, x20, #0x570
    40008e6c:	aa0003f3 	mov	x19, x0
    40008e70:	f9400280 	ldr	x0, [x20]
    40008e74:	f9004fe0 	str	x0, [sp, #152]
    40008e78:	d2800000 	mov	x0, #0x0                   	// #0
    40008e7c:	f90013f5 	str	x21, [sp, #32]
    40008e80:	aa0103f5 	mov	x21, x1
    40008e84:	97fffcab 	bl	40008130 <psci_is_last_on_cpu>
    40008e88:	35000100 	cbnz	w0, 40008ea8 <psci_system_suspend+0x50>
    40008e8c:	12800053 	mov	w19, #0xfffffffd            	// #-3
    40008e90:	f9404fe0 	ldr	x0, [sp, #152]
    40008e94:	f9400281 	ldr	x1, [x20]
    40008e98:	eb010000 	subs	x0, x0, x1
    40008e9c:	d2800001 	mov	x1, #0x0                   	// #0
    40008ea0:	540004e0 	b.eq	40008f3c <psci_system_suspend+0xe4>  // b.none
    40008ea4:	97ffdf28 	bl	40000b44 <__stack_chk_fail>
    40008ea8:	aa1303e1 	mov	x1, x19
    40008eac:	aa1503e2 	mov	x2, x21
    40008eb0:	9100e3e0 	add	x0, sp, #0x38
    40008eb4:	94000027 	bl	40008f50 <psci_validate_entry_point>
    40008eb8:	2a0003f3 	mov	w19, w0
    40008ebc:	35fffea0 	cbnz	w0, 40008e90 <psci_system_suspend+0x38>
    40008ec0:	910243e0 	add	x0, sp, #0x90
    40008ec4:	97fffd8e 	bl	400084fc <psci_query_sys_suspend_pwrstate>
    40008ec8:	910243e0 	add	x0, sp, #0x90
    40008ecc:	97fffc40 	bl	40007fcc <psci_find_target_suspend_lvl>
    40008ed0:	7100041f 	cmp	w0, #0x1
    40008ed4:	54fffdc9 	b.ls	40008e8c <psci_system_suspend+0x34>  // b.plast
    40008ed8:	910243e0 	add	x0, sp, #0x90
    40008edc:	52800021 	mov	w1, #0x1                   	// #1
    40008ee0:	94000074 	bl	400090b0 <psci_validate_suspend_req>
    40008ee4:	2a0003f3 	mov	w19, w0
    40008ee8:	340000e0 	cbz	w0, 40008f04 <psci_system_suspend+0xac>
    40008eec:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40008ef0:	91388c42 	add	x2, x2, #0xe23
    40008ef4:	52801681 	mov	w1, #0xb4                  	// #180
    40008ef8:	b0000040 	adrp	x0, 40011000 <version_string+0x37c>
    40008efc:	91363400 	add	x0, x0, #0xd8d
    40008f00:	97ffdf07 	bl	40000b1c <__assert>
    40008f04:	39424be0 	ldrb	w0, [sp, #146]
    40008f08:	51000800 	sub	w0, w0, #0x2
    40008f0c:	7100181f 	cmp	w0, #0x6
    40008f10:	540000a9 	b.ls	40008f24 <psci_system_suspend+0xcc>  // b.plast
    40008f14:	b0000042 	adrp	x2, 40011000 <version_string+0x37c>
    40008f18:	528016c1 	mov	w1, #0xb6                  	// #182
    40008f1c:	9139cc42 	add	x2, x2, #0xe73
    40008f20:	17fffff6 	b	40008ef8 <psci_system_suspend+0xa0>
    40008f24:	910243e2 	add	x2, sp, #0x90
    40008f28:	9100e3e0 	add	x0, sp, #0x38
    40008f2c:	52800023 	mov	w3, #0x1                   	// #1
    40008f30:	52800041 	mov	w1, #0x2                   	// #2
    40008f34:	97fffab9 	bl	40007a18 <psci_cpu_suspend_start>
    40008f38:	17ffffd6 	b	40008e90 <psci_system_suspend+0x38>
    40008f3c:	2a1303e0 	mov	w0, w19
    40008f40:	a94153f3 	ldp	x19, x20, [sp, #16]
    40008f44:	f94013f5 	ldr	x21, [sp, #32]
    40008f48:	a8ca7bfd 	ldp	x29, x30, [sp], #160
    40008f4c:	d65f03c0 	ret

0000000040008f50 <psci_validate_entry_point>:
    40008f50:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40008f54:	910003fd 	mov	x29, sp
    40008f58:	a90153f3 	stp	x19, x20, [sp, #16]
    40008f5c:	aa0003f4 	mov	x20, x0
    40008f60:	f0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    40008f64:	aa0103f3 	mov	x19, x1
    40008f68:	a9025bf5 	stp	x21, x22, [sp, #32]
    40008f6c:	f9437c00 	ldr	x0, [x0, #1784]
    40008f70:	a90363f7 	stp	x23, x24, [sp, #48]
    40008f74:	aa0203f8 	mov	x24, x2
    40008f78:	f9403001 	ldr	x1, [x0, #96]
    40008f7c:	f90023f9 	str	x25, [sp, #64]
    40008f80:	b5000361 	cbnz	x1, 40008fec <psci_validate_entry_point+0x9c>
    40008f84:	d53e1117 	mrs	x23, scr_el3
    40008f88:	d5381000 	mrs	x0, sctlr_el1
    40008f8c:	927802f9 	and	x25, x23, #0x100
    40008f90:	37400437 	tbnz	w23, #8, 40009014 <psci_validate_entry_point+0xc4>
    40008f94:	f2670001 	ands	x1, x0, #0x2000000
    40008f98:	53196415 	ubfx	w21, w0, #25, #1
    40008f9c:	52802021 	mov	w1, #0x101                 	// #257
    40008fa0:	d2800076 	mov	x22, #0x3                   	// #3
    40008fa4:	72a00b01 	movk	w1, #0x58, lsl #16
    40008fa8:	9a9f16c0 	csinc	x0, x22, xzr, ne  // ne = any
    40008fac:	29000281 	stp	w1, w0, [x20]
    40008fb0:	91006280 	add	x0, x20, #0x18
    40008fb4:	f9000693 	str	x19, [x20, #8]
    40008fb8:	d2800801 	mov	x1, #0x40                  	// #64
    40008fbc:	97ffe423 	bl	40002048 <zeromem>
    40008fc0:	f9000e98 	str	x24, [x20, #24]
    40008fc4:	365002d7 	tbz	w23, #10, 4000901c <psci_validate_entry_point+0xcc>
    40008fc8:	37000193 	tbnz	w19, #0, 40008ff8 <psci_validate_entry_point+0xa8>
    40008fcc:	f100033f 	cmp	x25, #0x0
    40008fd0:	52807821 	mov	w1, #0x3c1                 	// #961
    40008fd4:	1a9f07e0 	cset	w0, ne  // ne = any
    40008fd8:	11000400 	add	w0, w0, #0x1
    40008fdc:	2a000820 	orr	w0, w1, w0, lsl #2
    40008fe0:	b9001280 	str	w0, [x20, #16]
    40008fe4:	52800000 	mov	w0, #0x0                   	// #0
    40008fe8:	14000005 	b	40008ffc <psci_validate_entry_point+0xac>
    40008fec:	aa1303e0 	mov	x0, x19
    40008ff0:	d63f0020 	blr	x1
    40008ff4:	34fffc80 	cbz	w0, 40008f84 <psci_validate_entry_point+0x34>
    40008ff8:	12800100 	mov	w0, #0xfffffff7            	// #-9
    40008ffc:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009000:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40009004:	a94363f7 	ldp	x23, x24, [sp, #48]
    40009008:	f94023f9 	ldr	x25, [sp, #64]
    4000900c:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40009010:	d65f03c0 	ret
    40009014:	d53c1000 	mrs	x0, sctlr_el2
    40009018:	17ffffdf 	b	40008f94 <psci_validate_entry_point+0x44>
    4000901c:	52800140 	mov	w0, #0xa                   	// #10
    40009020:	f100033f 	cmp	x25, #0x0
    40009024:	1a8002d6 	csel	w22, w22, w0, eq  // eq = none
    40009028:	531b0273 	ubfiz	w19, w19, #5, #1
    4000902c:	52803a00 	mov	w0, #0x1d0                 	// #464
    40009030:	2a160273 	orr	w19, w19, w22
    40009034:	2a152400 	orr	w0, w0, w21, lsl #9
    40009038:	2a000273 	orr	w19, w19, w0
    4000903c:	b9001293 	str	w19, [x20, #16]
    40009040:	17ffffe9 	b	40008fe4 <psci_validate_entry_point+0x94>

0000000040009044 <psci_validate_mpidr>:
    40009044:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40009048:	910003fd 	mov	x29, sp
    4000904c:	97ffe25c 	bl	400019bc <plat_core_pos_by_mpidr>
    40009050:	7100001f 	cmp	w0, #0x0
    40009054:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40009058:	12800020 	mov	w0, #0xfffffffe            	// #-2
    4000905c:	1a9fb000 	csel	w0, w0, wzr, lt  // lt = tstop
    40009060:	d65f03c0 	ret

0000000040009064 <psci_validate_power_state>:
    40009064:	52b60002 	mov	w2, #0xb0000000            	// #-1342177280
    40009068:	6a02001f 	tst	w0, w2
    4000906c:	540001e1 	b.ne	400090a8 <psci_validate_power_state+0x44>  // b.any
    40009070:	d0000082 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    40009074:	f9437c42 	ldr	x2, [x2, #1784]
    40009078:	f9402c42 	ldr	x2, [x2, #88]
    4000907c:	b5000122 	cbnz	x2, 400090a0 <psci_validate_power_state+0x3c>
    40009080:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40009084:	90000042 	adrp	x2, 40011000 <version_string+0x37c>
    40009088:	90000040 	adrp	x0, 40011000 <version_string+0x37c>
    4000908c:	910003fd 	mov	x29, sp
    40009090:	912fd842 	add	x2, x2, #0xbf6
    40009094:	912f7c00 	add	x0, x0, #0xbdf
    40009098:	52801081 	mov	w1, #0x84                  	// #132
    4000909c:	97ffdea0 	bl	40000b1c <__assert>
    400090a0:	aa0203f0 	mov	x16, x2
    400090a4:	d61f0200 	br	x16
    400090a8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400090ac:	d65f03c0 	ret

00000000400090b0 <psci_validate_suspend_req>:
    400090b0:	aa0003e3 	mov	x3, x0
    400090b4:	2a0103e5 	mov	w5, w1
    400090b8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    400090bc:	910003fd 	mov	x29, sp
    400090c0:	97fffbc3 	bl	40007fcc <psci_find_target_suspend_lvl>
    400090c4:	71000c1f 	cmp	w0, #0x3
    400090c8:	54000300 	b.eq	40009128 <psci_validate_suspend_req+0x78>  // b.none
    400090cc:	2a0003e2 	mov	w2, w0
    400090d0:	93407c00 	sxtw	x0, w0
    400090d4:	52800001 	mov	w1, #0x0                   	// #0
    400090d8:	36f801a0 	tbz	w0, #31, 4000910c <psci_validate_suspend_req+0x5c>
    400090dc:	aa0303e0 	mov	x0, x3
    400090e0:	97fffba8 	bl	40007f80 <psci_find_max_off_lvl>
    400090e4:	6b00005f 	cmp	w2, w0
    400090e8:	52800061 	mov	w1, #0x3                   	// #3
    400090ec:	1a811042 	csel	w2, w2, w1, ne  // ne = any
    400090f0:	350002c5 	cbnz	w5, 40009148 <psci_validate_suspend_req+0x98>
    400090f4:	6b01001f 	cmp	w0, w1
    400090f8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    400090fc:	7a410044 	ccmp	w2, w1, #0x4, eq  // eq = none
    40009100:	1a8013e0 	csel	w0, wzr, w0, ne  // ne = any
    40009104:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40009108:	d65f03c0 	ret
    4000910c:	38606864 	ldrb	w4, [x3, x0]
    40009110:	34000104 	cbz	w4, 40009130 <psci_validate_suspend_req+0x80>
    40009114:	7100049f 	cmp	w4, #0x1
    40009118:	54000108 	b.hi	40009138 <psci_validate_suspend_req+0x88>  // b.pmore
    4000911c:	52800024 	mov	w4, #0x1                   	// #1
    40009120:	6b04003f 	cmp	w1, w4
    40009124:	540000c9 	b.ls	4000913c <psci_validate_suspend_req+0x8c>  // b.plast
    40009128:	12800020 	mov	w0, #0xfffffffe            	// #-2
    4000912c:	17fffff6 	b	40009104 <psci_validate_suspend_req+0x54>
    40009130:	52800004 	mov	w4, #0x0                   	// #0
    40009134:	17fffffb 	b	40009120 <psci_validate_suspend_req+0x70>
    40009138:	52800044 	mov	w4, #0x2                   	// #2
    4000913c:	d1000400 	sub	x0, x0, #0x1
    40009140:	2a0403e1 	mov	w1, w4
    40009144:	17ffffe5 	b	400090d8 <psci_validate_suspend_req+0x28>
    40009148:	52800000 	mov	w0, #0x0                   	// #0
    4000914c:	17ffffee 	b	40009104 <psci_validate_suspend_req+0x54>

0000000040009150 <psci_warmboot_entrypoint>:
    40009150:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40009154:	910003fd 	mov	x29, sp
    40009158:	f90013f5 	str	x21, [sp, #32]
    4000915c:	b0000075 	adrp	x21, 40016000 <__RODATA_END__>
    40009160:	9115c2b5 	add	x21, x21, #0x570
    40009164:	a90153f3 	stp	x19, x20, [sp, #16]
    40009168:	f94002a0 	ldr	x0, [x21]
    4000916c:	f90027e0 	str	x0, [sp, #72]
    40009170:	d2800000 	mov	x0, #0x0                   	// #0
    40009174:	97ffe274 	bl	40001b44 <plat_my_core_pos>
    40009178:	2a0003f4 	mov	w20, w0
    4000917c:	790073ff 	strh	wzr, [sp, #56]
    40009180:	3900ebff 	strb	wzr, [sp, #58]
    40009184:	f90023ff 	str	xzr, [sp, #64]
    40009188:	d53ed040 	mrs	x0, tpidr_el3
    4000918c:	b9401800 	ldr	w0, [x0, #24]
    40009190:	7100041f 	cmp	w0, #0x1
    40009194:	540000c1 	b.ne	400091ac <psci_warmboot_entrypoint+0x5c>  // b.any
    40009198:	90000040 	adrp	x0, 40011000 <version_string+0x37c>
    4000919c:	91329000 	add	x0, x0, #0xca4
    400091a0:	94001220 	bl	4000da20 <tf_log>
    400091a4:	97ffe7da 	bl	4000310c <console_flush>
    400091a8:	97ffdfe8 	bl	40001148 <do_panic>
    400091ac:	d53ed040 	mrs	x0, tpidr_el3
    400091b0:	b9401c13 	ldr	w19, [x0, #28]
    400091b4:	71000e7f 	cmp	w19, #0x3
    400091b8:	54000120 	b.eq	400091dc <psci_warmboot_entrypoint+0x8c>  // b.none
    400091bc:	71000a7f 	cmp	w19, #0x2
    400091c0:	54000109 	b.ls	400091e0 <psci_warmboot_entrypoint+0x90>  // b.plast
    400091c4:	90000042 	adrp	x2, 40011000 <version_string+0x37c>
    400091c8:	90000040 	adrp	x0, 40011000 <version_string+0x37c>
    400091cc:	91331842 	add	x2, x2, #0xcc6
    400091d0:	912f7c00 	add	x0, x0, #0xbdf
    400091d4:	528018c1 	mov	w1, #0xc6                  	// #198
    400091d8:	97ffde51 	bl	40000b1c <__assert>
    400091dc:	52800053 	mov	w19, #0x2                   	// #2
    400091e0:	910103e2 	add	x2, sp, #0x40
    400091e4:	2a1303e1 	mov	w1, w19
    400091e8:	2a1403e0 	mov	w0, w20
    400091ec:	97fffb85 	bl	40008000 <psci_get_parent_pwr_domain_nodes>
    400091f0:	910103e1 	add	x1, sp, #0x40
    400091f4:	2a1303e0 	mov	w0, w19
    400091f8:	97fff847 	bl	40007314 <psci_acquire_pwr_domain_locks>
    400091fc:	9100e3e1 	add	x1, sp, #0x38
    40009200:	2a1303e0 	mov	w0, w19
    40009204:	97fffb91 	bl	40008048 <psci_get_target_local_pwr_states>
    40009208:	d53ed040 	mrs	x0, tpidr_el3
    4000920c:	b9401800 	ldr	w0, [x0, #24]
    40009210:	9100e3e1 	add	x1, sp, #0x38
    40009214:	7100081f 	cmp	w0, #0x2
    40009218:	2a1403e0 	mov	w0, w20
    4000921c:	540001a1 	b.ne	40009250 <psci_warmboot_entrypoint+0x100>  // b.any
    40009220:	97fff8a5 	bl	400074b4 <psci_cpu_on_finish>
    40009224:	2a1303e0 	mov	w0, w19
    40009228:	97fffcf3 	bl	400085f4 <psci_set_pwr_domains_to_run>
    4000922c:	910103e1 	add	x1, sp, #0x40
    40009230:	2a1303e0 	mov	w0, w19
    40009234:	97fffcd8 	bl	40008594 <psci_release_pwr_domain_locks>
    40009238:	f94027e0 	ldr	x0, [sp, #72]
    4000923c:	f94002a1 	ldr	x1, [x21]
    40009240:	eb010000 	subs	x0, x0, x1
    40009244:	d2800001 	mov	x1, #0x0                   	// #0
    40009248:	54000080 	b.eq	40009258 <psci_warmboot_entrypoint+0x108>  // b.none
    4000924c:	97ffde3e 	bl	40000b44 <__stack_chk_fail>
    40009250:	97fff9b7 	bl	4000792c <psci_cpu_suspend_finish>
    40009254:	17fffff4 	b	40009224 <psci_warmboot_entrypoint+0xd4>
    40009258:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000925c:	f94013f5 	ldr	x21, [sp, #32]
    40009260:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40009264:	d65f03c0 	ret

0000000040009268 <putchar>:
    40009268:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000926c:	910003fd 	mov	x29, sp
    40009270:	f9000bf3 	str	x19, [sp, #16]
    40009274:	2a0003f3 	mov	w19, w0
    40009278:	12001c00 	and	w0, w0, #0xff
    4000927c:	97ffe7cd 	bl	400031b0 <console_putc>
    40009280:	7100001f 	cmp	w0, #0x0
    40009284:	5a9fa260 	csinv	w0, w19, wzr, ge  // ge = tcont
    40009288:	f9400bf3 	ldr	x19, [sp, #16]
    4000928c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40009290:	d65f03c0 	ret

0000000040009294 <ras_ea_handler>:
    40009294:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    40009298:	910003fd 	mov	x29, sp
    4000929c:	290d87e0 	stp	w0, w1, [sp, #108]
    400092a0:	f0000020 	adrp	x0, 40010000 <__TEXT_END__>
    400092a4:	a90153f3 	stp	x19, x20, [sp, #16]
    400092a8:	b0000074 	adrp	x20, 40016000 <__RODATA_END__>
    400092ac:	9115c294 	add	x20, x20, #0x570
    400092b0:	f943d813 	ldr	x19, [x0, #1968]
    400092b4:	911ec000 	add	x0, x0, #0x7b0
    400092b8:	f9001bf7 	str	x23, [sp, #48]
    400092bc:	f9400285 	ldr	x5, [x20]
    400092c0:	f9003fe5 	str	x5, [sp, #120]
    400092c4:	d2800005 	mov	x5, #0x0                   	// #0
    400092c8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400092cc:	52800015 	mov	w21, #0x0                   	// #0
    400092d0:	52800016 	mov	w22, #0x0                   	// #0
    400092d4:	f9400417 	ldr	x23, [x0, #8]
    400092d8:	a9050be4 	stp	x4, x2, [sp, #80]
    400092dc:	52800022 	mov	w2, #0x1                   	// #1
    400092e0:	f90033e3 	str	x3, [sp, #96]
    400092e4:	b9006be2 	str	w2, [sp, #104]
    400092e8:	b90077ff 	str	wzr, [sp, #116]
    400092ec:	eb3642ff 	cmp	x23, w22, uxtw
    400092f0:	54000128 	b.hi	40009314 <ras_ea_handler+0x80>  // b.pmore
    400092f4:	710002bf 	cmp	w21, #0x0
    400092f8:	1a9f07e0 	cset	w0, ne  // ne = any
    400092fc:	f9403fe1 	ldr	x1, [sp, #120]
    40009300:	f9400282 	ldr	x2, [x20]
    40009304:	eb020021 	subs	x1, x1, x2
    40009308:	d2800002 	mov	x2, #0x0                   	// #0
    4000930c:	54000400 	b.eq	4000938c <ras_ea_handler+0xf8>  // b.none
    40009310:	97ffde0d 	bl	40000b44 <__stack_chk_fail>
    40009314:	f9400260 	ldr	x0, [x19]
    40009318:	b50000e0 	cbnz	x0, 40009334 <ras_ea_handler+0xa0>
    4000931c:	90000042 	adrp	x2, 40011000 <version_string+0x37c>
    40009320:	9128b042 	add	x2, x2, #0xa2c
    40009324:	52800a41 	mov	w1, #0x52                  	// #82
    40009328:	90000040 	adrp	x0, 40011000 <version_string+0x37c>
    4000932c:	9126b400 	add	x0, x0, #0x9ad
    40009330:	97ffddfb 	bl	40000b1c <__assert>
    40009334:	f9400660 	ldr	x0, [x19, #8]
    40009338:	b50000a0 	cbnz	x0, 4000934c <ras_ea_handler+0xb8>
    4000933c:	90000042 	adrp	x2, 40011000 <version_string+0x37c>
    40009340:	52800a61 	mov	w1, #0x53                  	// #83
    40009344:	91290042 	add	x2, x2, #0xa40
    40009348:	17fffff8 	b	40009328 <ras_ea_handler+0x94>
    4000934c:	f9400262 	ldr	x2, [x19]
    40009350:	910133e1 	add	x1, sp, #0x4c
    40009354:	aa1303e0 	mov	x0, x19
    40009358:	d63f0040 	blr	x2
    4000935c:	34000120 	cbz	w0, 40009380 <ras_ea_handler+0xec>
    40009360:	b9404fe1 	ldr	w1, [sp, #76]
    40009364:	910143e2 	add	x2, sp, #0x50
    40009368:	f9400663 	ldr	x3, [x19, #8]
    4000936c:	aa1303e0 	mov	x0, x19
    40009370:	d63f0060 	blr	x3
    40009374:	35fffc40 	cbnz	w0, 400092fc <ras_ea_handler+0x68>
    40009378:	110006b5 	add	w21, w21, #0x1
    4000937c:	17fffff4 	b	4000934c <ras_ea_handler+0xb8>
    40009380:	110006d6 	add	w22, w22, #0x1
    40009384:	9100c273 	add	x19, x19, #0x30
    40009388:	17ffffd9 	b	400092ec <ras_ea_handler+0x58>
    4000938c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009390:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40009394:	f9401bf7 	ldr	x23, [sp, #48]
    40009398:	a8c87bfd 	ldp	x29, x30, [sp], #128
    4000939c:	d65f03c0 	ret

00000000400093a0 <ras_serr_to_str>:
    400093a0:	a9b27bfd 	stp	x29, x30, [sp, #-224]!
    400093a4:	d2801602 	mov	x2, #0xb0                  	// #176
    400093a8:	f0000021 	adrp	x1, 40010000 <__TEXT_END__>
    400093ac:	910003fd 	mov	x29, sp
    400093b0:	9100a3e3 	add	x3, sp, #0x28
    400093b4:	91004021 	add	x1, x1, #0x10
    400093b8:	a90153f3 	stp	x19, x20, [sp, #16]
    400093bc:	b0000073 	adrp	x19, 40016000 <__RODATA_END__>
    400093c0:	9115c273 	add	x19, x19, #0x570
    400093c4:	2a0003f4 	mov	w20, w0
    400093c8:	f9400260 	ldr	x0, [x19]
    400093cc:	f9006fe0 	str	x0, [sp, #216]
    400093d0:	d2800000 	mov	x0, #0x0                   	// #0
    400093d4:	aa0303e0 	mov	x0, x3
    400093d8:	97ffef73 	bl	400051a4 <memcpy>
    400093dc:	7100569f 	cmp	w20, #0x15
    400093e0:	54000108 	b.hi	40009400 <ras_serr_to_str+0x60>  // b.pmore
    400093e4:	f8745800 	ldr	x0, [x0, w20, uxtw #3]
    400093e8:	f9406fe1 	ldr	x1, [sp, #216]
    400093ec:	f9400262 	ldr	x2, [x19]
    400093f0:	eb020021 	subs	x1, x1, x2
    400093f4:	d2800002 	mov	x2, #0x0                   	// #0
    400093f8:	540000a0 	b.eq	4000940c <ras_serr_to_str+0x6c>  // b.none
    400093fc:	97ffddd2 	bl	40000b44 <__stack_chk_fail>
    40009400:	90000040 	adrp	x0, 40011000 <version_string+0x37c>
    40009404:	91287c00 	add	x0, x0, #0xa1f
    40009408:	17fffff8 	b	400093e8 <ras_serr_to_str+0x48>
    4000940c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009410:	a8ce7bfd 	ldp	x29, x30, [sp], #224
    40009414:	d65f03c0 	ret

0000000040009418 <register_interrupt_type_handler>:
    40009418:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000941c:	910003fd 	mov	x29, sp
    40009420:	a90153f3 	stp	x19, x20, [sp, #16]
    40009424:	f90013f5 	str	x21, [sp, #32]
    40009428:	aa0103f5 	mov	x21, x1
    4000942c:	b4000221 	cbz	x1, 40009470 <register_interrupt_type_handler+0x58>
    40009430:	2a0203e1 	mov	w1, w2
    40009434:	721e745f 	tst	w2, #0xfffffffc
    40009438:	540001c1 	b.ne	40009470 <register_interrupt_type_handler+0x58>  // b.any
    4000943c:	2a0003f3 	mov	w19, w0
    40009440:	d0000094 	adrp	x20, 4001b000 <opteed_sp_context+0xe80>
    40009444:	91182294 	add	x20, x20, #0x608
    40009448:	d37b7e73 	ubfiz	x19, x19, #5, #32
    4000944c:	f8736a82 	ldr	x2, [x20, x19]
    40009450:	b5000142 	cbnz	x2, 40009478 <register_interrupt_type_handler+0x60>
    40009454:	9400068a 	bl	4000ae7c <set_routing_model>
    40009458:	35000040 	cbnz	w0, 40009460 <register_interrupt_type_handler+0x48>
    4000945c:	f8336a95 	str	x21, [x20, x19]
    40009460:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009464:	f94013f5 	ldr	x21, [sp, #32]
    40009468:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000946c:	d65f03c0 	ret
    40009470:	128002a0 	mov	w0, #0xffffffea            	// #-22
    40009474:	17fffffb 	b	40009460 <register_interrupt_type_handler+0x48>
    40009478:	12800480 	mov	w0, #0xffffffdb            	// #-37
    4000947c:	17fffff9 	b	40009460 <register_interrupt_type_handler+0x48>

0000000040009480 <restore_and_resume_ns_context>:
    40009480:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40009484:	52800020 	mov	w0, #0x1                   	// #1
    40009488:	910003fd 	mov	x29, sp
    4000948c:	97ffe55a 	bl	400029f4 <cm_el1_sysregs_context_restore>
    40009490:	52800020 	mov	w0, #0x1                   	// #1
    40009494:	97ffe658 	bl	40002df4 <cm_set_next_eret_context>
    40009498:	52800020 	mov	w0, #0x1                   	// #1
    4000949c:	97ffe5a2 	bl	40002b24 <cm_get_context>
    400094a0:	b50000e0 	cbnz	x0, 400094bc <restore_and_resume_ns_context+0x3c>
    400094a4:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400094a8:	f0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    400094ac:	9127f442 	add	x2, x2, #0x9fd
    400094b0:	91262c00 	add	x0, x0, #0x98b
    400094b4:	52801d01 	mov	w1, #0xe8                  	// #232
    400094b8:	97ffdd99 	bl	40000b1c <__assert>
    400094bc:	a8c17bfd 	ldp	x29, x30, [sp], #16
    400094c0:	d65f03c0 	ret

00000000400094c4 <runtime_svc_init>:
    400094c4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    400094c8:	910003fd 	mov	x29, sp
    400094cc:	a90153f3 	stp	x19, x20, [sp, #16]
    400094d0:	90000073 	adrp	x19, 40015000 <sdei_state_table+0x233>
    400094d4:	912c2273 	add	x19, x19, #0xb08
    400094d8:	a9025bf5 	stp	x21, x22, [sp, #32]
    400094dc:	a90363f7 	stp	x23, x24, [sp, #48]
    400094e0:	90000078 	adrp	x24, 40015000 <sdei_state_table+0x233>
    400094e4:	9129a318 	add	x24, x24, #0xa68
    400094e8:	f90023f9 	str	x25, [sp, #64]
    400094ec:	eb18027f 	cmp	x19, x24
    400094f0:	54000083 	b.cc	40009500 <runtime_svc_init+0x3c>  // b.lo, b.ul, b.last
    400094f4:	cb180273 	sub	x19, x19, x24
    400094f8:	f13ffe7f 	cmp	x19, #0xfff
    400094fc:	540000e9 	b.ls	40009518 <runtime_svc_init+0x54>  // b.plast
    40009500:	90000042 	adrp	x2, 40011000 <version_string+0x37c>
    40009504:	9104e042 	add	x2, x2, #0x138
    40009508:	52800c21 	mov	w1, #0x61                  	// #97
    4000950c:	90000040 	adrp	x0, 40011000 <version_string+0x37c>
    40009510:	91048c00 	add	x0, x0, #0x123
    40009514:	97ffdd82 	bl	40000b1c <__assert>
    40009518:	f1007e7f 	cmp	x19, #0x1f
    4000951c:	540001a9 	b.ls	40009550 <runtime_svc_init+0x8c>  // b.plast
    40009520:	90000057 	adrp	x23, 40011000 <version_string+0x37c>
    40009524:	d345fe74 	lsr	x20, x19, #5
    40009528:	9106b2f7 	add	x23, x23, #0x1ac
    4000952c:	52800015 	mov	w21, #0x0                   	// #0
    40009530:	900000b6 	adrp	x22, 4001d000 <cpu_state+0x668>
    40009534:	912b52d6 	add	x22, x22, #0xad4
    40009538:	aa1603e0 	mov	x0, x22
    4000953c:	d2801002 	mov	x2, #0x80                  	// #128
    40009540:	12800001 	mov	w1, #0xffffffff            	// #-1
    40009544:	97ffef2d 	bl	400051f8 <memset>
    40009548:	eb35029f 	cmp	x20, w21, uxtb
    4000954c:	540000e8 	b.hi	40009568 <runtime_svc_init+0xa4>  // b.pmore
    40009550:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009554:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40009558:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000955c:	f94023f9 	ldr	x25, [sp, #64]
    40009560:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40009564:	d65f03c0 	ret
    40009568:	d37b1eb9 	ubfiz	x25, x21, #5, #8
    4000956c:	8b190313 	add	x19, x24, x25
    40009570:	38796b01 	ldrb	w1, [x24, x25]
    40009574:	39400660 	ldrb	w0, [x19, #1]
    40009578:	6b00003f 	cmp	w1, w0
    4000957c:	54000148 	b.hi	400095a4 <runtime_svc_init+0xe0>  // b.pmore
    40009580:	7100fc1f 	cmp	w0, #0x3f
    40009584:	54000108 	b.hi	400095a4 <runtime_svc_init+0xe0>  // b.pmore
    40009588:	39400a60 	ldrb	w0, [x19, #2]
    4000958c:	7100041f 	cmp	w0, #0x1
    40009590:	540000a8 	b.hi	400095a4 <runtime_svc_init+0xe0>  // b.pmore
    40009594:	f9400a60 	ldr	x0, [x19, #16]
    40009598:	b5000120 	cbnz	x0, 400095bc <runtime_svc_init+0xf8>
    4000959c:	f9400e60 	ldr	x0, [x19, #24]
    400095a0:	b50001e0 	cbnz	x0, 400095dc <runtime_svc_init+0x118>
    400095a4:	aa1303e1 	mov	x1, x19
    400095a8:	90000040 	adrp	x0, 40011000 <version_string+0x37c>
    400095ac:	91061000 	add	x0, x0, #0x184
    400095b0:	9400111c 	bl	4000da20 <tf_log>
    400095b4:	97ffe6d6 	bl	4000310c <console_flush>
    400095b8:	97ffdee4 	bl	40001148 <do_panic>
    400095bc:	d63f0000 	blr	x0
    400095c0:	340000e0 	cbz	w0, 400095dc <runtime_svc_init+0x118>
    400095c4:	f9400661 	ldr	x1, [x19, #8]
    400095c8:	aa1703e0 	mov	x0, x23
    400095cc:	94001115 	bl	4000da20 <tf_log>
    400095d0:	110006b5 	add	w21, w21, #0x1
    400095d4:	12001eb5 	and	w21, w21, #0xff
    400095d8:	17ffffdc 	b	40009548 <runtime_svc_init+0x84>
    400095dc:	39400a61 	ldrb	w1, [x19, #2]
    400095e0:	38796b00 	ldrb	w0, [x24, x25]
    400095e4:	531a0022 	ubfiz	w2, w1, #6, #1
    400095e8:	39400661 	ldrb	w1, [x19, #1]
    400095ec:	12001400 	and	w0, w0, #0x3f
    400095f0:	12001421 	and	w1, w1, #0x3f
    400095f4:	2a020000 	orr	w0, w0, w2
    400095f8:	2a020021 	orr	w1, w1, w2
    400095fc:	6b01001f 	cmp	w0, w1
    40009600:	540000a9 	b.ls	40009614 <runtime_svc_init+0x150>  // b.plast
    40009604:	90000042 	adrp	x2, 40011000 <version_string+0x37c>
    40009608:	528012a1 	mov	w1, #0x95                  	// #149
    4000960c:	91075042 	add	x2, x2, #0x1d4
    40009610:	17ffffbf 	b	4000950c <runtime_svc_init+0x48>
    40009614:	92401c00 	and	x0, x0, #0xff
    40009618:	38206ad5 	strb	w21, [x22, x0]
    4000961c:	91000400 	add	x0, x0, #0x1
    40009620:	6b20003f 	cmp	w1, w0, uxtb
    40009624:	54ffffa2 	b.cs	40009618 <runtime_svc_init+0x154>  // b.hs, b.nlast
    40009628:	17ffffea 	b	400095d0 <runtime_svc_init+0x10c>

000000004000962c <save_event_ctx>:
    4000962c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40009630:	910003fd 	mov	x29, sp
    40009634:	a90153f3 	stp	x19, x20, [sp, #16]
    40009638:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000963c:	f9001bf7 	str	x23, [sp, #48]
    40009640:	b50000e1 	cbnz	x1, 4000965c <save_event_ctx+0x30>
    40009644:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009648:	9125ec42 	add	x2, x2, #0x97b
    4000964c:	528014a1 	mov	w1, #0xa5                  	// #165
    40009650:	f0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    40009654:	91262c00 	add	x0, x0, #0x98b
    40009658:	97ffdd31 	bl	40000b1c <__assert>
    4000965c:	aa0103f3 	mov	x19, x1
    40009660:	aa0003f6 	mov	x22, x0
    40009664:	97ffe138 	bl	40001b44 <plat_my_core_pos>
    40009668:	2a0003e2 	mov	w2, w0
    4000966c:	d2802d04 	mov	x4, #0x168                 	// #360
    40009670:	f0000095 	adrp	x21, 4001c000 <sdei_private_event_table+0x780>
    40009674:	912662b5 	add	x21, x21, #0x998
    40009678:	9b047c41 	mul	x1, x2, x4
    4000967c:	8b0102a3 	add	x3, x21, x1
    40009680:	7942c062 	ldrh	w2, [x3, #352]
    40009684:	7100045f 	cmp	w2, #0x1
    40009688:	540000a9 	b.ls	4000969c <save_event_ctx+0x70>  // b.plast
    4000968c:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009690:	52800f41 	mov	w1, #0x7a                  	// #122
    40009694:	9126c842 	add	x2, x2, #0x9b2
    40009698:	17ffffee 	b	40009650 <save_event_ctx+0x24>
    4000969c:	52801614 	mov	w20, #0xb0                  	// #176
    400096a0:	9bb47c54 	umull	x20, w2, w20
    400096a4:	9ba45014 	umaddl	x20, w0, w4, x20
    400096a8:	11000440 	add	w0, w2, #0x1
    400096ac:	7902c060 	strh	w0, [x3, #352]
    400096b0:	d2801600 	mov	x0, #0xb0                  	// #176
    400096b4:	9b000442 	madd	x2, x2, x0, x1
    400096b8:	91002280 	add	x0, x20, #0x8
    400096bc:	aa1303e1 	mov	x1, x19
    400096c0:	8b0002a0 	add	x0, x21, x0
    400096c4:	8b0202b7 	add	x23, x21, x2
    400096c8:	f8226ab6 	str	x22, [x21, x2]
    400096cc:	d2801202 	mov	x2, #0x90                  	// #144
    400096d0:	97ffeeb5 	bl	400051a4 <memcpy>
    400096d4:	f9408e60 	ldr	x0, [x19, #280]
    400096d8:	f90056e0 	str	x0, [x23, #168]
    400096dc:	f9409260 	ldr	x0, [x19, #288]
    400096e0:	f90052e0 	str	x0, [x23, #160]
    400096e4:	8b1402a0 	add	x0, x21, x20
    400096e8:	a94153f3 	ldp	x19, x20, [sp, #16]
    400096ec:	a9425bf5 	ldp	x21, x22, [sp, #32]
    400096f0:	f9401bf7 	ldr	x23, [sp, #48]
    400096f4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    400096f8:	d65f03c0 	ret

00000000400096fc <sdei_class_init>:
    400096fc:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    40009700:	910003fd 	mov	x29, sp
    40009704:	a9025bf5 	stp	x21, x22, [sp, #32]
    40009708:	f0000035 	adrp	x21, 40010000 <__TEXT_END__>
    4000970c:	910342b5 	add	x21, x21, #0xd0
    40009710:	2a0003f6 	mov	w22, w0
    40009714:	a90153f3 	stp	x19, x20, [sp, #16]
    40009718:	12800014 	mov	w20, #0xffffffff            	// #-1
    4000971c:	a94102b3 	ldp	x19, x0, [x21, #16]
    40009720:	a90363f7 	stp	x23, x24, [sp, #48]
    40009724:	900000b7 	adrp	x23, 4001d000 <cpu_state+0x668>
    40009728:	9129b2f7 	add	x23, x23, #0xa6c
    4000972c:	f90023f9 	str	x25, [sp, #64]
    40009730:	52800018 	mov	w24, #0x0                   	// #0
    40009734:	aa0003f9 	mov	x25, x0
    40009738:	eb38433f 	cmp	x25, w24, uxtw
    4000973c:	540001e8 	b.hi	40009778 <sdei_class_init+0x7c>  // b.pmore
    40009740:	a94002b3 	ldp	x19, x0, [x21]
    40009744:	900000b5 	adrp	x21, 4001d000 <cpu_state+0x668>
    40009748:	9129a2b5 	add	x21, x21, #0xa68
    4000974c:	12800017 	mov	w23, #0xffffffff            	// #-1
    40009750:	52800014 	mov	w20, #0x0                   	// #0
    40009754:	52800018 	mov	w24, #0x0                   	// #0
    40009758:	aa0003f9 	mov	x25, x0
    4000975c:	eb38433f 	cmp	x25, w24, uxtw
    40009760:	540009c8 	b.hi	40009898 <sdei_class_init+0x19c>  // b.pmore
    40009764:	350015d4 	cbnz	w20, 40009a1c <sdei_class_init+0x320>
    40009768:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000976c:	52801be1 	mov	w1, #0xdf                  	// #223
    40009770:	91347c42 	add	x2, x2, #0xd1f
    40009774:	14000009 	b	40009798 <sdei_class_init+0x9c>
    40009778:	b9400260 	ldr	w0, [x19]
    4000977c:	3100069f 	cmn	w20, #0x1
    40009780:	54000120 	b.eq	400097a4 <sdei_class_init+0xa8>  // b.none
    40009784:	6b14001f 	cmp	w0, w20
    40009788:	540000ec 	b.gt	400097a4 <sdei_class_init+0xa8>
    4000978c:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009790:	912ca842 	add	x2, x2, #0xb2a
    40009794:	52800e01 	mov	w1, #0x70                  	// #112
    40009798:	f0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000979c:	912d7c00 	add	x0, x0, #0xb5f
    400097a0:	97ffdcdf 	bl	40000b1c <__assert>
    400097a4:	2a0003f4 	mov	w20, w0
    400097a8:	7100001f 	cmp	w0, #0x0
    400097ac:	350000a0 	cbnz	w0, 400097c0 <sdei_class_init+0xc4>
    400097b0:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400097b4:	52800ea1 	mov	w1, #0x75                  	// #117
    400097b8:	912e0442 	add	x2, x2, #0xb81
    400097bc:	17fffff7 	b	40009798 <sdei_class_init+0x9c>
    400097c0:	540000aa 	b.ge	400097d4 <sdei_class_init+0xd8>  // b.tcont
    400097c4:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400097c8:	52800f01 	mov	w1, #0x78                  	// #120
    400097cc:	912e7442 	add	x2, x2, #0xb9d
    400097d0:	17fffff2 	b	40009798 <sdei_class_init+0x9c>
    400097d4:	b9400a61 	ldr	w1, [x19, #8]
    400097d8:	362000a1 	tbz	w1, #4, 400097ec <sdei_class_init+0xf0>
    400097dc:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400097e0:	52800f61 	mov	w1, #0x7b                  	// #123
    400097e4:	912eb842 	add	x2, x2, #0xbae
    400097e8:	17ffffec 	b	40009798 <sdei_class_init+0x9c>
    400097ec:	361800a1 	tbz	w1, #3, 40009800 <sdei_class_init+0x104>
    400097f0:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400097f4:	52800fc1 	mov	w1, #0x7e                  	// #126
    400097f8:	912f0c42 	add	x2, x2, #0xbc3
    400097fc:	17ffffe7 	b	40009798 <sdei_class_init+0x9c>
    40009800:	363000a1 	tbz	w1, #6, 40009814 <sdei_class_init+0x118>
    40009804:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009808:	52801021 	mov	w1, #0x81                  	// #129
    4000980c:	912f7442 	add	x2, x2, #0xbdd
    40009810:	17ffffe2 	b	40009798 <sdei_class_init+0x9c>
    40009814:	d3451420 	ubfx	x0, x1, #5, #1
    40009818:	121b0022 	and	w2, w1, #0x20
    4000981c:	6b0002df 	cmp	w22, w0
    40009820:	54000221 	b.ne	40009864 <sdei_class_init+0x168>  // b.any
    40009824:	b9400660 	ldr	w0, [x19, #4]
    40009828:	36080241 	tbz	w1, #1, 40009870 <sdei_class_init+0x174>
    4000982c:	340000a0 	cbz	w0, 40009840 <sdei_class_init+0x144>
    40009830:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009834:	52801141 	mov	w1, #0x8a                  	// #138
    40009838:	912fcc42 	add	x2, x2, #0xbf3
    4000983c:	17ffffd7 	b	40009798 <sdei_class_init+0x9c>
    40009840:	340000a2 	cbz	w2, 40009854 <sdei_class_init+0x158>
    40009844:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009848:	52801161 	mov	w1, #0x8b                  	// #139
    4000984c:	91303442 	add	x2, x2, #0xc0d
    40009850:	17ffffd2 	b	40009798 <sdei_class_init+0x9c>
    40009854:	b94002e0 	ldr	w0, [x23]
    40009858:	11000400 	add	w0, w0, #0x1
    4000985c:	b90002e0 	str	w0, [x23]
    40009860:	b9000e7f 	str	wzr, [x19, #12]
    40009864:	11000718 	add	w24, w24, #0x1
    40009868:	91005273 	add	x19, x19, #0x14
    4000986c:	17ffffb3 	b	40009738 <sdei_class_init+0x3c>
    40009870:	97fff4e8 	bl	40006c10 <plat_ic_is_spi>
    40009874:	350000a0 	cbnz	w0, 40009888 <sdei_class_init+0x18c>
    40009878:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000987c:	528011e1 	mov	w1, #0x8f                  	// #143
    40009880:	9129dc42 	add	x2, x2, #0xa77
    40009884:	17ffffc5 	b	40009798 <sdei_class_init+0x9c>
    40009888:	b9400a60 	ldr	w0, [x19, #8]
    4000988c:	321e0000 	orr	w0, w0, #0x4
    40009890:	b9000a60 	str	w0, [x19, #8]
    40009894:	17fffff3 	b	40009860 <sdei_class_init+0x164>
    40009898:	b9400260 	ldr	w0, [x19]
    4000989c:	37f800f7 	tbnz	w23, #31, 400098b8 <sdei_class_init+0x1bc>
    400098a0:	6b17001f 	cmp	w0, w23
    400098a4:	540000ac 	b.gt	400098b8 <sdei_class_init+0x1bc>
    400098a8:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400098ac:	52801361 	mov	w1, #0x9b                  	// #155
    400098b0:	912ca842 	add	x2, x2, #0xb2a
    400098b4:	17ffffb9 	b	40009798 <sdei_class_init+0x9c>
    400098b8:	2a0003f7 	mov	w23, w0
    400098bc:	350002a0 	cbnz	w0, 40009910 <sdei_class_init+0x214>
    400098c0:	b9400674 	ldr	w20, [x19, #4]
    400098c4:	2a1403e0 	mov	w0, w20
    400098c8:	97fff4cf 	bl	40006c04 <plat_ic_is_sgi>
    400098cc:	350000a0 	cbnz	w0, 400098e0 <sdei_class_init+0x1e4>
    400098d0:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400098d4:	52801461 	mov	w1, #0xa3                  	// #163
    400098d8:	91308842 	add	x2, x2, #0xc22
    400098dc:	17ffffaf 	b	40009798 <sdei_class_init+0x9c>
    400098e0:	2a1403e0 	mov	w0, w20
    400098e4:	97fff4ab 	bl	40006b90 <plat_ic_get_interrupt_type>
    400098e8:	2a0003f4 	mov	w20, w0
    400098ec:	7100041f 	cmp	w0, #0x1
    400098f0:	54ffff01 	b.ne	400098d0 <sdei_class_init+0x1d4>  // b.any
    400098f4:	b9400a60 	ldr	w0, [x19, #8]
    400098f8:	7100601f 	cmp	w0, #0x18
    400098fc:	54000160 	b.eq	40009928 <sdei_class_init+0x22c>  // b.none
    40009900:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009904:	52801521 	mov	w1, #0xa9                  	// #169
    40009908:	9130ec42 	add	x2, x2, #0xc3b
    4000990c:	17ffffa3 	b	40009798 <sdei_class_init+0x9c>
    40009910:	b9400a60 	ldr	w0, [x19, #8]
    40009914:	361800a0 	tbz	w0, #3, 40009928 <sdei_class_init+0x22c>
    40009918:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000991c:	528015a1 	mov	w1, #0xad                  	// #173
    40009920:	912f0c42 	add	x2, x2, #0xbc3
    40009924:	17ffff9d 	b	40009798 <sdei_class_init+0x9c>
    40009928:	b9400260 	ldr	w0, [x19]
    4000992c:	36f800a0 	tbz	w0, #31, 40009940 <sdei_class_init+0x244>
    40009930:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009934:	52801621 	mov	w1, #0xb1                  	// #177
    40009938:	912e7442 	add	x2, x2, #0xb9d
    4000993c:	17ffff97 	b	40009798 <sdei_class_init+0x9c>
    40009940:	b9400a61 	ldr	w1, [x19, #8]
    40009944:	372000a1 	tbnz	w1, #4, 40009958 <sdei_class_init+0x25c>
    40009948:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000994c:	52801681 	mov	w1, #0xb4                  	// #180
    40009950:	9131e042 	add	x2, x2, #0xc78
    40009954:	17ffff91 	b	40009798 <sdei_class_init+0x9c>
    40009958:	121a0022 	and	w2, w1, #0x40
    4000995c:	36300101 	tbz	w1, #6, 4000997c <sdei_class_init+0x280>
    40009960:	321b0023 	orr	w3, w1, #0x20
    40009964:	7101c07f 	cmp	w3, #0x70
    40009968:	540000a0 	b.eq	4000997c <sdei_class_init+0x280>  // b.none
    4000996c:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009970:	52801761 	mov	w1, #0xbb                  	// #187
    40009974:	91323842 	add	x2, x2, #0xc8e
    40009978:	17ffff88 	b	40009798 <sdei_class_init+0x9c>
    4000997c:	d3451424 	ubfx	x4, x1, #5, #1
    40009980:	121b0023 	and	w3, w1, #0x20
    40009984:	6b0402df 	cmp	w22, w4
    40009988:	54000241 	b.ne	400099d0 <sdei_class_init+0x2d4>  // b.any
    4000998c:	34000200 	cbz	w0, 400099cc <sdei_class_init+0x2d0>
    40009990:	b9400660 	ldr	w0, [x19, #4]
    40009994:	36080241 	tbz	w1, #1, 400099dc <sdei_class_init+0x2e0>
    40009998:	340000a0 	cbz	w0, 400099ac <sdei_class_init+0x2b0>
    4000999c:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400099a0:	52801901 	mov	w1, #0xc8                  	// #200
    400099a4:	912fcc42 	add	x2, x2, #0xbf3
    400099a8:	17ffff7c 	b	40009798 <sdei_class_init+0x9c>
    400099ac:	340000a3 	cbz	w3, 400099c0 <sdei_class_init+0x2c4>
    400099b0:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400099b4:	52801921 	mov	w1, #0xc9                  	// #201
    400099b8:	91303442 	add	x2, x2, #0xc0d
    400099bc:	17ffff77 	b	40009798 <sdei_class_init+0x9c>
    400099c0:	b94002a0 	ldr	w0, [x21]
    400099c4:	11000400 	add	w0, w0, #0x1
    400099c8:	b90002a0 	str	w0, [x21]
    400099cc:	b9000e7f 	str	wzr, [x19, #12]
    400099d0:	11000718 	add	w24, w24, #0x1
    400099d4:	91005273 	add	x19, x19, #0x14
    400099d8:	17ffff61 	b	4000975c <sdei_class_init+0x60>
    400099dc:	340000c2 	cbz	w2, 400099f4 <sdei_class_init+0x2f8>
    400099e0:	34ffff60 	cbz	w0, 400099cc <sdei_class_init+0x2d0>
    400099e4:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    400099e8:	52801a01 	mov	w1, #0xd0                  	// #208
    400099ec:	912fcc42 	add	x2, x2, #0xbf3
    400099f0:	17ffff6a 	b	40009798 <sdei_class_init+0x9c>
    400099f4:	97fff480 	bl	40006bf4 <plat_ic_is_ppi>
    400099f8:	350000a0 	cbnz	w0, 40009a0c <sdei_class_init+0x310>
    400099fc:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009a00:	52801ac1 	mov	w1, #0xd6                  	// #214
    40009a04:	9133d442 	add	x2, x2, #0xcf5
    40009a08:	17ffff64 	b	40009798 <sdei_class_init+0x9c>
    40009a0c:	b9400a60 	ldr	w0, [x19, #8]
    40009a10:	321e0000 	orr	w0, w0, #0x4
    40009a14:	b9000a60 	str	w0, [x19, #8]
    40009a18:	17ffffed 	b	400099cc <sdei_class_init+0x2d0>
    40009a1c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009a20:	d2800000 	mov	x0, #0x0                   	// #0
    40009a24:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40009a28:	a94363f7 	ldp	x23, x24, [sp, #48]
    40009a2c:	f94023f9 	ldr	x25, [sp, #64]
    40009a30:	a8c57bfd 	ldp	x29, x30, [sp], #80
    40009a34:	14000001 	b	40009a38 <sdei_cpu_on_init>

0000000040009a38 <sdei_cpu_on_init>:
    40009a38:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40009a3c:	f0000020 	adrp	x0, 40010000 <__TEXT_END__>
    40009a40:	910003fd 	mov	x29, sp
    40009a44:	a90153f3 	stp	x19, x20, [sp, #16]
    40009a48:	52800013 	mov	w19, #0x0                   	// #0
    40009a4c:	f9406814 	ldr	x20, [x0, #208]
    40009a50:	91034000 	add	x0, x0, #0xd0
    40009a54:	f90013f5 	str	x21, [sp, #32]
    40009a58:	f9400415 	ldr	x21, [x0, #8]
    40009a5c:	eb3342bf 	cmp	x21, w19, uxtw
    40009a60:	540000e8 	b.hi	40009a7c <sdei_cpu_on_init+0x44>  // b.pmore
    40009a64:	9400024c 	bl	4000a394 <sdei_pe_mask>
    40009a68:	d2800000 	mov	x0, #0x0                   	// #0
    40009a6c:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009a70:	f94013f5 	ldr	x21, [sp, #32]
    40009a74:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40009a78:	d65f03c0 	ret
    40009a7c:	aa1403e0 	mov	x0, x20
    40009a80:	11000673 	add	w19, w19, #0x1
    40009a84:	97ffe7b5 	bl	40003958 <get_event_entry>
    40009a88:	91005294 	add	x20, x20, #0x14
    40009a8c:	a9007c1f 	stp	xzr, xzr, [x0]
    40009a90:	f900081f 	str	xzr, [x0, #16]
    40009a94:	b900181f 	str	wzr, [x0, #24]
    40009a98:	3900701f 	strb	wzr, [x0, #28]
    40009a9c:	17fffff0 	b	40009a5c <sdei_cpu_on_init+0x24>

0000000040009aa0 <sdei_cpu_wakeup_init>:
    40009aa0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    40009aa4:	910003fd 	mov	x29, sp
    40009aa8:	9400023b 	bl	4000a394 <sdei_pe_mask>
    40009aac:	d2800000 	mov	x0, #0x0                   	// #0
    40009ab0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    40009ab4:	d65f03c0 	ret

0000000040009ab8 <sdei_dispatch_event>:
    40009ab8:	a9b37bfd 	stp	x29, x30, [sp, #-208]!
    40009abc:	910003fd 	mov	x29, sp
    40009ac0:	a9025bf5 	stp	x21, x22, [sp, #32]
    40009ac4:	b0000076 	adrp	x22, 40016000 <__RODATA_END__>
    40009ac8:	9115c2d6 	add	x22, x22, #0x570
    40009acc:	a90153f3 	stp	x19, x20, [sp, #16]
    40009ad0:	2a0003f3 	mov	w19, w0
    40009ad4:	f94002c0 	ldr	x0, [x22]
    40009ad8:	f90067e0 	str	x0, [sp, #200]
    40009adc:	d2800000 	mov	x0, #0x0                   	// #0
    40009ae0:	a90363f7 	stp	x23, x24, [sp, #48]
    40009ae4:	f90023f9 	str	x25, [sp, #64]
    40009ae8:	97ffe017 	bl	40001b44 <plat_my_core_pos>
    40009aec:	2a0003e1 	mov	w1, w0
    40009af0:	f0000080 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    40009af4:	91266000 	add	x0, x0, #0x998
    40009af8:	d2802d02 	mov	x2, #0x168                 	// #360
    40009afc:	9b020021 	madd	x1, x1, x2, x0
    40009b00:	39458820 	ldrb	w0, [x1, #354]
    40009b04:	34000100 	cbz	w0, 40009b24 <sdei_dispatch_event+0x6c>
    40009b08:	12800000 	mov	w0, #0xffffffff            	// #-1
    40009b0c:	f94067e1 	ldr	x1, [sp, #200]
    40009b10:	f94002c2 	ldr	x2, [x22]
    40009b14:	eb020021 	subs	x1, x1, x2
    40009b18:	d2800002 	mov	x2, #0x0                   	// #0
    40009b1c:	540006e0 	b.eq	40009bf8 <sdei_dispatch_event+0x140>  // b.none
    40009b20:	97ffdc09 	bl	40000b44 <__stack_chk_fail>
    40009b24:	34ffff33 	cbz	w19, 40009b08 <sdei_dispatch_event+0x50>
    40009b28:	2a1303e0 	mov	w0, w19
    40009b2c:	97ffe750 	bl	4000386c <find_event_map>
    40009b30:	aa0003f3 	mov	x19, x0
    40009b34:	b4fffea0 	cbz	x0, 40009b08 <sdei_dispatch_event+0x50>
    40009b38:	b9400800 	ldr	w0, [x0, #8]
    40009b3c:	3637fe60 	tbz	w0, #6, 40009b08 <sdei_dispatch_event+0x50>
    40009b40:	97ffe7ae 	bl	400039f8 <get_outstanding_dispatch>
    40009b44:	b40000c0 	cbz	x0, 40009b5c <sdei_dispatch_event+0xa4>
    40009b48:	f9400000 	ldr	x0, [x0]
    40009b4c:	b9400800 	ldr	w0, [x0, #8]
    40009b50:	372ffdc0 	tbnz	w0, #5, 40009b08 <sdei_dispatch_event+0x50>
    40009b54:	b9400a60 	ldr	w0, [x19, #8]
    40009b58:	362ffd80 	tbz	w0, #5, 40009b08 <sdei_dispatch_event+0x50>
    40009b5c:	aa1303e0 	mov	x0, x19
    40009b60:	97ffe77e 	bl	40003958 <get_event_entry>
    40009b64:	52800121 	mov	w1, #0x9                   	// #9
    40009b68:	aa0003f7 	mov	x23, x0
    40009b6c:	97ffe387 	bl	40002988 <can_sdei_state_trans>
    40009b70:	72001c1f 	tst	w0, #0xff
    40009b74:	54fffca0 	b.eq	40009b08 <sdei_dispatch_event+0x50>  // b.none
    40009b78:	97fffe42 	bl	40009480 <restore_and_resume_ns_context>
    40009b7c:	aa0003f4 	mov	x20, x0
    40009b80:	b9400a60 	ldr	w0, [x19, #8]
    40009b84:	52800419 	mov	w25, #0x20                  	// #32
    40009b88:	52800618 	mov	w24, #0x30                  	// #48
    40009b8c:	f27b001f 	tst	x0, #0x20
    40009b90:	1a981320 	csel	w0, w25, w24, ne  // ne = any
    40009b94:	97ffe5de 	bl	4000330c <ehf_activate_priority>
    40009b98:	aa1403e1 	mov	x1, x20
    40009b9c:	aa1303e0 	mov	x0, x19
    40009ba0:	97fffea3 	bl	4000962c <save_event_ctx>
    40009ba4:	aa0003f5 	mov	x21, x0
    40009ba8:	aa0003e1 	mov	x1, x0
    40009bac:	b9800260 	ldrsw	x0, [x19]
    40009bb0:	f9000280 	str	x0, [x20]
    40009bb4:	f94006e0 	ldr	x0, [x23, #8]
    40009bb8:	f9000680 	str	x0, [x20, #8]
    40009bbc:	f94052a0 	ldr	x0, [x21, #160]
    40009bc0:	f9000a80 	str	x0, [x20, #16]
    40009bc4:	f84a8c20 	ldr	x0, [x1, #168]!
    40009bc8:	f9000e80 	str	x0, [x20, #24]
    40009bcc:	aa1703e0 	mov	x0, x23
    40009bd0:	9400024a 	bl	4000a4f8 <sdei_set_elr_spsr.isra.0>
    40009bd4:	910143e0 	add	x0, sp, #0x50
    40009bd8:	f9004ea0 	str	x0, [x21, #152]
    40009bdc:	97ffdc68 	bl	40000d7c <begin_sdei_synchronous_dispatch>
    40009be0:	b9400a60 	ldr	w0, [x19, #8]
    40009be4:	f27b001f 	tst	x0, #0x20
    40009be8:	1a981320 	csel	w0, w25, w24, ne  // ne = any
    40009bec:	97ffe600 	bl	400033ec <ehf_deactivate_priority>
    40009bf0:	52800000 	mov	w0, #0x0                   	// #0
    40009bf4:	17ffffc6 	b	40009b0c <sdei_dispatch_event+0x54>
    40009bf8:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009bfc:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40009c00:	a94363f7 	ldp	x23, x24, [sp, #48]
    40009c04:	f94023f9 	ldr	x25, [sp, #64]
    40009c08:	a8cd7bfd 	ldp	x29, x30, [sp], #208
    40009c0c:	d65f03c0 	ret

0000000040009c10 <sdei_event_complete>:
    40009c10:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    40009c14:	910003fd 	mov	x29, sp
    40009c18:	a90153f3 	stp	x19, x20, [sp, #16]
    40009c1c:	a9025bf5 	stp	x21, x22, [sp, #32]
    40009c20:	aa0103f6 	mov	x22, x1
    40009c24:	a90363f7 	stp	x23, x24, [sp, #48]
    40009c28:	12001c17 	and	w23, w0, #0xff
    40009c2c:	52800020 	mov	w0, #0x1                   	// #1
    40009c30:	97ffe3bd 	bl	40002b24 <cm_get_context>
    40009c34:	f9408014 	ldr	x20, [x0, #256]
    40009c38:	53082294 	ubfx	w20, w20, #8, #1
    40009c3c:	97ffe76f 	bl	400039f8 <get_outstanding_dispatch>
    40009c40:	b4000200 	cbz	x0, 40009c80 <sdei_event_complete+0x70>
    40009c44:	11000694 	add	w20, w20, #0x1
    40009c48:	aa0003f3 	mov	x19, x0
    40009c4c:	35000137 	cbnz	w23, 40009c70 <sdei_event_complete+0x60>
    40009c50:	f9400275 	ldr	x21, [x19]
    40009c54:	b5000235 	cbnz	x21, 40009c98 <sdei_event_complete+0x88>
    40009c58:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009c5c:	f0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    40009c60:	912c7842 	add	x2, x2, #0xb1e
    40009c64:	91262c00 	add	x0, x0, #0x98b
    40009c68:	52805621 	mov	w1, #0x2b1                 	// #689
    40009c6c:	97ffdbac 	bl	40000b1c <__assert>
    40009c70:	2a1403e1 	mov	w1, w20
    40009c74:	aa1603e0 	mov	x0, x22
    40009c78:	97fff488 	bl	40006e98 <plat_sdei_validate_entry_point>
    40009c7c:	34fffea0 	cbz	w0, 40009c50 <sdei_event_complete+0x40>
    40009c80:	12800040 	mov	w0, #0xfffffffd            	// #-3
    40009c84:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009c88:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40009c8c:	a94363f7 	ldp	x23, x24, [sp, #48]
    40009c90:	a8c47bfd 	ldp	x29, x30, [sp], #64
    40009c94:	d65f03c0 	ret
    40009c98:	aa1503e0 	mov	x0, x21
    40009c9c:	97ffe72f 	bl	40003958 <get_event_entry>
    40009ca0:	aa0003f8 	mov	x24, x0
    40009ca4:	b9400aa0 	ldr	w0, [x21, #8]
    40009ca8:	37200060 	tbnz	w0, #4, 40009cb4 <sdei_event_complete+0xa4>
    40009cac:	910042a0 	add	x0, x21, #0x10
    40009cb0:	97ffe0b7 	bl	40001f8c <spin_lock>
    40009cb4:	710002ff 	cmp	w23, #0x0
    40009cb8:	aa1803e0 	mov	x0, x24
    40009cbc:	1a9f07e1 	cset	w1, ne  // ne = any
    40009cc0:	11001c21 	add	w1, w1, #0x7
    40009cc4:	97ffe331 	bl	40002988 <can_sdei_state_trans>
    40009cc8:	72001c1f 	tst	w0, #0xff
    40009ccc:	b9400aa0 	ldr	w0, [x21, #8]
    40009cd0:	540000a1 	b.ne	40009ce4 <sdei_event_complete+0xd4>  // b.any
    40009cd4:	3727fd60 	tbnz	w0, #4, 40009c80 <sdei_event_complete+0x70>
    40009cd8:	910042a0 	add	x0, x21, #0x10
    40009cdc:	97ffe0b4 	bl	40001fac <spin_unlock>
    40009ce0:	17ffffe8 	b	40009c80 <sdei_event_complete+0x70>
    40009ce4:	37200060 	tbnz	w0, #4, 40009cf0 <sdei_event_complete+0xe0>
    40009ce8:	910042a0 	add	x0, x21, #0x10
    40009cec:	97ffe0b0 	bl	40001fac <spin_unlock>
    40009cf0:	97ffdf95 	bl	40001b44 <plat_my_core_pos>
    40009cf4:	2a0003e0 	mov	w0, w0
    40009cf8:	f0000082 	adrp	x2, 4001c000 <sdei_private_event_table+0x780>
    40009cfc:	91266042 	add	x2, x2, #0x998
    40009d00:	d2802d01 	mov	x1, #0x168                 	// #360
    40009d04:	f0000058 	adrp	x24, 40014000 <__func__.4054+0x988>
    40009d08:	91262f18 	add	x24, x24, #0x98b
    40009d0c:	9b010802 	madd	x2, x0, x1, x2
    40009d10:	7942c041 	ldrh	w1, [x2, #352]
    40009d14:	34000141 	cbz	w1, 40009d3c <sdei_event_complete+0x12c>
    40009d18:	7100083f 	cmp	w1, #0x2
    40009d1c:	540000c9 	b.ls	40009d34 <sdei_event_complete+0x124>  // b.plast
    40009d20:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009d24:	91275c42 	add	x2, x2, #0x9d7
    40009d28:	52801141 	mov	w1, #0x8a                  	// #138
    40009d2c:	aa1803e0 	mov	x0, x24
    40009d30:	17ffffcf 	b	40009c6c <sdei_event_complete+0x5c>
    40009d34:	51000421 	sub	w1, w1, #0x1
    40009d38:	7902c041 	strh	w1, [x2, #352]
    40009d3c:	52800020 	mov	w0, #0x1                   	// #1
    40009d40:	97ffe379 	bl	40002b24 <cm_get_context>
    40009d44:	aa0003f5 	mov	x21, x0
    40009d48:	b50000a0 	cbnz	x0, 40009d5c <sdei_event_complete+0x14c>
    40009d4c:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009d50:	52801741 	mov	w1, #0xba                  	// #186
    40009d54:	9125ec42 	add	x2, x2, #0x97b
    40009d58:	17fffff5 	b	40009d2c <sdei_event_complete+0x11c>
    40009d5c:	91002261 	add	x1, x19, #0x8
    40009d60:	d2801202 	mov	x2, #0x90                  	// #144
    40009d64:	97ffed10 	bl	400051a4 <memcpy>
    40009d68:	f9405660 	ldr	x0, [x19, #168]
    40009d6c:	f9008ea0 	str	x0, [x21, #280]
    40009d70:	f9405260 	ldr	x0, [x19, #160]
    40009d74:	f90092a0 	str	x0, [x21, #288]
    40009d78:	34000177 	cbz	w23, 40009da4 <sdei_event_complete+0x194>
    40009d7c:	52807822 	mov	w2, #0x3c1                 	// #961
    40009d80:	aa1603e1 	mov	x1, x22
    40009d84:	52800020 	mov	w0, #0x1                   	// #1
    40009d88:	2a140842 	orr	w2, w2, w20, lsl #2
    40009d8c:	97ffe409 	bl	40002db0 <cm_set_elr_spsr_el3>
    40009d90:	71000a9f 	cmp	w20, #0x2
    40009d94:	a94a0261 	ldp	x1, x0, [x19, #160]
    40009d98:	540000c1 	b.ne	40009db0 <sdei_event_complete+0x1a0>  // b.any
    40009d9c:	d51c4021 	msr	elr_el2, x1
    40009da0:	d51c4000 	msr	spsr_el2, x0
    40009da4:	f9404e60 	ldr	x0, [x19, #152]
    40009da8:	52800021 	mov	w1, #0x1                   	// #1
    40009dac:	97ffded7 	bl	40001908 <longjmp>
    40009db0:	d5184021 	msr	elr_el1, x1
    40009db4:	d5184000 	msr	spsr_el1, x0
    40009db8:	17fffffb 	b	40009da4 <sdei_event_complete+0x194>

0000000040009dbc <sdei_event_context>:
    40009dbc:	7100443f 	cmp	w1, #0x11
    40009dc0:	54000388 	b.hi	40009e30 <sdei_event_context+0x74>  // b.pmore
    40009dc4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40009dc8:	910003fd 	mov	x29, sp
    40009dcc:	a90153f3 	stp	x19, x20, [sp, #16]
    40009dd0:	2a0103f3 	mov	w19, w1
    40009dd4:	97ffe709 	bl	400039f8 <get_outstanding_dispatch>
    40009dd8:	aa0003f4 	mov	x20, x0
    40009ddc:	b50000a0 	cbnz	x0, 40009df0 <sdei_event_context+0x34>
    40009de0:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
    40009de4:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009de8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40009dec:	d65f03c0 	ret
    40009df0:	f9400000 	ldr	x0, [x0]
    40009df4:	b50000e0 	cbnz	x0, 40009e10 <sdei_event_context+0x54>
    40009df8:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009dfc:	f0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    40009e00:	912c5042 	add	x2, x2, #0xb14
    40009e04:	91262c00 	add	x0, x0, #0x98b
    40009e08:	52805f61 	mov	w1, #0x2fb                 	// #763
    40009e0c:	97ffdb44 	bl	40000b1c <__assert>
    40009e10:	97ffe6d2 	bl	40003958 <get_event_entry>
    40009e14:	528000c1 	mov	w1, #0x6                   	// #6
    40009e18:	97ffe2dc 	bl	40002988 <can_sdei_state_trans>
    40009e1c:	72001c1f 	tst	w0, #0xff
    40009e20:	54fffe00 	b.eq	40009de0 <sdei_event_context+0x24>  // b.none
    40009e24:	8b334e93 	add	x19, x20, w19, uxtw #3
    40009e28:	f9400660 	ldr	x0, [x19, #8]
    40009e2c:	17ffffee 	b	40009de4 <sdei_event_context+0x28>
    40009e30:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    40009e34:	d65f03c0 	ret

0000000040009e38 <sdei_event_unregister>:
    40009e38:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40009e3c:	910003fd 	mov	x29, sp
    40009e40:	a90153f3 	stp	x19, x20, [sp, #16]
    40009e44:	a9025bf5 	stp	x21, x22, [sp, #32]
    40009e48:	2a0003f5 	mov	w21, w0
    40009e4c:	97ffe688 	bl	4000386c <find_event_map>
    40009e50:	b4000860 	cbz	x0, 40009f5c <sdei_event_unregister+0x124>
    40009e54:	aa0003f3 	mov	x19, x0
    40009e58:	97ffe6c0 	bl	40003958 <get_event_entry>
    40009e5c:	91004276 	add	x22, x19, #0x10
    40009e60:	aa0003f4 	mov	x20, x0
    40009e64:	aa1603e0 	mov	x0, x22
    40009e68:	97ffe049 	bl	40001f8c <spin_lock>
    40009e6c:	aa1403e0 	mov	x0, x20
    40009e70:	52800081 	mov	w1, #0x4                   	// #4
    40009e74:	97ffe2c5 	bl	40002988 <can_sdei_state_trans>
    40009e78:	72001c1f 	tst	w0, #0xff
    40009e7c:	54000161 	b.ne	40009ea8 <sdei_event_unregister+0x70>  // b.any
    40009e80:	39407280 	ldrb	w0, [x20, #28]
    40009e84:	37100640 	tbnz	w0, #2, 40009f4c <sdei_event_unregister+0x114>
    40009e88:	12800053 	mov	w19, #0xfffffffd            	// #-3
    40009e8c:	aa1603e0 	mov	x0, x22
    40009e90:	97ffe047 	bl	40001fac <spin_unlock>
    40009e94:	2a1303e0 	mov	w0, w19
    40009e98:	a94153f3 	ldp	x19, x20, [sp, #16]
    40009e9c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    40009ea0:	a8c37bfd 	ldp	x29, x30, [sp], #48
    40009ea4:	d65f03c0 	ret
    40009ea8:	29410660 	ldp	w0, w1, [x19, #8]
    40009eac:	51000421 	sub	w1, w1, #0x1
    40009eb0:	b9000e61 	str	w1, [x19, #12]
    40009eb4:	36200100 	tbz	w0, #4, 40009ed4 <sdei_event_unregister+0x9c>
    40009eb8:	36f80181 	tbz	w1, #31, 40009ee8 <sdei_event_unregister+0xb0>
    40009ebc:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009ec0:	9134a842 	add	x2, x2, #0xd2a
    40009ec4:	528050a1 	mov	w1, #0x285                 	// #645
    40009ec8:	f0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    40009ecc:	912d7c00 	add	x0, x0, #0xb5f
    40009ed0:	97ffdb13 	bl	40000b1c <__assert>
    40009ed4:	340000a1 	cbz	w1, 40009ee8 <sdei_event_unregister+0xb0>
    40009ed8:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009edc:	52805101 	mov	w1, #0x288                 	// #648
    40009ee0:	9134f842 	add	x2, x2, #0xd3e
    40009ee4:	17fffff9 	b	40009ec8 <sdei_event_unregister+0x90>
    40009ee8:	36100280 	tbz	w0, #2, 40009f38 <sdei_event_unregister+0x100>
    40009eec:	b9400660 	ldr	w0, [x19, #4]
    40009ef0:	97fff320 	bl	40006b70 <plat_ic_disable_interrupt>
    40009ef4:	34000075 	cbz	w21, 40009f00 <sdei_event_unregister+0xc8>
    40009ef8:	b9400660 	ldr	w0, [x19, #4]
    40009efc:	97fff31c 	bl	40006b6c <plat_ic_clear_interrupt_pending>
    40009f00:	b9400660 	ldr	w0, [x19, #4]
    40009f04:	97fff323 	bl	40006b90 <plat_ic_get_interrupt_type>
    40009f08:	7100041f 	cmp	w0, #0x1
    40009f0c:	540000a0 	b.eq	40009f20 <sdei_event_unregister+0xe8>  // b.none
    40009f10:	f0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    40009f14:	528052a1 	mov	w1, #0x295                 	// #661
    40009f18:	91354842 	add	x2, x2, #0xd52
    40009f1c:	17ffffeb 	b	40009ec8 <sdei_event_unregister+0x90>
    40009f20:	b9400660 	ldr	w0, [x19, #4]
    40009f24:	52800041 	mov	w1, #0x2                   	// #2
    40009f28:	97fff35b 	bl	40006c94 <plat_ic_set_interrupt_type>
    40009f2c:	b9400660 	ldr	w0, [x19, #4]
    40009f30:	52801fe1 	mov	w1, #0xff                  	// #255
    40009f34:	97fff357 	bl	40006c90 <plat_ic_set_interrupt_priority>
    40009f38:	39407280 	ldrb	w0, [x20, #28]
    40009f3c:	a9007e9f 	stp	xzr, xzr, [x20]
    40009f40:	f9000a9f 	str	xzr, [x20, #16]
    40009f44:	b9001a9f 	str	wzr, [x20, #24]
    40009f48:	36100060 	tbz	w0, #2, 40009f54 <sdei_event_unregister+0x11c>
    40009f4c:	12800093 	mov	w19, #0xfffffffb            	// #-5
    40009f50:	17ffffcf 	b	40009e8c <sdei_event_unregister+0x54>
    40009f54:	52800013 	mov	w19, #0x0                   	// #0
    40009f58:	17ffffcd 	b	40009e8c <sdei_event_unregister+0x54>
    40009f5c:	12800033 	mov	w19, #0xfffffffe            	// #-2
    40009f60:	17ffffcd 	b	40009e94 <sdei_event_unregister+0x5c>

0000000040009f64 <sdei_init>:
    40009f64:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    40009f68:	910003fd 	mov	x29, sp
    40009f6c:	f9000bf3 	str	x19, [sp, #16]
    40009f70:	97fff3c9 	bl	40006e94 <plat_sdei_setup>
    40009f74:	52800020 	mov	w0, #0x1                   	// #1
    40009f78:	97fffde1 	bl	400096fc <sdei_class_init>
    40009f7c:	52800000 	mov	w0, #0x0                   	// #0
    40009f80:	b0000013 	adrp	x19, 4000a000 <sdei_interrupt_release+0x54>
    40009f84:	97fffdde 	bl	400096fc <sdei_class_init>
    40009f88:	91015273 	add	x19, x19, #0x54
    40009f8c:	aa1303e1 	mov	x1, x19
    40009f90:	52800400 	mov	w0, #0x20                  	// #32
    40009f94:	97ffe5ee 	bl	4000374c <ehf_register_priority_handler>
    40009f98:	aa1303e1 	mov	x1, x19
    40009f9c:	52800600 	mov	w0, #0x30                  	// #48
    40009fa0:	f9400bf3 	ldr	x19, [sp, #16]
    40009fa4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    40009fa8:	17ffe5e9 	b	4000374c <ehf_register_priority_handler>

0000000040009fac <sdei_interrupt_release>:
    40009fac:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    40009fb0:	910003fd 	mov	x29, sp
    40009fb4:	a90153f3 	stp	x19, x20, [sp, #16]
    40009fb8:	a9025bf5 	stp	x21, x22, [sp, #32]
    40009fbc:	97ffe62c 	bl	4000386c <find_event_map>
    40009fc0:	b4000460 	cbz	x0, 4000a04c <sdei_interrupt_release+0xa0>
    40009fc4:	b9400801 	ldr	w1, [x0, #8]
    40009fc8:	aa0003f3 	mov	x19, x0
    40009fcc:	36080401 	tbz	w1, #1, 4000a04c <sdei_interrupt_release+0xa0>
    40009fd0:	97ffe662 	bl	40003958 <get_event_entry>
    40009fd4:	91004276 	add	x22, x19, #0x10
    40009fd8:	aa0003f5 	mov	x21, x0
    40009fdc:	aa1603e0 	mov	x0, x22
    40009fe0:	97ffdfeb 	bl	40001f8c <spin_lock>
    40009fe4:	b9400e74 	ldr	w20, [x19, #12]
    40009fe8:	34000134 	cbz	w20, 4000a00c <sdei_interrupt_release+0x60>
    40009fec:	12800054 	mov	w20, #0xfffffffd            	// #-3
    40009ff0:	aa1603e0 	mov	x0, x22
    40009ff4:	97ffdfee 	bl	40001fac <spin_unlock>
    40009ff8:	2a1403e0 	mov	w0, w20
    40009ffc:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000a000:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000a004:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000a008:	d65f03c0 	ret
    4000a00c:	aa1503e0 	mov	x0, x21
    4000a010:	52800021 	mov	w1, #0x1                   	// #1
    4000a014:	97ffe25d 	bl	40002988 <can_sdei_state_trans>
    4000a018:	72001c1f 	tst	w0, #0xff
    4000a01c:	54fffe80 	b.eq	40009fec <sdei_interrupt_release+0x40>  // b.none
    4000a020:	b9400a60 	ldr	w0, [x19, #8]
    4000a024:	36100100 	tbz	w0, #2, 4000a044 <sdei_interrupt_release+0x98>
    4000a028:	b9400660 	ldr	w0, [x19, #4]
    4000a02c:	97fff2d4 	bl	40006b7c <plat_ic_get_interrupt_active>
    4000a030:	35fffde0 	cbnz	w0, 40009fec <sdei_interrupt_release+0x40>
    4000a034:	b9400a60 	ldr	w0, [x19, #8]
    4000a038:	121d7800 	and	w0, w0, #0xfffffffb
    4000a03c:	2900827f 	stp	wzr, w0, [x19, #4]
    4000a040:	17ffffec 	b	40009ff0 <sdei_interrupt_release+0x44>
    4000a044:	12800034 	mov	w20, #0xfffffffe            	// #-2
    4000a048:	17ffffea 	b	40009ff0 <sdei_interrupt_release+0x44>
    4000a04c:	12800034 	mov	w20, #0xfffffffe            	// #-2
    4000a050:	17ffffea 	b	40009ff8 <sdei_interrupt_release+0x4c>

000000004000a054 <sdei_intr_handler>:
    4000a054:	a9b27bfd 	stp	x29, x30, [sp, #-224]!
    4000a058:	910003fd 	mov	x29, sp
    4000a05c:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000a060:	90000079 	adrp	x25, 40016000 <__RODATA_END__>
    4000a064:	9115c339 	add	x25, x25, #0x570
    4000a068:	a90153f3 	stp	x19, x20, [sp, #16]
    4000a06c:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000a070:	2a0003f6 	mov	w22, w0
    4000a074:	aa0203f5 	mov	x21, x2
    4000a078:	a90363f7 	stp	x23, x24, [sp, #48]
    4000a07c:	2a0103f7 	mov	w23, w1
    4000a080:	f9400321 	ldr	x1, [x25]
    4000a084:	f9006fe1 	str	x1, [sp, #216]
    4000a088:	d2800001 	mov	x1, #0x0                   	// #0
    4000a08c:	f9002bfb 	str	x27, [sp, #80]
    4000a090:	d53800bb 	mrs	x27, mpidr_el1
    4000a094:	97fff2bb 	bl	40006b80 <plat_ic_get_interrupt_id>
    4000a098:	2a0003f4 	mov	w20, w0
    4000a09c:	97fff2dd 	bl	40006c10 <plat_ic_is_spi>
    4000a0a0:	7100001f 	cmp	w0, #0x0
    4000a0a4:	1a9f07e1 	cset	w1, ne  // ne = any
    4000a0a8:	2a1403e0 	mov	w0, w20
    4000a0ac:	97ffe60a 	bl	400038d4 <find_event_map_by_intr>
    4000a0b0:	b50000e0 	cbnz	x0, 4000a0cc <sdei_intr_handler+0x78>
    4000a0b4:	d0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000a0b8:	2a1403e1 	mov	w1, w20
    4000a0bc:	91283000 	add	x0, x0, #0xa0c
    4000a0c0:	94000e58 	bl	4000da20 <tf_log>
    4000a0c4:	97ffe412 	bl	4000310c <console_flush>
    4000a0c8:	97ffdc20 	bl	40001148 <do_panic>
    4000a0cc:	aa0003f3 	mov	x19, x0
    4000a0d0:	b9400000 	ldr	w0, [x0]
    4000a0d4:	34000120 	cbz	w0, 4000a0f8 <sdei_intr_handler+0xa4>
    4000a0d8:	b9400a60 	ldr	w0, [x19, #8]
    4000a0dc:	371000e0 	tbnz	w0, #2, 4000a0f8 <sdei_intr_handler+0xa4>
    4000a0e0:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a0e4:	9128ac42 	add	x2, x2, #0xa2b
    4000a0e8:	528038c1 	mov	w1, #0x1c6                 	// #454
    4000a0ec:	d0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000a0f0:	91262c00 	add	x0, x0, #0x98b
    4000a0f4:	97ffda8a 	bl	40000b1c <__assert>
    4000a0f8:	aa1303e0 	mov	x0, x19
    4000a0fc:	97ffe617 	bl	40003958 <get_event_entry>
    4000a100:	d000009a 	adrp	x26, 4001c000 <sdei_private_event_table+0x780>
    4000a104:	aa0003f4 	mov	x20, x0
    4000a108:	9126635a 	add	x26, x26, #0x998
    4000a10c:	97ffde8e 	bl	40001b44 <plat_my_core_pos>
    4000a110:	2a0003f8 	mov	w24, w0
    4000a114:	2a0003e0 	mov	w0, w0
    4000a118:	d2802d01 	mov	x1, #0x168                 	// #360
    4000a11c:	9b016800 	madd	x0, x0, x1, x26
    4000a120:	39458800 	ldrb	w0, [x0, #354]
    4000a124:	34000680 	cbz	w0, 4000a1f4 <sdei_intr_handler+0x1a0>
    4000a128:	b9400a60 	ldr	w0, [x19, #8]
    4000a12c:	37200060 	tbnz	w0, #4, 4000a138 <sdei_intr_handler+0xe4>
    4000a130:	91004260 	add	x0, x19, #0x10
    4000a134:	97ffdf96 	bl	40001f8c <spin_lock>
    4000a138:	d53800b5 	mrs	x21, mpidr_el1
    4000a13c:	b9400260 	ldr	w0, [x19]
    4000a140:	34000360 	cbz	w0, 4000a1ac <sdei_intr_handler+0x158>
    4000a144:	b9400a61 	ldr	w1, [x19, #8]
    4000a148:	92409eb5 	and	x21, x21, #0xffffffffff
    4000a14c:	b9401a80 	ldr	w0, [x20, #24]
    4000a150:	9260deb5 	and	x21, x21, #0xffffffff00ffffff
    4000a154:	37200141 	tbnz	w1, #4, 4000a17c <sdei_intr_handler+0x128>
    4000a158:	7100041f 	cmp	w0, #0x1
    4000a15c:	54000fe1 	b.ne	4000a358 <sdei_intr_handler+0x304>  // b.any
    4000a160:	f9400a80 	ldr	x0, [x20, #16]
    4000a164:	eb0002bf 	cmp	x21, x0
    4000a168:	540000e0 	b.eq	4000a184 <sdei_intr_handler+0x130>  // b.none
    4000a16c:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a170:	52802e61 	mov	w1, #0x173                 	// #371
    4000a174:	91297842 	add	x2, x2, #0xa5e
    4000a178:	17ffffdd 	b	4000a0ec <sdei_intr_handler+0x98>
    4000a17c:	7100041f 	cmp	w0, #0x1
    4000a180:	54ffff00 	b.eq	4000a160 <sdei_intr_handler+0x10c>  // b.none
    4000a184:	b9400660 	ldr	w0, [x19, #4]
    4000a188:	97fff27a 	bl	40006b70 <plat_ic_disable_interrupt>
    4000a18c:	b9400660 	ldr	w0, [x19, #4]
    4000a190:	97fff2bf 	bl	40006c8c <plat_ic_set_interrupt_pending>
    4000a194:	2a1603e0 	mov	w0, w22
    4000a198:	97fff278 	bl	40006b78 <plat_ic_end_of_interrupt>
    4000a19c:	52802d00 	mov	w0, #0x168                 	// #360
    4000a1a0:	9ba06b18 	umaddl	x24, w24, w0, x26
    4000a1a4:	52800020 	mov	w0, #0x1                   	// #1
    4000a1a8:	39058f00 	strb	w0, [x24, #355]
    4000a1ac:	b9400a60 	ldr	w0, [x19, #8]
    4000a1b0:	37200060 	tbnz	w0, #4, 4000a1bc <sdei_intr_handler+0x168>
    4000a1b4:	91004260 	add	x0, x19, #0x10
    4000a1b8:	97ffdf7d 	bl	40001fac <spin_unlock>
    4000a1bc:	f9406fe0 	ldr	x0, [sp, #216]
    4000a1c0:	f9400321 	ldr	x1, [x25]
    4000a1c4:	eb010000 	subs	x0, x0, x1
    4000a1c8:	d2800001 	mov	x1, #0x0                   	// #0
    4000a1cc:	54000d40 	b.eq	4000a374 <sdei_intr_handler+0x320>  // b.none
    4000a1d0:	97ffda5d 	bl	40000b44 <__stack_chk_fail>
    4000a1d4:	b9400660 	ldr	w0, [x19, #4]
    4000a1d8:	97fff2ad 	bl	40006c8c <plat_ic_set_interrupt_pending>
    4000a1dc:	b9400661 	ldr	w1, [x19, #4]
    4000a1e0:	aa1503e0 	mov	x0, x21
    4000a1e4:	97fff32b 	bl	40006e90 <plat_sdei_handle_masked_trigger>
    4000a1e8:	2a1603e0 	mov	w0, w22
    4000a1ec:	97fff263 	bl	40006b78 <plat_ic_end_of_interrupt>
    4000a1f0:	17ffffef 	b	4000a1ac <sdei_intr_handler+0x158>
    4000a1f4:	b9400260 	ldr	w0, [x19]
    4000a1f8:	35000040 	cbnz	w0, 4000a200 <sdei_intr_handler+0x1ac>
    4000a1fc:	d5033dbf 	dmb	ld
    4000a200:	b9400a60 	ldr	w0, [x19, #8]
    4000a204:	37200220 	tbnz	w0, #4, 4000a248 <sdei_intr_handler+0x1f4>
    4000a208:	91004260 	add	x0, x19, #0x10
    4000a20c:	97ffdf60 	bl	40001f8c <spin_lock>
    4000a210:	b9400a60 	ldr	w0, [x19, #8]
    4000a214:	372001a0 	tbnz	w0, #4, 4000a248 <sdei_intr_handler+0x1f4>
    4000a218:	b9401a80 	ldr	w0, [x20, #24]
    4000a21c:	7100041f 	cmp	w0, #0x1
    4000a220:	54000141 	b.ne	4000a248 <sdei_intr_handler+0x1f4>  // b.any
    4000a224:	f9400a81 	ldr	x1, [x20, #16]
    4000a228:	92409f60 	and	x0, x27, #0xffffffffff
    4000a22c:	9260dc00 	and	x0, x0, #0xffffffff00ffffff
    4000a230:	eb00003f 	cmp	x1, x0
    4000a234:	540000a0 	b.eq	4000a248 <sdei_intr_handler+0x1f4>  // b.none
    4000a238:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a23c:	52803cc1 	mov	w1, #0x1e6                 	// #486
    4000a240:	912a5842 	add	x2, x2, #0xa96
    4000a244:	17ffffaa 	b	4000a0ec <sdei_intr_handler+0x98>
    4000a248:	aa1403e0 	mov	x0, x20
    4000a24c:	52800121 	mov	w1, #0x9                   	// #9
    4000a250:	97ffe1ce 	bl	40002988 <can_sdei_state_trans>
    4000a254:	72001c1f 	tst	w0, #0xff
    4000a258:	540000c1 	b.ne	4000a270 <sdei_intr_handler+0x21c>  // b.any
    4000a25c:	39407280 	ldrb	w0, [x20, #28]
    4000a260:	3607fc40 	tbz	w0, #0, 4000a1e8 <sdei_intr_handler+0x194>
    4000a264:	b9400660 	ldr	w0, [x19, #4]
    4000a268:	97fff289 	bl	40006c8c <plat_ic_set_interrupt_pending>
    4000a26c:	17ffffdf 	b	4000a1e8 <sdei_intr_handler+0x194>
    4000a270:	97ffe5e2 	bl	400039f8 <get_outstanding_dispatch>
    4000a274:	b9400a61 	ldr	w1, [x19, #8]
    4000a278:	36280121 	tbz	w1, #5, 4000a29c <sdei_intr_handler+0x248>
    4000a27c:	b40001a0 	cbz	x0, 4000a2b0 <sdei_intr_handler+0x25c>
    4000a280:	f9400000 	ldr	x0, [x0]
    4000a284:	b9400800 	ldr	w0, [x0, #8]
    4000a288:	36280140 	tbz	w0, #5, 4000a2b0 <sdei_intr_handler+0x25c>
    4000a28c:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a290:	52804121 	mov	w1, #0x209                 	// #521
    4000a294:	912b1042 	add	x2, x2, #0xac4
    4000a298:	17ffff95 	b	4000a0ec <sdei_intr_handler+0x98>
    4000a29c:	b40000a0 	cbz	x0, 4000a2b0 <sdei_intr_handler+0x25c>
    4000a2a0:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a2a4:	52804201 	mov	w1, #0x210                 	// #528
    4000a2a8:	912b8c42 	add	x2, x2, #0xae3
    4000a2ac:	17ffff90 	b	4000a0ec <sdei_intr_handler+0x98>
    4000a2b0:	120002f7 	and	w23, w23, #0x1
    4000a2b4:	37200061 	tbnz	w1, #4, 4000a2c0 <sdei_intr_handler+0x26c>
    4000a2b8:	91004260 	add	x0, x19, #0x10
    4000a2bc:	97ffdf3c 	bl	40001fac <spin_unlock>
    4000a2c0:	350000b7 	cbnz	w23, 4000a2d4 <sdei_intr_handler+0x280>
    4000a2c4:	52800000 	mov	w0, #0x0                   	// #0
    4000a2c8:	97ffe1f1 	bl	40002a8c <cm_el1_sysregs_context_save>
    4000a2cc:	97fffc6d 	bl	40009480 <restore_and_resume_ns_context>
    4000a2d0:	aa0003f5 	mov	x21, x0
    4000a2d4:	aa1503e1 	mov	x1, x21
    4000a2d8:	aa1303e0 	mov	x0, x19
    4000a2dc:	97fffcd4 	bl	4000962c <save_event_ctx>
    4000a2e0:	aa0003f8 	mov	x24, x0
    4000a2e4:	aa0003e1 	mov	x1, x0
    4000a2e8:	b9800260 	ldrsw	x0, [x19]
    4000a2ec:	f90002a0 	str	x0, [x21]
    4000a2f0:	f9400680 	ldr	x0, [x20, #8]
    4000a2f4:	f90006a0 	str	x0, [x21, #8]
    4000a2f8:	f9405300 	ldr	x0, [x24, #160]
    4000a2fc:	f9000aa0 	str	x0, [x21, #16]
    4000a300:	f84a8c20 	ldr	x0, [x1, #168]!
    4000a304:	f9000ea0 	str	x0, [x21, #24]
    4000a308:	aa1403e0 	mov	x0, x20
    4000a30c:	9400007b 	bl	4000a4f8 <sdei_set_elr_spsr.isra.0>
    4000a310:	910183e0 	add	x0, sp, #0x60
    4000a314:	f9004f00 	str	x0, [x24, #152]
    4000a318:	97ffda99 	bl	40000d7c <begin_sdei_synchronous_dispatch>
    4000a31c:	350000b7 	cbnz	w23, 4000a330 <sdei_intr_handler+0x2dc>
    4000a320:	52800000 	mov	w0, #0x0                   	// #0
    4000a324:	97ffe1b4 	bl	400029f4 <cm_el1_sysregs_context_restore>
    4000a328:	52800000 	mov	w0, #0x0                   	// #0
    4000a32c:	97ffe2b2 	bl	40002df4 <cm_set_next_eret_context>
    4000a330:	b9400261 	ldr	w1, [x19]
    4000a334:	340000c1 	cbz	w1, 4000a34c <sdei_intr_handler+0x2f8>
    4000a338:	b9400a60 	ldr	w0, [x19, #8]
    4000a33c:	37100080 	tbnz	w0, #2, 4000a34c <sdei_intr_handler+0x2f8>
    4000a340:	d0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000a344:	912bd000 	add	x0, x0, #0xaf4
    4000a348:	17ffff5e 	b	4000a0c0 <sdei_intr_handler+0x6c>
    4000a34c:	2a1603e0 	mov	w0, w22
    4000a350:	97fff20a 	bl	40006b78 <plat_ic_end_of_interrupt>
    4000a354:	17ffff9a 	b	4000a1bc <sdei_intr_handler+0x168>
    4000a358:	b9400660 	ldr	w0, [x19, #4]
    4000a35c:	97fff22d 	bl	40006c10 <plat_ic_is_spi>
    4000a360:	35fff3a0 	cbnz	w0, 4000a1d4 <sdei_intr_handler+0x180>
    4000a364:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a368:	528030c1 	mov	w1, #0x186                 	// #390
    4000a36c:	9129dc42 	add	x2, x2, #0xa77
    4000a370:	17ffff5f 	b	4000a0ec <sdei_intr_handler+0x98>
    4000a374:	52800000 	mov	w0, #0x0                   	// #0
    4000a378:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000a37c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000a380:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000a384:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000a388:	f9402bfb 	ldr	x27, [sp, #80]
    4000a38c:	a8ce7bfd 	ldp	x29, x30, [sp], #224
    4000a390:	d65f03c0 	ret

000000004000a394 <sdei_pe_mask>:
    4000a394:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000a398:	910003fd 	mov	x29, sp
    4000a39c:	97ffddea 	bl	40001b44 <plat_my_core_pos>
    4000a3a0:	2a0003e0 	mov	w0, w0
    4000a3a4:	d0000081 	adrp	x1, 4001c000 <sdei_private_event_table+0x780>
    4000a3a8:	91266021 	add	x1, x1, #0x998
    4000a3ac:	d2802d02 	mov	x2, #0x168                 	// #360
    4000a3b0:	9b020400 	madd	x0, x0, x2, x1
    4000a3b4:	39458801 	ldrb	w1, [x0, #354]
    4000a3b8:	350000c1 	cbnz	w1, 4000a3d0 <sdei_pe_mask+0x3c>
    4000a3bc:	52800021 	mov	w1, #0x1                   	// #1
    4000a3c0:	39058801 	strb	w1, [x0, #354]
    4000a3c4:	d2800020 	mov	x0, #0x1                   	// #1
    4000a3c8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000a3cc:	d65f03c0 	ret
    4000a3d0:	d2800000 	mov	x0, #0x0                   	// #0
    4000a3d4:	17fffffd 	b	4000a3c8 <sdei_pe_mask+0x34>

000000004000a3d8 <sdei_pe_unmask>:
    4000a3d8:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    4000a3dc:	910003fd 	mov	x29, sp
    4000a3e0:	a90153f3 	stp	x19, x20, [sp, #16]
    4000a3e4:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000a3e8:	a90363f7 	stp	x23, x24, [sp, #48]
    4000a3ec:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000a3f0:	97ffddd5 	bl	40001b44 <plat_my_core_pos>
    4000a3f4:	d53800b7 	mrs	x23, mpidr_el1
    4000a3f8:	d0000098 	adrp	x24, 4001c000 <sdei_private_event_table+0x780>
    4000a3fc:	2a0003f3 	mov	w19, w0
    4000a400:	91266318 	add	x24, x24, #0x998
    4000a404:	d2802d00 	mov	x0, #0x168                 	// #360
    4000a408:	9b006260 	madd	x0, x19, x0, x24
    4000a40c:	39458c00 	ldrb	w0, [x0, #355]
    4000a410:	35000140 	cbnz	w0, 4000a438 <sdei_pe_unmask+0x60>
    4000a414:	d2802d00 	mov	x0, #0x168                 	// #360
    4000a418:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000a41c:	9b006273 	madd	x19, x19, x0, x24
    4000a420:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000a424:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000a428:	7902c67f 	strh	wzr, [x19, #354]
    4000a42c:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000a430:	a8c57bfd 	ldp	x29, x30, [sp], #80
    4000a434:	d65f03c0 	ret
    4000a438:	d0000035 	adrp	x21, 40010000 <__TEXT_END__>
    4000a43c:	52800016 	mov	w22, #0x0                   	// #0
    4000a440:	f9406ab4 	ldr	x20, [x21, #208]
    4000a444:	910342b5 	add	x21, x21, #0xd0
    4000a448:	f94006b9 	ldr	x25, [x21, #8]
    4000a44c:	eb36433f 	cmp	x25, w22, uxtw
    4000a450:	540003e8 	b.hi	4000a4cc <sdei_pe_unmask+0xf4>  // b.pmore
    4000a454:	a94102b4 	ldp	x20, x0, [x21, #16]
    4000a458:	92409ef7 	and	x23, x23, #0xffffffffff
    4000a45c:	9260def7 	and	x23, x23, #0xffffffff00ffffff
    4000a460:	52800016 	mov	w22, #0x0                   	// #0
    4000a464:	aa0003fa 	mov	x26, x0
    4000a468:	eb36435f 	cmp	x26, w22, uxtw
    4000a46c:	54fffd49 	b.ls	4000a414 <sdei_pe_unmask+0x3c>  // b.plast
    4000a470:	aa1403e0 	mov	x0, x20
    4000a474:	91004299 	add	x25, x20, #0x10
    4000a478:	97ffe538 	bl	40003958 <get_event_entry>
    4000a47c:	aa0003f5 	mov	x21, x0
    4000a480:	aa1903e0 	mov	x0, x25
    4000a484:	97ffdec2 	bl	40001f8c <spin_lock>
    4000a488:	b9400a80 	ldr	w0, [x20, #8]
    4000a48c:	36100160 	tbz	w0, #2, 4000a4b8 <sdei_pe_unmask+0xe0>
    4000a490:	394072a0 	ldrb	w0, [x21, #28]
    4000a494:	36080120 	tbz	w0, #1, 4000a4b8 <sdei_pe_unmask+0xe0>
    4000a498:	b9401aa0 	ldr	w0, [x21, #24]
    4000a49c:	7100041f 	cmp	w0, #0x1
    4000a4a0:	540000c1 	b.ne	4000a4b8 <sdei_pe_unmask+0xe0>  // b.any
    4000a4a4:	f9400aa0 	ldr	x0, [x21, #16]
    4000a4a8:	eb17001f 	cmp	x0, x23
    4000a4ac:	54000061 	b.ne	4000a4b8 <sdei_pe_unmask+0xe0>  // b.any
    4000a4b0:	b9400680 	ldr	w0, [x20, #4]
    4000a4b4:	97fff1b0 	bl	40006b74 <plat_ic_enable_interrupt>
    4000a4b8:	aa1903e0 	mov	x0, x25
    4000a4bc:	110006d6 	add	w22, w22, #0x1
    4000a4c0:	91005294 	add	x20, x20, #0x14
    4000a4c4:	97ffdeba 	bl	40001fac <spin_unlock>
    4000a4c8:	17ffffe8 	b	4000a468 <sdei_pe_unmask+0x90>
    4000a4cc:	aa1403e0 	mov	x0, x20
    4000a4d0:	97ffe522 	bl	40003958 <get_event_entry>
    4000a4d4:	b9400a81 	ldr	w1, [x20, #8]
    4000a4d8:	361000a1 	tbz	w1, #2, 4000a4ec <sdei_pe_unmask+0x114>
    4000a4dc:	39407000 	ldrb	w0, [x0, #28]
    4000a4e0:	36080060 	tbz	w0, #1, 4000a4ec <sdei_pe_unmask+0x114>
    4000a4e4:	b9400680 	ldr	w0, [x20, #4]
    4000a4e8:	97fff1a3 	bl	40006b74 <plat_ic_enable_interrupt>
    4000a4ec:	110006d6 	add	w22, w22, #0x1
    4000a4f0:	91005294 	add	x20, x20, #0x14
    4000a4f4:	17ffffd6 	b	4000a44c <sdei_pe_unmask+0x74>

000000004000a4f8 <sdei_set_elr_spsr.isra.0>:
    4000a4f8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000a4fc:	910003fd 	mov	x29, sp
    4000a500:	a90153f3 	stp	x19, x20, [sp, #16]
    4000a504:	aa0103f4 	mov	x20, x1
    4000a508:	aa0003f3 	mov	x19, x0
    4000a50c:	52800020 	mov	w0, #0x1                   	// #1
    4000a510:	97ffe185 	bl	40002b24 <cm_get_context>
    4000a514:	f9408003 	ldr	x3, [x0, #256]
    4000a518:	52807825 	mov	w5, #0x3c1                 	// #961
    4000a51c:	f9400286 	ldr	x6, [x20]
    4000a520:	53082063 	ubfx	w3, w3, #8, #1
    4000a524:	11000463 	add	w3, w3, #0x1
    4000a528:	7100087f 	cmp	w3, #0x2
    4000a52c:	531e7462 	lsl	w2, w3, #2
    4000a530:	2a0308a5 	orr	w5, w5, w3, lsl #2
    4000a534:	540004c1 	b.ne	4000a5cc <sdei_set_elr_spsr.isra.0+0xd4>  // b.any
    4000a538:	d53c1004 	mrs	x4, sctlr_el2
    4000a53c:	d53c1101 	mrs	x1, hcr_el2
    4000a540:	d5380720 	mrs	x0, id_aa64mmfr1_el1
    4000a544:	f2780c1f 	tst	x0, #0xf00
    4000a548:	54000460 	b.eq	4000a5d4 <sdei_set_elr_spsr.isra.0+0xdc>  // b.none
    4000a54c:	d2a10000 	mov	x0, #0x8000000             	// #134217728
    4000a550:	f2c00080 	movk	x0, #0x4, lsl #32
    4000a554:	ea21001f 	bics	xzr, x0, x1
    4000a558:	1a9f17e0 	cset	w0, eq  // eq = none
    4000a55c:	d5380721 	mrs	x1, id_aa64mmfr1_el1
    4000a560:	f26c0c3f 	tst	x1, #0xf00000
    4000a564:	540003c0 	b.eq	4000a5dc <sdei_set_elr_spsr.isra.0+0xe4>  // b.none
    4000a568:	7100047f 	cmp	w3, #0x1
    4000a56c:	54000040 	b.eq	4000a574 <sdei_set_elr_spsr.isra.0+0x7c>  // b.none
    4000a570:	34000360 	cbz	w0, 4000a5dc <sdei_set_elr_spsr.isra.0+0xe4>
    4000a574:	37b80344 	tbnz	w4, #23, 4000a5dc <sdei_set_elr_spsr.isra.0+0xe4>
    4000a578:	52807821 	mov	w1, #0x3c1                 	// #961
    4000a57c:	72a00801 	movk	w1, #0x40, lsl #16
    4000a580:	2a010041 	orr	w1, w2, w1
    4000a584:	d5380420 	mrs	x0, id_aa64pfr1_el1
    4000a588:	f27c0c1f 	tst	x0, #0xf0
    4000a58c:	54000080 	b.eq	4000a59c <sdei_set_elr_spsr.isra.0+0xa4>  // b.none
    4000a590:	d36cfc84 	lsr	x4, x4, #44
    4000a594:	d3740084 	ubfiz	x4, x4, #12, #1
    4000a598:	aa040021 	orr	x1, x1, x4
    4000a59c:	d5380420 	mrs	x0, id_aa64pfr1_el1
    4000a5a0:	d348fc00 	lsr	x0, x0, #8
    4000a5a4:	f27f081f 	tst	x0, #0xe
    4000a5a8:	54000040 	b.eq	4000a5b0 <sdei_set_elr_spsr.isra.0+0xb8>  // b.none
    4000a5ac:	b2670021 	orr	x1, x1, #0x2000000
    4000a5b0:	926800c2 	and	x2, x6, #0x1000000
    4000a5b4:	52800020 	mov	w0, #0x1                   	// #1
    4000a5b8:	2a010042 	orr	w2, w2, w1
    4000a5bc:	f9400261 	ldr	x1, [x19]
    4000a5c0:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000a5c4:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000a5c8:	17ffe1fa 	b	40002db0 <cm_set_elr_spsr_el3>
    4000a5cc:	d5381004 	mrs	x4, sctlr_el1
    4000a5d0:	17ffffdb 	b	4000a53c <sdei_set_elr_spsr.isra.0+0x44>
    4000a5d4:	52800000 	mov	w0, #0x0                   	// #0
    4000a5d8:	17ffffe1 	b	4000a55c <sdei_set_elr_spsr.isra.0+0x64>
    4000a5dc:	926a00c1 	and	x1, x6, #0x400000
    4000a5e0:	aa050021 	orr	x1, x1, x5
    4000a5e4:	17ffffe8 	b	4000a584 <sdei_set_elr_spsr.isra.0+0x8c>

000000004000a5e8 <sdei_smc_handler>:
    4000a5e8:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    4000a5ec:	910003fd 	mov	x29, sp
    4000a5f0:	a90153f3 	stp	x19, x20, [sp, #16]
    4000a5f4:	aa0603f3 	mov	x19, x6
    4000a5f8:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000a5fc:	a90363f7 	stp	x23, x24, [sp, #48]
    4000a600:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000a604:	a90573fb 	stp	x27, x28, [sp, #80]
    4000a608:	37000067 	tbnz	w7, #0, 4000a614 <sdei_smc_handler+0x2c>
    4000a60c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    4000a610:	1400001e 	b	4000a688 <sdei_smc_handler+0xa0>
    4000a614:	2a0003f5 	mov	w21, w0
    4000a618:	aa0103f4 	mov	x20, x1
    4000a61c:	aa0203f6 	mov	x22, x2
    4000a620:	aa0303fa 	mov	x26, x3
    4000a624:	aa0403f9 	mov	x25, x4
    4000a628:	120000fb 	and	w27, w7, #0x1
    4000a62c:	d53e4017 	mrs	x23, spsr_el3
    4000a630:	52800020 	mov	w0, #0x1                   	// #1
    4000a634:	97ffe13c 	bl	40002b24 <cm_get_context>
    4000a638:	f9408000 	ldr	x0, [x0, #256]
    4000a63c:	d3420ef7 	ubfx	x23, x23, #2, #2
    4000a640:	f278001f 	tst	x0, #0x100
    4000a644:	52800040 	mov	w0, #0x2                   	// #2
    4000a648:	1a800360 	csel	w0, w27, w0, eq  // eq = none
    4000a64c:	eb0002ff 	cmp	x23, x0
    4000a650:	54fffde1 	b.ne	4000a60c <sdei_smc_handler+0x24>  // b.any
    4000a654:	529ffc00 	mov	w0, #0xffe0                	// #65504
    4000a658:	2a1403f7 	mov	w23, w20
    4000a65c:	72a77fe0 	movk	w0, #0x3bff, lsl #16
    4000a660:	0b0002a0 	add	w0, w21, w0
    4000a664:	7100481f 	cmp	w0, #0x12
    4000a668:	54fffd28 	b.hi	4000a60c <sdei_smc_handler+0x24>  // b.pmore
    4000a66c:	d0000021 	adrp	x1, 40010000 <__TEXT_END__>
    4000a670:	912f6021 	add	x1, x1, #0xbd8
    4000a674:	78605820 	ldrh	w0, [x1, w0, uxtw #1]
    4000a678:	10000061 	adr	x1, 4000a684 <sdei_smc_handler+0x9c>
    4000a67c:	8b20a820 	add	x0, x1, w0, sxth #2
    4000a680:	d61f0000 	br	x0
    4000a684:	d2e00020 	mov	x0, #0x1000000000000       	// #281474976710656
    4000a688:	f9000260 	str	x0, [x19]
    4000a68c:	140000a4 	b	4000a91c <sdei_smc_handler+0x334>
    4000a690:	f9401678 	ldr	x24, [x19, #40]
    4000a694:	b5000076 	cbnz	x22, 4000a6a0 <sdei_smc_handler+0xb8>
    4000a698:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
    4000a69c:	17fffffb 	b	4000a688 <sdei_smc_handler+0xa0>
    4000a6a0:	52800020 	mov	w0, #0x1                   	// #1
    4000a6a4:	97ffe120 	bl	40002b24 <cm_get_context>
    4000a6a8:	f9408000 	ldr	x0, [x0, #256]
    4000a6ac:	52800041 	mov	w1, #0x2                   	// #2
    4000a6b0:	f278001f 	tst	x0, #0x100
    4000a6b4:	aa1603e0 	mov	x0, x22
    4000a6b8:	1a810361 	csel	w1, w27, w1, eq  // eq = none
    4000a6bc:	97fff1f7 	bl	40006e98 <plat_sdei_validate_entry_point>
    4000a6c0:	35fffec0 	cbnz	w0, 4000a698 <sdei_smc_handler+0xb0>
    4000a6c4:	b40000d9 	cbz	x25, 4000a6dc <sdei_smc_handler+0xf4>
    4000a6c8:	f100073f 	cmp	x25, #0x1
    4000a6cc:	54fffe61 	b.ne	4000a698 <sdei_smc_handler+0xb0>  // b.any
    4000a6d0:	aa1803e0 	mov	x0, x24
    4000a6d4:	97ffdcba 	bl	400019bc <plat_core_pos_by_mpidr>
    4000a6d8:	37fffe00 	tbnz	w0, #31, 4000a698 <sdei_smc_handler+0xb0>
    4000a6dc:	2a1403e0 	mov	w0, w20
    4000a6e0:	97ffe463 	bl	4000386c <find_event_map>
    4000a6e4:	aa0003f5 	mov	x21, x0
    4000a6e8:	b4fffd80 	cbz	x0, 4000a698 <sdei_smc_handler+0xb0>
    4000a6ec:	b9400800 	ldr	w0, [x0, #8]
    4000a6f0:	36200060 	tbz	w0, #4, 4000a6fc <sdei_smc_handler+0x114>
    4000a6f4:	d53800b8 	mrs	x24, mpidr_el1
    4000a6f8:	d2800039 	mov	x25, #0x1                   	// #1
    4000a6fc:	aa1503e0 	mov	x0, x21
    4000a700:	97ffe496 	bl	40003958 <get_event_entry>
    4000a704:	aa0003f7 	mov	x23, x0
    4000a708:	910042bb 	add	x27, x21, #0x10
    4000a70c:	aa1b03e0 	mov	x0, x27
    4000a710:	97ffde1f 	bl	40001f8c <spin_lock>
    4000a714:	aa1703e0 	mov	x0, x23
    4000a718:	52800001 	mov	w1, #0x0                   	// #0
    4000a71c:	394072fc 	ldrb	w28, [x23, #28]
    4000a720:	97ffe09a 	bl	40002988 <can_sdei_state_trans>
    4000a724:	72001c1f 	tst	w0, #0xff
    4000a728:	540007a0 	b.eq	4000a81c <sdei_smc_handler+0x234>  // b.none
    4000a72c:	b9400aa0 	ldr	w0, [x21, #8]
    4000a730:	121e0001 	and	w1, w0, #0x4
    4000a734:	36080040 	tbz	w0, #1, 4000a73c <sdei_smc_handler+0x154>
    4000a738:	34000721 	cbz	w1, 4000a81c <sdei_smc_handler+0x234>
    4000a73c:	b9400ea2 	ldr	w2, [x21, #12]
    4000a740:	36200100 	tbz	w0, #4, 4000a760 <sdei_smc_handler+0x178>
    4000a744:	36f80182 	tbz	w2, #31, 4000a774 <sdei_smc_handler+0x18c>
    4000a748:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a74c:	9134a842 	add	x2, x2, #0xd2a
    4000a750:	52803261 	mov	w1, #0x193                 	// #403
    4000a754:	d0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000a758:	912d7c00 	add	x0, x0, #0xb5f
    4000a75c:	97ffd8f0 	bl	40000b1c <__assert>
    4000a760:	340000a2 	cbz	w2, 4000a774 <sdei_smc_handler+0x18c>
    4000a764:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000a768:	528032c1 	mov	w1, #0x196                 	// #406
    4000a76c:	9134f842 	add	x2, x2, #0xd3e
    4000a770:	17fffff9 	b	4000a754 <sdei_smc_handler+0x16c>
    4000a774:	340003c1 	cbz	w1, 4000a7ec <sdei_smc_handler+0x204>
    4000a778:	b94006a0 	ldr	w0, [x21, #4]
    4000a77c:	97fff100 	bl	40006b7c <plat_ic_get_interrupt_active>
    4000a780:	350004e0 	cbnz	w0, 4000a81c <sdei_smc_handler+0x234>
    4000a784:	b94006a0 	ldr	w0, [x21, #4]
    4000a788:	97fff102 	bl	40006b90 <plat_ic_get_interrupt_type>
    4000a78c:	7100081f 	cmp	w0, #0x2
    4000a790:	54000461 	b.ne	4000a81c <sdei_smc_handler+0x234>  // b.any
    4000a794:	b94006a0 	ldr	w0, [x21, #4]
    4000a798:	97fff0f6 	bl	40006b70 <plat_ic_disable_interrupt>
    4000a79c:	34000074 	cbz	w20, 4000a7a8 <sdei_smc_handler+0x1c0>
    4000a7a0:	b94006a0 	ldr	w0, [x21, #4]
    4000a7a4:	97fff0f2 	bl	40006b6c <plat_ic_clear_interrupt_pending>
    4000a7a8:	b94006a0 	ldr	w0, [x21, #4]
    4000a7ac:	52800021 	mov	w1, #0x1                   	// #1
    4000a7b0:	97fff139 	bl	40006c94 <plat_ic_set_interrupt_type>
    4000a7b4:	b9400aa0 	ldr	w0, [x21, #8]
    4000a7b8:	52800401 	mov	w1, #0x20                  	// #32
    4000a7bc:	f27b001f 	tst	x0, #0x20
    4000a7c0:	52800600 	mov	w0, #0x30                  	// #48
    4000a7c4:	1a801021 	csel	w1, w1, w0, ne  // ne = any
    4000a7c8:	b94006a0 	ldr	w0, [x21, #4]
    4000a7cc:	97fff131 	bl	40006c90 <plat_ic_set_interrupt_priority>
    4000a7d0:	b9400aa0 	ldr	w0, [x21, #8]
    4000a7d4:	372000c0 	tbnz	w0, #4, 4000a7ec <sdei_smc_handler+0x204>
    4000a7d8:	b94006a0 	ldr	w0, [x21, #4]
    4000a7dc:	f100033f 	cmp	x25, #0x0
    4000a7e0:	aa1803e2 	mov	x2, x24
    4000a7e4:	1a9f17e1 	cset	w1, eq  // eq = none
    4000a7e8:	97fff13c 	bl	40006cd8 <plat_ic_set_spi_routing>
    4000a7ec:	b9400ea0 	ldr	w0, [x21, #12]
    4000a7f0:	92409f18 	and	x24, x24, #0xffffffffff
    4000a7f4:	9260df18 	and	x24, x24, #0xffffffff00ffffff
    4000a7f8:	a9006af6 	stp	x22, x26, [x23]
    4000a7fc:	11000400 	add	w0, w0, #0x1
    4000a800:	f9000af8 	str	x24, [x23, #16]
    4000a804:	b9001af9 	str	w25, [x23, #24]
    4000a808:	b9000ea0 	str	w0, [x21, #12]
    4000a80c:	aa1b03e0 	mov	x0, x27
    4000a810:	97ffdde7 	bl	40001fac <spin_unlock>
    4000a814:	d2800000 	mov	x0, #0x0                   	// #0
    4000a818:	17ffff9c 	b	4000a688 <sdei_smc_handler+0xa0>
    4000a81c:	390072fc 	strb	w28, [x23, #28]
    4000a820:	aa1b03e0 	mov	x0, x27
    4000a824:	97ffdde2 	bl	40001fac <spin_unlock>
    4000a828:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
    4000a82c:	17ffff97 	b	4000a688 <sdei_smc_handler+0xa0>
    4000a830:	2a1403e0 	mov	w0, w20
    4000a834:	97ffe40e 	bl	4000386c <find_event_map>
    4000a838:	aa0003f4 	mov	x20, x0
    4000a83c:	b4000800 	cbz	x0, 4000a93c <sdei_smc_handler+0x354>
    4000a840:	97ffe446 	bl	40003958 <get_event_entry>
    4000a844:	aa0003f6 	mov	x22, x0
    4000a848:	b9400a80 	ldr	w0, [x20, #8]
    4000a84c:	37200060 	tbnz	w0, #4, 4000a858 <sdei_smc_handler+0x270>
    4000a850:	91004280 	add	x0, x20, #0x10
    4000a854:	97ffddce 	bl	40001f8c <spin_lock>
    4000a858:	394072d5 	ldrb	w21, [x22, #28]
    4000a85c:	aa1603e0 	mov	x0, x22
    4000a860:	52800041 	mov	w1, #0x2                   	// #2
    4000a864:	97ffe049 	bl	40002988 <can_sdei_state_trans>
    4000a868:	72001c1f 	tst	w0, #0xff
    4000a86c:	540004c0 	b.eq	4000a904 <sdei_smc_handler+0x31c>  // b.none
    4000a870:	b9400a80 	ldr	w0, [x20, #8]
    4000a874:	36100100 	tbz	w0, #2, 4000a894 <sdei_smc_handler+0x2ac>
    4000a878:	394072c0 	ldrb	w0, [x22, #28]
    4000a87c:	d34106b5 	ubfx	x21, x21, #1, #1
    4000a880:	520002b5 	eor	w21, w21, #0x1
    4000a884:	6a4006bf 	tst	w21, w0, lsr #1
    4000a888:	54000060 	b.eq	4000a894 <sdei_smc_handler+0x2ac>  // b.none
    4000a88c:	b9400680 	ldr	w0, [x20, #4]
    4000a890:	97fff0b9 	bl	40006b74 <plat_ic_enable_interrupt>
    4000a894:	d2800015 	mov	x21, #0x0                   	// #0
    4000a898:	1400001c 	b	4000a908 <sdei_smc_handler+0x320>
    4000a89c:	2a1403e0 	mov	w0, w20
    4000a8a0:	97ffe3f3 	bl	4000386c <find_event_map>
    4000a8a4:	aa0003f4 	mov	x20, x0
    4000a8a8:	b40004a0 	cbz	x0, 4000a93c <sdei_smc_handler+0x354>
    4000a8ac:	97ffe42b 	bl	40003958 <get_event_entry>
    4000a8b0:	aa0003f5 	mov	x21, x0
    4000a8b4:	b9400a80 	ldr	w0, [x20, #8]
    4000a8b8:	37200060 	tbnz	w0, #4, 4000a8c4 <sdei_smc_handler+0x2dc>
    4000a8bc:	91004280 	add	x0, x20, #0x10
    4000a8c0:	97ffddb3 	bl	40001f8c <spin_lock>
    4000a8c4:	394072b6 	ldrb	w22, [x21, #28]
    4000a8c8:	aa1503e0 	mov	x0, x21
    4000a8cc:	52800061 	mov	w1, #0x3                   	// #3
    4000a8d0:	97ffe02e 	bl	40002988 <can_sdei_state_trans>
    4000a8d4:	72001c1f 	tst	w0, #0xff
    4000a8d8:	54000160 	b.eq	4000a904 <sdei_smc_handler+0x31c>  // b.none
    4000a8dc:	b9400a80 	ldr	w0, [x20, #8]
    4000a8e0:	3617fda0 	tbz	w0, #2, 4000a894 <sdei_smc_handler+0x2ac>
    4000a8e4:	394072a0 	ldrb	w0, [x21, #28]
    4000a8e8:	d3410400 	ubfx	x0, x0, #1, #1
    4000a8ec:	52000000 	eor	w0, w0, #0x1
    4000a8f0:	6a56041f 	tst	w0, w22, lsr #1
    4000a8f4:	54fffd00 	b.eq	4000a894 <sdei_smc_handler+0x2ac>  // b.none
    4000a8f8:	b9400680 	ldr	w0, [x20, #4]
    4000a8fc:	97fff09d 	bl	40006b70 <plat_ic_disable_interrupt>
    4000a900:	17ffffe5 	b	4000a894 <sdei_smc_handler+0x2ac>
    4000a904:	92800055 	mov	x21, #0xfffffffffffffffd    	// #-3
    4000a908:	b9400a80 	ldr	w0, [x20, #8]
    4000a90c:	37200060 	tbnz	w0, #4, 4000a918 <sdei_smc_handler+0x330>
    4000a910:	91004280 	add	x0, x20, #0x10
    4000a914:	97ffdda6 	bl	40001fac <spin_unlock>
    4000a918:	f9000275 	str	x21, [x19]
    4000a91c:	aa1303e0 	mov	x0, x19
    4000a920:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000a924:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000a928:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000a92c:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000a930:	a94573fb 	ldp	x27, x28, [sp, #80]
    4000a934:	a8c67bfd 	ldp	x29, x30, [sp], #96
    4000a938:	d65f03c0 	ret
    4000a93c:	92800035 	mov	x21, #0xfffffffffffffffe    	// #-2
    4000a940:	17fffff6 	b	4000a918 <sdei_smc_handler+0x330>
    4000a944:	2a1403e1 	mov	w1, w20
    4000a948:	aa1303e0 	mov	x0, x19
    4000a94c:	97fffd1c 	bl	40009dbc <sdei_event_context>
    4000a950:	17ffff4e 	b	4000a688 <sdei_smc_handler+0xa0>
    4000a954:	52800020 	mov	w0, #0x1                   	// #1
    4000a958:	aa1403e1 	mov	x1, x20
    4000a95c:	97fffcad 	bl	40009c10 <sdei_event_complete>
    4000a960:	34fffde0 	cbz	w0, 4000a91c <sdei_smc_handler+0x334>
    4000a964:	93407c00 	sxtw	x0, w0
    4000a968:	17ffff48 	b	4000a688 <sdei_smc_handler+0xa0>
    4000a96c:	52800000 	mov	w0, #0x0                   	// #0
    4000a970:	17fffffa 	b	4000a958 <sdei_smc_handler+0x370>
    4000a974:	2a1403e0 	mov	w0, w20
    4000a978:	97ffe3bd 	bl	4000386c <find_event_map>
    4000a97c:	aa0003f4 	mov	x20, x0
    4000a980:	b4ffe8c0 	cbz	x0, 4000a698 <sdei_smc_handler+0xb0>
    4000a984:	97ffe3f5 	bl	40003958 <get_event_entry>
    4000a988:	aa0003f5 	mov	x21, x0
    4000a98c:	b9400a80 	ldr	w0, [x20, #8]
    4000a990:	37200060 	tbnz	w0, #4, 4000a99c <sdei_smc_handler+0x3b4>
    4000a994:	91004280 	add	x0, x20, #0x10
    4000a998:	97ffdd7d 	bl	40001f8c <spin_lock>
    4000a99c:	b9400a80 	ldr	w0, [x20, #8]
    4000a9a0:	394072b5 	ldrb	w21, [x21, #28]
    4000a9a4:	37200060 	tbnz	w0, #4, 4000a9b0 <sdei_smc_handler+0x3c8>
    4000a9a8:	91004280 	add	x0, x20, #0x10
    4000a9ac:	97ffdd80 	bl	40001fac <spin_unlock>
    4000a9b0:	93407ea0 	sxtw	x0, w21
    4000a9b4:	17ffff35 	b	4000a688 <sdei_smc_handler+0xa0>
    4000a9b8:	2a1403e0 	mov	w0, w20
    4000a9bc:	2a1603f7 	mov	w23, w22
    4000a9c0:	97ffe3ab 	bl	4000386c <find_event_map>
    4000a9c4:	aa0003f5 	mov	x21, x0
    4000a9c8:	b4ffe680 	cbz	x0, 4000a698 <sdei_smc_handler+0xb0>
    4000a9cc:	97ffe3e3 	bl	40003958 <get_event_entry>
    4000a9d0:	aa0003f4 	mov	x20, x0
    4000a9d4:	b9400aa0 	ldr	w0, [x21, #8]
    4000a9d8:	37200060 	tbnz	w0, #4, 4000a9e4 <sdei_smc_handler+0x3fc>
    4000a9dc:	910042a0 	add	x0, x21, #0x10
    4000a9e0:	97ffdd6b 	bl	40001f8c <spin_lock>
    4000a9e4:	b9400aa0 	ldr	w0, [x21, #8]
    4000a9e8:	39407298 	ldrb	w24, [x20, #28]
    4000a9ec:	b9401a99 	ldr	w25, [x20, #24]
    4000a9f0:	12000318 	and	w24, w24, #0x1
    4000a9f4:	f9400a94 	ldr	x20, [x20, #16]
    4000a9f8:	37200060 	tbnz	w0, #4, 4000aa04 <sdei_smc_handler+0x41c>
    4000a9fc:	910042a0 	add	x0, x21, #0x10
    4000aa00:	97ffdd6b 	bl	40001fac <spin_unlock>
    4000aa04:	710012df 	cmp	w22, #0x4
    4000aa08:	54ffe488 	b.hi	4000a698 <sdei_smc_handler+0xb0>  // b.pmore
    4000aa0c:	d0000021 	adrp	x1, 40010000 <__TEXT_END__>
    4000aa10:	b9400aa0 	ldr	w0, [x21, #8]
    4000aa14:	91300021 	add	x1, x1, #0xc00
    4000aa18:	38774821 	ldrb	w1, [x1, w23, uxtw]
    4000aa1c:	10000062 	adr	x2, 4000aa28 <sdei_smc_handler+0x440>
    4000aa20:	8b218841 	add	x1, x2, w1, sxtb #2
    4000aa24:	d61f0020 	br	x1
    4000aa28:	d27c0000 	eor	x0, x0, #0x10
    4000aa2c:	d3441000 	ubfx	x0, x0, #4, #1
    4000aa30:	17ffff16 	b	4000a688 <sdei_smc_handler+0xa0>
    4000aa34:	d27d0000 	eor	x0, x0, #0x8
    4000aa38:	d3430c00 	ubfx	x0, x0, #3, #1
    4000aa3c:	17ffff13 	b	4000a688 <sdei_smc_handler+0xa0>
    4000aa40:	d3451400 	ubfx	x0, x0, #5, #1
    4000aa44:	17ffff11 	b	4000a688 <sdei_smc_handler+0xa0>
    4000aa48:	3727e280 	tbnz	w0, #4, 4000a698 <sdei_smc_handler+0xb0>
    4000aa4c:	34ffeef8 	cbz	w24, 4000a828 <sdei_smc_handler+0x240>
    4000aa50:	f100073f 	cmp	x25, #0x1
    4000aa54:	9a9f17e0 	cset	x0, eq  // eq = none
    4000aa58:	17ffff0c 	b	4000a688 <sdei_smc_handler+0xa0>
    4000aa5c:	3727e1e0 	tbnz	w0, #4, 4000a698 <sdei_smc_handler+0xb0>
    4000aa60:	34ffee58 	cbz	w24, 4000a828 <sdei_smc_handler+0x240>
    4000aa64:	f100073f 	cmp	x25, #0x1
    4000aa68:	54ffe181 	b.ne	4000a698 <sdei_smc_handler+0xb0>  // b.any
    4000aa6c:	aa1403e0 	mov	x0, x20
    4000aa70:	17ffff06 	b	4000a688 <sdei_smc_handler+0xa0>
    4000aa74:	2a1403e0 	mov	w0, w20
    4000aa78:	97fffcf0 	bl	40009e38 <sdei_event_unregister>
    4000aa7c:	17ffffba 	b	4000a964 <sdei_smc_handler+0x37c>
    4000aa80:	97fffe56 	bl	4000a3d8 <sdei_pe_unmask>
    4000aa84:	f900027f 	str	xzr, [x19]
    4000aa88:	17ffffa5 	b	4000a91c <sdei_smc_handler+0x334>
    4000aa8c:	97fffe42 	bl	4000a394 <sdei_pe_mask>
    4000aa90:	17fffefe 	b	4000a688 <sdei_smc_handler+0xa0>
    4000aa94:	2a1403f5 	mov	w21, w20
    4000aa98:	2a1403e0 	mov	w0, w20
    4000aa9c:	97fff05a 	bl	40006c04 <plat_ic_is_sgi>
    4000aaa0:	34000060 	cbz	w0, 4000aaac <sdei_smc_handler+0x4c4>
    4000aaa4:	12800020 	mov	w0, #0xfffffffe            	// #-2
    4000aaa8:	17ffffaf 	b	4000a964 <sdei_smc_handler+0x37c>
    4000aaac:	2a1403e0 	mov	w0, w20
    4000aab0:	97fff058 	bl	40006c10 <plat_ic_is_spi>
    4000aab4:	7100001f 	cmp	w0, #0x0
    4000aab8:	1a9f07f7 	cset	w23, ne  // ne = any
    4000aabc:	2a1703e1 	mov	w1, w23
    4000aac0:	2a1503e0 	mov	w0, w21
    4000aac4:	97ffe384 	bl	400038d4 <find_event_map_by_intr>
    4000aac8:	b40000c0 	cbz	x0, 4000aae0 <sdei_smc_handler+0x4f8>
    4000aacc:	b9400801 	ldr	w1, [x0, #8]
    4000aad0:	360ffea1 	tbz	w1, #1, 4000aaa4 <sdei_smc_handler+0x4bc>
    4000aad4:	36100061 	tbz	w1, #2, 4000aae0 <sdei_smc_handler+0x4f8>
    4000aad8:	b9400000 	ldr	w0, [x0]
    4000aadc:	17ffffa2 	b	4000a964 <sdei_smc_handler+0x37c>
    4000aae0:	2a1703e1 	mov	w1, w23
    4000aae4:	52800000 	mov	w0, #0x0                   	// #0
    4000aae8:	97ffe37b 	bl	400038d4 <find_event_map_by_intr>
    4000aaec:	aa0003f4 	mov	x20, x0
    4000aaf0:	b4000340 	cbz	x0, 4000ab58 <sdei_smc_handler+0x570>
    4000aaf4:	b9400800 	ldr	w0, [x0, #8]
    4000aaf8:	370800a0 	tbnz	w0, #1, 4000ab0c <sdei_smc_handler+0x524>
    4000aafc:	d0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000ab00:	52805da1 	mov	w1, #0x2ed                 	// #749
    4000ab04:	91362442 	add	x2, x2, #0xd89
    4000ab08:	17ffff13 	b	4000a754 <sdei_smc_handler+0x16c>
    4000ab0c:	2a1503e0 	mov	w0, w21
    4000ab10:	97fff020 	bl	40006b90 <plat_ic_get_interrupt_type>
    4000ab14:	7100081f 	cmp	w0, #0x2
    4000ab18:	54000241 	b.ne	4000ab60 <sdei_smc_handler+0x578>  // b.any
    4000ab1c:	91004298 	add	x24, x20, #0x10
    4000ab20:	aa1803e0 	mov	x0, x24
    4000ab24:	97ffdd1a 	bl	40001f8c <spin_lock>
    4000ab28:	b9400a81 	ldr	w1, [x20, #8]
    4000ab2c:	37100121 	tbnz	w1, #2, 4000ab50 <sdei_smc_handler+0x568>
    4000ab30:	321e0021 	orr	w1, w1, #0x4
    4000ab34:	52800016 	mov	w22, #0x0                   	// #0
    4000ab38:	29008695 	stp	w21, w1, [x20, #4]
    4000ab3c:	aa1803e0 	mov	x0, x24
    4000ab40:	97ffdd1b 	bl	40001fac <spin_unlock>
    4000ab44:	35fffbd6 	cbnz	w22, 4000aabc <sdei_smc_handler+0x4d4>
    4000ab48:	b9400280 	ldr	w0, [x20]
    4000ab4c:	17ffff86 	b	4000a964 <sdei_smc_handler+0x37c>
    4000ab50:	52800036 	mov	w22, #0x1                   	// #1
    4000ab54:	17fffffa 	b	4000ab3c <sdei_smc_handler+0x554>
    4000ab58:	12800120 	mov	w0, #0xfffffff6            	// #-10
    4000ab5c:	17ffff82 	b	4000a964 <sdei_smc_handler+0x37c>
    4000ab60:	12800040 	mov	w0, #0xfffffffd            	// #-3
    4000ab64:	17ffff80 	b	4000a964 <sdei_smc_handler+0x37c>
    4000ab68:	2a1403e0 	mov	w0, w20
    4000ab6c:	97fffd10 	bl	40009fac <sdei_interrupt_release>
    4000ab70:	17ffff7d 	b	4000a964 <sdei_smc_handler+0x37c>
    4000ab74:	d0000035 	adrp	x21, 40010000 <__TEXT_END__>
    4000ab78:	910342b5 	add	x21, x21, #0xd0
    4000ab7c:	d2800017 	mov	x23, #0x0                   	// #0
    4000ab80:	52800014 	mov	w20, #0x0                   	// #0
    4000ab84:	d2800299 	mov	x25, #0x14                  	// #20
    4000ab88:	1280005a 	mov	w26, #0xfffffffd            	// #-3
    4000ab8c:	a94162b6 	ldp	x22, x24, [x21, #16]
    4000ab90:	eb37431f 	cmp	x24, w23, uxtw
    4000ab94:	540001a8 	b.hi	4000abc8 <sdei_smc_handler+0x5e0>  // b.pmore
    4000ab98:	350004f4 	cbnz	w20, 4000ac34 <sdei_smc_handler+0x64c>
    4000ab9c:	a94056b7 	ldp	x23, x21, [x21]
    4000aba0:	52800019 	mov	w25, #0x0                   	// #0
    4000aba4:	eb3942bf 	cmp	x21, w25, uxtw
    4000aba8:	540004c9 	b.ls	4000ac40 <sdei_smc_handler+0x658>  // b.plast
    4000abac:	b9400ae0 	ldr	w0, [x23, #8]
    4000abb0:	121f0400 	and	w0, w0, #0x6
    4000abb4:	7100181f 	cmp	w0, #0x6
    4000abb8:	54000180 	b.eq	4000abe8 <sdei_smc_handler+0x600>  // b.none
    4000abbc:	11000739 	add	w25, w25, #0x1
    4000abc0:	910052f7 	add	x23, x23, #0x14
    4000abc4:	17fffff8 	b	4000aba4 <sdei_smc_handler+0x5bc>
    4000abc8:	9b197ee0 	mul	x0, x23, x25
    4000abcc:	910006f7 	add	x23, x23, #0x1
    4000abd0:	b8606ac0 	ldr	w0, [x22, x0]
    4000abd4:	97fffc99 	bl	40009e38 <sdei_event_unregister>
    4000abd8:	7100029f 	cmp	w20, #0x0
    4000abdc:	3a450800 	ccmn	w0, #0x5, #0x0, eq  // eq = none
    4000abe0:	1a9a1294 	csel	w20, w20, w26, ne  // ne = any
    4000abe4:	17ffffeb 	b	4000ab90 <sdei_smc_handler+0x5a8>
    4000abe8:	b94002e0 	ldr	w0, [x23]
    4000abec:	97fffcf0 	bl	40009fac <sdei_interrupt_release>
    4000abf0:	7100001f 	cmp	w0, #0x0
    4000abf4:	7a401a80 	ccmp	w20, #0x0, #0x0, ne  // ne = any
    4000abf8:	1a801294 	csel	w20, w20, w0, ne  // ne = any
    4000abfc:	17fffff0 	b	4000abbc <sdei_smc_handler+0x5d4>
    4000ac00:	b9400ac0 	ldr	w0, [x22, #8]
    4000ac04:	121f0400 	and	w0, w0, #0x6
    4000ac08:	7100181f 	cmp	w0, #0x6
    4000ac0c:	540000c1 	b.ne	4000ac24 <sdei_smc_handler+0x63c>  // b.any
    4000ac10:	b94002c0 	ldr	w0, [x22]
    4000ac14:	97fffce6 	bl	40009fac <sdei_interrupt_release>
    4000ac18:	7100001f 	cmp	w0, #0x0
    4000ac1c:	7a401a80 	ccmp	w20, #0x0, #0x0, ne  // ne = any
    4000ac20:	1a801294 	csel	w20, w20, w0, ne  // ne = any
    4000ac24:	110006b5 	add	w21, w21, #0x1
    4000ac28:	910052d6 	add	x22, x22, #0x14
    4000ac2c:	eb35431f 	cmp	x24, w21, uxtw
    4000ac30:	54fffe88 	b.hi	4000ac00 <sdei_smc_handler+0x618>  // b.pmore
    4000ac34:	93407e94 	sxtw	x20, w20
    4000ac38:	f9000274 	str	x20, [x19]
    4000ac3c:	17ffff38 	b	4000a91c <sdei_smc_handler+0x334>
    4000ac40:	52800015 	mov	w21, #0x0                   	// #0
    4000ac44:	17fffffa 	b	4000ac2c <sdei_smc_handler+0x644>
    4000ac48:	d0000020 	adrp	x0, 40010000 <__TEXT_END__>
    4000ac4c:	d2800015 	mov	x21, #0x0                   	// #0
    4000ac50:	d2800014 	mov	x20, #0x0                   	// #0
    4000ac54:	d2800298 	mov	x24, #0x14                  	// #20
    4000ac58:	f9406817 	ldr	x23, [x0, #208]
    4000ac5c:	91034000 	add	x0, x0, #0xd0
    4000ac60:	92800059 	mov	x25, #0xfffffffffffffffd    	// #-3
    4000ac64:	f9400416 	ldr	x22, [x0, #8]
    4000ac68:	eb3542df 	cmp	x22, w21, uxtw
    4000ac6c:	54fffe69 	b.ls	4000ac38 <sdei_smc_handler+0x650>  // b.plast
    4000ac70:	9b187ea0 	mul	x0, x21, x24
    4000ac74:	910006b5 	add	x21, x21, #0x1
    4000ac78:	b8606ae0 	ldr	w0, [x23, x0]
    4000ac7c:	97fffc6f 	bl	40009e38 <sdei_event_unregister>
    4000ac80:	7100029f 	cmp	w20, #0x0
    4000ac84:	3a450800 	ccmn	w0, #0x5, #0x0, eq  // eq = none
    4000ac88:	9a991294 	csel	x20, x20, x25, ne  // ne = any
    4000ac8c:	17fffff7 	b	4000ac68 <sdei_smc_handler+0x680>
    4000ac90:	b4000116 	cbz	x22, 4000acb0 <sdei_smc_handler+0x6c8>
    4000ac94:	f10006df 	cmp	x22, #0x1
    4000ac98:	54000081 	b.ne	4000aca8 <sdei_smc_handler+0x6c0>  // b.any
    4000ac9c:	aa1a03e0 	mov	x0, x26
    4000aca0:	97ffdb47 	bl	400019bc <plat_core_pos_by_mpidr>
    4000aca4:	36f80060 	tbz	w0, #31, 4000acb0 <sdei_smc_handler+0x6c8>
    4000aca8:	92800034 	mov	x20, #0xfffffffffffffffe    	// #-2
    4000acac:	17ffffe3 	b	4000ac38 <sdei_smc_handler+0x650>
    4000acb0:	2a1403e0 	mov	w0, w20
    4000acb4:	97ffe2ee 	bl	4000386c <find_event_map>
    4000acb8:	aa0003f4 	mov	x20, x0
    4000acbc:	b4ffff60 	cbz	x0, 4000aca8 <sdei_smc_handler+0x6c0>
    4000acc0:	b9400801 	ldr	w1, [x0, #8]
    4000acc4:	3727ff21 	tbnz	w1, #4, 4000aca8 <sdei_smc_handler+0x6c0>
    4000acc8:	97ffe324 	bl	40003958 <get_event_entry>
    4000accc:	91004297 	add	x23, x20, #0x10
    4000acd0:	aa0003f5 	mov	x21, x0
    4000acd4:	aa1703e0 	mov	x0, x23
    4000acd8:	97ffdcad 	bl	40001f8c <spin_lock>
    4000acdc:	b9400a80 	ldr	w0, [x20, #8]
    4000ace0:	361002c0 	tbz	w0, #2, 4000ad38 <sdei_smc_handler+0x750>
    4000ace4:	372002a0 	tbnz	w0, #4, 4000ad38 <sdei_smc_handler+0x750>
    4000ace8:	aa1503e0 	mov	x0, x21
    4000acec:	528000a1 	mov	w1, #0x5                   	// #5
    4000acf0:	97ffdf26 	bl	40002988 <can_sdei_state_trans>
    4000acf4:	72001c1f 	tst	w0, #0xff
    4000acf8:	54000240 	b.eq	4000ad40 <sdei_smc_handler+0x758>  // b.none
    4000acfc:	b9001ab6 	str	w22, [x21, #24]
    4000ad00:	f10002df 	cmp	x22, #0x0
    4000ad04:	1a9f17e1 	cset	w1, eq  // eq = none
    4000ad08:	f10006df 	cmp	x22, #0x1
    4000ad0c:	54000081 	b.ne	4000ad1c <sdei_smc_handler+0x734>  // b.any
    4000ad10:	92409f40 	and	x0, x26, #0xffffffffff
    4000ad14:	9260dc00 	and	x0, x0, #0xffffffff00ffffff
    4000ad18:	f9000aa0 	str	x0, [x21, #16]
    4000ad1c:	b9400680 	ldr	w0, [x20, #4]
    4000ad20:	d2800014 	mov	x20, #0x0                   	// #0
    4000ad24:	aa1a03e2 	mov	x2, x26
    4000ad28:	97ffefec 	bl	40006cd8 <plat_ic_set_spi_routing>
    4000ad2c:	aa1703e0 	mov	x0, x23
    4000ad30:	97ffdc9f 	bl	40001fac <spin_unlock>
    4000ad34:	17ffffc1 	b	4000ac38 <sdei_smc_handler+0x650>
    4000ad38:	92800034 	mov	x20, #0xfffffffffffffffe    	// #-2
    4000ad3c:	17fffffc 	b	4000ad2c <sdei_smc_handler+0x744>
    4000ad40:	92800054 	mov	x20, #0xfffffffffffffffd    	// #-3
    4000ad44:	17fffffa 	b	4000ad2c <sdei_smc_handler+0x744>
    4000ad48:	35ffca94 	cbnz	w20, 4000a698 <sdei_smc_handler+0xb0>
    4000ad4c:	f0000080 	adrp	x0, 4001d000 <cpu_state+0x668>
    4000ad50:	f0000081 	adrp	x1, 4001d000 <cpu_state+0x668>
    4000ad54:	b94a6c00 	ldr	w0, [x0, #2668]
    4000ad58:	7954d021 	ldrh	w1, [x1, #2664]
    4000ad5c:	53103c00 	lsl	w0, w0, #16
    4000ad60:	aa010000 	orr	x0, x0, x1
    4000ad64:	17fffe49 	b	4000a688 <sdei_smc_handler+0xa0>
    4000ad68:	34000094 	cbz	w20, 4000ad78 <sdei_smc_handler+0x790>
    4000ad6c:	12800037 	mov	w23, #0xfffffffe            	// #-2
    4000ad70:	93407ee0 	sxtw	x0, w23
    4000ad74:	17fffe45 	b	4000a688 <sdei_smc_handler+0xa0>
    4000ad78:	52800000 	mov	w0, #0x0                   	// #0
    4000ad7c:	97ffe2bc 	bl	4000386c <find_event_map>
    4000ad80:	aa0003f4 	mov	x20, x0
    4000ad84:	b4ffff40 	cbz	x0, 4000ad6c <sdei_smc_handler+0x784>
    4000ad88:	b9400800 	ldr	w0, [x0, #8]
    4000ad8c:	361fff00 	tbz	w0, #3, 4000ad6c <sdei_smc_handler+0x784>
    4000ad90:	aa1603e0 	mov	x0, x22
    4000ad94:	97ffdb0a 	bl	400019bc <plat_core_pos_by_mpidr>
    4000ad98:	37fffea0 	tbnz	w0, #31, 4000ad6c <sdei_smc_handler+0x784>
    4000ad9c:	b9400680 	ldr	w0, [x20, #4]
    4000ada0:	aa1603e1 	mov	x1, x22
    4000ada4:	97ffef9f 	bl	40006c20 <plat_ic_raise_el3_sgi>
    4000ada8:	17fffff2 	b	4000ad70 <sdei_smc_handler+0x788>

000000004000adac <ser_probe_sysreg>:
    4000adac:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000adb0:	910003fd 	mov	x29, sp
    4000adb4:	d5385303 	mrs	x3, erridr_el1
    4000adb8:	6b23201f 	cmp	w0, w3, uxth
    4000adbc:	540000e3 	b.cc	4000add8 <ser_probe_sysreg+0x2c>  // b.lo, b.ul, b.last
    4000adc0:	f0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000adc4:	912ab042 	add	x2, x2, #0xaac
    4000adc8:	52800761 	mov	w1, #0x3b                  	// #59
    4000adcc:	f0000020 	adrp	x0, 40011000 <version_string+0x37c>
    4000add0:	91298800 	add	x0, x0, #0xa62
    4000add4:	97ffd752 	bl	40000b1c <__assert>
    4000add8:	12003c65 	and	w5, w3, #0xffff
    4000addc:	2a2103e3 	mvn	w3, w1
    4000ade0:	6b00007f 	cmp	w3, w0
    4000ade4:	540000a2 	b.cs	4000adf8 <ser_probe_sysreg+0x4c>  // b.hs, b.nlast
    4000ade8:	f0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000adec:	52800781 	mov	w1, #0x3c                  	// #60
    4000adf0:	912b0042 	add	x2, x2, #0xac0
    4000adf4:	17fffff6 	b	4000adcc <ser_probe_sysreg+0x20>
    4000adf8:	51000424 	sub	w4, w1, #0x1
    4000adfc:	52800003 	mov	w3, #0x0                   	// #0
    4000ae00:	0b000084 	add	w4, w4, w0
    4000ae04:	6b05009f 	cmp	w4, w5
    4000ae08:	54000303 	b.cc	4000ae68 <ser_probe_sysreg+0xbc>  // b.lo, b.ul, b.last
    4000ae0c:	f0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000ae10:	528007a1 	mov	w1, #0x3d                  	// #61
    4000ae14:	912bb042 	add	x2, x2, #0xaec
    4000ae18:	17ffffed 	b	4000adcc <ser_probe_sysreg+0x20>
    4000ae1c:	0b000064 	add	w4, w3, w0
    4000ae20:	d5385305 	mrs	x5, erridr_el1
    4000ae24:	6b25209f 	cmp	w4, w5, uxth
    4000ae28:	540000e3 	b.cc	4000ae44 <ser_probe_sysreg+0x98>  // b.lo, b.ul, b.last
    4000ae2c:	f0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000ae30:	f0000020 	adrp	x0, 40011000 <version_string+0x37c>
    4000ae34:	912c4442 	add	x2, x2, #0xb11
    4000ae38:	912c7c00 	add	x0, x0, #0xb1f
    4000ae3c:	52802001 	mov	w1, #0x100                 	// #256
    4000ae40:	17ffffe5 	b	4000add4 <ser_probe_sysreg+0x28>
    4000ae44:	d5185324 	msr	errselr_el1, x4
    4000ae48:	d5033fdf 	isb
    4000ae4c:	d5385444 	mrs	x4, erxstatus_el1
    4000ae50:	36f000a4 	tbz	w4, #30, 4000ae64 <ser_probe_sysreg+0xb8>
    4000ae54:	b4000042 	cbz	x2, 4000ae5c <ser_probe_sysreg+0xb0>
    4000ae58:	b9000043 	str	w3, [x2]
    4000ae5c:	52800020 	mov	w0, #0x1                   	// #1
    4000ae60:	14000005 	b	4000ae74 <ser_probe_sysreg+0xc8>
    4000ae64:	11000463 	add	w3, w3, #0x1
    4000ae68:	6b01007f 	cmp	w3, w1
    4000ae6c:	54fffd81 	b.ne	4000ae1c <ser_probe_sysreg+0x70>  // b.any
    4000ae70:	52800000 	mov	w0, #0x0                   	// #0
    4000ae74:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000ae78:	d65f03c0 	ret

000000004000ae7c <set_routing_model>:
    4000ae7c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000ae80:	910003fd 	mov	x29, sp
    4000ae84:	a90153f3 	stp	x19, x20, [sp, #16]
    4000ae88:	2a0103f4 	mov	w20, w1
    4000ae8c:	2a0003f3 	mov	w19, w0
    4000ae90:	721e7801 	ands	w1, w0, #0xfffffffd
    4000ae94:	54000060 	b.eq	4000aea0 <set_routing_model+0x24>  // b.none
    4000ae98:	7100041f 	cmp	w0, #0x1
    4000ae9c:	540000c1 	b.ne	4000aeb4 <set_routing_model+0x38>  // b.any
    4000aea0:	12000680 	and	w0, w20, #0x3
    4000aea4:	350000d3 	cbnz	w19, 4000aebc <set_routing_model+0x40>
    4000aea8:	51000800 	sub	w0, w0, #0x2
    4000aeac:	7100041f 	cmp	w0, #0x1
    4000aeb0:	540000a9 	b.ls	4000aec4 <set_routing_model+0x48>  // b.plast
    4000aeb4:	128002a0 	mov	w0, #0xffffffea            	// #-22
    4000aeb8:	14000011 	b	4000aefc <set_routing_model+0x80>
    4000aebc:	35000261 	cbnz	w1, 4000af08 <set_routing_model+0x8c>
    4000aec0:	370fffb4 	tbnz	w20, #1, 4000aeb4 <set_routing_model+0x38>
    4000aec4:	d37b7e61 	ubfiz	x1, x19, #5, #32
    4000aec8:	b0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    4000aecc:	91182000 	add	x0, x0, #0x608
    4000aed0:	52800002 	mov	w2, #0x0                   	// #0
    4000aed4:	8b010000 	add	x0, x0, x1
    4000aed8:	2a1403e1 	mov	w1, w20
    4000aedc:	b9001814 	str	w20, [x0, #24]
    4000aee0:	2a1303e0 	mov	w0, w19
    4000aee4:	9400000e 	bl	4000af1c <set_scr_el3_from_rm>
    4000aee8:	2a1303e0 	mov	w0, w19
    4000aeec:	2a1403e1 	mov	w1, w20
    4000aef0:	52800022 	mov	w2, #0x1                   	// #1
    4000aef4:	9400000a 	bl	4000af1c <set_scr_el3_from_rm>
    4000aef8:	52800000 	mov	w0, #0x0                   	// #0
    4000aefc:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000af00:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000af04:	d65f03c0 	ret
    4000af08:	7100067f 	cmp	w19, #0x1
    4000af0c:	54fffd41 	b.ne	4000aeb4 <set_routing_model+0x38>  // b.any
    4000af10:	71000c1f 	cmp	w0, #0x3
    4000af14:	54fffd80 	b.eq	4000aec4 <set_routing_model+0x48>  // b.none
    4000af18:	17ffffe7 	b	4000aeb4 <set_routing_model+0x38>

000000004000af1c <set_scr_el3_from_rm>:
    4000af1c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000af20:	1ac22421 	lsr	w1, w1, w2
    4000af24:	910003fd 	mov	x29, sp
    4000af28:	a90153f3 	stp	x19, x20, [sp, #16]
    4000af2c:	2a0003f3 	mov	w19, w0
    4000af30:	2a0203f4 	mov	w20, w2
    4000af34:	d37e7e73 	ubfiz	x19, x19, #2, #32
    4000af38:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000af3c:	8b344273 	add	x19, x19, w20, uxtw
    4000af40:	12000035 	and	w21, w1, #0x1
    4000af44:	2a0203e1 	mov	w1, w2
    4000af48:	97ffef7f 	bl	40006d44 <plat_interrupt_type_to_line>
    4000af4c:	2a0003f6 	mov	w22, w0
    4000af50:	b0000080 	adrp	x0, 4001b000 <opteed_sp_context+0xe80>
    4000af54:	91182000 	add	x0, x0, #0x608
    4000af58:	8b130c13 	add	x19, x0, x19, lsl #3
    4000af5c:	2a1503e0 	mov	w0, w21
    4000af60:	9ad62000 	lsl	x0, x0, x22
    4000af64:	f9000660 	str	x0, [x19, #8]
    4000af68:	2a1403e0 	mov	w0, w20
    4000af6c:	97ffdeee 	bl	40002b24 <cm_get_context>
    4000af70:	b4000100 	cbz	x0, 4000af90 <set_scr_el3_from_rm+0x74>
    4000af74:	2a1503e2 	mov	w2, w21
    4000af78:	2a1603e1 	mov	w1, w22
    4000af7c:	2a1403e0 	mov	w0, w20
    4000af80:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000af84:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000af88:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000af8c:	17ffe03b 	b	40003078 <cm_write_scr_el3_bit>
    4000af90:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000af94:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000af98:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000af9c:	d65f03c0 	ret

000000004000afa0 <setup_mmu_cfg>:
    4000afa0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000afa4:	b100049f 	cmn	x4, #0x1
    4000afa8:	910003fd 	mov	x29, sp
    4000afac:	a90153f3 	stp	x19, x20, [sp, #16]
    4000afb0:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000afb4:	540000e1 	b.ne	4000afd0 <setup_mmu_cfg+0x30>  // b.any
    4000afb8:	f0000042 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000afbc:	91034042 	add	x2, x2, #0xd0
    4000afc0:	528020e1 	mov	w1, #0x107                 	// #263
    4000afc4:	d0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000afc8:	913e6800 	add	x0, x0, #0xf9a
    4000afcc:	97ffd6d4 	bl	40000b1c <__assert>
    4000afd0:	2a0103e6 	mov	w6, w1
    4000afd4:	91000493 	add	x19, x4, #0x1
    4000afd8:	aa0003f5 	mov	x21, x0
    4000afdc:	94000e77 	bl	4000e9b8 <xlat_get_min_virt_addr_space_size>
    4000afe0:	eb13001f 	cmp	x0, x19
    4000afe4:	540000a9 	b.ls	4000aff8 <setup_mmu_cfg+0x58>  // b.plast
    4000afe8:	f0000042 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000afec:	52802161 	mov	w1, #0x10b                 	// #267
    4000aff0:	9103c442 	add	x2, x2, #0xf1
    4000aff4:	17fffff4 	b	4000afc4 <setup_mmu_cfg+0x24>
    4000aff8:	d2e00020 	mov	x0, #0x1000000000000       	// #281474976710656
    4000affc:	eb00027f 	cmp	x19, x0
    4000b000:	540000a9 	b.ls	4000b014 <setup_mmu_cfg+0x74>  // b.plast
    4000b004:	d0000042 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000b008:	528021a1 	mov	w1, #0x10d                 	// #269
    4000b00c:	9104c042 	add	x2, x2, #0x130
    4000b010:	17ffffed 	b	4000afc4 <setup_mmu_cfg+0x24>
    4000b014:	ea13009f 	tst	x4, x19
    4000b018:	540000a0 	b.eq	4000b02c <setup_mmu_cfg+0x8c>  // b.none
    4000b01c:	d0000042 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000b020:	528021c1 	mov	w1, #0x10e                 	// #270
    4000b024:	91059042 	add	x2, x2, #0x164
    4000b028:	17ffffe7 	b	4000afc4 <setup_mmu_cfg+0x24>
    4000b02c:	dac00261 	rbit	x1, x19
    4000b030:	aa0203f4 	mov	x20, x2
    4000b034:	dac01021 	clz	x1, x1
    4000b038:	52800813 	mov	w19, #0x40                  	// #64
    4000b03c:	2a0503f6 	mov	w22, w5
    4000b040:	4b010261 	sub	w1, w19, w1
    4000b044:	37080066 	tbnz	w6, #1, 4000b050 <setup_mmu_cfg+0xb0>
    4000b048:	5286a000 	mov	w0, #0x3500                	// #13568
    4000b04c:	2a000021 	orr	w1, w1, w0
    4000b050:	93407c33 	sxtw	x19, w1
    4000b054:	aa0303e0 	mov	x0, x3
    4000b058:	940000d3 	bl	4000b3a4 <tcr_physical_addr_size_bits>
    4000b05c:	710006df 	cmp	w22, #0x1
    4000b060:	540001e1 	b.ne	4000b09c <setup_mmu_cfg+0xfc>  // b.any
    4000b064:	aa008261 	orr	x1, x19, x0, lsl #32
    4000b068:	b2690021 	orr	x1, x1, #0x800000
    4000b06c:	d5380740 	mrs	x0, id_aa64mmfr2_el1
    4000b070:	f2400c1f 	tst	x0, #0xf
    4000b074:	54000040 	b.eq	4000b07c <setup_mmu_cfg+0xdc>  // b.none
    4000b078:	b2400294 	orr	x20, x20, #0x1
    4000b07c:	d2809fe0 	mov	x0, #0x4ff                 	// #1279
    4000b080:	f9000ab4 	str	x20, [x21, #16]
    4000b084:	f2a00880 	movk	x0, #0x44, lsl #16
    4000b088:	a90006a0 	stp	x0, x1, [x21]
    4000b08c:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b090:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000b094:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000b098:	d65f03c0 	ret
    4000b09c:	71000adf 	cmp	w22, #0x2
    4000b0a0:	d370bc01 	lsl	x1, x0, #16
    4000b0a4:	540000a1 	b.ne	4000b0b8 <setup_mmu_cfg+0x118>  // b.any
    4000b0a8:	aa130021 	orr	x1, x1, x19
    4000b0ac:	d2b01000 	mov	x0, #0x80800000            	// #2155872256
    4000b0b0:	aa000021 	orr	x1, x1, x0
    4000b0b4:	17ffffee 	b	4000b06c <setup_mmu_cfg+0xcc>
    4000b0b8:	71000edf 	cmp	w22, #0x3
    4000b0bc:	54ffff60 	b.eq	4000b0a8 <setup_mmu_cfg+0x108>  // b.none
    4000b0c0:	d0000042 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000b0c4:	528026a1 	mov	w1, #0x135                 	// #309
    4000b0c8:	91026442 	add	x2, x2, #0x99
    4000b0cc:	17ffffbe 	b	4000afc4 <setup_mmu_cfg+0x24>

000000004000b0d0 <snprintf>:
    4000b0d0:	a9b57bfd 	stp	x29, x30, [sp, #-176]!
    4000b0d4:	910003fd 	mov	x29, sp
    4000b0d8:	a90153f3 	stp	x19, x20, [sp, #16]
    4000b0dc:	f0000053 	adrp	x19, 40016000 <__RODATA_END__>
    4000b0e0:	9115c273 	add	x19, x19, #0x570
    4000b0e4:	aa0003f4 	mov	x20, x0
    4000b0e8:	f9400260 	ldr	x0, [x19]
    4000b0ec:	f9003fe0 	str	x0, [sp, #120]
    4000b0f0:	d2800000 	mov	x0, #0x0                   	// #0
    4000b0f4:	9102c3e0 	add	x0, sp, #0xb0
    4000b0f8:	a90583e0 	stp	x0, x0, [sp, #88]
    4000b0fc:	910203e0 	add	x0, sp, #0x80
    4000b100:	f90037e0 	str	x0, [sp, #104]
    4000b104:	128004e0 	mov	w0, #0xffffffd8            	// #-40
    4000b108:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000b10c:	aa0103f5 	mov	x21, x1
    4000b110:	aa0203f6 	mov	x22, x2
    4000b114:	910163e1 	add	x1, sp, #0x58
    4000b118:	d2800402 	mov	x2, #0x20                  	// #32
    4000b11c:	b90073e0 	str	w0, [sp, #112]
    4000b120:	9100c3e0 	add	x0, sp, #0x30
    4000b124:	b90077ff 	str	wzr, [sp, #116]
    4000b128:	a90893e3 	stp	x3, x4, [sp, #136]
    4000b12c:	a9099be5 	stp	x5, x6, [sp, #152]
    4000b130:	f90057e7 	str	x7, [sp, #168]
    4000b134:	97ffe81c 	bl	400051a4 <memcpy>
    4000b138:	aa1603e2 	mov	x2, x22
    4000b13c:	aa1503e1 	mov	x1, x21
    4000b140:	9100c3e3 	add	x3, sp, #0x30
    4000b144:	aa1403e0 	mov	x0, x20
    4000b148:	94000c57 	bl	4000e2a4 <vsnprintf>
    4000b14c:	f9403fe1 	ldr	x1, [sp, #120]
    4000b150:	f9400262 	ldr	x2, [x19]
    4000b154:	eb020021 	subs	x1, x1, x2
    4000b158:	d2800002 	mov	x2, #0x0                   	// #0
    4000b15c:	54000040 	b.eq	4000b164 <snprintf+0x94>  // b.none
    4000b160:	97ffd679 	bl	40000b44 <__stack_chk_fail>
    4000b164:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b168:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000b16c:	a8cb7bfd 	ldp	x29, x30, [sp], #176
    4000b170:	d65f03c0 	ret

000000004000b174 <spe_drain_buffers_hook>:
    4000b174:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000b178:	910003fd 	mov	x29, sp
    4000b17c:	9400001d 	bl	4000b1f0 <spe_supported>
    4000b180:	72001c1f 	tst	w0, #0xff
    4000b184:	540000c0 	b.eq	4000b19c <spe_drain_buffers_hook+0x28>  // b.none
    4000b188:	d503223f 	psb	csync
    4000b18c:	d503379f 	dsb	nsh
    4000b190:	d2800000 	mov	x0, #0x0                   	// #0
    4000b194:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000b198:	d65f03c0 	ret
    4000b19c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    4000b1a0:	17fffffd 	b	4000b194 <spe_drain_buffers_hook+0x20>

000000004000b1a4 <spe_enable>:
    4000b1a4:	12001c01 	and	w1, w0, #0xff
    4000b1a8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000b1ac:	910003fd 	mov	x29, sp
    4000b1b0:	94000010 	bl	4000b1f0 <spe_supported>
    4000b1b4:	72001c1f 	tst	w0, #0xff
    4000b1b8:	54000180 	b.eq	4000b1e8 <spe_enable+0x44>  // b.none
    4000b1bc:	340000c1 	cbz	w1, 4000b1d4 <spe_enable+0x30>
    4000b1c0:	d53c1120 	mrs	x0, mdcr_el2
    4000b1c4:	92407c00 	and	x0, x0, #0xffffffff
    4000b1c8:	9271f800 	and	x0, x0, #0xffffffffffffbfff
    4000b1cc:	b2740400 	orr	x0, x0, #0x3000
    4000b1d0:	d51c1120 	msr	mdcr_el2, x0
    4000b1d4:	d53e1320 	mrs	x0, mdcr_el3
    4000b1d8:	d2860001 	mov	x1, #0x3000                	// #12288
    4000b1dc:	f2c00201 	movk	x1, #0x10, lsl #32
    4000b1e0:	aa010000 	orr	x0, x0, x1
    4000b1e4:	d51e1320 	msr	mdcr_el3, x0
    4000b1e8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000b1ec:	d65f03c0 	ret

000000004000b1f0 <spe_supported>:
    4000b1f0:	d5380500 	mrs	x0, id_aa64dfr0_el1
    4000b1f4:	f2600c1f 	tst	x0, #0xf00000000
    4000b1f8:	1a9f07e0 	cset	w0, ne  // ne = any
    4000b1fc:	d65f03c0 	ret

000000004000b200 <std_svc_setup>:
    4000b200:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000b204:	529ffc00 	mov	w0, #0xffe0                	// #65504
    4000b208:	910003fd 	mov	x29, sp
    4000b20c:	f9000bf3 	str	x19, [sp, #16]
    4000b210:	97ffe1c4 	bl	40003920 <get_arm_std_svc_args>
    4000b214:	b50000e0 	cbnz	x0, 4000b230 <std_svc_setup+0x30>
    4000b218:	b0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000b21c:	b0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000b220:	91387442 	add	x2, x2, #0xe1d
    4000b224:	91389400 	add	x0, x0, #0xe25
    4000b228:	52800541 	mov	w1, #0x2a                  	// #42
    4000b22c:	97ffd63c 	bl	40000b1c <__assert>
    4000b230:	97fff52f 	bl	400086ec <psci_setup>
    4000b234:	2a0003f3 	mov	w19, w0
    4000b238:	97fffb4b 	bl	40009f64 <sdei_init>
    4000b23c:	7100027f 	cmp	w19, #0x0
    4000b240:	1a9f07e0 	cset	w0, ne  // ne = any
    4000b244:	f9400bf3 	ldr	x19, [sp, #16]
    4000b248:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000b24c:	d65f03c0 	ret

000000004000b250 <std_svc_smc_handler>:
    4000b250:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000b254:	910003fd 	mov	x29, sp
    4000b258:	f9000bf3 	str	x19, [sp, #16]
    4000b25c:	aa0603f3 	mov	x19, x6
    4000b260:	37f000a0 	tbnz	w0, #30, 4000b274 <std_svc_smc_handler+0x24>
    4000b264:	92407c21 	and	x1, x1, #0xffffffff
    4000b268:	92407c42 	and	x2, x2, #0xffffffff
    4000b26c:	92407c63 	and	x3, x3, #0xffffffff
    4000b270:	92407c84 	and	x4, x4, #0xffffffff
    4000b274:	721b281f 	tst	w0, #0xffe0
    4000b278:	54000101 	b.ne	4000b298 <std_svc_smc_handler+0x48>  // b.any
    4000b27c:	aa1303e6 	mov	x6, x19
    4000b280:	97fff62b 	bl	40008b2c <psci_smc_handler>
    4000b284:	f9000260 	str	x0, [x19]
    4000b288:	aa1303e0 	mov	x0, x19
    4000b28c:	f9400bf3 	ldr	x19, [sp, #16]
    4000b290:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000b294:	d65f03c0 	ret
    4000b298:	121b6406 	and	w6, w0, #0x7fffffe0
    4000b29c:	52800408 	mov	w8, #0x20                  	// #32
    4000b2a0:	120244c6 	and	w6, w6, #0xc000ffff
    4000b2a4:	72a80008 	movk	w8, #0x4000, lsl #16
    4000b2a8:	6b0800df 	cmp	w6, w8
    4000b2ac:	540000a1 	b.ne	4000b2c0 <std_svc_smc_handler+0x70>  // b.any
    4000b2b0:	aa1303e6 	mov	x6, x19
    4000b2b4:	f9400bf3 	ldr	x19, [sp, #16]
    4000b2b8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000b2bc:	17fffccb 	b	4000a5e8 <sdei_smc_handler>
    4000b2c0:	529fe021 	mov	w1, #0xff01                	// #65281
    4000b2c4:	72b08001 	movk	w1, #0x8400, lsl #16
    4000b2c8:	6b01001f 	cmp	w0, w1
    4000b2cc:	54000140 	b.eq	4000b2f4 <std_svc_smc_handler+0xa4>  // b.none
    4000b2d0:	11000821 	add	w1, w1, #0x2
    4000b2d4:	6b01001f 	cmp	w0, w1
    4000b2d8:	54000260 	b.eq	4000b324 <std_svc_smc_handler+0xd4>  // b.none
    4000b2dc:	529fe001 	mov	w1, #0xff00                	// #65280
    4000b2e0:	72b08001 	movk	w1, #0x8400, lsl #16
    4000b2e4:	6b01001f 	cmp	w0, w1
    4000b2e8:	d2800240 	mov	x0, #0x12                  	// #18
    4000b2ec:	da9f0000 	csinv	x0, x0, xzr, eq  // eq = none
    4000b2f0:	17ffffe5 	b	4000b284 <std_svc_smc_handler+0x34>
    4000b2f4:	d2882ac0 	mov	x0, #0x4156                	// #16726
    4000b2f8:	f2bc5ec0 	movk	x0, #0xe2f6, lsl #16
    4000b2fc:	f9000e60 	str	x0, [x19, #24]
    4000b300:	d285b5c0 	mov	x0, #0x2dae                	// #11694
    4000b304:	f2bf7800 	movk	x0, #0xfbc0, lsl #16
    4000b308:	f9000a60 	str	x0, [x19, #16]
    4000b30c:	d29f0c60 	mov	x0, #0xf863                	// #63587
    4000b310:	f2a8fd00 	movk	x0, #0x47e8, lsl #16
    4000b314:	f9000660 	str	x0, [x19, #8]
    4000b318:	d2920b60 	mov	x0, #0x905b                	// #36955
    4000b31c:	f2a211a0 	movk	x0, #0x108d, lsl #16
    4000b320:	17ffffd9 	b	4000b284 <std_svc_smc_handler+0x34>
    4000b324:	d2800020 	mov	x0, #0x1                   	// #1
    4000b328:	a900027f 	stp	xzr, x0, [x19]
    4000b32c:	17ffffd7 	b	4000b288 <std_svc_smc_handler+0x38>

000000004000b330 <strlen>:
    4000b330:	aa0003e1 	mov	x1, x0
    4000b334:	39400022 	ldrb	w2, [x1]
    4000b338:	35000062 	cbnz	w2, 4000b344 <strlen+0x14>
    4000b33c:	cb000020 	sub	x0, x1, x0
    4000b340:	d65f03c0 	ret
    4000b344:	91000421 	add	x1, x1, #0x1
    4000b348:	17fffffb 	b	4000b334 <strlen+0x4>

000000004000b34c <sve_disable>:
    4000b34c:	d5380401 	mrs	x1, id_aa64pfr0_el1
    4000b350:	d3608c21 	ubfx	x1, x1, #32, #4
    4000b354:	f100043f 	cmp	x1, #0x1
    4000b358:	540000c1 	b.ne	4000b370 <sve_disable+0x24>  // b.any
    4000b35c:	f9409c01 	ldr	x1, [x0, #312]
    4000b360:	92407c21 	and	x1, x1, #0xffffffff
    4000b364:	9277f821 	and	x1, x1, #0xfffffffffffffeff
    4000b368:	b2760021 	orr	x1, x1, #0x400
    4000b36c:	f9009c01 	str	x1, [x0, #312]
    4000b370:	d65f03c0 	ret

000000004000b374 <sve_enable>:
    4000b374:	d5380401 	mrs	x1, id_aa64pfr0_el1
    4000b378:	d3608c21 	ubfx	x1, x1, #32, #4
    4000b37c:	f100043f 	cmp	x1, #0x1
    4000b380:	54000101 	b.ne	4000b3a0 <sve_enable+0x2c>  // b.any
    4000b384:	f9409c01 	ldr	x1, [x0, #312]
    4000b388:	1280a002 	mov	w2, #0xfffffaff            	// #-1281
    4000b38c:	8a020021 	and	x1, x1, x2
    4000b390:	b2780021 	orr	x1, x1, #0x100
    4000b394:	f9009c01 	str	x1, [x0, #312]
    4000b398:	d2800061 	mov	x1, #0x3                   	// #3
    4000b39c:	f900a001 	str	x1, [x0, #320]
    4000b3a0:	d65f03c0 	ret

000000004000b3a4 <tcr_physical_addr_size_bits>:
    4000b3a4:	f2503c1f 	tst	x0, #0xffff000000000000
    4000b3a8:	54000120 	b.eq	4000b3cc <tcr_physical_addr_size_bits+0x28>  // b.none
    4000b3ac:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000b3b0:	b0000042 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000b3b4:	b0000040 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000b3b8:	910003fd 	mov	x29, sp
    4000b3bc:	913f2042 	add	x2, x2, #0xfc8
    4000b3c0:	913e6800 	add	x0, x0, #0xf9a
    4000b3c4:	52800ac1 	mov	w1, #0x56                  	// #86
    4000b3c8:	97ffd5d5 	bl	40000b1c <__assert>
    4000b3cc:	f2540c1f 	tst	x0, #0xf00000000000
    4000b3d0:	54000141 	b.ne	4000b3f8 <tcr_physical_addr_size_bits+0x54>  // b.any
    4000b3d4:	f256041f 	tst	x0, #0xc0000000000
    4000b3d8:	54000141 	b.ne	4000b400 <tcr_physical_addr_size_bits+0x5c>  // b.any
    4000b3dc:	f258041f 	tst	x0, #0x30000000000
    4000b3e0:	54000141 	b.ne	4000b408 <tcr_physical_addr_size_bits+0x64>  // b.any
    4000b3e4:	f25c0c1f 	tst	x0, #0xf000000000
    4000b3e8:	54000141 	b.ne	4000b410 <tcr_physical_addr_size_bits+0x6c>  // b.any
    4000b3ec:	f2600c1f 	tst	x0, #0xf00000000
    4000b3f0:	9a9f07e0 	cset	x0, ne  // ne = any
    4000b3f4:	d65f03c0 	ret
    4000b3f8:	d28000a0 	mov	x0, #0x5                   	// #5
    4000b3fc:	d65f03c0 	ret
    4000b400:	d2800080 	mov	x0, #0x4                   	// #4
    4000b404:	d65f03c0 	ret
    4000b408:	d2800060 	mov	x0, #0x3                   	// #3
    4000b40c:	d65f03c0 	ret
    4000b410:	d2800040 	mov	x0, #0x2                   	// #2
    4000b414:	d65f03c0 	ret

000000004000b418 <tegra194_ras_corrected_err_clear>:
    4000b418:	b4000680 	cbz	x0, 4000b4e8 <tegra194_ras_corrected_err_clear+0xd0>
    4000b41c:	f9400002 	ldr	x2, [x0]
    4000b420:	321f6fe3 	mov	w3, #0x1ffffffe            	// #536870910
    4000b424:	aa0203e8 	mov	x8, x2
    4000b428:	2a0203ea 	mov	w10, w2
    4000b42c:	6b03005f 	cmp	w2, w3
    4000b430:	540005c8 	b.hi	4000b4e8 <tegra194_ras_corrected_err_clear+0xd0>  // b.pmore
    4000b434:	d360fc41 	lsr	x1, x2, #32
    4000b438:	2a0103e9 	mov	w9, w1
    4000b43c:	6b03003f 	cmp	w1, w3
    4000b440:	54000548 	b.hi	4000b4e8 <tegra194_ras_corrected_err_clear+0xd0>  // b.pmore
    4000b444:	92407c41 	and	x1, x2, #0xffffffff
    4000b448:	f0000044 	adrp	x4, 40016000 <__RODATA_END__>
    4000b44c:	91048084 	add	x4, x4, #0x120
    4000b450:	d2800605 	mov	x5, #0x30                  	// #48
    4000b454:	11000529 	add	w9, w9, #0x1
    4000b458:	2a0303e6 	mov	w6, w3
    4000b45c:	52800107 	mov	w7, #0x8                   	// #8
    4000b460:	d2b9e00b 	mov	x11, #0xcf000000            	// #3472883712
    4000b464:	9b051021 	madd	x1, x1, x5, x4
    4000b468:	2a0203e5 	mov	w5, w2
    4000b46c:	710034bf 	cmp	w5, #0xd
    4000b470:	54000069 	b.ls	4000b47c <tegra194_ras_corrected_err_clear+0x64>  // b.plast
    4000b474:	f900001f 	str	xzr, [x0]
    4000b478:	1400001c 	b	4000b4e8 <tegra194_ras_corrected_err_clear+0xd0>
    4000b47c:	29433024 	ldp	w4, w12, [x1, #24]
    4000b480:	6b0a00bf 	cmp	w5, w10
    4000b484:	54000121 	b.ne	4000b4a8 <tegra194_ras_corrected_err_clear+0x90>  // b.any
    4000b488:	f100005f 	cmp	x2, #0x0
    4000b48c:	1a9f1123 	csel	w3, w9, wzr, ne  // ne = any
    4000b490:	0b040064 	add	w4, w3, w4
    4000b494:	6b0c007f 	cmp	w3, w12
    4000b498:	540000c3 	b.cc	4000b4b0 <tegra194_ras_corrected_err_clear+0x98>  // b.lo, b.ul, b.last
    4000b49c:	110004a5 	add	w5, w5, #0x1
    4000b4a0:	9100c021 	add	x1, x1, #0x30
    4000b4a4:	17fffff2 	b	4000b46c <tegra194_ras_corrected_err_clear+0x54>
    4000b4a8:	52800003 	mov	w3, #0x0                   	// #0
    4000b4ac:	17fffff9 	b	4000b490 <tegra194_ras_corrected_err_clear+0x78>
    4000b4b0:	6b06009f 	cmp	w4, w6
    4000b4b4:	540001a8 	b.hi	4000b4e8 <tegra194_ras_corrected_err_clear+0xd0>  // b.pmore
    4000b4b8:	d5185324 	msr	errselr_el1, x4
    4000b4bc:	d538544d 	mrs	x13, erxstatus_el1
    4000b4c0:	f26805bf 	tst	x13, #0x3000000
    4000b4c4:	54000040 	b.eq	4000b4cc <tegra194_ras_corrected_err_clear+0xb4>  // b.none
    4000b4c8:	d518544b 	msr	erxstatus_el1, x11
    4000b4cc:	510004e7 	sub	w7, w7, #0x1
    4000b4d0:	91000484 	add	x4, x4, #0x1
    4000b4d4:	710000ff 	cmp	w7, #0x0
    4000b4d8:	540000ac 	b.gt	4000b4ec <tegra194_ras_corrected_err_clear+0xd4>
    4000b4dc:	b3607c68 	bfi	x8, x3, #32, #32
    4000b4e0:	b3407ca8 	bfxil	x8, x5, #0, #32
    4000b4e4:	f9000008 	str	x8, [x0]
    4000b4e8:	d65f03c0 	ret
    4000b4ec:	11000463 	add	w3, w3, #0x1
    4000b4f0:	17ffffe9 	b	4000b494 <tegra194_ras_corrected_err_clear+0x7c>

000000004000b4f4 <tegra194_ras_enable>:
    4000b4f4:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    4000b4f8:	910003fd 	mov	x29, sp
    4000b4fc:	a90153f3 	stp	x19, x20, [sp, #16]
    4000b500:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000b504:	a90363f7 	stp	x23, x24, [sp, #48]
    4000b508:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000b50c:	940004ca 	bl	4000c834 <tegra_platform_is_silicon>
    4000b510:	72001c1f 	tst	w0, #0xff
    4000b514:	54000100 	b.eq	4000b534 <tegra194_ras_enable+0x40>  // b.none
    4000b518:	f0000053 	adrp	x19, 40016000 <__RODATA_END__>
    4000b51c:	91048273 	add	x19, x19, #0x120
    4000b520:	528001f7 	mov	w23, #0xf                   	// #15
    4000b524:	d2800239 	mov	x25, #0x11                  	// #17
    4000b528:	d280003a 	mov	x26, #0x1                   	// #1
    4000b52c:	710006f7 	subs	w23, w23, #0x1
    4000b530:	540000e1 	b.ne	4000b54c <tegra194_ras_enable+0x58>  // b.any
    4000b534:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b538:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000b53c:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000b540:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000b544:	a8c57bfd 	ldp	x29, x30, [sp], #80
    4000b548:	d65f03c0 	ret
    4000b54c:	f9400a74 	ldr	x20, [x19, #16]
    4000b550:	29436275 	ldp	w21, w24, [x19, #24]
    4000b554:	b40000f4 	cbz	x20, 4000b570 <tegra194_ras_enable+0x7c>
    4000b558:	91004294 	add	x20, x20, #0x10
    4000b55c:	0b1802b8 	add	w24, w21, w24
    4000b560:	6b1802bf 	cmp	w21, w24
    4000b564:	54000121 	b.ne	4000b588 <tegra194_ras_enable+0x94>  // b.any
    4000b568:	9100c273 	add	x19, x19, #0x30
    4000b56c:	17fffff0 	b	4000b52c <tegra194_ras_enable+0x38>
    4000b570:	90000042 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000b574:	9120ac42 	add	x2, x2, #0x82b
    4000b578:	52800d01 	mov	w1, #0x68                  	// #104
    4000b57c:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b580:	911a8000 	add	x0, x0, #0x6a0
    4000b584:	97ffd566 	bl	40000b1c <__assert>
    4000b588:	f9400280 	ldr	x0, [x20]
    4000b58c:	b50000a0 	cbnz	x0, 4000b5a0 <tegra194_ras_enable+0xac>
    4000b590:	90000042 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000b594:	52800f21 	mov	w1, #0x79                  	// #121
    4000b598:	9120f042 	add	x2, x2, #0x83c
    4000b59c:	17fffff8 	b	4000b57c <tegra194_ras_enable+0x88>
    4000b5a0:	d5385300 	mrs	x0, erridr_el1
    4000b5a4:	6b2022bf 	cmp	w21, w0, uxth
    4000b5a8:	540000e3 	b.cc	4000b5c4 <tegra194_ras_enable+0xd0>  // b.lo, b.ul, b.last
    4000b5ac:	d0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000b5b0:	d0000020 	adrp	x0, 40011000 <version_string+0x37c>
    4000b5b4:	912c4442 	add	x2, x2, #0xb11
    4000b5b8:	912c7c00 	add	x0, x0, #0xb1f
    4000b5bc:	52802001 	mov	w1, #0x100                 	// #256
    4000b5c0:	17fffff1 	b	4000b584 <tegra194_ras_enable+0x90>
    4000b5c4:	2a1503e0 	mov	w0, w21
    4000b5c8:	d5185320 	msr	errselr_el1, x0
    4000b5cc:	d5033fdf 	isb
    4000b5d0:	d5385401 	mrs	x1, erxfr_el1
    4000b5d4:	f9400280 	ldr	x0, [x20]
    4000b5d8:	92607c36 	and	x22, x1, #0xffffffff00000000
    4000b5dc:	d63f0000 	blr	x0
    4000b5e0:	ea0002df 	tst	x22, x0
    4000b5e4:	9a9a1321 	csel	x1, x25, x26, ne  // ne = any
    4000b5e8:	ea2002df 	bics	xzr, x22, x0
    4000b5ec:	54000040 	b.eq	4000b5f4 <tegra194_ras_enable+0x100>  // b.none
    4000b5f0:	b2780021 	orr	x1, x1, #0x100
    4000b5f4:	aa160021 	orr	x1, x1, x22
    4000b5f8:	d5185421 	msr	erxctlr_el1, x1
    4000b5fc:	110006b5 	add	w21, w21, #0x1
    4000b600:	91006294 	add	x20, x20, #0x18
    4000b604:	17ffffd7 	b	4000b560 <tegra194_ras_enable+0x6c>

000000004000b608 <tegra194_ras_record_handler>:
    4000b608:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000b60c:	2a0103e2 	mov	w2, w1
    4000b610:	910003fd 	mov	x29, sp
    4000b614:	a90153f3 	stp	x19, x20, [sp, #16]
    4000b618:	29430413 	ldp	w19, w1, [x0, #24]
    4000b61c:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000b620:	f9400803 	ldr	x3, [x0, #16]
    4000b624:	f9001bf7 	str	x23, [sp, #48]
    4000b628:	36f800e2 	tbz	w2, #31, 4000b644 <tegra194_ras_record_handler+0x3c>
    4000b62c:	90000042 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000b630:	911a4042 	add	x2, x2, #0x690
    4000b634:	52802e41 	mov	w1, #0x172                 	// #370
    4000b638:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b63c:	911a8000 	add	x0, x0, #0x6a0
    4000b640:	97ffd537 	bl	40000b1c <__assert>
    4000b644:	6b01005f 	cmp	w2, w1
    4000b648:	540000a3 	b.cc	4000b65c <tegra194_ras_record_handler+0x54>  // b.lo, b.ul, b.last
    4000b64c:	90000042 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000b650:	52802e61 	mov	w1, #0x173                 	// #371
    4000b654:	911b1842 	add	x2, x2, #0x6c6
    4000b658:	17fffff8 	b	4000b638 <tegra194_ras_record_handler+0x30>
    4000b65c:	52800300 	mov	w0, #0x18                  	// #24
    4000b660:	9ba07c40 	umull	x0, w2, w0
    4000b664:	8b000061 	add	x1, x3, x0
    4000b668:	f8606877 	ldr	x23, [x3, x0]
    4000b66c:	f9400436 	ldr	x22, [x1, #8]
    4000b670:	b50000b6 	cbnz	x22, 4000b684 <tegra194_ras_record_handler+0x7c>
    4000b674:	90000042 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000b678:	52802f21 	mov	w1, #0x179                 	// #377
    4000b67c:	911b9442 	add	x2, x2, #0x6e5
    4000b680:	17ffffee 	b	4000b638 <tegra194_ras_record_handler+0x30>
    4000b684:	0b130053 	add	w19, w2, w19
    4000b688:	d5385300 	mrs	x0, erridr_el1
    4000b68c:	6b20227f 	cmp	w19, w0, uxth
    4000b690:	540000e3 	b.cc	4000b6ac <tegra194_ras_record_handler+0xa4>  // b.lo, b.ul, b.last
    4000b694:	d0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000b698:	d0000020 	adrp	x0, 40011000 <version_string+0x37c>
    4000b69c:	912c4442 	add	x2, x2, #0xb11
    4000b6a0:	912c7c00 	add	x0, x0, #0xb1f
    4000b6a4:	52802001 	mov	w1, #0x100                 	// #256
    4000b6a8:	17ffffe6 	b	4000b640 <tegra194_ras_record_handler+0x38>
    4000b6ac:	2a1303e0 	mov	w0, w19
    4000b6b0:	d5185320 	msr	errselr_el1, x0
    4000b6b4:	d5033fdf 	isb
    4000b6b8:	d5385454 	mrs	x20, erxstatus_el1
    4000b6bc:	36f00914 	tbz	w20, #30, 4000b7dc <tegra194_ras_record_handler+0x1d4>
    4000b6c0:	90000055 	adrp	x21, 40013000 <__func__.3057+0xf3>
    4000b6c4:	911bd2b5 	add	x21, x21, #0x6f4
    4000b6c8:	aa1503e0 	mov	x0, x21
    4000b6cc:	940008d5 	bl	4000da20 <tf_log>
    4000b6d0:	2a1303e2 	mov	w2, w19
    4000b6d4:	aa1703e1 	mov	x1, x23
    4000b6d8:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b6dc:	911c7400 	add	x0, x0, #0x71d
    4000b6e0:	940008d0 	bl	4000da20 <tf_log>
    4000b6e4:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b6e8:	aa1403e1 	mov	x1, x20
    4000b6ec:	911d0800 	add	x0, x0, #0x742
    4000b6f0:	940008cc 	bl	4000da20 <tf_log>
    4000b6f4:	36e80894 	tbz	w20, #29, 4000b804 <tegra194_ras_record_handler+0x1fc>
    4000b6f8:	53083e82 	ubfx	w2, w20, #8, #8
    4000b6fc:	52800000 	mov	w0, #0x0                   	// #0
    4000b700:	d37c7c01 	ubfiz	x1, x0, #4, #32
    4000b704:	8b0102c3 	add	x3, x22, x1
    4000b708:	f8616ac1 	ldr	x1, [x22, x1]
    4000b70c:	b50000c1 	cbnz	x1, 4000b724 <tegra194_ras_record_handler+0x11c>
    4000b710:	2a0203e1 	mov	w1, w2
    4000b714:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b718:	911d9c00 	add	x0, x0, #0x767
    4000b71c:	940008c1 	bl	4000da20 <tf_log>
    4000b720:	14000007 	b	4000b73c <tegra194_ras_record_handler+0x134>
    4000b724:	39402063 	ldrb	w3, [x3, #8]
    4000b728:	6b03005f 	cmp	w2, w3
    4000b72c:	54000641 	b.ne	4000b7f4 <tegra194_ras_record_handler+0x1ec>  // b.any
    4000b730:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b734:	911d5000 	add	x0, x0, #0x754
    4000b738:	940008ba 	bl	4000da20 <tf_log>
    4000b73c:	12001e93 	and	w19, w20, #0xff
    4000b740:	2a1303e0 	mov	w0, w19
    4000b744:	97fff717 	bl	400093a0 <ras_serr_to_str>
    4000b748:	2a1303e2 	mov	w2, w19
    4000b74c:	aa0003e1 	mov	x1, x0
    4000b750:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b754:	911df400 	add	x0, x0, #0x77d
    4000b758:	940008b2 	bl	4000da20 <tf_log>
    4000b75c:	36d80514 	tbz	w20, #27, 4000b7fc <tegra194_ras_record_handler+0x1f4>
    4000b760:	d2ad0213 	mov	x19, #0x68100000            	// #1745879040
    4000b764:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b768:	911e3c00 	add	x0, x0, #0x78f
    4000b76c:	940008ad 	bl	4000da20 <tf_log>
    4000b770:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b774:	911f1800 	add	x0, x0, #0x7c6
    4000b778:	940008aa 	bl	4000da20 <tf_log>
    4000b77c:	36d00154 	tbz	w20, #26, 4000b7a4 <tegra194_ras_record_handler+0x19c>
    4000b780:	d5385501 	mrs	x1, erxmisc0_el1
    4000b784:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b788:	911f9c00 	add	x0, x0, #0x7e7
    4000b78c:	940008a5 	bl	4000da20 <tf_log>
    4000b790:	d5385521 	mrs	x1, erxmisc1_el1
    4000b794:	b2660273 	orr	x19, x19, #0x4000000
    4000b798:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b79c:	911fe000 	add	x0, x0, #0x7f8
    4000b7a0:	940008a0 	bl	4000da20 <tf_log>
    4000b7a4:	36f800d4 	tbz	w20, #31, 4000b7bc <tegra194_ras_record_handler+0x1b4>
    4000b7a8:	d5385461 	mrs	x1, erxaddr_el1
    4000b7ac:	b2610273 	orr	x19, x19, #0x80000000
    4000b7b0:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b7b4:	91202400 	add	x0, x0, #0x809
    4000b7b8:	9400089a 	bl	4000da20 <tf_log>
    4000b7bc:	36b800b4 	tbz	w20, #23, 4000b7d0 <tegra194_ras_record_handler+0x1c8>
    4000b7c0:	b2690273 	orr	x19, x19, #0x800000
    4000b7c4:	90000040 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000b7c8:	91206400 	add	x0, x0, #0x819
    4000b7cc:	94000895 	bl	4000da20 <tf_log>
    4000b7d0:	aa1503e0 	mov	x0, x21
    4000b7d4:	94000893 	bl	4000da20 <tf_log>
    4000b7d8:	d5185453 	msr	erxstatus_el1, x19
    4000b7dc:	52800000 	mov	w0, #0x0                   	// #0
    4000b7e0:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b7e4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000b7e8:	f9401bf7 	ldr	x23, [sp, #48]
    4000b7ec:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000b7f0:	d65f03c0 	ret
    4000b7f4:	11000400 	add	w0, w0, #0x1
    4000b7f8:	17ffffc2 	b	4000b700 <tegra194_ras_record_handler+0xf8>
    4000b7fc:	d2ac0213 	mov	x19, #0x60100000            	// #1611661312
    4000b800:	17ffffdc 	b	4000b770 <tegra194_ras_record_handler+0x168>
    4000b804:	d2a82013 	mov	x19, #0x41000000            	// #1090519040
    4000b808:	17fffff2 	b	4000b7d0 <tegra194_ras_record_handler+0x1c8>

000000004000b80c <tegra194_ras_record_probe>:
    4000b80c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000b810:	910003fd 	mov	x29, sp
    4000b814:	a90153f3 	stp	x19, x20, [sp, #16]
    4000b818:	aa0003f3 	mov	x19, x0
    4000b81c:	aa0103f4 	mov	x20, x1
    4000b820:	94000405 	bl	4000c834 <tegra_platform_is_silicon>
    4000b824:	72001c1f 	tst	w0, #0xff
    4000b828:	540000c0 	b.eq	4000b840 <tegra194_ras_record_probe+0x34>  // b.none
    4000b82c:	29430660 	ldp	w0, w1, [x19, #24]
    4000b830:	aa1403e2 	mov	x2, x20
    4000b834:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b838:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000b83c:	17fffd5c 	b	4000adac <ser_probe_sysreg>
    4000b840:	52800000 	mov	w0, #0x0                   	// #0
    4000b844:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b848:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000b84c:	d65f03c0 	ret

000000004000b850 <tegra_bpmp_ipc_disable_clock>:
    4000b850:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000b854:	910003fd 	mov	x29, sp
    4000b858:	a90153f3 	stp	x19, x20, [sp, #16]
    4000b85c:	f0000054 	adrp	x20, 40016000 <__RODATA_END__>
    4000b860:	9115c294 	add	x20, x20, #0x570
    4000b864:	f90013f5 	str	x21, [sp, #32]
    4000b868:	2a0003f5 	mov	w21, w0
    4000b86c:	f9400280 	ldr	x0, [x20]
    4000b870:	f9001fe0 	str	x0, [sp, #56]
    4000b874:	d2800000 	mov	x0, #0x0                   	// #0
    4000b878:	7101f2bf 	cmp	w21, #0x7c
    4000b87c:	54000321 	b.ne	4000b8e0 <tegra_bpmp_ipc_disable_clock+0x90>  // b.any
    4000b880:	52800f80 	mov	w0, #0x7c                  	// #124
    4000b884:	9100c3e1 	add	x1, sp, #0x30
    4000b888:	72a10000 	movk	w0, #0x800, lsl #16
    4000b88c:	52800004 	mov	w4, #0x0                   	// #0
    4000b890:	d2800003 	mov	x3, #0x0                   	// #0
    4000b894:	52800082 	mov	w2, #0x4                   	// #4
    4000b898:	b90033e0 	str	w0, [sp, #48]
    4000b89c:	528002c0 	mov	w0, #0x16                  	// #22
    4000b8a0:	940000a4 	bl	4000bb30 <tegra_bpmp_ipc_send_req_atomic>
    4000b8a4:	2a0003f3 	mov	w19, w0
    4000b8a8:	34000100 	cbz	w0, 4000b8c8 <tegra_bpmp_ipc_disable_clock+0x78>
    4000b8ac:	2a0003e3 	mov	w3, w0
    4000b8b0:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000b8b4:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000b8b8:	2a1503e2 	mov	w2, w21
    4000b8bc:	9127e821 	add	x1, x1, #0x9fa
    4000b8c0:	9124b800 	add	x0, x0, #0x92e
    4000b8c4:	94000857 	bl	4000da20 <tf_log>
    4000b8c8:	f9401fe0 	ldr	x0, [sp, #56]
    4000b8cc:	f9400281 	ldr	x1, [x20]
    4000b8d0:	eb010000 	subs	x0, x0, x1
    4000b8d4:	d2800001 	mov	x1, #0x0                   	// #0
    4000b8d8:	54000080 	b.eq	4000b8e8 <tegra_bpmp_ipc_disable_clock+0x98>  // b.none
    4000b8dc:	97ffd49a 	bl	40000b44 <__stack_chk_fail>
    4000b8e0:	12800593 	mov	w19, #0xffffffd3            	// #-45
    4000b8e4:	17fffff9 	b	4000b8c8 <tegra_bpmp_ipc_disable_clock+0x78>
    4000b8e8:	2a1303e0 	mov	w0, w19
    4000b8ec:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b8f0:	f94013f5 	ldr	x21, [sp, #32]
    4000b8f4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000b8f8:	d65f03c0 	ret

000000004000b8fc <tegra_bpmp_ipc_enable_clock>:
    4000b8fc:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000b900:	910003fd 	mov	x29, sp
    4000b904:	a90153f3 	stp	x19, x20, [sp, #16]
    4000b908:	f0000054 	adrp	x20, 40016000 <__RODATA_END__>
    4000b90c:	9115c294 	add	x20, x20, #0x570
    4000b910:	2a0003f3 	mov	w19, w0
    4000b914:	f9400280 	ldr	x0, [x20]
    4000b918:	f9001fe0 	str	x0, [sp, #56]
    4000b91c:	d2800000 	mov	x0, #0x0                   	// #0
    4000b920:	b90033ff 	str	wzr, [sp, #48]
    4000b924:	7101f27f 	cmp	w19, #0x7c
    4000b928:	54000561 	b.ne	4000b9d4 <tegra_bpmp_ipc_enable_clock+0xd8>  // b.any
    4000b92c:	52800f80 	mov	w0, #0x7c                  	// #124
    4000b930:	d2800003 	mov	x3, #0x0                   	// #0
    4000b934:	72a0e000 	movk	w0, #0x700, lsl #16
    4000b938:	9100a3e1 	add	x1, sp, #0x28
    4000b93c:	52800004 	mov	w4, #0x0                   	// #0
    4000b940:	52800082 	mov	w2, #0x4                   	// #4
    4000b944:	b9002be0 	str	w0, [sp, #40]
    4000b948:	528002c0 	mov	w0, #0x16                  	// #22
    4000b94c:	94000079 	bl	4000bb30 <tegra_bpmp_ipc_send_req_atomic>
    4000b950:	2a0003e3 	mov	w3, w0
    4000b954:	340000e0 	cbz	w0, 4000b970 <tegra_bpmp_ipc_enable_clock+0x74>
    4000b958:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000b95c:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000b960:	2a1303e2 	mov	w2, w19
    4000b964:	91277821 	add	x1, x1, #0x9de
    4000b968:	9124b800 	add	x0, x0, #0x92e
    4000b96c:	9400082d 	bl	4000da20 <tf_log>
    4000b970:	52800f80 	mov	w0, #0x7c                  	// #124
    4000b974:	52800084 	mov	w4, #0x4                   	// #4
    4000b978:	72a0c000 	movk	w0, #0x600, lsl #16
    4000b97c:	9100c3e3 	add	x3, sp, #0x30
    4000b980:	2a0403e2 	mov	w2, w4
    4000b984:	9100a3e1 	add	x1, sp, #0x28
    4000b988:	b9002be0 	str	w0, [sp, #40]
    4000b98c:	528002c0 	mov	w0, #0x16                  	// #22
    4000b990:	94000068 	bl	4000bb30 <tegra_bpmp_ipc_send_req_atomic>
    4000b994:	2a0003f3 	mov	w19, w0
    4000b998:	b94033e0 	ldr	w0, [sp, #48]
    4000b99c:	35000100 	cbnz	w0, 4000b9bc <tegra_bpmp_ipc_enable_clock+0xc0>
    4000b9a0:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000b9a4:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000b9a8:	2a1303e3 	mov	w3, w19
    4000b9ac:	91277821 	add	x1, x1, #0x9de
    4000b9b0:	91255c00 	add	x0, x0, #0x957
    4000b9b4:	52800f82 	mov	w2, #0x7c                  	// #124
    4000b9b8:	9400081a 	bl	4000da20 <tf_log>
    4000b9bc:	f9401fe0 	ldr	x0, [sp, #56]
    4000b9c0:	f9400281 	ldr	x1, [x20]
    4000b9c4:	eb010000 	subs	x0, x0, x1
    4000b9c8:	d2800001 	mov	x1, #0x0                   	// #0
    4000b9cc:	54000080 	b.eq	4000b9dc <tegra_bpmp_ipc_enable_clock+0xe0>  // b.none
    4000b9d0:	97ffd45d 	bl	40000b44 <__stack_chk_fail>
    4000b9d4:	12800593 	mov	w19, #0xffffffd3            	// #-45
    4000b9d8:	17fffff9 	b	4000b9bc <tegra_bpmp_ipc_enable_clock+0xc0>
    4000b9dc:	2a1303e0 	mov	w0, w19
    4000b9e0:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000b9e4:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000b9e8:	d65f03c0 	ret

000000004000b9ec <tegra_bpmp_ipc_init>:
    4000b9ec:	d2802081 	mov	x1, #0x104                 	// #260
    4000b9f0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000b9f4:	f2a07921 	movk	x1, #0x3c9, lsl #16
    4000b9f8:	910003fd 	mov	x29, sp
    4000b9fc:	b9400020 	ldr	w0, [x1]
    4000ba00:	a90153f3 	stp	x19, x20, [sp, #16]
    4000ba04:	52884813 	mov	w19, #0x4240                	// #16960
    4000ba08:	d2806094 	mov	x20, #0x304                 	// #772
    4000ba0c:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000ba10:	320d0000 	orr	w0, w0, #0x80000
    4000ba14:	72a001f3 	movk	w19, #0xf, lsl #16
    4000ba18:	f2a07934 	movk	x20, #0x3c9, lsl #16
    4000ba1c:	b9000020 	str	w0, [x1]
    4000ba20:	b9400280 	ldr	w0, [x20]
    4000ba24:	36080160 	tbz	w0, #1, 4000ba50 <tegra_bpmp_ipc_init+0x64>
    4000ba28:	97ffec0f 	bl	40006a64 <plat_get_bpmp_ipc_data>
    4000ba2c:	aa0003f3 	mov	x19, x0
    4000ba30:	b5000220 	cbnz	x0, 4000ba74 <tegra_bpmp_ipc_init+0x88>
    4000ba34:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000ba38:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000ba3c:	91272821 	add	x1, x1, #0x9ca
    4000ba40:	91215800 	add	x0, x0, #0x856
    4000ba44:	12800593 	mov	w19, #0xffffffd3            	// #-45
    4000ba48:	940007f6 	bl	4000da20 <tf_log>
    4000ba4c:	14000017 	b	4000baa8 <tegra_bpmp_ipc_init+0xbc>
    4000ba50:	52800020 	mov	w0, #0x1                   	// #1
    4000ba54:	94000848 	bl	4000db74 <udelay>
    4000ba58:	71000673 	subs	w19, w19, #0x1
    4000ba5c:	54fffe21 	b.ne	4000ba20 <tegra_bpmp_ipc_init+0x34>  // b.any
    4000ba60:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000ba64:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000ba68:	91272821 	add	x1, x1, #0x9ca
    4000ba6c:	91230400 	add	x0, x0, #0x8c1
    4000ba70:	17fffff5 	b	4000ba44 <tegra_bpmp_ipc_init+0x58>
    4000ba74:	d2801000 	mov	x0, #0x80                  	// #128
    4000ba78:	94000196 	bl	4000c0d0 <tegra_ivc_align>
    4000ba7c:	94000239 	bl	4000c360 <tegra_ivc_total_queue_size>
    4000ba80:	aa0003e4 	mov	x4, x0
    4000ba84:	b9401260 	ldr	w0, [x19, #16]
    4000ba88:	6b04001f 	cmp	w0, w4
    4000ba8c:	54000182 	b.cs	4000babc <tegra_bpmp_ipc_init+0xd0>  // b.hs, b.nlast
    4000ba90:	128002b3 	mov	w19, #0xffffffea            	// #-22
    4000ba94:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000ba98:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000ba9c:	91272821 	add	x1, x1, #0x9ca
    4000baa0:	91220000 	add	x0, x0, #0x880
    4000baa4:	940007df 	bl	4000da20 <tf_log>
    4000baa8:	2a1303e0 	mov	w0, w19
    4000baac:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000bab0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000bab4:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000bab8:	d65f03c0 	ret
    4000babc:	b9400262 	ldr	w2, [x19]
    4000bac0:	b0000094 	adrp	x20, 4001c000 <sdei_private_event_table+0x780>
    4000bac4:	b9400a61 	ldr	w1, [x19, #8]
    4000bac8:	91238294 	add	x20, x20, #0x8e0
    4000bacc:	aa1403e0 	mov	x0, x20
    4000bad0:	90000005 	adrp	x5, 4000b000 <setup_mmu_cfg+0x60>
    4000bad4:	52800023 	mov	w3, #0x1                   	// #1
    4000bad8:	913300a5 	add	x5, x5, #0xcc0
    4000badc:	940001b6 	bl	4000c1b4 <tegra_ivc_init>
    4000bae0:	2a0003f3 	mov	w19, w0
    4000bae4:	34000100 	cbz	w0, 4000bb04 <tegra_bpmp_ipc_init+0x118>
    4000bae8:	2a0003e2 	mov	w2, w0
    4000baec:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000baf0:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000baf4:	91272821 	add	x1, x1, #0x9ca
    4000baf8:	91229800 	add	x0, x0, #0x8a6
    4000bafc:	940007c9 	bl	4000da20 <tf_log>
    4000bb00:	17ffffea 	b	4000baa8 <tegra_bpmp_ipc_init+0xbc>
    4000bb04:	d2806015 	mov	x21, #0x300                 	// #768
    4000bb08:	52800056 	mov	w22, #0x2                   	// #2
    4000bb0c:	f2a07935 	movk	x21, #0x3c9, lsl #16
    4000bb10:	aa1403e0 	mov	x0, x20
    4000bb14:	940001a2 	bl	4000c19c <tegra_ivc_channel_reset>
    4000bb18:	aa1403e0 	mov	x0, x20
    4000bb1c:	94000170 	bl	4000c0dc <tegra_ivc_channel_notified>
    4000bb20:	2a0003f3 	mov	w19, w0
    4000bb24:	34fffc20 	cbz	w0, 4000baa8 <tegra_bpmp_ipc_init+0xbc>
    4000bb28:	b90002b6 	str	w22, [x21]
    4000bb2c:	17fffffb 	b	4000bb18 <tegra_bpmp_ipc_init+0x12c>

000000004000bb30 <tegra_bpmp_ipc_send_req_atomic>:
    4000bb30:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
    4000bb34:	910003fd 	mov	x29, sp
    4000bb38:	a90153f3 	stp	x19, x20, [sp, #16]
    4000bb3c:	b0000094 	adrp	x20, 4001c000 <sdei_private_event_table+0x780>
    4000bb40:	91238294 	add	x20, x20, #0x8e0
    4000bb44:	2a0003f3 	mov	w19, w0
    4000bb48:	aa1403e0 	mov	x0, x20
    4000bb4c:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000bb50:	2a0203f5 	mov	w21, w2
    4000bb54:	aa0303f6 	mov	x22, x3
    4000bb58:	a90363f7 	stp	x23, x24, [sp, #48]
    4000bb5c:	2a0403f7 	mov	w23, w4
    4000bb60:	f90023f9 	str	x25, [sp, #64]
    4000bb64:	aa0103f9 	mov	x25, x1
    4000bb68:	94000224 	bl	4000c3f8 <tegra_ivc_write_get_next_frame>
    4000bb6c:	b5000260 	cbnz	x0, 4000bbb8 <tegra_bpmp_ipc_send_req_atomic+0x88>
    4000bb70:	128002b3 	mov	w19, #0xffffffea            	// #-22
    4000bb74:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000bb78:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000bb7c:	91263421 	add	x1, x1, #0x98d
    4000bb80:	911dc800 	add	x0, x0, #0x772
    4000bb84:	940007a7 	bl	4000da20 <tf_log>
    4000bb88:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000bb8c:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000bb90:	9126ac21 	add	x1, x1, #0x9ab
    4000bb94:	911e7400 	add	x0, x0, #0x79d
    4000bb98:	940007a2 	bl	4000da20 <tf_log>
    4000bb9c:	2a1303e0 	mov	w0, w19
    4000bba0:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000bba4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000bba8:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000bbac:	f94023f9 	ldr	x25, [sp, #64]
    4000bbb0:	a8c57bfd 	ldp	x29, x30, [sp], #80
    4000bbb4:	d65f03c0 	ret
    4000bbb8:	b0000098 	adrp	x24, 4001c000 <sdei_private_event_table+0x780>
    4000bbbc:	91242301 	add	x1, x24, #0x908
    4000bbc0:	b9000013 	str	w19, [x0]
    4000bbc4:	91002013 	add	x19, x0, #0x8
    4000bbc8:	aa1503e2 	mov	x2, x21
    4000bbcc:	f9000420 	str	x0, [x1, #8]
    4000bbd0:	52800021 	mov	w1, #0x1                   	// #1
    4000bbd4:	b9000401 	str	w1, [x0, #4]
    4000bbd8:	aa1903e1 	mov	x1, x25
    4000bbdc:	aa1303e0 	mov	x0, x19
    4000bbe0:	97ffe571 	bl	400051a4 <memcpy>
    4000bbe4:	d5033f9f 	dsb	sy
    4000bbe8:	aa1503e2 	mov	x2, x21
    4000bbec:	aa1903e1 	mov	x1, x25
    4000bbf0:	aa1303e0 	mov	x0, x19
    4000bbf4:	97ffe55f 	bl	40005170 <memcmp>
    4000bbf8:	340000e0 	cbz	w0, 4000bc14 <tegra_bpmp_ipc_send_req_atomic+0xe4>
    4000bbfc:	f0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000bc00:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000bc04:	911efc42 	add	x2, x2, #0x7bf
    4000bc08:	911fb400 	add	x0, x0, #0x7ed
    4000bc0c:	52801761 	mov	w1, #0xbb                  	// #187
    4000bc10:	97ffd3c3 	bl	40000b1c <__assert>
    4000bc14:	aa1403e0 	mov	x0, x20
    4000bc18:	940001e0 	bl	4000c398 <tegra_ivc_write_advance>
    4000bc1c:	d2806000 	mov	x0, #0x300                 	// #768
    4000bc20:	52884813 	mov	w19, #0x4240                	// #16960
    4000bc24:	f2a07920 	movk	x0, #0x3c9, lsl #16
    4000bc28:	52800041 	mov	w1, #0x2                   	// #2
    4000bc2c:	72a001f3 	movk	w19, #0xf, lsl #16
    4000bc30:	b9000001 	str	w1, [x0]
    4000bc34:	aa1403e0 	mov	x0, x20
    4000bc38:	940001b7 	bl	4000c314 <tegra_ivc_read_get_next_frame>
    4000bc3c:	b50001c0 	cbnz	x0, 4000bc74 <tegra_bpmp_ipc_send_req_atomic+0x144>
    4000bc40:	35000133 	cbnz	w19, 4000bc64 <tegra_bpmp_ipc_send_req_atomic+0x134>
    4000bc44:	12800762 	mov	w2, #0xffffffc4            	// #-60
    4000bc48:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000bc4c:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000bc50:	9126ac21 	add	x1, x1, #0x9ab
    4000bc54:	91205c00 	add	x0, x0, #0x817
    4000bc58:	12800773 	mov	w19, #0xffffffc4            	// #-60
    4000bc5c:	94000771 	bl	4000da20 <tf_log>
    4000bc60:	17ffffcf 	b	4000bb9c <tegra_bpmp_ipc_send_req_atomic+0x6c>
    4000bc64:	52800020 	mov	w0, #0x1                   	// #1
    4000bc68:	51000673 	sub	w19, w19, #0x1
    4000bc6c:	940007c2 	bl	4000db74 <udelay>
    4000bc70:	17fffff1 	b	4000bc34 <tegra_bpmp_ipc_send_req_atomic+0x104>
    4000bc74:	f9048700 	str	x0, [x24, #2312]
    4000bc78:	34fffe73 	cbz	w19, 4000bc44 <tegra_bpmp_ipc_send_req_atomic+0x114>
    4000bc7c:	b5000196 	cbnz	x22, 4000bcac <tegra_bpmp_ipc_send_req_atomic+0x17c>
    4000bc80:	aa1403e0 	mov	x0, x20
    4000bc84:	9400018b 	bl	4000c2b0 <tegra_ivc_read_advance>
    4000bc88:	2a0003f3 	mov	w19, w0
    4000bc8c:	36fff880 	tbz	w0, #31, 4000bb9c <tegra_bpmp_ipc_send_req_atomic+0x6c>
    4000bc90:	2a0003e2 	mov	w2, w0
    4000bc94:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000bc98:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000bc9c:	9126ac21 	add	x1, x1, #0x9ab
    4000bca0:	9120e000 	add	x0, x0, #0x838
    4000bca4:	9400075f 	bl	4000da20 <tf_log>
    4000bca8:	17ffffbd 	b	4000bb9c <tegra_bpmp_ipc_send_req_atomic+0x6c>
    4000bcac:	91002001 	add	x1, x0, #0x8
    4000bcb0:	2a1703e2 	mov	w2, w23
    4000bcb4:	aa1603e0 	mov	x0, x22
    4000bcb8:	97ffe53b 	bl	400051a4 <memcpy>
    4000bcbc:	17fffff1 	b	4000bc80 <tegra_bpmp_ipc_send_req_atomic+0x150>

000000004000bcc0 <tegra_bpmp_ivc_notify>:
    4000bcc0:	d2806000 	mov	x0, #0x300                 	// #768
    4000bcc4:	52800041 	mov	w1, #0x2                   	// #2
    4000bcc8:	f2a07920 	movk	x0, #0x3c9, lsl #16
    4000bccc:	b9000001 	str	w1, [x0]
    4000bcd0:	d65f03c0 	ret

000000004000bcd4 <tegra_chipid_is_t194>:
    4000bcd4:	d2800080 	mov	x0, #0x4                   	// #4
    4000bcd8:	f2a00200 	movk	x0, #0x10, lsl #16
    4000bcdc:	b9400000 	ldr	w0, [x0]
    4000bce0:	d3483c00 	ubfx	x0, x0, #8, #8
    4000bce4:	7100641f 	cmp	w0, #0x19
    4000bce8:	1a9f17e0 	cset	w0, eq  // eq = none
    4000bcec:	d65f03c0 	ret

000000004000bcf0 <tegra_clear_videomem>:
    4000bcf0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000bcf4:	aa0103e2 	mov	x2, x1
    4000bcf8:	52800303 	mov	w3, #0x18                  	// #24
    4000bcfc:	910003fd 	mov	x29, sp
    4000bd00:	a90153f3 	stp	x19, x20, [sp, #16]
    4000bd04:	aa0103f4 	mov	x20, x1
    4000bd08:	aa0003f3 	mov	x19, x0
    4000bd0c:	aa0003e1 	mov	x1, x0
    4000bd10:	97ffe56b 	bl	400052bc <mmap_add_dynamic_region>
    4000bd14:	340000e0 	cbz	w0, 4000bd30 <tegra_clear_videomem+0x40>
    4000bd18:	d0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000bd1c:	91023042 	add	x2, x2, #0x8c
    4000bd20:	52801c41 	mov	w1, #0xe2                  	// #226
    4000bd24:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000bd28:	912c4c00 	add	x0, x0, #0xb13
    4000bd2c:	97ffd37c 	bl	40000b1c <__assert>
    4000bd30:	aa1403e1 	mov	x1, x20
    4000bd34:	aa1303e0 	mov	x0, x19
    4000bd38:	97ffd8c4 	bl	40002048 <zeromem>
    4000bd3c:	aa1403e1 	mov	x1, x20
    4000bd40:	aa1303e0 	mov	x0, x19
    4000bd44:	97ffd6ab 	bl	400017f0 <flush_dcache_range>
    4000bd48:	aa1403e1 	mov	x1, x20
    4000bd4c:	aa1303e0 	mov	x0, x19
    4000bd50:	97ffe6c8 	bl	40005870 <mmap_remove_dynamic_region>
    4000bd54:	340000a0 	cbz	w0, 4000bd68 <tegra_clear_videomem+0x78>
    4000bd58:	d0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000bd5c:	52801d21 	mov	w1, #0xe9                  	// #233
    4000bd60:	91023042 	add	x2, x2, #0x8c
    4000bd64:	17fffff0 	b	4000bd24 <tegra_clear_videomem+0x34>
    4000bd68:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000bd6c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000bd70:	d65f03c0 	ret

000000004000bd74 <tegra_cpu_standby>:
    4000bd74:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000bd78:	910003fd 	mov	x29, sp
    4000bd7c:	94000556 	bl	4000d2d4 <tegra_soc_cpu_standby>
    4000bd80:	340000c0 	cbz	w0, 4000bd98 <tegra_cpu_standby+0x24>
    4000bd84:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000bd88:	f0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000bd8c:	911aa421 	add	x1, x1, #0x6a9
    4000bd90:	91199c00 	add	x0, x0, #0x667
    4000bd94:	94000723 	bl	4000da20 <tf_log>
    4000bd98:	d53e1100 	mrs	x0, scr_el3
    4000bd9c:	b27f0001 	orr	x1, x0, #0x2
    4000bda0:	d51e1101 	msr	scr_el3, x1
    4000bda4:	d5033f9f 	dsb	sy
    4000bda8:	d5033fdf 	isb
    4000bdac:	d503207f 	wfi
    4000bdb0:	d51e1100 	msr	scr_el3, x0
    4000bdb4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000bdb8:	d65f03c0 	ret

000000004000bdbc <tegra_delay_timer_init>:
    4000bdbc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000bdc0:	910003fd 	mov	x29, sp
    4000bdc4:	97ffeb5c 	bl	40006b34 <plat_get_syscnt_freq2>
    4000bdc8:	2a0003e1 	mov	w1, w0
    4000bdcc:	52884802 	mov	w2, #0x4240                	// #16960
    4000bdd0:	528000c3 	mov	w3, #0x6                   	// #6
    4000bdd4:	72a001e2 	movk	w2, #0xf, lsl #16
    4000bdd8:	52800140 	mov	w0, #0xa                   	// #10
    4000bddc:	1ac00824 	udiv	w4, w1, w0
    4000bde0:	1b008485 	msub	w5, w4, w0, w1
    4000bde4:	350000a5 	cbnz	w5, 4000bdf8 <tegra_delay_timer_init+0x3c>
    4000bde8:	1ac00842 	udiv	w2, w2, w0
    4000bdec:	2a0403e1 	mov	w1, w4
    4000bdf0:	71000463 	subs	w3, w3, #0x1
    4000bdf4:	54ffff41 	b.ne	4000bddc <tegra_delay_timer_init+0x20>  // b.any
    4000bdf8:	d2800060 	mov	x0, #0x3                   	// #3
    4000bdfc:	d51fe220 	msr	cntps_ctl_el1, x0
    4000be00:	90000084 	adrp	x4, 4001b000 <opteed_sp_context+0xe80>
    4000be04:	911ee080 	add	x0, x4, #0x7b8
    4000be08:	d0000003 	adrp	x3, 4000d000 <tegra_sip_handler+0x11c>
    4000be0c:	91273063 	add	x3, x3, #0x9cc
    4000be10:	f903dc83 	str	x3, [x4, #1976]
    4000be14:	29010402 	stp	w2, w1, [x0, #8]
    4000be18:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000be1c:	14000744 	b	4000db2c <timer_init>

000000004000be20 <tegra_fiq_get_intr_context>:
    4000be20:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000be24:	52800020 	mov	w0, #0x1                   	// #1
    4000be28:	910003fd 	mov	x29, sp
    4000be2c:	f9000bf3 	str	x19, [sp, #16]
    4000be30:	97ffdb3d 	bl	40002b24 <cm_get_context>
    4000be34:	aa0003f3 	mov	x19, x0
    4000be38:	97ffd743 	bl	40001b44 <plat_my_core_pos>
    4000be3c:	90000081 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    4000be40:	d37c7c00 	ubfiz	x0, x0, #4, #32
    4000be44:	911f2021 	add	x1, x1, #0x7c8
    4000be48:	8b000022 	add	x2, x1, x0
    4000be4c:	f8606820 	ldr	x0, [x1, x0]
    4000be50:	f9000260 	str	x0, [x19]
    4000be54:	f9400440 	ldr	x0, [x2, #8]
    4000be58:	f9000660 	str	x0, [x19, #8]
    4000be5c:	f9407e60 	ldr	x0, [x19, #248]
    4000be60:	f9000a60 	str	x0, [x19, #16]
    4000be64:	f940c260 	ldr	x0, [x19, #384]
    4000be68:	f9000e60 	str	x0, [x19, #24]
    4000be6c:	52800000 	mov	w0, #0x0                   	// #0
    4000be70:	f9400bf3 	ldr	x19, [sp, #16]
    4000be74:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000be78:	d65f03c0 	ret

000000004000be7c <tegra_fiq_handler_setup>:
    4000be7c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000be80:	910003fd 	mov	x29, sp
    4000be84:	f9000bf3 	str	x19, [sp, #16]
    4000be88:	d0000093 	adrp	x19, 4001d000 <cpu_state+0x668>
    4000be8c:	b94a2e60 	ldr	w0, [x19, #2604]
    4000be90:	350000e0 	cbnz	w0, 4000beac <tegra_fiq_handler_setup+0x30>
    4000be94:	52800800 	mov	w0, #0x40                  	// #64
    4000be98:	90000001 	adrp	x1, 4000b000 <setup_mmu_cfg+0x60>
    4000be9c:	913ae021 	add	x1, x1, #0xeb8
    4000bea0:	97ffde2b 	bl	4000374c <ehf_register_priority_handler>
    4000bea4:	52800020 	mov	w0, #0x1                   	// #1
    4000bea8:	b90a2e60 	str	w0, [x19, #2604]
    4000beac:	f9400bf3 	ldr	x19, [sp, #16]
    4000beb0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000beb4:	d65f03c0 	ret

000000004000beb8 <tegra_fiq_interrupt_handler>:
    4000beb8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000bebc:	910003fd 	mov	x29, sp
    4000bec0:	a90153f3 	stp	x19, x20, [sp, #16]
    4000bec4:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000bec8:	2a0003f5 	mov	w21, w0
    4000becc:	90000096 	adrp	x22, 4001b000 <opteed_sp_context+0xe80>
    4000bed0:	52800020 	mov	w0, #0x1                   	// #1
    4000bed4:	97ffdb14 	bl	40002b24 <cm_get_context>
    4000bed8:	aa0003f3 	mov	x19, x0
    4000bedc:	97ffd71a 	bl	40001b44 <plat_my_core_pos>
    4000bee0:	2a0003f4 	mov	w20, w0
    4000bee4:	f94426c0 	ldr	x0, [x22, #2120]
    4000bee8:	b40001a0 	cbz	x0, 4000bf1c <tegra_fiq_interrupt_handler+0x64>
    4000beec:	52800020 	mov	w0, #0x1                   	// #1
    4000bef0:	97ffdae7 	bl	40002a8c <cm_el1_sysregs_context_save>
    4000bef4:	d37c7e82 	ubfiz	x2, x20, #4, #32
    4000bef8:	90000083 	adrp	x3, 4001b000 <opteed_sp_context+0xe80>
    4000befc:	911f2063 	add	x3, x3, #0x7c8
    4000bf00:	8b020060 	add	x0, x3, x2
    4000bf04:	a9519261 	ldp	x1, x4, [x19, #280]
    4000bf08:	f8226864 	str	x4, [x3, x2]
    4000bf0c:	f9000401 	str	x1, [x0, #8]
    4000bf10:	52800020 	mov	w0, #0x1                   	// #1
    4000bf14:	f94426c1 	ldr	x1, [x22, #2120]
    4000bf18:	97ffdb96 	bl	40002d70 <cm_set_elr_el3>
    4000bf1c:	2a1503e0 	mov	w0, w21
    4000bf20:	97ffeb16 	bl	40006b78 <plat_ic_end_of_interrupt>
    4000bf24:	52800000 	mov	w0, #0x0                   	// #0
    4000bf28:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000bf2c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000bf30:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000bf34:	d65f03c0 	ret

000000004000bf38 <tegra_fiq_set_ns_entrypoint>:
    4000bf38:	90000081 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    4000bf3c:	f9042420 	str	x0, [x1, #2120]
    4000bf40:	d65f03c0 	ret

000000004000bf44 <tegra_get_chipid_major>:
    4000bf44:	d2800080 	mov	x0, #0x4                   	// #4
    4000bf48:	f2a00200 	movk	x0, #0x10, lsl #16
    4000bf4c:	b9400000 	ldr	w0, [x0]
    4000bf50:	d3441c00 	ubfx	x0, x0, #4, #4
    4000bf54:	d65f03c0 	ret

000000004000bf58 <tegra_get_chipid_minor>:
    4000bf58:	d2800080 	mov	x0, #0x4                   	// #4
    4000bf5c:	f2a00200 	movk	x0, #0x10, lsl #16
    4000bf60:	b9400000 	ldr	w0, [x0]
    4000bf64:	d3504c00 	ubfx	x0, x0, #16, #4
    4000bf68:	d65f03c0 	ret

000000004000bf6c <tegra_get_platform>:
    4000bf6c:	d2800080 	mov	x0, #0x4                   	// #4
    4000bf70:	f2a00200 	movk	x0, #0x10, lsl #16
    4000bf74:	b9400001 	ldr	w1, [x0]
    4000bf78:	d3483c21 	ubfx	x1, x1, #8, #8
    4000bf7c:	7100843f 	cmp	w1, #0x21
    4000bf80:	54000308 	b.hi	4000bfe0 <tegra_get_platform+0x74>  // b.pmore
    4000bf84:	d2800022 	mov	x2, #0x1                   	// #1
    4000bf88:	9ac12041 	lsl	x1, x2, x1
    4000bf8c:	d2a02102 	mov	x2, #0x1080000             	// #17301504
    4000bf90:	f2c00042 	movk	x2, #0x2, lsl #32
    4000bf94:	ea02003f 	tst	x1, x2
    4000bf98:	54000240 	b.eq	4000bfe0 <tegra_get_platform+0x74>  // b.none
    4000bf9c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000bfa0:	910003fd 	mov	x29, sp
    4000bfa4:	97ffffe8 	bl	4000bf44 <tegra_get_chipid_major>
    4000bfa8:	2a0003e1 	mov	w1, w0
    4000bfac:	97ffffeb 	bl	4000bf58 <tegra_get_chipid_minor>
    4000bfb0:	34000081 	cbz	w1, 4000bfc0 <tegra_get_platform+0x54>
    4000bfb4:	52800000 	mov	w0, #0x0                   	// #0
    4000bfb8:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000bfbc:	d65f03c0 	ret
    4000bfc0:	7100181f 	cmp	w0, #0x6
    4000bfc4:	54000069 	b.ls	4000bfd0 <tegra_get_platform+0x64>  // b.plast
    4000bfc8:	52800100 	mov	w0, #0x8                   	// #8
    4000bfcc:	17fffffb 	b	4000bfb8 <tegra_get_platform+0x4c>
    4000bfd0:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000bfd4:	91195c21 	add	x1, x1, #0x657
    4000bfd8:	38604820 	ldrb	w0, [x1, w0, uxtw]
    4000bfdc:	17fffff7 	b	4000bfb8 <tegra_get_platform+0x4c>
    4000bfe0:	b9400000 	ldr	w0, [x0]
    4000bfe4:	d3545c00 	ubfx	x0, x0, #20, #4
    4000bfe8:	34000100 	cbz	w0, 4000c008 <tegra_get_platform+0x9c>
    4000bfec:	51000400 	sub	w0, w0, #0x1
    4000bff0:	7100201f 	cmp	w0, #0x8
    4000bff4:	540000e8 	b.hi	4000c010 <tegra_get_platform+0xa4>  // b.pmore
    4000bff8:	f0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000bffc:	91197821 	add	x1, x1, #0x65e
    4000c000:	38604820 	ldrb	w0, [x1, w0, uxtw]
    4000c004:	d65f03c0 	ret
    4000c008:	52800000 	mov	w0, #0x0                   	// #0
    4000c00c:	d65f03c0 	ret
    4000c010:	52800100 	mov	w0, #0x8                   	// #8
    4000c014:	d65f03c0 	ret

000000004000c018 <tegra_get_sys_suspend_power_state>:
    4000c018:	52800041 	mov	w1, #0x2                   	// #2
    4000c01c:	39000001 	strb	w1, [x0]
    4000c020:	39000401 	strb	w1, [x0, #1]
    4000c024:	39000801 	strb	w1, [x0, #2]
    4000c028:	d65f03c0 	ret

000000004000c02c <tegra_gic_cpuif_deactivate>:
    4000c02c:	17ffdf4e 	b	40003d64 <gicv2_cpuif_disable>

000000004000c030 <tegra_gic_init>:
    4000c030:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c034:	910003fd 	mov	x29, sp
    4000c038:	97ffdf95 	bl	40003e8c <gicv2_distif_init>
    4000c03c:	97ffe083 	bl	40004248 <gicv2_pcpu_distif_init>
    4000c040:	97ffd6c1 	bl	40001b44 <plat_my_core_pos>
    4000c044:	97ffe1ca 	bl	4000476c <gicv2_set_pe_target_mask>
    4000c048:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c04c:	17ffdf5d 	b	40003dc0 <gicv2_cpuif_enable>

000000004000c050 <tegra_gic_pcpu_init>:
    4000c050:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c054:	910003fd 	mov	x29, sp
    4000c058:	97ffe07c 	bl	40004248 <gicv2_pcpu_distif_init>
    4000c05c:	97ffd6ba 	bl	40001b44 <plat_my_core_pos>
    4000c060:	97ffe1c3 	bl	4000476c <gicv2_set_pe_target_mask>
    4000c064:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c068:	17ffdf56 	b	40003dc0 <gicv2_cpuif_enable>

000000004000c06c <tegra_gic_restore>:
    4000c06c:	7100081f 	cmp	w0, #0x2
    4000c070:	540000a1 	b.ne	4000c084 <tegra_gic_restore+0x18>  // b.any
    4000c074:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c078:	910003fd 	mov	x29, sp
    4000c07c:	97ffdf84 	bl	40003e8c <gicv2_distif_init>
    4000c080:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c084:	17fffff3 	b	4000c050 <tegra_gic_pcpu_init>

000000004000c088 <tegra_gic_save>:
    4000c088:	d65f03c0 	ret

000000004000c08c <tegra_gic_setup>:
    4000c08c:	aa0003e3 	mov	x3, x0
    4000c090:	f0000062 	adrp	x2, 4001b000 <opteed_sp_context+0xe80>
    4000c094:	91214040 	add	x0, x2, #0x850
    4000c098:	d2820004 	mov	x4, #0x1000                	// #4096
    4000c09c:	f2a07104 	movk	x4, #0x388, lsl #16
    4000c0a0:	f9042844 	str	x4, [x2, #2128]
    4000c0a4:	d2840002 	mov	x2, #0x2000                	// #8192
    4000c0a8:	b9002801 	str	w1, [x0, #40]
    4000c0ac:	b0000081 	adrp	x1, 4001d000 <cpu_state+0x668>
    4000c0b0:	9128c021 	add	x1, x1, #0xa30
    4000c0b4:	f2a07102 	movk	x2, #0x388, lsl #16
    4000c0b8:	f9000402 	str	x2, [x0, #8]
    4000c0bc:	f9000801 	str	x1, [x0, #16]
    4000c0c0:	52800101 	mov	w1, #0x8                   	// #8
    4000c0c4:	b9001801 	str	w1, [x0, #24]
    4000c0c8:	f9001003 	str	x3, [x0, #32]
    4000c0cc:	17ffdf92 	b	40003f14 <gicv2_driver_init>

000000004000c0d0 <tegra_ivc_align>:
    4000c0d0:	9100fc00 	add	x0, x0, #0x3f
    4000c0d4:	927a6400 	and	x0, x0, #0xffffffc0
    4000c0d8:	d65f03c0 	ret

000000004000c0dc <tegra_ivc_channel_notified>:
    4000c0dc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000c0e0:	910003fd 	mov	x29, sp
    4000c0e4:	f9400001 	ldr	x1, [x0]
    4000c0e8:	b9400422 	ldr	w2, [x1, #4]
    4000c0ec:	f9000bf3 	str	x19, [sp, #16]
    4000c0f0:	aa0003f3 	mov	x19, x0
    4000c0f4:	7100045f 	cmp	w2, #0x1
    4000c0f8:	540002a1 	b.ne	4000c14c <tegra_ivc_channel_notified+0x70>  // b.any
    4000c0fc:	d5033dbf 	dmb	ld
    4000c100:	f9400401 	ldr	x1, [x0, #8]
    4000c104:	b900003f 	str	wzr, [x1]
    4000c108:	f9400001 	ldr	x1, [x0]
    4000c10c:	b900403f 	str	wzr, [x1, #64]
    4000c110:	f900081f 	str	xzr, [x0, #16]
    4000c114:	d5033ebf 	dmb	st
    4000c118:	f9400401 	ldr	x1, [x0, #8]
    4000c11c:	52800042 	mov	w2, #0x2                   	// #2
    4000c120:	b9000422 	str	w2, [x1, #4]
    4000c124:	f9400e61 	ldr	x1, [x19, #24]
    4000c128:	d63f0020 	blr	x1
    4000c12c:	f9400660 	ldr	x0, [x19, #8]
    4000c130:	b9400401 	ldr	w1, [x0, #4]
    4000c134:	52800000 	mov	w0, #0x0                   	// #0
    4000c138:	34000041 	cbz	w1, 4000c140 <tegra_ivc_channel_notified+0x64>
    4000c13c:	12800440 	mov	w0, #0xffffffdd            	// #-35
    4000c140:	f9400bf3 	ldr	x19, [sp, #16]
    4000c144:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000c148:	d65f03c0 	ret
    4000c14c:	f9400401 	ldr	x1, [x0, #8]
    4000c150:	b9400421 	ldr	w1, [x1, #4]
    4000c154:	7100043f 	cmp	w1, #0x1
    4000c158:	540001a1 	b.ne	4000c18c <tegra_ivc_channel_notified+0xb0>  // b.any
    4000c15c:	7100085f 	cmp	w2, #0x2
    4000c160:	54fffee1 	b.ne	4000c13c <tegra_ivc_channel_notified+0x60>  // b.any
    4000c164:	d5033dbf 	dmb	ld
    4000c168:	f9400401 	ldr	x1, [x0, #8]
    4000c16c:	b900003f 	str	wzr, [x1]
    4000c170:	f9400001 	ldr	x1, [x0]
    4000c174:	b900403f 	str	wzr, [x1, #64]
    4000c178:	f900081f 	str	xzr, [x0, #16]
    4000c17c:	d5033ebf 	dmb	st
    4000c180:	f9400661 	ldr	x1, [x19, #8]
    4000c184:	b900043f 	str	wzr, [x1, #4]
    4000c188:	17ffffe7 	b	4000c124 <tegra_ivc_channel_notified+0x48>
    4000c18c:	7100083f 	cmp	w1, #0x2
    4000c190:	54fffce1 	b.ne	4000c12c <tegra_ivc_channel_notified+0x50>  // b.any
    4000c194:	d5033dbf 	dmb	ld
    4000c198:	17fffffa 	b	4000c180 <tegra_ivc_channel_notified+0xa4>

000000004000c19c <tegra_ivc_channel_reset>:
    4000c19c:	f9400402 	ldr	x2, [x0, #8]
    4000c1a0:	52800023 	mov	w3, #0x1                   	// #1
    4000c1a4:	f9400c01 	ldr	x1, [x0, #24]
    4000c1a8:	b9000443 	str	w3, [x2, #4]
    4000c1ac:	aa0103f0 	mov	x16, x1
    4000c1b0:	d61f0200 	br	x16

000000004000c1b4 <tegra_ivc_init>:
    4000c1b4:	f100001f 	cmp	x0, #0x0
    4000c1b8:	fa4018a4 	ccmp	x5, #0x0, #0x4, ne  // ne = any
    4000c1bc:	54000720 	b.eq	4000c2a0 <tegra_ivc_init+0xec>  // b.none
    4000c1c0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c1c4:	aa0203e6 	mov	x6, x2
    4000c1c8:	2a0403e2 	mov	w2, w4
    4000c1cc:	9ba47c64 	umull	x4, w3, w4
    4000c1d0:	910003fd 	mov	x29, sp
    4000c1d4:	b2407fe8 	mov	x8, #0xffffffff            	// #4294967295
    4000c1d8:	eb08009f 	cmp	x4, x8
    4000c1dc:	540000e9 	b.ls	4000c1f8 <tegra_ivc_init+0x44>  // b.plast
    4000c1e0:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c1e4:	9129fc00 	add	x0, x0, #0xa7f
    4000c1e8:	9400060e 	bl	4000da20 <tf_log>
    4000c1ec:	128002a0 	mov	w0, #0xffffffea            	// #-22
    4000c1f0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c1f4:	d65f03c0 	ret
    4000c1f8:	aa0103e7 	mov	x7, x1
    4000c1fc:	f240143f 	tst	x1, #0x3f
    4000c200:	540000a0 	b.eq	4000c214 <tegra_ivc_init+0x60>  // b.none
    4000c204:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c208:	912a8000 	add	x0, x0, #0xaa0
    4000c20c:	94000605 	bl	4000da20 <tf_log>
    4000c210:	17fffff7 	b	4000c1ec <tegra_ivc_init+0x38>
    4000c214:	f24014df 	tst	x6, #0x3f
    4000c218:	54000060 	b.eq	4000c224 <tegra_ivc_init+0x70>  // b.none
    4000c21c:	aa0603e1 	mov	x1, x6
    4000c220:	17fffff9 	b	4000c204 <tegra_ivc_init+0x50>
    4000c224:	f240145f 	tst	x2, #0x3f
    4000c228:	540000c0 	b.eq	4000c240 <tegra_ivc_init+0x8c>  // b.none
    4000c22c:	2a0203e1 	mov	w1, w2
    4000c230:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c234:	912b1400 	add	x0, x0, #0xac5
    4000c238:	940005fa 	bl	4000da20 <tf_log>
    4000c23c:	17ffffec 	b	4000c1ec <tegra_ivc_init+0x38>
    4000c240:	eb06003f 	cmp	x1, x6
    4000c244:	54000122 	b.cs	4000c268 <tegra_ivc_init+0xb4>  // b.hs, b.nlast
    4000c248:	8b040024 	add	x4, x1, x4
    4000c24c:	eb0400df 	cmp	x6, x4
    4000c250:	54000182 	b.cs	4000c280 <tegra_ivc_init+0xcc>  // b.hs, b.nlast
    4000c254:	1b027c63 	mul	w3, w3, w2
    4000c258:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c25c:	912bb400 	add	x0, x0, #0xaed
    4000c260:	940005f0 	bl	4000da20 <tf_log>
    4000c264:	17ffffe2 	b	4000c1ec <tegra_ivc_init+0x38>
    4000c268:	8b0400c4 	add	x4, x6, x4
    4000c26c:	eb04003f 	cmp	x1, x4
    4000c270:	54000082 	b.cs	4000c280 <tegra_ivc_init+0xcc>  // b.hs, b.nlast
    4000c274:	1b027c63 	mul	w3, w3, w2
    4000c278:	aa0603e1 	mov	x1, x6
    4000c27c:	17fffff7 	b	4000c258 <tegra_ivc_init+0xa4>
    4000c280:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
    4000c284:	6b01005f 	cmp	w2, w1
    4000c288:	54000108 	b.hi	4000c2a8 <tegra_ivc_init+0xf4>  // b.pmore
    4000c28c:	a9001807 	stp	x7, x6, [x0]
    4000c290:	a901141f 	stp	xzr, x5, [x0, #16]
    4000c294:	29040803 	stp	w3, w2, [x0, #32]
    4000c298:	52800000 	mov	w0, #0x0                   	// #0
    4000c29c:	17ffffd5 	b	4000c1f0 <tegra_ivc_init+0x3c>
    4000c2a0:	128002a0 	mov	w0, #0xffffffea            	// #-22
    4000c2a4:	d65f03c0 	ret
    4000c2a8:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    4000c2ac:	17ffffd1 	b	4000c1f0 <tegra_ivc_init+0x3c>

000000004000c2b0 <tegra_ivc_read_advance>:
    4000c2b0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000c2b4:	aa0003e5 	mov	x5, x0
    4000c2b8:	910003fd 	mov	x29, sp
    4000c2bc:	f9000bf3 	str	x19, [sp, #16]
    4000c2c0:	97ffe2c4 	bl	40004dd0 <ivc_check_read>
    4000c2c4:	2a0003f3 	mov	w19, w0
    4000c2c8:	350001e0 	cbnz	w0, 4000c304 <tegra_ivc_read_advance+0x54>
    4000c2cc:	aa0503e0 	mov	x0, x5
    4000c2d0:	97ffe2aa 	bl	40004d78 <ivc_advance_rx>
    4000c2d4:	d5033bbf 	dmb	ish
    4000c2d8:	f94000a1 	ldr	x1, [x5]
    4000c2dc:	b9400020 	ldr	w0, [x1]
    4000c2e0:	b9404022 	ldr	w2, [x1, #64]
    4000c2e4:	b94020a1 	ldr	w1, [x5, #32]
    4000c2e8:	4b020000 	sub	w0, w0, w2
    4000c2ec:	51000421 	sub	w1, w1, #0x1
    4000c2f0:	6b00003f 	cmp	w1, w0
    4000c2f4:	54000081 	b.ne	4000c304 <tegra_ivc_read_advance+0x54>  // b.any
    4000c2f8:	f9400ca1 	ldr	x1, [x5, #24]
    4000c2fc:	aa0503e0 	mov	x0, x5
    4000c300:	d63f0020 	blr	x1
    4000c304:	2a1303e0 	mov	w0, w19
    4000c308:	f9400bf3 	ldr	x19, [sp, #16]
    4000c30c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000c310:	d65f03c0 	ret

000000004000c314 <tegra_ivc_read_get_next_frame>:
    4000c314:	aa0003e5 	mov	x5, x0
    4000c318:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c31c:	910003fd 	mov	x29, sp
    4000c320:	97ffe2ac 	bl	40004dd0 <ivc_check_read>
    4000c324:	350001a0 	cbnz	w0, 4000c358 <tegra_ivc_read_get_next_frame+0x44>
    4000c328:	d5033dbf 	dmb	ld
    4000c32c:	b94014a0 	ldr	w0, [x5, #20]
    4000c330:	b94020a2 	ldr	w2, [x5, #32]
    4000c334:	f94000a1 	ldr	x1, [x5]
    4000c338:	6b02001f 	cmp	w0, w2
    4000c33c:	54000043 	b.cc	4000c344 <tegra_ivc_read_get_next_frame+0x30>  // b.lo, b.ul, b.last
    4000c340:	97ffe2d3 	bl	40004e8c <ivc_frame_pointer.part.0>
    4000c344:	b94024a2 	ldr	w2, [x5, #36]
    4000c348:	91020021 	add	x1, x1, #0x80
    4000c34c:	9ba20400 	umaddl	x0, w0, w2, x1
    4000c350:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c354:	d65f03c0 	ret
    4000c358:	d2800000 	mov	x0, #0x0                   	// #0
    4000c35c:	17fffffd 	b	4000c350 <tegra_ivc_read_get_next_frame+0x3c>

000000004000c360 <tegra_ivc_total_queue_size>:
    4000c360:	f240141f 	tst	x0, #0x3f
    4000c364:	54000160 	b.eq	4000c390 <tegra_ivc_total_queue_size+0x30>  // b.none
    4000c368:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c36c:	2a0003e1 	mov	w1, w0
    4000c370:	52800802 	mov	w2, #0x40                  	// #64
    4000c374:	910003fd 	mov	x29, sp
    4000c378:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c37c:	91295400 	add	x0, x0, #0xa55
    4000c380:	940005a8 	bl	4000da20 <tf_log>
    4000c384:	d2800000 	mov	x0, #0x0                   	// #0
    4000c388:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c38c:	d65f03c0 	ret
    4000c390:	91020000 	add	x0, x0, #0x80
    4000c394:	d65f03c0 	ret

000000004000c398 <tegra_ivc_write_advance>:
    4000c398:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000c39c:	aa0003e4 	mov	x4, x0
    4000c3a0:	910003fd 	mov	x29, sp
    4000c3a4:	f9000bf3 	str	x19, [sp, #16]
    4000c3a8:	97ffe2a5 	bl	40004e3c <ivc_check_write>
    4000c3ac:	2a0003f3 	mov	w19, w0
    4000c3b0:	350001c0 	cbnz	w0, 4000c3e8 <tegra_ivc_write_advance+0x50>
    4000c3b4:	d5033ebf 	dmb	st
    4000c3b8:	aa0403e0 	mov	x0, x4
    4000c3bc:	97ffe27a 	bl	40004da4 <ivc_advance_tx>
    4000c3c0:	d5033bbf 	dmb	ish
    4000c3c4:	f9400481 	ldr	x1, [x4, #8]
    4000c3c8:	b9400020 	ldr	w0, [x1]
    4000c3cc:	b9404021 	ldr	w1, [x1, #64]
    4000c3d0:	4b010000 	sub	w0, w0, w1
    4000c3d4:	7100041f 	cmp	w0, #0x1
    4000c3d8:	54000081 	b.ne	4000c3e8 <tegra_ivc_write_advance+0x50>  // b.any
    4000c3dc:	f9400c81 	ldr	x1, [x4, #24]
    4000c3e0:	aa0403e0 	mov	x0, x4
    4000c3e4:	d63f0020 	blr	x1
    4000c3e8:	2a1303e0 	mov	w0, w19
    4000c3ec:	f9400bf3 	ldr	x19, [sp, #16]
    4000c3f0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000c3f4:	d65f03c0 	ret

000000004000c3f8 <tegra_ivc_write_get_next_frame>:
    4000c3f8:	aa0003e4 	mov	x4, x0
    4000c3fc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c400:	910003fd 	mov	x29, sp
    4000c404:	97ffe28e 	bl	40004e3c <ivc_check_write>
    4000c408:	35000180 	cbnz	w0, 4000c438 <tegra_ivc_write_get_next_frame+0x40>
    4000c40c:	b9401080 	ldr	w0, [x4, #16]
    4000c410:	b9402082 	ldr	w2, [x4, #32]
    4000c414:	f9400481 	ldr	x1, [x4, #8]
    4000c418:	6b02001f 	cmp	w0, w2
    4000c41c:	54000043 	b.cc	4000c424 <tegra_ivc_write_get_next_frame+0x2c>  // b.lo, b.ul, b.last
    4000c420:	97ffe29b 	bl	40004e8c <ivc_frame_pointer.part.0>
    4000c424:	b9402482 	ldr	w2, [x4, #36]
    4000c428:	91020021 	add	x1, x1, #0x80
    4000c42c:	9ba20400 	umaddl	x0, w0, w2, x1
    4000c430:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c434:	d65f03c0 	ret
    4000c438:	d2800000 	mov	x0, #0x0                   	// #0
    4000c43c:	17fffffd 	b	4000c430 <tegra_ivc_write_get_next_frame+0x38>

000000004000c440 <tegra_mc_save_context>:
    4000c440:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000c444:	910003fd 	mov	x29, sp
    4000c448:	f9000bf3 	str	x19, [sp, #16]
    4000c44c:	aa0003f3 	mov	x19, x0
    4000c450:	97ffd83d 	bl	40002544 <bl31_get_plat_params>
    4000c454:	f9400401 	ldr	x1, [x0, #8]
    4000c458:	f9400000 	ldr	x0, [x0]
    4000c45c:	8b000020 	add	x0, x1, x0
    4000c460:	eb13001f 	cmp	x0, x19
    4000c464:	fa532022 	ccmp	x1, x19, #0x2, cs  // cs = hs, nlast
    4000c468:	540000e9 	b.ls	4000c484 <tegra_mc_save_context+0x44>  // b.plast
    4000c46c:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c470:	91308842 	add	x2, x2, #0xc22
    4000c474:	52800d61 	mov	w1, #0x6b                  	// #107
    4000c478:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c47c:	912c4c00 	add	x0, x0, #0xb13
    4000c480:	97ffd1a7 	bl	40000b1c <__assert>
    4000c484:	97ffea60 	bl	40006e04 <plat_memctrl_get_sys_suspend_ctx>
    4000c488:	aa0003e1 	mov	x1, x0
    4000c48c:	52800002 	mov	w2, #0x0                   	// #0
    4000c490:	b50000c0 	cbnz	x0, 4000c4a8 <tegra_mc_save_context+0x68>
    4000c494:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c498:	52800de1 	mov	w1, #0x6f                  	// #111
    4000c49c:	91317842 	add	x2, x2, #0xc5e
    4000c4a0:	17fffff6 	b	4000c478 <tegra_mc_save_context+0x38>
    4000c4a4:	11000442 	add	w2, w2, #0x1
    4000c4a8:	d37d7c40 	ubfiz	x0, x2, #3, #32
    4000c4ac:	b8606820 	ldr	w0, [x1, x0]
    4000c4b0:	3100041f 	cmn	w0, #0x1
    4000c4b4:	54ffff81 	b.ne	4000c4a4 <tegra_mc_save_context+0x64>  // b.any
    4000c4b8:	b9400420 	ldr	w0, [x1, #4]
    4000c4bc:	6b02001f 	cmp	w0, w2
    4000c4c0:	54000261 	b.ne	4000c50c <tegra_mc_save_context+0xcc>  // b.any
    4000c4c4:	91002020 	add	x0, x1, #0x8
    4000c4c8:	52800023 	mov	w3, #0x1                   	// #1
    4000c4cc:	6b02007f 	cmp	w3, w2
    4000c4d0:	54000283 	b.cc	4000c520 <tegra_mc_save_context+0xe0>  // b.lo, b.ul, b.last
    4000c4d4:	11000442 	add	w2, w2, #0x1
    4000c4d8:	aa1303e0 	mov	x0, x19
    4000c4dc:	d37df042 	lsl	x2, x2, #3
    4000c4e0:	97ffe331 	bl	400051a4 <memcpy>
    4000c4e4:	d2806f80 	mov	x0, #0x37c                 	// #892
    4000c4e8:	f2a18720 	movk	x0, #0xc39, lsl #16
    4000c4ec:	b9000013 	str	w19, [x0]
    4000c4f0:	b9400000 	ldr	w0, [x0]
    4000c4f4:	6b00027f 	cmp	w19, w0
    4000c4f8:	54000200 	b.eq	4000c538 <tegra_mc_save_context+0xf8>  // b.none
    4000c4fc:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c500:	528011e1 	mov	w1, #0x8f                  	// #143
    4000c504:	91323442 	add	x2, x2, #0xc8d
    4000c508:	17ffffdc 	b	4000c478 <tegra_mc_save_context+0x38>
    4000c50c:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c510:	9131c800 	add	x0, x0, #0xc72
    4000c514:	94000543 	bl	4000da20 <tf_log>
    4000c518:	97ffdafd 	bl	4000310c <console_flush>
    4000c51c:	97ffd30b 	bl	40001148 <do_panic>
    4000c520:	b9400004 	ldr	w4, [x0]
    4000c524:	11000463 	add	w3, w3, #0x1
    4000c528:	91002000 	add	x0, x0, #0x8
    4000c52c:	b9400084 	ldr	w4, [x4]
    4000c530:	b81fc004 	stur	w4, [x0, #-4]
    4000c534:	17ffffe6 	b	4000c4cc <tegra_mc_save_context+0x8c>
    4000c538:	d2807000 	mov	x0, #0x380                 	// #896
    4000c53c:	d360fe73 	lsr	x19, x19, #32
    4000c540:	f2a18720 	movk	x0, #0xc39, lsl #16
    4000c544:	b9000013 	str	w19, [x0]
    4000c548:	b9400000 	ldr	w0, [x0]
    4000c54c:	6b00027f 	cmp	w19, w0
    4000c550:	540000a0 	b.eq	4000c564 <tegra_mc_save_context+0x124>  // b.none
    4000c554:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c558:	52801261 	mov	w1, #0x93                  	// #147
    4000c55c:	91338842 	add	x2, x2, #0xce2
    4000c560:	17ffffc6 	b	4000c478 <tegra_mc_save_context+0x38>
    4000c564:	f9400bf3 	ldr	x19, [sp, #16]
    4000c568:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000c56c:	d65f03c0 	ret

000000004000c570 <tegra_memctrl_clear_pending_interrupts>:
    4000c570:	d65f03c0 	ret

000000004000c574 <tegra_memctrl_disable_ahb_redirection>:
    4000c574:	d65f03c0 	ret

000000004000c578 <tegra_memctrl_restore_settings>:
    4000c578:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c57c:	910003fd 	mov	x29, sp
    4000c580:	97ffea26 	bl	40006e18 <plat_memctrl_restore>
    4000c584:	90000080 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    4000c588:	f9448c00 	ldr	x0, [x0, #2328]
    4000c58c:	b40004c0 	cbz	x0, 4000c624 <tegra_memctrl_restore_settings+0xac>
    4000c590:	d280c901 	mov	x1, #0x648                 	// #1608
    4000c594:	f2a05821 	movk	x1, #0x2c1, lsl #16
    4000c598:	b9000020 	str	w0, [x1]
    4000c59c:	b9400021 	ldr	w1, [x1]
    4000c5a0:	6b01001f 	cmp	w0, w1
    4000c5a4:	540000e0 	b.eq	4000c5c0 <tegra_memctrl_restore_settings+0x48>  // b.none
    4000c5a8:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c5ac:	912d0842 	add	x2, x2, #0xb42
    4000c5b0:	52800681 	mov	w1, #0x34                  	// #52
    4000c5b4:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c5b8:	912c4c00 	add	x0, x0, #0xb13
    4000c5bc:	97ffd158 	bl	40000b1c <__assert>
    4000c5c0:	d2812f01 	mov	x1, #0x978                 	// #2424
    4000c5c4:	d360fc00 	lsr	x0, x0, #32
    4000c5c8:	f2a05821 	movk	x1, #0x2c1, lsl #16
    4000c5cc:	b9000020 	str	w0, [x1]
    4000c5d0:	b9400021 	ldr	w1, [x1]
    4000c5d4:	6b01001f 	cmp	w0, w1
    4000c5d8:	540000a0 	b.eq	4000c5ec <tegra_memctrl_restore_settings+0x74>  // b.none
    4000c5dc:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c5e0:	52800701 	mov	w1, #0x38                  	// #56
    4000c5e4:	912e2442 	add	x2, x2, #0xb89
    4000c5e8:	17fffff3 	b	4000c5b4 <tegra_memctrl_restore_settings+0x3c>
    4000c5ec:	90000080 	adrp	x0, 4001c000 <sdei_private_event_table+0x780>
    4000c5f0:	d280c981 	mov	x1, #0x64c                 	// #1612
    4000c5f4:	f2a05821 	movk	x1, #0x2c1, lsl #16
    4000c5f8:	f9449000 	ldr	x0, [x0, #2336]
    4000c5fc:	b9000020 	str	w0, [x1]
    4000c600:	b9400021 	ldr	w1, [x1]
    4000c604:	6b01001f 	cmp	w0, w1
    4000c608:	540000a0 	b.eq	4000c61c <tegra_memctrl_restore_settings+0xa4>  // b.none
    4000c60c:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c610:	52800781 	mov	w1, #0x3c                  	// #60
    4000c614:	912f6042 	add	x2, x2, #0xbd8
    4000c618:	17ffffe7 	b	4000c5b4 <tegra_memctrl_restore_settings+0x3c>
    4000c61c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c620:	17ffe295 	b	40005074 <mce_update_gsc_videomem>
    4000c624:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c628:	d65f03c0 	ret

000000004000c62c <tegra_memctrl_setup>:
    4000c62c:	17ffe9fd 	b	40006e20 <plat_memctrl_setup>

000000004000c630 <tegra_memctrl_tzdram_setup>:
    4000c630:	2a0103e1 	mov	w1, w1
    4000c634:	17ffea01 	b	40006e38 <plat_memctrl_tzdram_setup>

000000004000c638 <tegra_memctrl_videomem_setup>:
    4000c638:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000c63c:	910003fd 	mov	x29, sp
    4000c640:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000c644:	90000096 	adrp	x22, 4001c000 <sdei_private_event_table+0x780>
    4000c648:	a90153f3 	stp	x19, x20, [sp, #16]
    4000c64c:	aa0003f3 	mov	x19, x0
    4000c650:	2a0103f4 	mov	w20, w1
    4000c654:	f9448ec0 	ldr	x0, [x22, #2328]
    4000c658:	a90363f7 	stp	x23, x24, [sp, #48]
    4000c65c:	90000097 	adrp	x23, 4001c000 <sdei_private_event_table+0x780>
    4000c660:	b40003c0 	cbz	x0, 4000c6d8 <tegra_memctrl_videomem_setup+0xa0>
    4000c664:	f94492e1 	ldr	x1, [x23, #2336]
    4000c668:	d284b602 	mov	x2, #0x25b0                	// #9648
    4000c66c:	d284be03 	mov	x3, #0x25f0                	// #9712
    4000c670:	f2a05822 	movk	x2, #0x2c1, lsl #16
    4000c674:	f2a05823 	movk	x3, #0x2c1, lsl #16
    4000c678:	d37dac21 	ubfiz	x1, x1, #3, #44
    4000c67c:	b800445f 	str	wzr, [x2], #4
    4000c680:	eb03005f 	cmp	x2, x3
    4000c684:	54ffffc1 	b.ne	4000c67c <tegra_memctrl_videomem_setup+0x44>  // b.any
    4000c688:	f2402c1f 	tst	x0, #0xfff
    4000c68c:	540000e0 	b.eq	4000c6a8 <tegra_memctrl_videomem_setup+0x70>  // b.none
    4000c690:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c694:	9134fc42 	add	x2, x2, #0xd3f
    4000c698:	52801581 	mov	w1, #0xac                  	// #172
    4000c69c:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000c6a0:	912c4c00 	add	x0, x0, #0xb13
    4000c6a4:	97ffd11e 	bl	40000b1c <__assert>
    4000c6a8:	d284b482 	mov	x2, #0x25a4                	// #9636
    4000c6ac:	f2a05822 	movk	x2, #0x2c1, lsl #16
    4000c6b0:	b9000040 	str	w0, [x2]
    4000c6b4:	d3608400 	ubfx	x0, x0, #32, #2
    4000c6b8:	b9000440 	str	w0, [x2, #4]
    4000c6bc:	d284b580 	mov	x0, #0x25ac                	// #9644
    4000c6c0:	f2a05820 	movk	x0, #0x2c1, lsl #16
    4000c6c4:	b9000001 	str	w1, [x0]
    4000c6c8:	d284b400 	mov	x0, #0x25a0                	// #9632
    4000c6cc:	f2a05820 	movk	x0, #0x2c1, lsl #16
    4000c6d0:	52800021 	mov	w1, #0x1                   	// #1
    4000c6d4:	b9000001 	str	w1, [x0]
    4000c6d8:	d280c903 	mov	x3, #0x648                 	// #1608
    4000c6dc:	d2812f02 	mov	x2, #0x978                 	// #2424
    4000c6e0:	f2a05823 	movk	x3, #0x2c1, lsl #16
    4000c6e4:	f2a05822 	movk	x2, #0x2c1, lsl #16
    4000c6e8:	d280c980 	mov	x0, #0x64c                 	// #1612
    4000c6ec:	d360fe61 	lsr	x1, x19, #32
    4000c6f0:	f2a05820 	movk	x0, #0x2c1, lsl #16
    4000c6f4:	b9000073 	str	w19, [x3]
    4000c6f8:	b9000041 	str	w1, [x2]
    4000c6fc:	53147e98 	lsr	w24, w20, #20
    4000c700:	b9000018 	str	w24, [x0]
    4000c704:	b9400063 	ldr	w3, [x3]
    4000c708:	6b03027f 	cmp	w19, w3
    4000c70c:	540000a0 	b.eq	4000c720 <tegra_memctrl_videomem_setup+0xe8>  // b.none
    4000c710:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c714:	52802561 	mov	w1, #0x12b                 	// #299
    4000c718:	91358c42 	add	x2, x2, #0xd63
    4000c71c:	17ffffe0 	b	4000c69c <tegra_memctrl_videomem_setup+0x64>
    4000c720:	b9400042 	ldr	w2, [x2]
    4000c724:	6b02003f 	cmp	w1, w2
    4000c728:	540000a0 	b.eq	4000c73c <tegra_memctrl_videomem_setup+0x104>  // b.none
    4000c72c:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c730:	528025a1 	mov	w1, #0x12d                 	// #301
    4000c734:	91369442 	add	x2, x2, #0xda5
    4000c738:	17ffffd9 	b	4000c69c <tegra_memctrl_videomem_setup+0x64>
    4000c73c:	b9400000 	ldr	w0, [x0]
    4000c740:	6b00031f 	cmp	w24, w0
    4000c744:	540000a0 	b.eq	4000c758 <tegra_memctrl_videomem_setup+0x120>  // b.none
    4000c748:	d0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000c74c:	528025e1 	mov	w1, #0x12f                 	// #303
    4000c750:	9137bc42 	add	x2, x2, #0xdef
    4000c754:	17ffffd2 	b	4000c69c <tegra_memctrl_videomem_setup+0x64>
    4000c758:	97ffe247 	bl	40005074 <mce_update_gsc_videomem>
    4000c75c:	f9448ec0 	ldr	x0, [x22, #2328]
    4000c760:	b40001e0 	cbz	x0, 4000c79c <tegra_memctrl_videomem_setup+0x164>
    4000c764:	f94492f5 	ldr	x21, [x23, #2336]
    4000c768:	d36caea1 	lsl	x1, x21, #20
    4000c76c:	8b155015 	add	x21, x0, x21, lsl #20
    4000c770:	eb15027f 	cmp	x19, x21
    4000c774:	54000088 	b.hi	4000c784 <tegra_memctrl_videomem_setup+0x14c>  // b.pmore
    4000c778:	8b344274 	add	x20, x19, w20, uxtw
    4000c77c:	eb14001f 	cmp	x0, x20
    4000c780:	540001c9 	b.ls	4000c7b8 <tegra_memctrl_videomem_setup+0x180>  // b.plast
    4000c784:	97fffd5b 	bl	4000bcf0 <tegra_clear_videomem>
    4000c788:	d284b480 	mov	x0, #0x25a4                	// #9636
    4000c78c:	f2a05820 	movk	x0, #0x2c1, lsl #16
    4000c790:	b900001f 	str	wzr, [x0]
    4000c794:	b900041f 	str	wzr, [x0, #4]
    4000c798:	b900081f 	str	wzr, [x0, #8]
    4000c79c:	f9048ed3 	str	x19, [x22, #2328]
    4000c7a0:	f90492f8 	str	x24, [x23, #2336]
    4000c7a4:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000c7a8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000c7ac:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000c7b0:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000c7b4:	d65f03c0 	ret
    4000c7b8:	eb13001f 	cmp	x0, x19
    4000c7bc:	54000062 	b.cs	4000c7c8 <tegra_memctrl_videomem_setup+0x190>  // b.hs, b.nlast
    4000c7c0:	cb000261 	sub	x1, x19, x0
    4000c7c4:	97fffd4b 	bl	4000bcf0 <tegra_clear_videomem>
    4000c7c8:	eb1402bf 	cmp	x21, x20
    4000c7cc:	54fffde9 	b.ls	4000c788 <tegra_memctrl_videomem_setup+0x150>  // b.plast
    4000c7d0:	cb1402a1 	sub	x1, x21, x20
    4000c7d4:	aa1403e0 	mov	x0, x20
    4000c7d8:	17ffffeb 	b	4000c784 <tegra_memctrl_videomem_setup+0x14c>

000000004000c7dc <tegra_platform_is_fpga>:
    4000c7dc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c7e0:	910003fd 	mov	x29, sp
    4000c7e4:	97fffde2 	bl	4000bf6c <tegra_get_platform>
    4000c7e8:	7100081f 	cmp	w0, #0x2
    4000c7ec:	1a9f17e0 	cset	w0, eq  // eq = none
    4000c7f0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c7f4:	d65f03c0 	ret

000000004000c7f8 <tegra_platform_is_linsim>:
    4000c7f8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c7fc:	910003fd 	mov	x29, sp
    4000c800:	97fffddb 	bl	4000bf6c <tegra_get_platform>
    4000c804:	51001000 	sub	w0, w0, #0x4
    4000c808:	7100041f 	cmp	w0, #0x1
    4000c80c:	1a9f87e0 	cset	w0, ls  // ls = plast
    4000c810:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c814:	d65f03c0 	ret

000000004000c818 <tegra_platform_is_qt>:
    4000c818:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c81c:	910003fd 	mov	x29, sp
    4000c820:	97fffdd3 	bl	4000bf6c <tegra_get_platform>
    4000c824:	7100041f 	cmp	w0, #0x1
    4000c828:	1a9f17e0 	cset	w0, eq  // eq = none
    4000c82c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c830:	d65f03c0 	ret

000000004000c834 <tegra_platform_is_silicon>:
    4000c834:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c838:	910003fd 	mov	x29, sp
    4000c83c:	97fffdcc 	bl	4000bf6c <tegra_get_platform>
    4000c840:	7100001f 	cmp	w0, #0x0
    4000c844:	1a9f17e0 	cset	w0, eq  // eq = none
    4000c848:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c84c:	d65f03c0 	ret

000000004000c850 <tegra_platform_is_virt_dev_kit>:
    4000c850:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c854:	910003fd 	mov	x29, sp
    4000c858:	97fffdc5 	bl	4000bf6c <tegra_get_platform>
    4000c85c:	7100181f 	cmp	w0, #0x6
    4000c860:	1a9f17e0 	cset	w0, eq  // eq = none
    4000c864:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c868:	d65f03c0 	ret

000000004000c86c <tegra_pwr_domain_off>:
    4000c86c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000c870:	910003fd 	mov	x29, sp
    4000c874:	94000305 	bl	4000d488 <tegra_soc_pwr_domain_off>
    4000c878:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000c87c:	17fffdec 	b	4000c02c <tegra_gic_cpuif_deactivate>

000000004000c880 <tegra_pwr_domain_on>:
    4000c880:	14000317 	b	4000d4dc <tegra_soc_pwr_domain_on>

000000004000c884 <tegra_pwr_domain_on_finish>:
    4000c884:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000c888:	910003fd 	mov	x29, sp
    4000c88c:	a90153f3 	stp	x19, x20, [sp, #16]
    4000c890:	aa0003f3 	mov	x19, x0
    4000c894:	39400814 	ldrb	w20, [x0, #2]
    4000c898:	71000a9f 	cmp	w20, #0x2
    4000c89c:	540001c1 	b.ne	4000c8d4 <tegra_pwr_domain_on_finish+0x50>  // b.any
    4000c8a0:	2a1403e0 	mov	w0, w20
    4000c8a4:	97fffdf2 	bl	4000c06c <tegra_gic_restore>
    4000c8a8:	2a1403e0 	mov	w0, w20
    4000c8ac:	97ffda95 	bl	40003300 <console_switch_state>
    4000c8b0:	97ffff32 	bl	4000c578 <tegra_memctrl_restore_settings>
    4000c8b4:	97ffd724 	bl	40002544 <bl31_get_plat_params>
    4000c8b8:	b9400001 	ldr	w1, [x0]
    4000c8bc:	f9400400 	ldr	x0, [x0, #8]
    4000c8c0:	97ffff5c 	bl	4000c630 <tegra_memctrl_tzdram_setup>
    4000c8c4:	aa1303e0 	mov	x0, x19
    4000c8c8:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000c8cc:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000c8d0:	1400031b 	b	4000d53c <tegra_soc_pwr_domain_on_finish>
    4000c8d4:	39400000 	ldrb	w0, [x0]
    4000c8d8:	71001c1f 	cmp	w0, #0x7
    4000c8dc:	54000061 	b.ne	4000c8e8 <tegra_pwr_domain_on_finish+0x64>  // b.any
    4000c8e0:	97fffde3 	bl	4000c06c <tegra_gic_restore>
    4000c8e4:	17fffff8 	b	4000c8c4 <tegra_pwr_domain_on_finish+0x40>
    4000c8e8:	97fffdda 	bl	4000c050 <tegra_gic_pcpu_init>
    4000c8ec:	17fffff6 	b	4000c8c4 <tegra_pwr_domain_on_finish+0x40>

000000004000c8f0 <tegra_pwr_domain_power_down_wfi>:
    4000c8f0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000c8f4:	910003fd 	mov	x29, sp
    4000c8f8:	f9000bf3 	str	x19, [sp, #16]
    4000c8fc:	aa0003f3 	mov	x19, x0
    4000c900:	9400037c 	bl	4000d6f0 <tegra_soc_pwr_domain_power_down_wfi>
    4000c904:	39400a60 	ldrb	w0, [x19, #2]
    4000c908:	7100081f 	cmp	w0, #0x2
    4000c90c:	54000081 	b.ne	4000c91c <tegra_pwr_domain_power_down_wfi+0x2c>  // b.any
    4000c910:	97ffd9ff 	bl	4000310c <console_flush>
    4000c914:	52800000 	mov	w0, #0x0                   	// #0
    4000c918:	97ffda7a 	bl	40003300 <console_switch_state>
    4000c91c:	d503207f 	wfi
    4000c920:	97ffd9fb 	bl	4000310c <console_flush>
    4000c924:	97ffd209 	bl	40001148 <do_panic>

000000004000c928 <tegra_pwr_domain_suspend>:
    4000c928:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000c92c:	910003fd 	mov	x29, sp
    4000c930:	f9000bf3 	str	x19, [sp, #16]
    4000c934:	aa0003f3 	mov	x19, x0
    4000c938:	940003ac 	bl	4000d7e8 <tegra_soc_pwr_domain_suspend>
    4000c93c:	97fffdbc 	bl	4000c02c <tegra_gic_cpuif_deactivate>
    4000c940:	39400a60 	ldrb	w0, [x19, #2]
    4000c944:	f9400bf3 	ldr	x19, [sp, #16]
    4000c948:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000c94c:	17fffdcf 	b	4000c088 <tegra_gic_save>

000000004000c950 <tegra_pwr_domain_suspend_finish>:
    4000c950:	17ffffcd 	b	4000c884 <tegra_pwr_domain_on_finish>

000000004000c954 <tegra_pwr_domain_suspend_pwrdown_early>:
    4000c954:	140003f1 	b	4000d918 <tegra_soc_pwr_domain_suspend_pwrdown_early>

000000004000c958 <tegra_se_calculate_save_sha256>:
    4000c958:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    4000c95c:	910003fd 	mov	x29, sp
    4000c960:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000c964:	aa0003f6 	mov	x22, x0
    4000c968:	d2800300 	mov	x0, #0x18                  	// #24
    4000c96c:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000c970:	a90153f3 	stp	x19, x20, [sp, #16]
    4000c974:	b9400003 	ldr	w3, [x0]
    4000c978:	a90363f7 	stp	x23, x24, [sp, #48]
    4000c97c:	32100062 	orr	w2, w3, #0x10000
    4000c980:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000c984:	a90573fb 	stp	x27, x28, [sp, #80]
    4000c988:	b9000002 	str	w2, [x0]
    4000c98c:	b900e81f 	str	wzr, [x0, #232]
    4000c990:	12bfe000 	mov	w0, #0xffffff              	// #16777215
    4000c994:	6b00003f 	cmp	w1, w0
    4000c998:	54000229 	b.ls	4000c9dc <tegra_se_calculate_save_sha256+0x84>  // b.plast
    4000c99c:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000c9a0:	9105d000 	add	x0, x0, #0x174
    4000c9a4:	9400041f 	bl	4000da20 <tf_log>
    4000c9a8:	f0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000c9ac:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000c9b0:	910cec21 	add	x1, x1, #0x33b
    4000c9b4:	9106e800 	add	x0, x0, #0x1ba
    4000c9b8:	9400041a 	bl	4000da20 <tf_log>
    4000c9bc:	128002a0 	mov	w0, #0xffffffea            	// #-22
    4000c9c0:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000c9c4:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000c9c8:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000c9cc:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000c9d0:	a94573fb 	ldp	x27, x28, [sp, #80]
    4000c9d4:	a8c77bfd 	ldp	x29, x30, [sp], #112
    4000c9d8:	d65f03c0 	ret
    4000c9dc:	b4fffe76 	cbz	x22, 4000c9a8 <tegra_se_calculate_save_sha256+0x50>
    4000c9e0:	d2802080 	mov	x0, #0x104                 	// #260
    4000c9e4:	2a0103f4 	mov	w20, w1
    4000c9e8:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000c9ec:	531d7035 	lsl	w21, w1, #3
    4000c9f0:	52860081 	mov	w1, #0x3004                	// #12292
    4000c9f4:	d360fedc 	lsr	x28, x22, #32
    4000c9f8:	72a0a001 	movk	w1, #0x500, lsl #16
    4000c9fc:	b9000001 	str	w1, [x0]
    4000ca00:	d2802401 	mov	x1, #0x120                 	// #288
    4000ca04:	b9001815 	str	w21, [x0, #24]
    4000ca08:	f2a07581 	movk	x1, #0x3ac, lsl #16
    4000ca0c:	b9002815 	str	w21, [x0, #40]
    4000ca10:	9100a000 	add	x0, x0, #0x28
    4000ca14:	d2802b84 	mov	x4, #0x15c                 	// #348
    4000ca18:	b900003f 	str	wzr, [x1]
    4000ca1c:	d2802105 	mov	x5, #0x108                 	// #264
    4000ca20:	b900043f 	str	wzr, [x1, #4]
    4000ca24:	d2802186 	mov	x6, #0x10c                 	// #268
    4000ca28:	b900083f 	str	wzr, [x1, #8]
    4000ca2c:	d2802207 	mov	x7, #0x110                 	// #272
    4000ca30:	b900103f 	str	wzr, [x1, #16]
    4000ca34:	53081f9c 	lsl	w28, w28, #24
    4000ca38:	b900143f 	str	wzr, [x1, #20]
    4000ca3c:	2a1403f3 	mov	w19, w20
    4000ca40:	b900183f 	str	wzr, [x1, #24]
    4000ca44:	32183fe1 	mov	w1, #0xffff00              	// #16776960
    4000ca48:	aa0003fb 	mov	x27, x0
    4000ca4c:	52800037 	mov	w23, #0x1                   	// #1
    4000ca50:	1ac10a98 	udiv	w24, w20, w1
    4000ca54:	f2a07584 	movk	x4, #0x3ac, lsl #16
    4000ca58:	f2a07585 	movk	x5, #0x3ac, lsl #16
    4000ca5c:	f2a07586 	movk	x6, #0x3ac, lsl #16
    4000ca60:	f2a07587 	movk	x7, #0x3ac, lsl #16
    4000ca64:	1b01d302 	msub	w2, w24, w1, w20
    4000ca68:	7100005f 	cmp	w2, #0x0
    4000ca6c:	1a980718 	cinc	w24, w24, ne  // ne = any
    4000ca70:	531d7042 	lsl	w2, w2, #3
    4000ca74:	6b1802ff 	cmp	w23, w24
    4000ca78:	54000469 	b.ls	4000cb04 <tegra_se_calculate_save_sha256+0x1ac>  // b.plast
    4000ca7c:	d2800300 	mov	x0, #0x18                  	// #24
    4000ca80:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000ca84:	b9000003 	str	w3, [x0]
    4000ca88:	9105b000 	add	x0, x0, #0x16c
    4000ca8c:	b9400001 	ldr	w1, [x0]
    4000ca90:	37200061 	tbnz	w1, #4, 4000ca9c <tegra_se_calculate_save_sha256+0x144>
    4000ca94:	b9400001 	ldr	w1, [x0]
    4000ca98:	3627ffc1 	tbz	w1, #4, 4000ca90 <tegra_se_calculate_save_sha256+0x138>
    4000ca9c:	d2803100 	mov	x0, #0x188                 	// #392
    4000caa0:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000caa4:	b9400001 	ldr	w1, [x0]
    4000caa8:	34000061 	cbz	w1, 4000cab4 <tegra_se_calculate_save_sha256+0x15c>
    4000caac:	b9400001 	ldr	w1, [x0]
    4000cab0:	35ffffc1 	cbnz	w1, 4000caa8 <tegra_se_calculate_save_sha256+0x150>
    4000cab4:	d2803180 	mov	x0, #0x18c                 	// #396
    4000cab8:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cabc:	b9400002 	ldr	w2, [x0]
    4000cac0:	34000a62 	cbz	w2, 4000cc0c <tegra_se_calculate_save_sha256+0x2b4>
    4000cac4:	f0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000cac8:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000cacc:	910c4c21 	add	x1, x1, #0x313
    4000cad0:	91076400 	add	x0, x0, #0x1d9
    4000cad4:	940003d3 	bl	4000da20 <tf_log>
    4000cad8:	12800581 	mov	w1, #0xffffffd3            	// #-45
    4000cadc:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000cae0:	9107f800 	add	x0, x0, #0x1fe
    4000cae4:	940003cf 	bl	4000da20 <tf_log>
    4000cae8:	f0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000caec:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000caf0:	910cec21 	add	x1, x1, #0x33b
    4000caf4:	91088800 	add	x0, x0, #0x222
    4000caf8:	940003ca 	bl	4000da20 <tf_log>
    4000cafc:	12800580 	mov	w0, #0xffffffd3            	// #-45
    4000cb00:	17ffffb0 	b	4000c9c0 <tegra_se_calculate_save_sha256+0x68>
    4000cb04:	710006ff 	cmp	w23, #0x1
    4000cb08:	540006a0 	b.eq	4000cbdc <tegra_se_calculate_save_sha256+0x284>  // b.none
    4000cb0c:	d2802780 	mov	x0, #0x13c                 	// #316
    4000cb10:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cb14:	b9400008 	ldr	w8, [x0]
    4000cb18:	b8004408 	str	w8, [x0], #4
    4000cb1c:	eb04001f 	cmp	x0, x4
    4000cb20:	54ffffa1 	b.ne	4000cb14 <tegra_se_calculate_save_sha256+0x1bc>  // b.any
    4000cb24:	4b010ea0 	sub	w0, w21, w1, lsl #3
    4000cb28:	6b010ebf 	cmp	w21, w1, lsl #3
    4000cb2c:	1a828015 	csel	w21, w0, w2, hi  // hi = pmore
    4000cb30:	52800000 	mov	w0, #0x0                   	// #0
    4000cb34:	b9000375 	str	w21, [x27]
    4000cb38:	b90000a0 	str	w0, [x5]
    4000cb3c:	32183fe0 	mov	w0, #0xffff00              	// #16776960
    4000cb40:	6b00027f 	cmp	w19, w0
    4000cb44:	54000503 	b.cc	4000cbe4 <tegra_se_calculate_save_sha256+0x28c>  // b.lo, b.ul, b.last
    4000cb48:	4b000279 	sub	w25, w19, w0
    4000cb4c:	2a0003f3 	mov	w19, w0
    4000cb50:	5280001a 	mov	w26, #0x0                   	// #0
    4000cb54:	2a130380 	orr	w0, w28, w19
    4000cb58:	b90000d6 	str	w22, [x6]
    4000cb5c:	b90000e0 	str	w0, [x7]
    4000cb60:	d2803080 	mov	x0, #0x184                 	// #388
    4000cb64:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cb68:	b9400001 	ldr	w1, [x0]
    4000cb6c:	34000041 	cbz	w1, 4000cb74 <tegra_se_calculate_save_sha256+0x21c>
    4000cb70:	b900001f 	str	wzr, [x0]
    4000cb74:	d2803000 	mov	x0, #0x180                 	// #384
    4000cb78:	290d0be3 	stp	w3, w2, [sp, #104]
    4000cb7c:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cb80:	52800341 	mov	w1, #0x1a                  	// #26
    4000cb84:	b9000001 	str	w1, [x0]
    4000cb88:	aa1603e0 	mov	x0, x22
    4000cb8c:	2a1403e1 	mov	w1, w20
    4000cb90:	97ffd318 	bl	400017f0 <flush_dcache_range>
    4000cb94:	d2802f80 	mov	x0, #0x17c                 	// #380
    4000cb98:	d2802b84 	mov	x4, #0x15c                 	// #348
    4000cb9c:	d2802105 	mov	x5, #0x108                 	// #264
    4000cba0:	d2802186 	mov	x6, #0x10c                 	// #268
    4000cba4:	d2802207 	mov	x7, #0x110                 	// #272
    4000cba8:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cbac:	294d0be3 	ldp	w3, w2, [sp, #104]
    4000cbb0:	f2a07584 	movk	x4, #0x3ac, lsl #16
    4000cbb4:	f2a07585 	movk	x5, #0x3ac, lsl #16
    4000cbb8:	f2a07586 	movk	x6, #0x3ac, lsl #16
    4000cbbc:	f2a07587 	movk	x7, #0x3ac, lsl #16
    4000cbc0:	3400023a 	cbz	w26, 4000cc04 <tegra_se_calculate_save_sha256+0x2ac>
    4000cbc4:	320083e1 	mov	w1, #0x10001               	// #65537
    4000cbc8:	110006f7 	add	w23, w23, #0x1
    4000cbcc:	b9000001 	str	w1, [x0]
    4000cbd0:	2a1303e1 	mov	w1, w19
    4000cbd4:	2a1903f3 	mov	w19, w25
    4000cbd8:	17ffffa7 	b	4000ca74 <tegra_se_calculate_save_sha256+0x11c>
    4000cbdc:	2a1703e0 	mov	w0, w23
    4000cbe0:	17ffffd6 	b	4000cb38 <tegra_se_calculate_save_sha256+0x1e0>
    4000cbe4:	350000b3 	cbnz	w19, 4000cbf8 <tegra_se_calculate_save_sha256+0x2a0>
    4000cbe8:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000cbec:	128002a1 	mov	w1, #0xffffffea            	// #-22
    4000cbf0:	91066400 	add	x0, x0, #0x199
    4000cbf4:	17ffff6c 	b	4000c9a4 <tegra_se_calculate_save_sha256+0x4c>
    4000cbf8:	2a1303f9 	mov	w25, w19
    4000cbfc:	5280003a 	mov	w26, #0x1                   	// #1
    4000cc00:	17ffffd5 	b	4000cb54 <tegra_se_calculate_save_sha256+0x1fc>
    4000cc04:	52800021 	mov	w1, #0x1                   	// #1
    4000cc08:	17fffff0 	b	4000cbc8 <tegra_se_calculate_save_sha256+0x270>
    4000cc0c:	d2802780 	mov	x0, #0x13c                 	// #316
    4000cc10:	d2802902 	mov	x2, #0x148                 	// #328
    4000cc14:	d2802b81 	mov	x1, #0x15c                 	// #348
    4000cc18:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cc1c:	f2a111a2 	movk	x2, #0x88d, lsl #16
    4000cc20:	f2a07581 	movk	x1, #0x3ac, lsl #16
    4000cc24:	b9400003 	ldr	w3, [x0]
    4000cc28:	b8226803 	str	w3, [x0, x2]
    4000cc2c:	91001000 	add	x0, x0, #0x4
    4000cc30:	eb01001f 	cmp	x0, x1
    4000cc34:	54ffff81 	b.ne	4000cc24 <tegra_se_calculate_save_sha256+0x2cc>  // b.any
    4000cc38:	52800000 	mov	w0, #0x0                   	// #0
    4000cc3c:	17ffff61 	b	4000c9c0 <tegra_se_calculate_save_sha256+0x68>

000000004000cc40 <tegra_se_resume>:
    4000cc40:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000cc44:	910003fd 	mov	x29, sp
    4000cc48:	97fffb69 	bl	4000b9ec <tegra_bpmp_ipc_init>
    4000cc4c:	340000e0 	cbz	w0, 4000cc68 <tegra_se_resume+0x28>
    4000cc50:	f0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000cc54:	9108e842 	add	x2, x2, #0x23a
    4000cc58:	52803d61 	mov	w1, #0x1eb                 	// #491
    4000cc5c:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000cc60:	91095400 	add	x0, x0, #0x255
    4000cc64:	97ffcfae 	bl	40000b1c <__assert>
    4000cc68:	52800f80 	mov	w0, #0x7c                  	// #124
    4000cc6c:	97fffb24 	bl	4000b8fc <tegra_bpmp_ipc_enable_clock>
    4000cc70:	340000a0 	cbz	w0, 4000cc84 <tegra_se_resume+0x44>
    4000cc74:	b0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000cc78:	52803de1 	mov	w1, #0x1ef                 	// #495
    4000cc7c:	91023042 	add	x2, x2, #0x8c
    4000cc80:	17fffff7 	b	4000cc5c <tegra_se_resume+0x1c>
    4000cc84:	b0000081 	adrp	x1, 4001d000 <cpu_state+0x668>
    4000cc88:	91295020 	add	x0, x1, #0xa54
    4000cc8c:	b94a5422 	ldr	w2, [x1, #2644]
    4000cc90:	d2800d81 	mov	x1, #0x6c                  	// #108
    4000cc94:	f2a07581 	movk	x1, #0x3ac, lsl #16
    4000cc98:	b9000022 	str	w2, [x1]
    4000cc9c:	b9400402 	ldr	w2, [x0, #4]
    4000cca0:	b9029022 	str	w2, [x1, #656]
    4000cca4:	d281fc01 	mov	x1, #0xfe0                 	// #4064
    4000cca8:	f2a075c1 	movk	x1, #0x3ae, lsl #16
    4000ccac:	b9400802 	ldr	w2, [x0, #8]
    4000ccb0:	b9000022 	str	w2, [x1]
    4000ccb4:	b9400c01 	ldr	w1, [x0, #12]
    4000ccb8:	d2802880 	mov	x0, #0x144                 	// #324
    4000ccbc:	f2a075a0 	movk	x0, #0x3ad, lsl #16
    4000ccc0:	b9000001 	str	w1, [x0]
    4000ccc4:	52800f80 	mov	w0, #0x7c                  	// #124
    4000ccc8:	97fffae2 	bl	4000b850 <tegra_bpmp_ipc_disable_clock>
    4000cccc:	340000a0 	cbz	w0, 4000cce0 <tegra_se_resume+0xa0>
    4000ccd0:	b0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000ccd4:	52803fc1 	mov	w1, #0x1fe                 	// #510
    4000ccd8:	91023042 	add	x2, x2, #0x8c
    4000ccdc:	17ffffe0 	b	4000cc5c <tegra_se_resume+0x1c>
    4000cce0:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000cce4:	d65f03c0 	ret

000000004000cce8 <tegra_se_suspend>:
    4000cce8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000ccec:	910003fd 	mov	x29, sp
    4000ccf0:	a90153f3 	stp	x19, x20, [sp, #16]
    4000ccf4:	f90013f5 	str	x21, [sp, #32]
    4000ccf8:	97fffb3d 	bl	4000b9ec <tegra_bpmp_ipc_init>
    4000ccfc:	340000e0 	cbz	w0, 4000cd18 <tegra_se_suspend+0x30>
    4000cd00:	f0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000cd04:	9108e842 	add	x2, x2, #0x23a
    4000cd08:	52803941 	mov	w1, #0x1ca                 	// #458
    4000cd0c:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000cd10:	91095400 	add	x0, x0, #0x255
    4000cd14:	97ffcf82 	bl	40000b1c <__assert>
    4000cd18:	52800f80 	mov	w0, #0x7c                  	// #124
    4000cd1c:	97fffaf8 	bl	4000b8fc <tegra_bpmp_ipc_enable_clock>
    4000cd20:	2a0003f3 	mov	w19, w0
    4000cd24:	340000a0 	cbz	w0, 4000cd38 <tegra_se_suspend+0x50>
    4000cd28:	b0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000cd2c:	528039c1 	mov	w1, #0x1ce                 	// #462
    4000cd30:	91023042 	add	x2, x2, #0x8c
    4000cd34:	17fffff6 	b	4000cd0c <tegra_se_suspend+0x24>
    4000cd38:	d2800d80 	mov	x0, #0x6c                  	// #108
    4000cd3c:	b0000081 	adrp	x1, 4001d000 <cpu_state+0x668>
    4000cd40:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cd44:	d2806015 	mov	x21, #0x300                 	// #768
    4000cd48:	52800014 	mov	w20, #0x0                   	// #0
    4000cd4c:	f2a07595 	movk	x21, #0x3ac, lsl #16
    4000cd50:	b9400002 	ldr	w2, [x0]
    4000cd54:	91295020 	add	x0, x1, #0xa54
    4000cd58:	b90a5422 	str	w2, [x1, #2644]
    4000cd5c:	d2805f81 	mov	x1, #0x2fc                 	// #764
    4000cd60:	f2a07581 	movk	x1, #0x3ac, lsl #16
    4000cd64:	b9400021 	ldr	w1, [x1]
    4000cd68:	b9000401 	str	w1, [x0, #4]
    4000cd6c:	d281fc01 	mov	x1, #0xfe0                 	// #4064
    4000cd70:	f2a075c1 	movk	x1, #0x3ae, lsl #16
    4000cd74:	b9400021 	ldr	w1, [x1]
    4000cd78:	b9000801 	str	w1, [x0, #8]
    4000cd7c:	d2802881 	mov	x1, #0x144                 	// #324
    4000cd80:	f2a075a1 	movk	x1, #0x3ad, lsl #16
    4000cd84:	b9400021 	ldr	w1, [x1]
    4000cd88:	b9000c01 	str	w1, [x0, #12]
    4000cd8c:	b94002a0 	ldr	w0, [x21]
    4000cd90:	7103fc1f 	cmp	w0, #0xff
    4000cd94:	54000180 	b.eq	4000cdc4 <tegra_se_suspend+0xdc>  // b.none
    4000cd98:	11000694 	add	w20, w20, #0x1
    4000cd9c:	52800020 	mov	w0, #0x1                   	// #1
    4000cda0:	97ffe0e5 	bl	40005134 <mdelay>
    4000cda4:	710fa29f 	cmp	w20, #0x3e8
    4000cda8:	54ffff21 	b.ne	4000cd8c <tegra_se_suspend+0xa4>  // b.any
    4000cdac:	12800773 	mov	w19, #0xffffffc4            	// #-60
    4000cdb0:	f0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000cdb4:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000cdb8:	910c0421 	add	x1, x1, #0x301
    4000cdbc:	910a0000 	add	x0, x0, #0x280
    4000cdc0:	94000318 	bl	4000da20 <tf_log>
    4000cdc4:	d2805e00 	mov	x0, #0x2f0                 	// #752
    4000cdc8:	12800001 	mov	w1, #0xffffffff            	// #-1
    4000cdcc:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cdd0:	b9000001 	str	w1, [x0]
    4000cdd4:	b9020001 	str	w1, [x0, #512]
    4000cdd8:	b9046801 	str	w1, [x0, #1128]
    4000cddc:	d2803080 	mov	x0, #0x184                 	// #388
    4000cde0:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cde4:	b9000001 	str	w1, [x0]
    4000cde8:	b9017401 	str	w1, [x0, #372]
    4000cdec:	b9037401 	str	w1, [x0, #884]
    4000cdf0:	b905dc01 	str	w1, [x0, #1500]
    4000cdf4:	d2803180 	mov	x0, #0x18c                 	// #396
    4000cdf8:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000cdfc:	b9000001 	str	w1, [x0]
    4000ce00:	350004d3 	cbnz	w19, 4000ce98 <tegra_se_suspend+0x1b0>
    4000ce04:	d2806014 	mov	x20, #0x300                 	// #768
    4000ce08:	52800061 	mov	w1, #0x3                   	// #3
    4000ce0c:	f2a07594 	movk	x20, #0x3ac, lsl #16
    4000ce10:	b900ac01 	str	w1, [x0, #172]
    4000ce14:	b9400280 	ldr	w0, [x20]
    4000ce18:	36f800c0 	tbz	w0, #31, 4000ce30 <tegra_se_suspend+0x148>
    4000ce1c:	11000673 	add	w19, w19, #0x1
    4000ce20:	52800020 	mov	w0, #0x1                   	// #1
    4000ce24:	97ffe0c4 	bl	40005134 <mdelay>
    4000ce28:	710f9e7f 	cmp	w19, #0x3e7
    4000ce2c:	54ffff49 	b.ls	4000ce14 <tegra_se_suspend+0x12c>  // b.plast
    4000ce30:	d2803180 	mov	x0, #0x18c                 	// #396
    4000ce34:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000ce38:	b9400000 	ldr	w0, [x0]
    4000ce3c:	35000480 	cbnz	w0, 4000cecc <tegra_se_suspend+0x1e4>
    4000ce40:	d2805f00 	mov	x0, #0x2f8                 	// #760
    4000ce44:	f2a07580 	movk	x0, #0x3ac, lsl #16
    4000ce48:	b9400000 	ldr	w0, [x0]
    4000ce4c:	7100001f 	cmp	w0, #0x0
    4000ce50:	1a9f07e0 	cset	w0, ne  // ne = any
    4000ce54:	d2803081 	mov	x1, #0x184                 	// #388
    4000ce58:	710fa27f 	cmp	w19, #0x3e8
    4000ce5c:	f2a07581 	movk	x1, #0x3ac, lsl #16
    4000ce60:	1a9f1400 	csinc	w0, w0, wzr, ne  // ne = any
    4000ce64:	b9400022 	ldr	w2, [x1]
    4000ce68:	9105b021 	add	x1, x1, #0x16c
    4000ce6c:	b9400021 	ldr	w1, [x1]
    4000ce70:	350000a0 	cbnz	w0, 4000ce84 <tegra_se_suspend+0x19c>
    4000ce74:	121c0020 	and	w0, w1, #0x10
    4000ce78:	f27c005f 	tst	x2, #0x10
    4000ce7c:	7a401804 	ccmp	w0, #0x0, #0x4, ne  // ne = any
    4000ce80:	54000181 	b.ne	4000ceb0 <tegra_se_suspend+0x1c8>  // b.any
    4000ce84:	f0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000ce88:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000ce8c:	910b8821 	add	x1, x1, #0x2e2
    4000ce90:	910a5c00 	add	x0, x0, #0x297
    4000ce94:	940002e3 	bl	4000da20 <tf_log>
    4000ce98:	f0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000ce9c:	f0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000cea0:	910d6821 	add	x1, x1, #0x35a
    4000cea4:	910b0c00 	add	x0, x0, #0x2c3
    4000cea8:	12800a82 	mov	w2, #0xffffffab            	// #-85
    4000ceac:	940002dd 	bl	4000da20 <tf_log>
    4000ceb0:	52800f80 	mov	w0, #0x7c                  	// #124
    4000ceb4:	97fffa67 	bl	4000b850 <tegra_bpmp_ipc_disable_clock>
    4000ceb8:	340000e0 	cbz	w0, 4000ced4 <tegra_se_suspend+0x1ec>
    4000cebc:	b0000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000cec0:	52803bc1 	mov	w1, #0x1de                 	// #478
    4000cec4:	91023042 	add	x2, x2, #0x8c
    4000cec8:	17ffff91 	b	4000cd0c <tegra_se_suspend+0x24>
    4000cecc:	52800020 	mov	w0, #0x1                   	// #1
    4000ced0:	17ffffe1 	b	4000ce54 <tegra_se_suspend+0x16c>
    4000ced4:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000ced8:	f94013f5 	ldr	x21, [sp, #32]
    4000cedc:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000cee0:	d65f03c0 	ret

000000004000cee4 <tegra_sip_handler>:
    4000cee4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000cee8:	910003fd 	mov	x29, sp
    4000ceec:	a90153f3 	stp	x19, x20, [sp, #16]
    4000cef0:	aa0103f4 	mov	x20, x1
    4000cef4:	aa0603f3 	mov	x19, x6
    4000cef8:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000cefc:	2a0003f5 	mov	w21, w0
    4000cf00:	aa0203f6 	mov	x22, x2
    4000cf04:	97ffe86e 	bl	400070bc <plat_sip_handler>
    4000cf08:	350000e0 	cbnz	w0, 4000cf24 <tegra_sip_handler+0x40>
    4000cf0c:	f900027f 	str	xzr, [x19]
    4000cf10:	aa1303e0 	mov	x0, x19
    4000cf14:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000cf18:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000cf1c:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000cf20:	d65f03c0 	ret
    4000cf24:	528000a0 	mov	w0, #0x5                   	// #5
    4000cf28:	72b04000 	movk	w0, #0x8200, lsl #16
    4000cf2c:	6b0002bf 	cmp	w21, w0
    4000cf30:	54000620 	b.eq	4000cff4 <tegra_sip_handler+0x110>  // b.none
    4000cf34:	11000400 	add	w0, w0, #0x1
    4000cf38:	6b0002bf 	cmp	w21, w0
    4000cf3c:	54000680 	b.eq	4000d00c <tegra_sip_handler+0x128>  // b.none
    4000cf40:	52800060 	mov	w0, #0x3                   	// #3
    4000cf44:	72b04000 	movk	w0, #0x8200, lsl #16
    4000cf48:	6b0002bf 	cmp	w21, w0
    4000cf4c:	54000641 	b.ne	4000d014 <tegra_sip_handler+0x130>  // b.any
    4000cf50:	d280ca00 	mov	x0, #0x650                 	// #1616
    4000cf54:	f2a05820 	movk	x0, #0x2c1, lsl #16
    4000cf58:	b9400000 	ldr	w0, [x0]
    4000cf5c:	71000c1f 	cmp	w0, #0x3
    4000cf60:	540000c0 	b.eq	4000cf78 <tegra_sip_handler+0x94>  // b.none
    4000cf64:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000cf68:	911aec00 	add	x0, x0, #0x6bb
    4000cf6c:	940002ad 	bl	4000da20 <tf_log>
    4000cf70:	92800580 	mov	x0, #0xffffffffffffffd3    	// #-45
    4000cf74:	14000006 	b	4000cf8c <tegra_sip_handler+0xa8>
    4000cf78:	2a1603e1 	mov	w1, w22
    4000cf7c:	aa1403e0 	mov	x0, x20
    4000cf80:	97ffd509 	bl	400023a4 <bl31_check_ns_address>
    4000cf84:	34000080 	cbz	w0, 4000cf94 <tegra_sip_handler+0xb0>
    4000cf88:	93407c00 	sxtw	x0, w0
    4000cf8c:	f9000260 	str	x0, [x19]
    4000cf90:	17ffffe0 	b	4000cf10 <tegra_sip_handler+0x2c>
    4000cf94:	f2404e9f 	tst	x20, #0xfffff
    4000cf98:	54000061 	b.ne	4000cfa4 <tegra_sip_handler+0xc0>  // b.any
    4000cf9c:	f2404edf 	tst	x22, #0xfffff
    4000cfa0:	54000080 	b.eq	4000cfb0 <tegra_sip_handler+0xcc>  // b.none
    4000cfa4:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000cfa8:	911b8400 	add	x0, x0, #0x6e1
    4000cfac:	17fffff0 	b	4000cf6c <tegra_sip_handler+0x88>
    4000cfb0:	d2800315 	mov	x21, #0x18                  	// #24
    4000cfb4:	f2a40015 	movk	x21, #0x2000, lsl #16
    4000cfb8:	b94002a0 	ldr	w0, [x21]
    4000cfbc:	37000080 	tbnz	w0, #0, 4000cfcc <tegra_sip_handler+0xe8>
    4000cfc0:	d0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000cfc4:	911c2000 	add	x0, x0, #0x708
    4000cfc8:	17ffffe9 	b	4000cf6c <tegra_sip_handler+0x88>
    4000cfcc:	aa1403e0 	mov	x0, x20
    4000cfd0:	2a1603e1 	mov	w1, w22
    4000cfd4:	97fffd99 	bl	4000c638 <tegra_memctrl_videomem_setup>
    4000cfd8:	b94002a0 	ldr	w0, [x21]
    4000cfdc:	3707f980 	tbnz	w0, #0, 4000cf0c <tegra_sip_handler+0x28>
    4000cfe0:	d2800380 	mov	x0, #0x1c                  	// #28
    4000cfe4:	52800021 	mov	w1, #0x1                   	// #1
    4000cfe8:	f2a40000 	movk	x0, #0x2000, lsl #16
    4000cfec:	b9000001 	str	w1, [x0]
    4000cff0:	17ffffc7 	b	4000cf0c <tegra_sip_handler+0x28>
    4000cff4:	b5000074 	cbnz	x20, 4000d000 <tegra_sip_handler+0x11c>
    4000cff8:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    4000cffc:	17ffffe4 	b	4000cf8c <tegra_sip_handler+0xa8>
    4000d000:	aa1403e0 	mov	x0, x20
    4000d004:	97fffbcd 	bl	4000bf38 <tegra_fiq_set_ns_entrypoint>
    4000d008:	17ffffc1 	b	4000cf0c <tegra_sip_handler+0x28>
    4000d00c:	97fffb85 	bl	4000be20 <tegra_fiq_get_intr_context>
    4000d010:	17ffffc0 	b	4000cf10 <tegra_sip_handler+0x2c>
    4000d014:	2a1503e2 	mov	w2, w21
    4000d018:	b0000021 	adrp	x1, 40012000 <version_string+0x137c>
    4000d01c:	b0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000d020:	911d8021 	add	x1, x1, #0x760
    4000d024:	911cd800 	add	x0, x0, #0x736
    4000d028:	9400027e 	bl	4000da20 <tf_log>
    4000d02c:	17fffff3 	b	4000cff8 <tegra_sip_handler+0x114>

000000004000d030 <tegra_smmu_init>:
    4000d030:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000d034:	910003fd 	mov	x29, sp
    4000d038:	97ffe699 	bl	40006a9c <plat_get_num_smmu_devices>
    4000d03c:	2a0003e5 	mov	w5, w0
    4000d040:	52800003 	mov	w3, #0x0                   	// #0
    4000d044:	6b05007f 	cmp	w3, w5
    4000d048:	54000061 	b.ne	4000d054 <tegra_smmu_init+0x24>  // b.any
    4000d04c:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000d050:	d65f03c0 	ret
    4000d054:	2a0303e0 	mov	w0, w3
    4000d058:	52800201 	mov	w1, #0x10                  	// #16
    4000d05c:	9400002a 	bl	4000d104 <tegra_smmu_read_32>
    4000d060:	12057802 	and	w2, w0, #0xfbffffff
    4000d064:	32100042 	orr	w2, w2, #0x10000
    4000d068:	2a0303e0 	mov	w0, w3
    4000d06c:	52800201 	mov	w1, #0x10                  	// #16
    4000d070:	94000089 	bl	4000d294 <tegra_smmu_write_32>
    4000d074:	52808201 	mov	w1, #0x410                 	// #1040
    4000d078:	2a0303e0 	mov	w0, w3
    4000d07c:	94000022 	bl	4000d104 <tegra_smmu_read_32>
    4000d080:	12057802 	and	w2, w0, #0xfbffffff
    4000d084:	52808201 	mov	w1, #0x410                 	// #1040
    4000d088:	2a0303e0 	mov	w0, w3
    4000d08c:	94000082 	bl	4000d294 <tegra_smmu_write_32>
    4000d090:	52800084 	mov	w4, #0x4                   	// #4
    4000d094:	72a00804 	movk	w4, #0x40, lsl #16
    4000d098:	2a0403e1 	mov	w1, w4
    4000d09c:	2a0303e0 	mov	w0, w3
    4000d0a0:	94000019 	bl	4000d104 <tegra_smmu_read_32>
    4000d0a4:	121e7802 	and	w2, w0, #0xfffffffd
    4000d0a8:	2a0403e1 	mov	w1, w4
    4000d0ac:	2a0303e0 	mov	w0, w3
    4000d0b0:	94000079 	bl	4000d294 <tegra_smmu_write_32>
    4000d0b4:	11404084 	add	w4, w4, #0x10, lsl #12
    4000d0b8:	51600080 	sub	w0, w4, #0x800, lsl #12
    4000d0bc:	71001000 	subs	w0, w0, #0x4
    4000d0c0:	54fffec1 	b.ne	4000d098 <tegra_smmu_init+0x68>  // b.any
    4000d0c4:	2a0303e0 	mov	w0, w3
    4000d0c8:	52808201 	mov	w1, #0x410                 	// #1040
    4000d0cc:	9400000e 	bl	4000d104 <tegra_smmu_read_32>
    4000d0d0:	32060002 	orr	w2, w0, #0x4000000
    4000d0d4:	52808201 	mov	w1, #0x410                 	// #1040
    4000d0d8:	2a0303e0 	mov	w0, w3
    4000d0dc:	9400006e 	bl	4000d294 <tegra_smmu_write_32>
    4000d0e0:	2a0303e0 	mov	w0, w3
    4000d0e4:	52800201 	mov	w1, #0x10                  	// #16
    4000d0e8:	94000007 	bl	4000d104 <tegra_smmu_read_32>
    4000d0ec:	52800201 	mov	w1, #0x10                  	// #16
    4000d0f0:	32060002 	orr	w2, w0, #0x4000000
    4000d0f4:	2a0303e0 	mov	w0, w3
    4000d0f8:	94000067 	bl	4000d294 <tegra_smmu_write_32>
    4000d0fc:	11000463 	add	w3, w3, #0x1
    4000d100:	17ffffd1 	b	4000d044 <tegra_smmu_init+0x14>

000000004000d104 <tegra_smmu_read_32>:
    4000d104:	350000a0 	cbnz	w0, 4000d118 <tegra_smmu_read_32+0x14>
    4000d108:	2a0103e1 	mov	w1, w1
    4000d10c:	d2a24000 	mov	x0, #0x12000000            	// #301989888
    4000d110:	b8606820 	ldr	w0, [x1, x0]
    4000d114:	14000006 	b	4000d12c <tegra_smmu_read_32+0x28>
    4000d118:	7100041f 	cmp	w0, #0x1
    4000d11c:	540000a0 	b.eq	4000d130 <tegra_smmu_read_32+0x2c>  // b.none
    4000d120:	7100081f 	cmp	w0, #0x2
    4000d124:	540000c0 	b.eq	4000d13c <tegra_smmu_read_32+0x38>  // b.none
    4000d128:	52800000 	mov	w0, #0x0                   	// #0
    4000d12c:	d65f03c0 	ret
    4000d130:	2a0103e1 	mov	w1, w1
    4000d134:	d2a22000 	mov	x0, #0x11000000            	// #285212672
    4000d138:	17fffff6 	b	4000d110 <tegra_smmu_read_32+0xc>
    4000d13c:	2a0103e1 	mov	w1, w1
    4000d140:	d2a20000 	mov	x0, #0x10000000            	// #268435456
    4000d144:	17fffff3 	b	4000d110 <tegra_smmu_read_32+0xc>

000000004000d148 <tegra_smmu_verify>:
    4000d148:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000d14c:	910003fd 	mov	x29, sp
    4000d150:	a90153f3 	stp	x19, x20, [sp, #16]
    4000d154:	b0000034 	adrp	x20, 40012000 <version_string+0x137c>
    4000d158:	913c3694 	add	x20, x20, #0xf0d
    4000d15c:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000d160:	52800013 	mov	w19, #0x0                   	// #0
    4000d164:	a90363f7 	stp	x23, x24, [sp, #48]
    4000d168:	97ffe64d 	bl	40006a9c <plat_get_num_smmu_devices>
    4000d16c:	b0000037 	adrp	x23, 40012000 <version_string+0x137c>
    4000d170:	2a0003f6 	mov	w22, w0
    4000d174:	913b4af7 	add	x23, x23, #0xed2
    4000d178:	52800002 	mov	w2, #0x0                   	// #0
    4000d17c:	6b16027f 	cmp	w19, w22
    4000d180:	54000141 	b.ne	4000d1a8 <tegra_smmu_verify+0x60>  // b.any
    4000d184:	528ab540 	mov	w0, #0x55aa                	// #21930
    4000d188:	72aab540 	movk	w0, #0x55aa, lsl #16
    4000d18c:	6b00005f 	cmp	w2, w0
    4000d190:	54000781 	b.ne	4000d280 <tegra_smmu_verify+0x138>  // b.any
    4000d194:	97fffda8 	bl	4000c834 <tegra_platform_is_silicon>
    4000d198:	72001c1f 	tst	w0, #0xff
    4000d19c:	54000720 	b.eq	4000d280 <tegra_smmu_verify+0x138>  // b.none
    4000d1a0:	97ffd7db 	bl	4000310c <console_flush>
    4000d1a4:	97ffcfe9 	bl	40001148 <do_panic>
    4000d1a8:	2a1303e0 	mov	w0, w19
    4000d1ac:	52800201 	mov	w1, #0x10                  	// #16
    4000d1b0:	97ffffd5 	bl	4000d104 <tegra_smmu_read_32>
    4000d1b4:	2a0003f5 	mov	w21, w0
    4000d1b8:	37800135 	tbnz	w21, #16, 4000d1dc <tegra_smmu_verify+0x94>
    4000d1bc:	2a0003e3 	mov	w3, w0
    4000d1c0:	2a1303e2 	mov	w2, w19
    4000d1c4:	aa1403e1 	mov	x1, x20
    4000d1c8:	b0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000d1cc:	9138cc00 	add	x0, x0, #0xe33
    4000d1d0:	94000214 	bl	4000da20 <tf_log>
    4000d1d4:	528ab542 	mov	w2, #0x55aa                	// #21930
    4000d1d8:	72aab542 	movk	w2, #0x55aa, lsl #16
    4000d1dc:	37d00135 	tbnz	w21, #26, 4000d200 <tegra_smmu_verify+0xb8>
    4000d1e0:	2a1303e2 	mov	w2, w19
    4000d1e4:	2a1503e3 	mov	w3, w21
    4000d1e8:	aa1403e1 	mov	x1, x20
    4000d1ec:	b0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000d1f0:	9139b800 	add	x0, x0, #0xe6e
    4000d1f4:	9400020b 	bl	4000da20 <tf_log>
    4000d1f8:	528ab542 	mov	w2, #0x55aa                	// #21930
    4000d1fc:	72aab542 	movk	w2, #0x55aa, lsl #16
    4000d200:	2a1303e0 	mov	w0, w19
    4000d204:	52808201 	mov	w1, #0x410                 	// #1040
    4000d208:	97ffffbf 	bl	4000d104 <tegra_smmu_read_32>
    4000d20c:	2a0003e3 	mov	w3, w0
    4000d210:	37d00103 	tbnz	w3, #26, 4000d230 <tegra_smmu_verify+0xe8>
    4000d214:	2a1303e2 	mov	w2, w19
    4000d218:	aa1403e1 	mov	x1, x20
    4000d21c:	b0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000d220:	913aa400 	add	x0, x0, #0xea9
    4000d224:	940001ff 	bl	4000da20 <tf_log>
    4000d228:	528ab542 	mov	w2, #0x55aa                	// #21930
    4000d22c:	72aab542 	movk	w2, #0x55aa, lsl #16
    4000d230:	52800098 	mov	w24, #0x4                   	// #4
    4000d234:	52800015 	mov	w21, #0x0                   	// #0
    4000d238:	72a00818 	movk	w24, #0x40, lsl #16
    4000d23c:	0b154301 	add	w1, w24, w21, lsl #16
    4000d240:	2a1303e0 	mov	w0, w19
    4000d244:	97ffffb0 	bl	4000d104 <tegra_smmu_read_32>
    4000d248:	2a0003e4 	mov	w4, w0
    4000d24c:	36080104 	tbz	w4, #1, 4000d26c <tegra_smmu_verify+0x124>
    4000d250:	2a1303e2 	mov	w2, w19
    4000d254:	2a1503e3 	mov	w3, w21
    4000d258:	aa1403e1 	mov	x1, x20
    4000d25c:	aa1703e0 	mov	x0, x23
    4000d260:	940001f0 	bl	4000da20 <tf_log>
    4000d264:	528ab542 	mov	w2, #0x55aa                	// #21930
    4000d268:	72aab542 	movk	w2, #0x55aa, lsl #16
    4000d26c:	110006b5 	add	w21, w21, #0x1
    4000d270:	710102bf 	cmp	w21, #0x40
    4000d274:	54fffe41 	b.ne	4000d23c <tegra_smmu_verify+0xf4>  // b.any
    4000d278:	11000673 	add	w19, w19, #0x1
    4000d27c:	17ffffc0 	b	4000d17c <tegra_smmu_verify+0x34>
    4000d280:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000d284:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000d288:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000d28c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000d290:	d65f03c0 	ret

000000004000d294 <tegra_smmu_write_32>:
    4000d294:	350000a0 	cbnz	w0, 4000d2a8 <tegra_smmu_write_32+0x14>
    4000d298:	2a0103e1 	mov	w1, w1
    4000d29c:	d2a24000 	mov	x0, #0x12000000            	// #301989888
    4000d2a0:	b8206822 	str	w2, [x1, x0]
    4000d2a4:	14000005 	b	4000d2b8 <tegra_smmu_write_32+0x24>
    4000d2a8:	7100041f 	cmp	w0, #0x1
    4000d2ac:	54000080 	b.eq	4000d2bc <tegra_smmu_write_32+0x28>  // b.none
    4000d2b0:	7100081f 	cmp	w0, #0x2
    4000d2b4:	540000a0 	b.eq	4000d2c8 <tegra_smmu_write_32+0x34>  // b.none
    4000d2b8:	d65f03c0 	ret
    4000d2bc:	2a0103e1 	mov	w1, w1
    4000d2c0:	d2a22000 	mov	x0, #0x11000000            	// #285212672
    4000d2c4:	17fffff7 	b	4000d2a0 <tegra_smmu_write_32+0xc>
    4000d2c8:	2a0103e1 	mov	w1, w1
    4000d2cc:	d2a20000 	mov	x0, #0x10000000            	// #268435456
    4000d2d0:	17fffff4 	b	4000d2a0 <tegra_smmu_write_32+0xc>

000000004000d2d4 <tegra_soc_cpu_standby>:
    4000d2d4:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000d2d8:	910003fd 	mov	x29, sp
    4000d2dc:	a90153f3 	stp	x19, x20, [sp, #16]
    4000d2e0:	b0000054 	adrp	x20, 40016000 <__RODATA_END__>
    4000d2e4:	9115c294 	add	x20, x20, #0x570
    4000d2e8:	f9400280 	ldr	x0, [x20]
    4000d2ec:	f9001fe0 	str	x0, [sp, #56]
    4000d2f0:	d2800000 	mov	x0, #0x0                   	// #0
    4000d2f4:	97ffd214 	bl	40001b44 <plat_my_core_pos>
    4000d2f8:	2a0003f3 	mov	w19, w0
    4000d2fc:	52830180 	mov	w0, #0x180c                	// #6156
    4000d300:	f9001bff 	str	xzr, [sp, #48]
    4000d304:	b90033e0 	str	w0, [sp, #48]
    4000d308:	52800020 	mov	w0, #0x1                   	// #1
    4000d30c:	a9027fff 	stp	xzr, xzr, [sp, #32]
    4000d310:	d37a7e73 	ubfiz	x19, x19, #6, #32
    4000d314:	3900d3e0 	strb	w0, [sp, #52]
    4000d318:	910083e0 	add	x0, sp, #0x20
    4000d31c:	97ffdf46 	bl	40005034 <mce_update_cstate_info>
    4000d320:	f0000040 	adrp	x0, 40018000 <__STACKS_START__+0x1800>
    4000d324:	91300000 	add	x0, x0, #0xc00
    4000d328:	d28000c1 	mov	x1, #0x6                   	// #6
    4000d32c:	d2800003 	mov	x3, #0x0                   	// #0
    4000d330:	b8736802 	ldr	w2, [x0, x19]
    4000d334:	d2800000 	mov	x0, #0x0                   	// #0
    4000d338:	97ffdede 	bl	40004eb0 <mce_command_handler>
    4000d33c:	f9401fe0 	ldr	x0, [sp, #56]
    4000d340:	f9400281 	ldr	x1, [x20]
    4000d344:	eb010000 	subs	x0, x0, x1
    4000d348:	d2800001 	mov	x1, #0x0                   	// #0
    4000d34c:	54000040 	b.eq	4000d354 <tegra_soc_cpu_standby+0x80>  // b.none
    4000d350:	97ffcdfd 	bl	40000b44 <__stack_chk_fail>
    4000d354:	52800000 	mov	w0, #0x0                   	// #0
    4000d358:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000d35c:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000d360:	d65f03c0 	ret

000000004000d364 <tegra_soc_get_target_pwr_state>:
    4000d364:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    4000d368:	910003fd 	mov	x29, sp
    4000d36c:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000d370:	b0000056 	adrp	x22, 40016000 <__RODATA_END__>
    4000d374:	9115c2d6 	add	x22, x22, #0x570
    4000d378:	a90153f3 	stp	x19, x20, [sp, #16]
    4000d37c:	2a0003f3 	mov	w19, w0
    4000d380:	f94002c0 	ldr	x0, [x22]
    4000d384:	f9002fe0 	str	x0, [sp, #88]
    4000d388:	d2800000 	mov	x0, #0x0                   	// #0
    4000d38c:	aa0103f5 	mov	x21, x1
    4000d390:	f9001bf7 	str	x23, [sp, #48]
    4000d394:	2a0203f7 	mov	w23, w2
    4000d398:	97ffd1eb 	bl	40001b44 <plat_my_core_pos>
    4000d39c:	71000a7f 	cmp	w19, #0x2
    4000d3a0:	54000141 	b.ne	4000d3c8 <tegra_soc_get_target_pwr_state+0x64>  // b.any
    4000d3a4:	38604ab4 	ldrb	w20, [x21, w0, uxtw]
    4000d3a8:	71000a9f 	cmp	w20, #0x2
    4000d3ac:	1a9f0294 	csel	w20, w20, wzr, eq  // eq = none
    4000d3b0:	f9402fe0 	ldr	x0, [sp, #88]
    4000d3b4:	f94002c1 	ldr	x1, [x22]
    4000d3b8:	eb010000 	subs	x0, x0, x1
    4000d3bc:	d2800001 	mov	x1, #0x0                   	// #0
    4000d3c0:	54000420 	b.eq	4000d444 <tegra_soc_get_target_pwr_state+0xe0>  // b.none
    4000d3c4:	97ffcde0 	bl	40000b44 <__stack_chk_fail>
    4000d3c8:	7100067f 	cmp	w19, #0x1
    4000d3cc:	54000381 	b.ne	4000d43c <tegra_soc_get_target_pwr_state+0xd8>  // b.any
    4000d3d0:	d53800a0 	mrs	x0, mpidr_el1
    4000d3d4:	92401c00 	and	x0, x0, #0xff
    4000d3d8:	a9047fff 	stp	xzr, xzr, [sp, #64]
    4000d3dc:	f9002bff 	str	xzr, [sp, #80]
    4000d3e0:	38606ab4 	ldrb	w20, [x21, x0]
    4000d3e4:	7100229f 	cmp	w20, #0x8
    4000d3e8:	54fffe41 	b.ne	4000d3b0 <tegra_soc_get_target_pwr_state+0x4c>  // b.any
    4000d3ec:	52800000 	mov	w0, #0x0                   	// #0
    4000d3f0:	38604aa1 	ldrb	w1, [x21, w0, uxtw]
    4000d3f4:	11000400 	add	w0, w0, #0x1
    4000d3f8:	7100203f 	cmp	w1, #0x8
    4000d3fc:	1a9f0273 	csel	w19, w19, wzr, eq  // eq = none
    4000d400:	6b0002ff 	cmp	w23, w0
    4000d404:	54ffff61 	b.ne	4000d3f0 <tegra_soc_get_target_pwr_state+0x8c>  // b.any
    4000d408:	52800020 	mov	w0, #0x1                   	// #1
    4000d40c:	34000133 	cbz	w19, 4000d430 <tegra_soc_get_target_pwr_state+0xcc>
    4000d410:	d28000c1 	mov	x1, #0x6                   	// #6
    4000d414:	390133e0 	strb	w0, [sp, #76]
    4000d418:	f2c000e1 	movk	x1, #0x7, lsl #32
    4000d41c:	f90023e1 	str	x1, [sp, #64]
    4000d420:	390153e0 	strb	w0, [sp, #84]
    4000d424:	910103e0 	add	x0, sp, #0x40
    4000d428:	97ffdf03 	bl	40005034 <mce_update_cstate_info>
    4000d42c:	17ffffe1 	b	4000d3b0 <tegra_soc_get_target_pwr_state+0x4c>
    4000d430:	390153e0 	strb	w0, [sp, #84]
    4000d434:	910103e0 	add	x0, sp, #0x40
    4000d438:	97ffdeff 	bl	40005034 <mce_update_cstate_info>
    4000d43c:	52800014 	mov	w20, #0x0                   	// #0
    4000d440:	17ffffdc 	b	4000d3b0 <tegra_soc_get_target_pwr_state+0x4c>
    4000d444:	2a1403e0 	mov	w0, w20
    4000d448:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000d44c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000d450:	f9401bf7 	ldr	x23, [sp, #48]
    4000d454:	a8c67bfd 	ldp	x29, x30, [sp], #96
    4000d458:	d65f03c0 	ret

000000004000d45c <tegra_soc_prepare_system_off>:
    4000d45c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000d460:	910003fd 	mov	x29, sp
    4000d464:	97ffdef3 	bl	40005030 <mce_system_shutdown>
    4000d468:	d503207f 	wfi
    4000d46c:	14000000 	b	4000d46c <tegra_soc_prepare_system_off+0x10>

000000004000d470 <tegra_soc_prepare_system_reset>:
    4000d470:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000d474:	910003fd 	mov	x29, sp
    4000d478:	97ffdeed 	bl	4000502c <mce_system_reboot>
    4000d47c:	52800000 	mov	w0, #0x0                   	// #0
    4000d480:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000d484:	d65f03c0 	ret

000000004000d488 <tegra_soc_pwr_domain_off>:
    4000d488:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000d48c:	910003fd 	mov	x29, sp
    4000d490:	d5380000 	mrs	x0, midr_el1
    4000d494:	53187c00 	lsr	w0, w0, #24
    4000d498:	f101381f 	cmp	x0, #0x4e
    4000d49c:	54000041 	b.ne	4000d4a4 <tegra_soc_pwr_domain_off+0x1c>  // b.any
    4000d4a0:	97ffcee3 	bl	4000102c <denver_disable_dco>
    4000d4a4:	d2800003 	mov	x3, #0x0                   	// #0
    4000d4a8:	b2407fe2 	mov	x2, #0xffffffff            	// #4294967295
    4000d4ac:	d28000e1 	mov	x1, #0x7                   	// #7
    4000d4b0:	d2800000 	mov	x0, #0x0                   	// #0
    4000d4b4:	97ffde7f 	bl	40004eb0 <mce_command_handler>
    4000d4b8:	340000e0 	cbz	w0, 4000d4d4 <tegra_soc_pwr_domain_off+0x4c>
    4000d4bc:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000d4c0:	d0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000d4c4:	91023042 	add	x2, x2, #0x8c
    4000d4c8:	910e2c00 	add	x0, x0, #0x38b
    4000d4cc:	52803ee1 	mov	w1, #0x1f7                 	// #503
    4000d4d0:	97ffcd93 	bl	40000b1c <__assert>
    4000d4d4:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000d4d8:	d65f03c0 	ret

000000004000d4dc <tegra_soc_pwr_domain_on>:
    4000d4dc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000d4e0:	aa0003e2 	mov	x2, x0
    4000d4e4:	92401c01 	and	x1, x0, #0xff
    4000d4e8:	910003fd 	mov	x29, sp
    4000d4ec:	d348fc00 	lsr	x0, x0, #8
    4000d4f0:	f27e141f 	tst	x0, #0xfc
    4000d4f4:	54000120 	b.eq	4000d518 <tegra_soc_pwr_domain_on+0x3c>  // b.none
    4000d4f8:	d0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000d4fc:	d0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000d500:	9119e021 	add	x1, x1, #0x678
    4000d504:	910fec00 	add	x0, x0, #0x3fb
    4000d508:	94000146 	bl	4000da20 <tf_log>
    4000d50c:	128000c0 	mov	w0, #0xfffffff9            	// #-7
    4000d510:	a8c17bfd 	ldp	x29, x30, [sp], #16
    4000d514:	d65f03c0 	ret
    4000d518:	8b200421 	add	x1, x1, w0, uxtb #1
    4000d51c:	d2800003 	mov	x3, #0x0                   	// #0
    4000d520:	d2800002 	mov	x2, #0x0                   	// #0
    4000d524:	d28000c0 	mov	x0, #0x6                   	// #6
    4000d528:	97ffde62 	bl	40004eb0 <mce_command_handler>
    4000d52c:	7100001f 	cmp	w0, #0x0
    4000d530:	12800040 	mov	w0, #0xfffffffd            	// #-3
    4000d534:	1a80a3e0 	csel	w0, wzr, w0, ge  // ge = tcont
    4000d538:	17fffff6 	b	4000d510 <tegra_soc_pwr_domain_on+0x34>

000000004000d53c <tegra_soc_pwr_domain_on_finish>:
    4000d53c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000d540:	910003fd 	mov	x29, sp
    4000d544:	a90153f3 	stp	x19, x20, [sp, #16]
    4000d548:	aa0003f3 	mov	x19, x0
    4000d54c:	97ffd3fe 	bl	40002544 <bl31_get_plat_params>
    4000d550:	3940c014 	ldrb	w20, [x0, #48]
    4000d554:	52800020 	mov	w0, #0x1                   	// #1
    4000d558:	39400a73 	ldrb	w19, [x19, #2]
    4000d55c:	97ffd572 	bl	40002b24 <cm_get_context>
    4000d560:	f940d801 	ldr	x1, [x0, #432]
    4000d564:	71000a7f 	cmp	w19, #0x2
    4000d568:	927c6c21 	and	x1, x1, #0xfffffff0
    4000d56c:	b2400021 	orr	x1, x1, #0x1
    4000d570:	f900d801 	str	x1, [x0, #432]
    4000d574:	540002e1 	b.ne	4000d5d0 <tegra_soc_pwr_domain_on_finish+0x94>  // b.any
    4000d578:	97ffde7e 	bl	40004f70 <mce_enable_strict_checking>
    4000d57c:	97fffead 	bl	4000d030 <tegra_smmu_init>
    4000d580:	97fffdb0 	bl	4000cc40 <tegra_se_resume>
    4000d584:	97fffcac 	bl	4000c834 <tegra_platform_is_silicon>
    4000d588:	72001c1f 	tst	w0, #0xff
    4000d58c:	540001c0 	b.eq	4000d5c4 <tegra_soc_pwr_domain_on_finish+0x88>  // b.none
    4000d590:	d2826d80 	mov	x0, #0x136c                	// #4972
    4000d594:	52800361 	mov	w1, #0x1b                  	// #27
    4000d598:	f2a06a40 	movk	x0, #0x352, lsl #16
    4000d59c:	b9000001 	str	w1, [x0]
    4000d5a0:	b9400000 	ldr	w0, [x0]
    4000d5a4:	6b01001f 	cmp	w0, w1
    4000d5a8:	54000360 	b.eq	4000d614 <tegra_soc_pwr_domain_on_finish+0xd8>  // b.none
    4000d5ac:	d0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000d5b0:	91106442 	add	x2, x2, #0x419
    4000d5b4:	528034a1 	mov	w1, #0x1a5                 	// #421
    4000d5b8:	d0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000d5bc:	910e2c00 	add	x0, x0, #0x38b
    4000d5c0:	97ffcd57 	bl	40000b1c <__assert>
    4000d5c4:	97fffc86 	bl	4000c7dc <tegra_platform_is_fpga>
    4000d5c8:	72001c1f 	tst	w0, #0xff
    4000d5cc:	54fffe21 	b.ne	4000d590 <tegra_soc_pwr_domain_on_finish+0x54>  // b.any
    4000d5d0:	34000154 	cbz	w20, 4000d5f8 <tegra_soc_pwr_domain_on_finish+0xbc>
    4000d5d4:	d53e1020 	mrs	x0, actlr_el3
    4000d5d8:	b2770000 	orr	x0, x0, #0x200
    4000d5dc:	d51e1020 	msr	actlr_el3, x0
    4000d5e0:	d53c1020 	mrs	x0, actlr_el2
    4000d5e4:	b2770000 	orr	x0, x0, #0x200
    4000d5e8:	d51c1020 	msr	actlr_el2, x0
    4000d5ec:	d5381020 	mrs	x0, actlr_el1
    4000d5f0:	b27c0000 	orr	x0, x0, #0x10
    4000d5f4:	d5181020 	msr	actlr_el1, x0
    4000d5f8:	d53e1020 	mrs	x0, actlr_el3
    4000d5fc:	b27a0000 	orr	x0, x0, #0x40
    4000d600:	d51e1020 	msr	actlr_el3, x0
    4000d604:	52800000 	mov	w0, #0x0                   	// #0
    4000d608:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000d60c:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000d610:	d65f03c0 	ret
    4000d614:	d2826e00 	mov	x0, #0x1370                	// #4976
    4000d618:	52800ba1 	mov	w1, #0x5d                  	// #93
    4000d61c:	f2a06a40 	movk	x0, #0x352, lsl #16
    4000d620:	b9000001 	str	w1, [x0]
    4000d624:	b9400000 	ldr	w0, [x0]
    4000d628:	6b01001f 	cmp	w0, w1
    4000d62c:	540000a0 	b.eq	4000d640 <tegra_soc_pwr_domain_on_finish+0x104>  // b.none
    4000d630:	d0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000d634:	52803521 	mov	w1, #0x1a9                 	// #425
    4000d638:	9111e842 	add	x2, x2, #0x47a
    4000d63c:	17ffffdf 	b	4000d5b8 <tegra_soc_pwr_domain_on_finish+0x7c>
    4000d640:	d2826e80 	mov	x0, #0x1374                	// #4980
    4000d644:	52800bc1 	mov	w1, #0x5e                  	// #94
    4000d648:	f2a06a40 	movk	x0, #0x352, lsl #16
    4000d64c:	b9000001 	str	w1, [x0]
    4000d650:	b9400000 	ldr	w0, [x0]
    4000d654:	6b01001f 	cmp	w0, w1
    4000d658:	540000a0 	b.eq	4000d66c <tegra_soc_pwr_domain_on_finish+0x130>  // b.none
    4000d65c:	d0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000d660:	528035a1 	mov	w1, #0x1ad                 	// #429
    4000d664:	91136842 	add	x2, x2, #0x4da
    4000d668:	17ffffd4 	b	4000d5b8 <tegra_soc_pwr_domain_on_finish+0x7c>
    4000d66c:	d2826f00 	mov	x0, #0x1378                	// #4984
    4000d670:	52800be1 	mov	w1, #0x5f                  	// #95
    4000d674:	f2a06a40 	movk	x0, #0x352, lsl #16
    4000d678:	b9000001 	str	w1, [x0]
    4000d67c:	b9400000 	ldr	w0, [x0]
    4000d680:	6b01001f 	cmp	w0, w1
    4000d684:	540000a0 	b.eq	4000d698 <tegra_soc_pwr_domain_on_finish+0x15c>  // b.none
    4000d688:	d0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000d68c:	52803621 	mov	w1, #0x1b1                 	// #433
    4000d690:	9114e842 	add	x2, x2, #0x53a
    4000d694:	17ffffc9 	b	4000d5b8 <tegra_soc_pwr_domain_on_finish+0x7c>
    4000d698:	d2826f80 	mov	x0, #0x137c                	// #4988
    4000d69c:	52800c01 	mov	w1, #0x60                  	// #96
    4000d6a0:	f2a06a40 	movk	x0, #0x352, lsl #16
    4000d6a4:	b9000001 	str	w1, [x0]
    4000d6a8:	b9400000 	ldr	w0, [x0]
    4000d6ac:	6b01001f 	cmp	w0, w1
    4000d6b0:	540000a0 	b.eq	4000d6c4 <tegra_soc_pwr_domain_on_finish+0x188>  // b.none
    4000d6b4:	d0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000d6b8:	528036a1 	mov	w1, #0x1b5                 	// #437
    4000d6bc:	91166842 	add	x2, x2, #0x59a
    4000d6c0:	17ffffbe 	b	4000d5b8 <tegra_soc_pwr_domain_on_finish+0x7c>
    4000d6c4:	d2827380 	mov	x0, #0x139c                	// #5020
    4000d6c8:	52800381 	mov	w1, #0x1c                  	// #28
    4000d6cc:	f2a06a40 	movk	x0, #0x352, lsl #16
    4000d6d0:	b9000001 	str	w1, [x0]
    4000d6d4:	b9400000 	ldr	w0, [x0]
    4000d6d8:	6b01001f 	cmp	w0, w1
    4000d6dc:	54fff7a0 	b.eq	4000d5d0 <tegra_soc_pwr_domain_on_finish+0x94>  // b.none
    4000d6e0:	d0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000d6e4:	52803721 	mov	w1, #0x1b9                 	// #441
    4000d6e8:	9117e842 	add	x2, x2, #0x5fa
    4000d6ec:	17ffffb3 	b	4000d5b8 <tegra_soc_pwr_domain_on_finish+0x7c>

000000004000d6f0 <tegra_soc_pwr_domain_power_down_wfi>:
    4000d6f0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000d6f4:	910003fd 	mov	x29, sp
    4000d6f8:	a90153f3 	stp	x19, x20, [sp, #16]
    4000d6fc:	aa0003f3 	mov	x19, x0
    4000d700:	97ffd391 	bl	40002544 <bl31_get_plat_params>
    4000d704:	aa0003f4 	mov	x20, x0
    4000d708:	39400a60 	ldrb	w0, [x19, #2]
    4000d70c:	12000c00 	and	w0, w0, #0xf
    4000d710:	7100081f 	cmp	w0, #0x2
    4000d714:	54000621 	b.ne	4000d7d8 <tegra_soc_pwr_domain_power_down_wfi+0xe8>  // b.any
    4000d718:	97ffd22f 	bl	40001fd4 <tegra194_get_cpu_reset_handler_size>
    4000d71c:	97fff8b4 	bl	4000b9ec <tegra_bpmp_ipc_init>
    4000d720:	340000e0 	cbz	w0, 4000d73c <tegra_soc_pwr_domain_power_down_wfi+0x4c>
    4000d724:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000d728:	91023042 	add	x2, x2, #0x8c
    4000d72c:	52802301 	mov	w1, #0x118                 	// #280
    4000d730:	d0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000d734:	910e2c00 	add	x0, x0, #0x38b
    4000d738:	97ffccf9 	bl	40000b1c <__assert>
    4000d73c:	52800f80 	mov	w0, #0x7c                  	// #124
    4000d740:	97fff86f 	bl	4000b8fc <tegra_bpmp_ipc_enable_clock>
    4000d744:	340000a0 	cbz	w0, 4000d758 <tegra_soc_pwr_domain_power_down_wfi+0x68>
    4000d748:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000d74c:	52802381 	mov	w1, #0x11c                 	// #284
    4000d750:	91023042 	add	x2, x2, #0x8c
    4000d754:	17fffff7 	b	4000d730 <tegra_soc_pwr_domain_power_down_wfi+0x40>
    4000d758:	d0000153 	adrp	x19, 40037000 <__BL31_END__>
    4000d75c:	91000273 	add	x19, x19, #0x0
    4000d760:	b26287e0 	mov	x0, #0xffffffffc0000000    	// #-1073741824
    4000d764:	8b000273 	add	x19, x19, x0
    4000d768:	b27f7be0 	mov	x0, #0xfffffffe            	// #4294967294
    4000d76c:	eb00027f 	cmp	x19, x0
    4000d770:	540000a9 	b.ls	4000d784 <tegra_soc_pwr_domain_power_down_wfi+0x94>  // b.plast
    4000d774:	d0000022 	adrp	x2, 40013000 <__func__.3057+0xf3>
    4000d778:	52802441 	mov	w1, #0x122                 	// #290
    4000d77c:	910eec42 	add	x2, x2, #0x3bb
    4000d780:	17ffffec 	b	4000d730 <tegra_soc_pwr_domain_power_down_wfi+0x40>
    4000d784:	2a1303e1 	mov	w1, w19
    4000d788:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
    4000d78c:	97fffc73 	bl	4000c958 <tegra_se_calculate_save_sha256>
    4000d790:	340000a0 	cbz	w0, 4000d7a4 <tegra_soc_pwr_domain_power_down_wfi+0xb4>
    4000d794:	d0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000d798:	910f6400 	add	x0, x0, #0x3d9
    4000d79c:	940000a1 	bl	4000da20 <tf_log>
    4000d7a0:	97ffde23 	bl	4000502c <mce_system_reboot>
    4000d7a4:	f9400694 	ldr	x20, [x20, #8]
    4000d7a8:	97ffd20b 	bl	40001fd4 <tegra194_get_cpu_reset_handler_size>
    4000d7ac:	aa1303e2 	mov	x2, x19
    4000d7b0:	d2a80001 	mov	x1, #0x40000000            	// #1073741824
    4000d7b4:	8b000280 	add	x0, x20, x0
    4000d7b8:	97ffde7b 	bl	400051a4 <memcpy>
    4000d7bc:	52800f80 	mov	w0, #0x7c                  	// #124
    4000d7c0:	97fff824 	bl	4000b850 <tegra_bpmp_ipc_disable_clock>
    4000d7c4:	340000a0 	cbz	w0, 4000d7d8 <tegra_soc_pwr_domain_power_down_wfi+0xe8>
    4000d7c8:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000d7cc:	528026c1 	mov	w1, #0x136                 	// #310
    4000d7d0:	91023042 	add	x2, x2, #0x8c
    4000d7d4:	17ffffd7 	b	4000d730 <tegra_soc_pwr_domain_power_down_wfi+0x40>
    4000d7d8:	52800000 	mov	w0, #0x0                   	// #0
    4000d7dc:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000d7e0:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000d7e4:	d65f03c0 	ret

000000004000d7e8 <tegra_soc_pwr_domain_suspend>:
    4000d7e8:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
    4000d7ec:	910003fd 	mov	x29, sp
    4000d7f0:	a90153f3 	stp	x19, x20, [sp, #16]
    4000d7f4:	b0000053 	adrp	x19, 40016000 <__RODATA_END__>
    4000d7f8:	9115c273 	add	x19, x19, #0x570
    4000d7fc:	aa0003f4 	mov	x20, x0
    4000d800:	f9400260 	ldr	x0, [x19]
    4000d804:	f9001fe0 	str	x0, [sp, #56]
    4000d808:	d2800000 	mov	x0, #0x0                   	// #0
    4000d80c:	97ffd34e 	bl	40002544 <bl31_get_plat_params>
    4000d810:	f9001bff 	str	xzr, [sp, #48]
    4000d814:	d28000c1 	mov	x1, #0x6                   	// #6
    4000d818:	f2c000e1 	movk	x1, #0x7, lsl #32
    4000d81c:	a9027fe1 	stp	x1, xzr, [sp, #32]
    4000d820:	528000e1 	mov	w1, #0x7                   	// #7
    4000d824:	b9002be1 	str	w1, [sp, #40]
    4000d828:	52800021 	mov	w1, #0x1                   	// #1
    4000d82c:	3900b3e1 	strb	w1, [sp, #44]
    4000d830:	3900d3e1 	strb	w1, [sp, #52]
    4000d834:	39400a81 	ldrb	w1, [x20, #2]
    4000d838:	12000c21 	and	w1, w1, #0xf
    4000d83c:	7100083f 	cmp	w1, #0x2
    4000d840:	54000581 	b.ne	4000d8f0 <tegra_soc_pwr_domain_suspend+0x108>  // b.any
    4000d844:	d2840181 	mov	x1, #0x200c                	// #8204
    4000d848:	f2a00201 	movk	x1, #0x10, lsl #16
    4000d84c:	f9400414 	ldr	x20, [x0, #8]
    4000d850:	b9400022 	ldr	w2, [x1]
    4000d854:	d2806d81 	mov	x1, #0x36c                 	// #876
    4000d858:	f2a18721 	movk	x1, #0xc39, lsl #16
    4000d85c:	b9000022 	str	w2, [x1]
    4000d860:	97ffd1e1 	bl	40001fe4 <tegra194_get_mc_ctx_offset>
    4000d864:	8b000280 	add	x0, x20, x0
    4000d868:	97fffaf6 	bl	4000c440 <tegra_mc_save_context>
    4000d86c:	97fffbf2 	bl	4000c834 <tegra_platform_is_silicon>
    4000d870:	72001c1f 	tst	w0, #0xff
    4000d874:	54000120 	b.eq	4000d898 <tegra_soc_pwr_domain_suspend+0xb0>  // b.none
    4000d878:	97fffd1c 	bl	4000cce8 <tegra_se_suspend>
    4000d87c:	34000140 	cbz	w0, 4000d8a4 <tegra_soc_pwr_domain_suspend+0xbc>
    4000d880:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000d884:	91023042 	add	x2, x2, #0x8c
    4000d888:	52801301 	mov	w1, #0x98                  	// #152
    4000d88c:	d0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000d890:	910e2c00 	add	x0, x0, #0x38b
    4000d894:	97ffcca2 	bl	40000b1c <__assert>
    4000d898:	97fffbd1 	bl	4000c7dc <tegra_platform_is_fpga>
    4000d89c:	72001c1f 	tst	w0, #0xff
    4000d8a0:	54fffec1 	b.ne	4000d878 <tegra_soc_pwr_domain_suspend+0x90>  // b.any
    4000d8a4:	910083e0 	add	x0, sp, #0x20
    4000d8a8:	97ffdde3 	bl	40005034 <mce_update_cstate_info>
    4000d8ac:	d2800003 	mov	x3, #0x0                   	// #0
    4000d8b0:	b2407fe2 	mov	x2, #0xffffffff            	// #4294967295
    4000d8b4:	d28000e1 	mov	x1, #0x7                   	// #7
    4000d8b8:	d28000a0 	mov	x0, #0x5                   	// #5
    4000d8bc:	97ffdd7d 	bl	40004eb0 <mce_command_handler>
    4000d8c0:	34ffff60 	cbz	w0, 4000d8ac <tegra_soc_pwr_domain_suspend+0xc4>
    4000d8c4:	d2800003 	mov	x3, #0x0                   	// #0
    4000d8c8:	b2407fe2 	mov	x2, #0xffffffff            	// #4294967295
    4000d8cc:	d28000e1 	mov	x1, #0x7                   	// #7
    4000d8d0:	d2800000 	mov	x0, #0x0                   	// #0
    4000d8d4:	97ffdd77 	bl	40004eb0 <mce_command_handler>
    4000d8d8:	340000a0 	cbz	w0, 4000d8ec <tegra_soc_pwr_domain_suspend+0x104>
    4000d8dc:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000d8e0:	52801581 	mov	w1, #0xac                  	// #172
    4000d8e4:	91023042 	add	x2, x2, #0x8c
    4000d8e8:	17ffffe9 	b	4000d88c <tegra_soc_pwr_domain_suspend+0xa4>
    4000d8ec:	97ffd1c2 	bl	40001ff4 <tegra194_set_system_suspend_entry>
    4000d8f0:	f9401fe0 	ldr	x0, [sp, #56]
    4000d8f4:	f9400261 	ldr	x1, [x19]
    4000d8f8:	eb010000 	subs	x0, x0, x1
    4000d8fc:	d2800001 	mov	x1, #0x0                   	// #0
    4000d900:	54000040 	b.eq	4000d908 <tegra_soc_pwr_domain_suspend+0x120>  // b.none
    4000d904:	97ffcc90 	bl	40000b44 <__stack_chk_fail>
    4000d908:	52800000 	mov	w0, #0x0                   	// #0
    4000d90c:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000d910:	a8c47bfd 	ldp	x29, x30, [sp], #64
    4000d914:	d65f03c0 	ret

000000004000d918 <tegra_soc_pwr_domain_suspend_pwrdown_early>:
    4000d918:	12800000 	mov	w0, #0xffffffff            	// #-1
    4000d91c:	d65f03c0 	ret

000000004000d920 <tegra_soc_validate_power_state>:
    4000d920:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000d924:	910003fd 	mov	x29, sp
    4000d928:	a90153f3 	stp	x19, x20, [sp, #16]
    4000d92c:	2a0003f3 	mov	w19, w0
    4000d930:	aa0103f4 	mov	x20, x1
    4000d934:	f90013f5 	str	x21, [sp, #32]
    4000d938:	12000c15 	and	w21, w0, #0xf
    4000d93c:	97ffd082 	bl	40001b44 <plat_my_core_pos>
    4000d940:	d37a7c00 	ubfiz	x0, x0, #6, #32
    4000d944:	f0000043 	adrp	x3, 40018000 <__STACKS_START__+0x1800>
    4000d948:	91300063 	add	x3, x3, #0xc00
    4000d94c:	531c6e61 	lsl	w1, w19, #4
    4000d950:	12185c21 	and	w1, w1, #0xffffff00
    4000d954:	b8206861 	str	w1, [x3, x0]
    4000d958:	8b000060 	add	x0, x3, x0
    4000d95c:	d2800801 	mov	x1, #0x40                  	// #64
    4000d960:	97ffcd39 	bl	40000e44 <clean_dcache_range>
    4000d964:	71001abf 	cmp	w21, #0x6
    4000d968:	54000141 	b.ne	4000d990 <tegra_soc_validate_power_state+0x70>  // b.any
    4000d96c:	37f001f3 	tbnz	w19, #30, 4000d9a8 <tegra_soc_validate_power_state+0x88>
    4000d970:	52800020 	mov	w0, #0x1                   	// #1
    4000d974:	39000280 	strb	w0, [x20]
    4000d978:	52800000 	mov	w0, #0x0                   	// #0
    4000d97c:	3900069f 	strb	wzr, [x20, #1]
    4000d980:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000d984:	f94013f5 	ldr	x21, [sp, #32]
    4000d988:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000d98c:	d65f03c0 	ret
    4000d990:	d0000021 	adrp	x1, 40013000 <__func__.3057+0xf3>
    4000d994:	d0000020 	adrp	x0, 40013000 <__func__.3057+0xf3>
    4000d998:	2a1503e2 	mov	w2, w21
    4000d99c:	91196421 	add	x1, x1, #0x659
    4000d9a0:	910dac00 	add	x0, x0, #0x36b
    4000d9a4:	9400001f 	bl	4000da20 <tf_log>
    4000d9a8:	12800020 	mov	w0, #0xfffffffe            	// #-2
    4000d9ac:	17fffff5 	b	4000d980 <tegra_soc_validate_power_state+0x60>

000000004000d9b0 <tegra_system_off>:
    4000d9b0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000d9b4:	910003fd 	mov	x29, sp
    4000d9b8:	97fffea9 	bl	4000d45c <tegra_soc_prepare_system_off>

000000004000d9bc <tegra_system_reset>:
    4000d9bc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000d9c0:	910003fd 	mov	x29, sp
    4000d9c4:	97fffeab 	bl	4000d470 <tegra_soc_prepare_system_reset>
    4000d9c8:	14000000 	b	4000d9c8 <tegra_system_reset+0xc>

000000004000d9cc <tegra_timer_get_value>:
    4000d9cc:	d2800060 	mov	x0, #0x3                   	// #3
    4000d9d0:	d51fe220 	msr	cntps_ctl_el1, x0
    4000d9d4:	d53fe200 	mrs	x0, cntps_tval_el1
    4000d9d8:	d65f03c0 	ret

000000004000d9dc <tegra_validate_ns_entrypoint>:
    4000d9dc:	b26183e1 	mov	x1, #0xffffffff80000000    	// #-2147483648
    4000d9e0:	8b010000 	add	x0, x0, x1
    4000d9e4:	b26113e1 	mov	x1, #0xf80000000           	// #66571993088
    4000d9e8:	eb01001f 	cmp	x0, x1
    4000d9ec:	12800100 	mov	w0, #0xfffffff7            	// #-9
    4000d9f0:	1a9f2000 	csel	w0, w0, wzr, cs  // cs = hs, nlast
    4000d9f4:	d65f03c0 	ret

000000004000d9f8 <tegra_validate_power_state>:
    4000d9f8:	b5000121 	cbnz	x1, 4000da1c <tegra_validate_power_state+0x24>
    4000d9fc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000da00:	b0000022 	adrp	x2, 40012000 <version_string+0x137c>
    4000da04:	b0000020 	adrp	x0, 40012000 <version_string+0x137c>
    4000da08:	910003fd 	mov	x29, sp
    4000da0c:	9119cc42 	add	x2, x2, #0x673
    4000da10:	911a1400 	add	x0, x0, #0x685
    4000da14:	52801f01 	mov	w1, #0xf8                  	// #248
    4000da18:	97ffcc41 	bl	40000b1c <__assert>
    4000da1c:	17ffffc1 	b	4000d920 <tegra_soc_validate_power_state>

000000004000da20 <tf_log>:
    4000da20:	a9b47bfd 	stp	x29, x30, [sp, #-192]!
    4000da24:	910003fd 	mov	x29, sp
    4000da28:	f90013f5 	str	x21, [sp, #32]
    4000da2c:	aa0003f5 	mov	x21, x0
    4000da30:	a90153f3 	stp	x19, x20, [sp, #16]
    4000da34:	b0000054 	adrp	x20, 40016000 <__RODATA_END__>
    4000da38:	9115c294 	add	x20, x20, #0x570
    4000da3c:	a9088be1 	stp	x1, x2, [sp, #136]
    4000da40:	f9400280 	ldr	x0, [x20]
    4000da44:	f9003fe0 	str	x0, [sp, #120]
    4000da48:	d2800000 	mov	x0, #0x0                   	// #0
    4000da4c:	a90993e3 	stp	x3, x4, [sp, #152]
    4000da50:	a90a9be5 	stp	x5, x6, [sp, #168]
    4000da54:	f9005fe7 	str	x7, [sp, #184]
    4000da58:	394002a0 	ldrb	w0, [x21]
    4000da5c:	51000401 	sub	w1, w0, #0x1
    4000da60:	7100c43f 	cmp	w1, #0x31
    4000da64:	540000e9 	b.ls	4000da80 <tf_log+0x60>  // b.plast
    4000da68:	f0000022 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000da6c:	91393842 	add	x2, x2, #0xe4e
    4000da70:	52800441 	mov	w1, #0x22                  	// #34
    4000da74:	f0000020 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000da78:	913a0c00 	add	x0, x0, #0xe83
    4000da7c:	97ffcc28 	bl	40000b1c <__assert>
    4000da80:	52800142 	mov	w2, #0xa                   	// #10
    4000da84:	1ac20801 	udiv	w1, w0, w2
    4000da88:	1b028021 	msub	w1, w1, w2, w0
    4000da8c:	340000a1 	cbz	w1, 4000daa0 <tf_log+0x80>
    4000da90:	f0000022 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000da94:	52800461 	mov	w1, #0x23                  	// #35
    4000da98:	913a4c42 	add	x2, x2, #0xe93
    4000da9c:	17fffff6 	b	4000da74 <tf_log+0x54>
    4000daa0:	b0000041 	adrp	x1, 40016000 <__RODATA_END__>
    4000daa4:	b947b821 	ldr	w1, [x1, #1976]
    4000daa8:	6b00003f 	cmp	w1, w0
    4000daac:	54000263 	b.cc	4000daf8 <tf_log+0xd8>  // b.lo, b.ul, b.last
    4000dab0:	97ffe4c9 	bl	40006dd4 <plat_log_get_prefix>
    4000dab4:	aa0003f3 	mov	x19, x0
    4000dab8:	39400260 	ldrb	w0, [x19]
    4000dabc:	350002a0 	cbnz	w0, 4000db10 <tf_log+0xf0>
    4000dac0:	910303e0 	add	x0, sp, #0xc0
    4000dac4:	a90583e0 	stp	x0, x0, [sp, #88]
    4000dac8:	910203e0 	add	x0, sp, #0x80
    4000dacc:	d2800402 	mov	x2, #0x20                  	// #32
    4000dad0:	f90037e0 	str	x0, [sp, #104]
    4000dad4:	128006e0 	mov	w0, #0xffffffc8            	// #-56
    4000dad8:	910163e1 	add	x1, sp, #0x58
    4000dadc:	b90073e0 	str	w0, [sp, #112]
    4000dae0:	9100c3e0 	add	x0, sp, #0x30
    4000dae4:	b90077ff 	str	wzr, [sp, #116]
    4000dae8:	97ffddaf 	bl	400051a4 <memcpy>
    4000daec:	9100c3e1 	add	x1, sp, #0x30
    4000daf0:	910006a0 	add	x0, x21, #0x1
    4000daf4:	940000e5 	bl	4000de88 <vprintf>
    4000daf8:	f9403fe0 	ldr	x0, [sp, #120]
    4000dafc:	f9400281 	ldr	x1, [x20]
    4000db00:	eb010000 	subs	x0, x0, x1
    4000db04:	d2800001 	mov	x1, #0x0                   	// #0
    4000db08:	540000a0 	b.eq	4000db1c <tf_log+0xfc>  // b.none
    4000db0c:	97ffcc0e 	bl	40000b44 <__stack_chk_fail>
    4000db10:	91000673 	add	x19, x19, #0x1
    4000db14:	97ffedd5 	bl	40009268 <putchar>
    4000db18:	17ffffe8 	b	4000dab8 <tf_log+0x98>
    4000db1c:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000db20:	f94013f5 	ldr	x21, [sp, #32]
    4000db24:	a8cc7bfd 	ldp	x29, x30, [sp], #192
    4000db28:	d65f03c0 	ret

000000004000db2c <timer_init>:
    4000db2c:	b40000e0 	cbz	x0, 4000db48 <timer_init+0x1c>
    4000db30:	b9400801 	ldr	w1, [x0, #8]
    4000db34:	340000a1 	cbz	w1, 4000db48 <timer_init+0x1c>
    4000db38:	b9400c01 	ldr	w1, [x0, #12]
    4000db3c:	34000061 	cbz	w1, 4000db48 <timer_init+0x1c>
    4000db40:	f9400001 	ldr	x1, [x0]
    4000db44:	b5000121 	cbnz	x1, 4000db68 <timer_init+0x3c>
    4000db48:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000db4c:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000db50:	90000020 	adrp	x0, 40011000 <version_string+0x37c>
    4000db54:	910003fd 	mov	x29, sp
    4000db58:	91164842 	add	x2, x2, #0x592
    4000db5c:	9114c000 	add	x0, x0, #0x530
    4000db60:	52800981 	mov	w1, #0x4c                  	// #76
    4000db64:	97ffcbee 	bl	40000b1c <__assert>
    4000db68:	d0000061 	adrp	x1, 4001b000 <opteed_sp_context+0xe80>
    4000db6c:	f9033820 	str	x0, [x1, #1648]
    4000db70:	d65f03c0 	ret

000000004000db74 <udelay>:
    4000db74:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000db78:	910003fd 	mov	x29, sp
    4000db7c:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000db80:	d0000076 	adrp	x22, 4001b000 <opteed_sp_context+0xe80>
    4000db84:	a90153f3 	stp	x19, x20, [sp, #16]
    4000db88:	2a0003f3 	mov	w19, w0
    4000db8c:	f9433ac0 	ldr	x0, [x22, #1648]
    4000db90:	b40000e0 	cbz	x0, 4000dbac <udelay+0x38>
    4000db94:	b9400801 	ldr	w1, [x0, #8]
    4000db98:	340000a1 	cbz	w1, 4000dbac <udelay+0x38>
    4000db9c:	b9400c01 	ldr	w1, [x0, #12]
    4000dba0:	34000061 	cbz	w1, 4000dbac <udelay+0x38>
    4000dba4:	f9400000 	ldr	x0, [x0]
    4000dba8:	b50000e0 	cbnz	x0, 4000dbc4 <udelay+0x50>
    4000dbac:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000dbb0:	9112dc42 	add	x2, x2, #0x4b7
    4000dbb4:	52800321 	mov	w1, #0x19                  	// #25
    4000dbb8:	90000020 	adrp	x0, 40011000 <version_string+0x37c>
    4000dbbc:	9114c000 	add	x0, x0, #0x530
    4000dbc0:	97ffcbd7 	bl	40000b1c <__assert>
    4000dbc4:	d63f0000 	blr	x0
    4000dbc8:	2a0003f4 	mov	w20, w0
    4000dbcc:	f9433ac2 	ldr	x2, [x22, #1648]
    4000dbd0:	aa1603f5 	mov	x21, x22
    4000dbd4:	29410841 	ldp	w1, w2, [x2, #8]
    4000dbd8:	d1000420 	sub	x0, x1, #0x1
    4000dbdc:	9ba20273 	umaddl	x19, w19, w2, x0
    4000dbe0:	12807d20 	mov	w0, #0xfffffc16            	// #-1002
    4000dbe4:	9ac10a73 	udiv	x19, x19, x1
    4000dbe8:	91000673 	add	x19, x19, #0x1
    4000dbec:	eb00027f 	cmp	x19, x0
    4000dbf0:	540000a9 	b.ls	4000dc04 <udelay+0x90>  // b.plast
    4000dbf4:	90000022 	adrp	x2, 40011000 <version_string+0x37c>
    4000dbf8:	528005e1 	mov	w1, #0x2f                  	// #47
    4000dbfc:	91154842 	add	x2, x2, #0x552
    4000dc00:	17ffffee 	b	4000dbb8 <udelay+0x44>
    4000dc04:	f9433aa0 	ldr	x0, [x21, #1648]
    4000dc08:	f9400000 	ldr	x0, [x0]
    4000dc0c:	d63f0000 	blr	x0
    4000dc10:	4b000281 	sub	w1, w20, w0
    4000dc14:	eb13003f 	cmp	x1, x19
    4000dc18:	54ffff63 	b.cc	4000dc04 <udelay+0x90>  // b.lo, b.ul, b.last
    4000dc1c:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000dc20:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000dc24:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000dc28:	d65f03c0 	ret

000000004000dc2c <unsigned_num_print>:
    4000dc2c:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
    4000dc30:	2a0103e1 	mov	w1, w1
    4000dc34:	910003fd 	mov	x29, sp
    4000dc38:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000dc3c:	b0000055 	adrp	x21, 40016000 <__RODATA_END__>
    4000dc40:	9115c2b5 	add	x21, x21, #0x570
    4000dc44:	910103f6 	add	x22, sp, #0x40
    4000dc48:	a90363f7 	stp	x23, x24, [sp, #48]
    4000dc4c:	12001c58 	and	w24, w2, #0xff
    4000dc50:	f94002a2 	ldr	x2, [x21]
    4000dc54:	f9002fe2 	str	x2, [sp, #88]
    4000dc58:	d2800002 	mov	x2, #0x0                   	// #0
    4000dc5c:	a90153f3 	stp	x19, x20, [sp, #16]
    4000dc60:	2a0303f4 	mov	w20, w3
    4000dc64:	d2800003 	mov	x3, #0x0                   	// #0
    4000dc68:	9ac10807 	udiv	x7, x0, x1
    4000dc6c:	11000477 	add	w23, w3, #0x1
    4000dc70:	9b0180e6 	msub	x6, x7, x1, x0
    4000dc74:	12001cc4 	and	w4, w6, #0xff
    4000dc78:	f10024df 	cmp	x6, #0x9
    4000dc7c:	1100c085 	add	w5, w4, #0x30
    4000dc80:	11015c84 	add	w4, w4, #0x57
    4000dc84:	12001ca5 	and	w5, w5, #0xff
    4000dc88:	12001c84 	and	w4, w4, #0xff
    4000dc8c:	1a858084 	csel	w4, w4, w5, hi  // hi = pmore
    4000dc90:	38366864 	strb	w4, [x3, x22]
    4000dc94:	eb00003f 	cmp	x1, x0
    4000dc98:	91000463 	add	x3, x3, #0x1
    4000dc9c:	540001e9 	b.ls	4000dcd8 <unsigned_num_print+0xac>  // b.plast
    4000dca0:	7100029f 	cmp	w20, #0x0
    4000dca4:	540002ec 	b.gt	4000dd00 <unsigned_num_print+0xd4>
    4000dca8:	52800013 	mov	w19, #0x0                   	// #0
    4000dcac:	93407ef4 	sxtw	x20, w23
    4000dcb0:	d1000694 	sub	x20, x20, #0x1
    4000dcb4:	3100069f 	cmn	w20, #0x1
    4000dcb8:	54000281 	b.ne	4000dd08 <unsigned_num_print+0xdc>  // b.any
    4000dcbc:	0b170260 	add	w0, w19, w23
    4000dcc0:	f9402fe1 	ldr	x1, [sp, #88]
    4000dcc4:	f94002a2 	ldr	x2, [x21]
    4000dcc8:	eb020021 	subs	x1, x1, x2
    4000dccc:	d2800002 	mov	x2, #0x0                   	// #0
    4000dcd0:	54000220 	b.eq	4000dd14 <unsigned_num_print+0xe8>  // b.none
    4000dcd4:	97ffcb9c 	bl	40000b44 <__stack_chk_fail>
    4000dcd8:	aa0703e0 	mov	x0, x7
    4000dcdc:	17ffffe3 	b	4000dc68 <unsigned_num_print+0x3c>
    4000dce0:	51000673 	sub	w19, w19, #0x1
    4000dce4:	2a1803e0 	mov	w0, w24
    4000dce8:	97ffed60 	bl	40009268 <putchar>
    4000dcec:	6b17027f 	cmp	w19, w23
    4000dcf0:	54ffff8c 	b.gt	4000dce0 <unsigned_num_print+0xb4>
    4000dcf4:	6b170293 	subs	w19, w20, w23
    4000dcf8:	1a9fa273 	csel	w19, w19, wzr, ge  // ge = tcont
    4000dcfc:	17ffffec 	b	4000dcac <unsigned_num_print+0x80>
    4000dd00:	2a1403f3 	mov	w19, w20
    4000dd04:	17fffffa 	b	4000dcec <unsigned_num_print+0xc0>
    4000dd08:	38746ac0 	ldrb	w0, [x22, x20]
    4000dd0c:	97ffed57 	bl	40009268 <putchar>
    4000dd10:	17ffffe8 	b	4000dcb0 <unsigned_num_print+0x84>
    4000dd14:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000dd18:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000dd1c:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000dd20:	a8c67bfd 	ldp	x29, x30, [sp], #96
    4000dd24:	d65f03c0 	ret

000000004000dd28 <unsigned_num_print>:
    4000dd28:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000dd2c:	b000004a 	adrp	x10, 40016000 <__RODATA_END__>
    4000dd30:	9115c14a 	add	x10, x10, #0x570
    4000dd34:	72001cff 	tst	w7, #0xff
    4000dd38:	910003fd 	mov	x29, sp
    4000dd3c:	f9400148 	ldr	x8, [x10]
    4000dd40:	f90017e8 	str	x8, [sp, #40]
    4000dd44:	d2800008 	mov	x8, #0x0                   	// #0
    4000dd48:	52800c27 	mov	w7, #0x61                  	// #97
    4000dd4c:	52800828 	mov	w8, #0x41                  	// #65
    4000dd50:	1a871108 	csel	w8, w8, w7, ne  // ne = any
    4000dd54:	12001ca5 	and	w5, w5, #0xff
    4000dd58:	2a0403e4 	mov	w4, w4
    4000dd5c:	51002909 	sub	w9, w8, #0xa
    4000dd60:	910043ec 	add	x12, sp, #0x10
    4000dd64:	d2800007 	mov	x7, #0x0                   	// #0
    4000dd68:	9ac4086e 	udiv	x14, x3, x4
    4000dd6c:	9b048dcd 	msub	x13, x14, x4, x3
    4000dd70:	12001da8 	and	w8, w13, #0xff
    4000dd74:	f10025bf 	cmp	x13, #0x9
    4000dd78:	1100c10b 	add	w11, w8, #0x30
    4000dd7c:	0b090108 	add	w8, w8, w9
    4000dd80:	12001d6b 	and	w11, w11, #0xff
    4000dd84:	12001d08 	and	w8, w8, #0xff
    4000dd88:	1a8b8108 	csel	w8, w8, w11, hi  // hi = pmore
    4000dd8c:	382c68e8 	strb	w8, [x7, x12]
    4000dd90:	910004eb 	add	x11, x7, #0x1
    4000dd94:	110004e8 	add	w8, w7, #0x1
    4000dd98:	eb03009f 	cmp	x4, x3
    4000dd9c:	540003a9 	b.ls	4000de10 <unsigned_num_print+0xe8>  // b.plast
    4000dda0:	4b0800c3 	sub	w3, w6, w8
    4000dda4:	7100007f 	cmp	w3, #0x0
    4000dda8:	f9400044 	ldr	x4, [x2]
    4000ddac:	5400038c 	b.gt	4000de1c <unsigned_num_print+0xf4>
    4000ddb0:	93407ce7 	sxtw	x7, w7
    4000ddb4:	f9400043 	ldr	x3, [x2]
    4000ddb8:	eb01007f 	cmp	x3, x1
    4000ddbc:	540000e2 	b.cs	4000ddd8 <unsigned_num_print+0xb0>  // b.hs, b.nlast
    4000ddc0:	f9400003 	ldr	x3, [x0]
    4000ddc4:	38676984 	ldrb	w4, [x12, x7]
    4000ddc8:	39000064 	strb	w4, [x3]
    4000ddcc:	f9400003 	ldr	x3, [x0]
    4000ddd0:	91000463 	add	x3, x3, #0x1
    4000ddd4:	f9000003 	str	x3, [x0]
    4000ddd8:	f9400043 	ldr	x3, [x2]
    4000dddc:	d10004e7 	sub	x7, x7, #0x1
    4000dde0:	310004ff 	cmn	w7, #0x1
    4000dde4:	91000463 	add	x3, x3, #0x1
    4000dde8:	f9000043 	str	x3, [x2]
    4000ddec:	54fffe41 	b.ne	4000ddb4 <unsigned_num_print+0x8c>  // b.any
    4000ddf0:	0b0800c6 	add	w6, w6, w8
    4000ddf4:	37f802c6 	tbnz	w6, #31, 4000de4c <unsigned_num_print+0x124>
    4000ddf8:	f94017e0 	ldr	x0, [sp, #40]
    4000ddfc:	f9400141 	ldr	x1, [x10]
    4000de00:	eb010000 	subs	x0, x0, x1
    4000de04:	d2800001 	mov	x1, #0x0                   	// #0
    4000de08:	540003c0 	b.eq	4000de80 <unsigned_num_print+0x158>  // b.none
    4000de0c:	97ffcb4e 	bl	40000b44 <__stack_chk_fail>
    4000de10:	aa0b03e7 	mov	x7, x11
    4000de14:	aa0e03e3 	mov	x3, x14
    4000de18:	17ffffd4 	b	4000dd68 <unsigned_num_print+0x40>
    4000de1c:	eb01009f 	cmp	x4, x1
    4000de20:	540000c2 	b.cs	4000de38 <unsigned_num_print+0x110>  // b.hs, b.nlast
    4000de24:	f9400004 	ldr	x4, [x0]
    4000de28:	39000085 	strb	w5, [x4]
    4000de2c:	f9400004 	ldr	x4, [x0]
    4000de30:	91000484 	add	x4, x4, #0x1
    4000de34:	f9000004 	str	x4, [x0]
    4000de38:	f9400044 	ldr	x4, [x2]
    4000de3c:	51000463 	sub	w3, w3, #0x1
    4000de40:	91000484 	add	x4, x4, #0x1
    4000de44:	f9000044 	str	x4, [x2]
    4000de48:	17ffffd7 	b	4000dda4 <unsigned_num_print+0x7c>
    4000de4c:	f9400043 	ldr	x3, [x2]
    4000de50:	eb01007f 	cmp	x3, x1
    4000de54:	540000c2 	b.cs	4000de6c <unsigned_num_print+0x144>  // b.hs, b.nlast
    4000de58:	f9400003 	ldr	x3, [x0]
    4000de5c:	39000065 	strb	w5, [x3]
    4000de60:	f9400003 	ldr	x3, [x0]
    4000de64:	91000463 	add	x3, x3, #0x1
    4000de68:	f9000003 	str	x3, [x0]
    4000de6c:	f9400043 	ldr	x3, [x2]
    4000de70:	110004c6 	add	w6, w6, #0x1
    4000de74:	91000463 	add	x3, x3, #0x1
    4000de78:	f9000043 	str	x3, [x2]
    4000de7c:	17ffffde 	b	4000ddf4 <unsigned_num_print+0xcc>
    4000de80:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000de84:	d65f03c0 	ret

000000004000de88 <vprintf>:
    4000de88:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    4000de8c:	910003fd 	mov	x29, sp
    4000de90:	a90153f3 	stp	x19, x20, [sp, #16]
    4000de94:	b9401834 	ldr	w20, [x1, #24]
    4000de98:	a90363f7 	stp	x23, x24, [sp, #48]
    4000de9c:	a9405c33 	ldp	x19, x23, [x1]
    4000dea0:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000dea4:	aa0003f6 	mov	x22, x0
    4000dea8:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000deac:	f000001a 	adrp	x26, 40010000 <__TEXT_END__>
    4000deb0:	9130935a 	add	x26, x26, #0xc24
    4000deb4:	52800015 	mov	w21, #0x0                   	// #0
    4000deb8:	52800019 	mov	w25, #0x0                   	// #0
    4000debc:	a90573fb 	stp	x27, x28, [sp, #80]
    4000dec0:	394002c0 	ldrb	w0, [x22]
    4000dec4:	35000120 	cbnz	w0, 4000dee8 <vprintf+0x60>
    4000dec8:	2a1503e0 	mov	w0, w21
    4000decc:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000ded0:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000ded4:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000ded8:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000dedc:	a94573fb 	ldp	x27, x28, [sp, #80]
    4000dee0:	a8c77bfd 	ldp	x29, x30, [sp], #112
    4000dee4:	d65f03c0 	ret
    4000dee8:	910006d6 	add	x22, x22, #0x1
    4000deec:	7100941f 	cmp	w0, #0x25
    4000def0:	54001d41 	b.ne	4000e298 <vprintf+0x410>  // b.any
    4000def4:	52800018 	mov	w24, #0x0                   	// #0
    4000def8:	52800001 	mov	w1, #0x0                   	// #0
    4000defc:	14000002 	b	4000df04 <vprintf+0x7c>
    4000df00:	52800619 	mov	w25, #0x30                  	// #48
    4000df04:	394002c0 	ldrb	w0, [x22]
    4000df08:	7101e81f 	cmp	w0, #0x7a
    4000df0c:	540000e8 	b.hi	4000df28 <vprintf+0xa0>  // b.pmore
    4000df10:	71018c1f 	cmp	w0, #0x63
    4000df14:	540000e8 	b.hi	4000df30 <vprintf+0xa8>  // b.pmore
    4000df18:	7100941f 	cmp	w0, #0x25
    4000df1c:	54000180 	b.eq	4000df4c <vprintf+0xc4>  // b.none
    4000df20:	7100c01f 	cmp	w0, #0x30
    4000df24:	54001a40 	b.eq	4000e26c <vprintf+0x3e4>  // b.none
    4000df28:	12800015 	mov	w21, #0xffffffff            	// #-1
    4000df2c:	17ffffe7 	b	4000dec8 <vprintf+0x40>
    4000df30:	51019000 	sub	w0, w0, #0x64
    4000df34:	7100581f 	cmp	w0, #0x16
    4000df38:	54ffff88 	b.hi	4000df28 <vprintf+0xa0>  // b.pmore
    4000df3c:	78605b40 	ldrh	w0, [x26, w0, uxtw #1]
    4000df40:	10000062 	adr	x2, 4000df4c <vprintf+0xc4>
    4000df44:	8b20a840 	add	x0, x2, w0, sxth #2
    4000df48:	d61f0000 	br	x0
    4000df4c:	97ffecc7 	bl	40009268 <putchar>
    4000df50:	910006d6 	add	x22, x22, #0x1
    4000df54:	17ffffdb 	b	4000dec0 <vprintf+0x38>
    4000df58:	7100043f 	cmp	w1, #0x1
    4000df5c:	5400022d 	b.le	4000dfa0 <vprintf+0x118>
    4000df60:	37f802f4 	tbnz	w20, #31, 4000dfbc <vprintf+0x134>
    4000df64:	91003e60 	add	x0, x19, #0xf
    4000df68:	2a1403e1 	mov	w1, w20
    4000df6c:	927df000 	and	x0, x0, #0xfffffffffffffff8
    4000df70:	f940027c 	ldr	x28, [x19]
    4000df74:	2a0103f4 	mov	w20, w1
    4000df78:	aa0003f3 	mov	x19, x0
    4000df7c:	b6f8045c 	tbz	x28, #63, 4000e004 <vprintf+0x17c>
    4000df80:	528005a0 	mov	w0, #0x2d                  	// #45
    4000df84:	97ffecb9 	bl	40009268 <putchar>
    4000df88:	cb1c03e0 	neg	x0, x28
    4000df8c:	51000718 	sub	w24, w24, #0x1
    4000df90:	2a1803e3 	mov	w3, w24
    4000df94:	2a1903e2 	mov	w2, w25
    4000df98:	52800141 	mov	w1, #0xa                   	// #10
    4000df9c:	1400006f 	b	4000e158 <vprintf+0x2d0>
    4000dfa0:	54fffe00 	b.eq	4000df60 <vprintf+0xd8>  // b.none
    4000dfa4:	37f801f4 	tbnz	w20, #31, 4000dfe0 <vprintf+0x158>
    4000dfa8:	91002e60 	add	x0, x19, #0xb
    4000dfac:	2a1403e1 	mov	w1, w20
    4000dfb0:	927df000 	and	x0, x0, #0xfffffffffffffff8
    4000dfb4:	b980027c 	ldrsw	x28, [x19]
    4000dfb8:	17ffffef 	b	4000df74 <vprintf+0xec>
    4000dfbc:	11002281 	add	w1, w20, #0x8
    4000dfc0:	7100003f 	cmp	w1, #0x0
    4000dfc4:	5400008d 	b.le	4000dfd4 <vprintf+0x14c>
    4000dfc8:	91003e60 	add	x0, x19, #0xf
    4000dfcc:	927df000 	and	x0, x0, #0xfffffffffffffff8
    4000dfd0:	17ffffe8 	b	4000df70 <vprintf+0xe8>
    4000dfd4:	aa1303e0 	mov	x0, x19
    4000dfd8:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000dfdc:	17ffffe5 	b	4000df70 <vprintf+0xe8>
    4000dfe0:	11002281 	add	w1, w20, #0x8
    4000dfe4:	7100003f 	cmp	w1, #0x0
    4000dfe8:	5400008d 	b.le	4000dff8 <vprintf+0x170>
    4000dfec:	91002e60 	add	x0, x19, #0xb
    4000dff0:	927df000 	and	x0, x0, #0xfffffffffffffff8
    4000dff4:	17fffff0 	b	4000dfb4 <vprintf+0x12c>
    4000dff8:	aa1303e0 	mov	x0, x19
    4000dffc:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000e000:	17ffffed 	b	4000dfb4 <vprintf+0x12c>
    4000e004:	aa1c03e0 	mov	x0, x28
    4000e008:	17ffffe2 	b	4000df90 <vprintf+0x108>
    4000e00c:	37f80194 	tbnz	w20, #31, 4000e03c <vprintf+0x1b4>
    4000e010:	91003e78 	add	x24, x19, #0xf
    4000e014:	2a1403fc 	mov	w28, w20
    4000e018:	927df318 	and	x24, x24, #0xfffffffffffffff8
    4000e01c:	f9400260 	ldr	x0, [x19]
    4000e020:	b5000320 	cbnz	x0, 4000e084 <vprintf+0x1fc>
    4000e024:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e028:	f0000020 	adrp	x0, 40015000 <sdei_state_table+0x233>
    4000e02c:	9127cc42 	add	x2, x2, #0x9f3
    4000e030:	9127fc00 	add	x0, x0, #0x9ff
    4000e034:	52800381 	mov	w1, #0x1c                  	// #28
    4000e038:	97ffcab9 	bl	40000b1c <__assert>
    4000e03c:	1100229c 	add	w28, w20, #0x8
    4000e040:	7100039f 	cmp	w28, #0x0
    4000e044:	5400008d 	b.le	4000e054 <vprintf+0x1cc>
    4000e048:	91003e78 	add	x24, x19, #0xf
    4000e04c:	927df318 	and	x24, x24, #0xfffffffffffffff8
    4000e050:	17fffff3 	b	4000e01c <vprintf+0x194>
    4000e054:	aa1303f8 	mov	x24, x19
    4000e058:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000e05c:	17fffff0 	b	4000e01c <vprintf+0x194>
    4000e060:	97ffec82 	bl	40009268 <putchar>
    4000e064:	2a1303e1 	mov	w1, w19
    4000e068:	91000673 	add	x19, x19, #0x1
    4000e06c:	38736a80 	ldrb	w0, [x20, x19]
    4000e070:	35ffff80 	cbnz	w0, 4000e060 <vprintf+0x1d8>
    4000e074:	0b0102b5 	add	w21, w21, w1
    4000e078:	2a1c03f4 	mov	w20, w28
    4000e07c:	aa1803f3 	mov	x19, x24
    4000e080:	17ffffb4 	b	4000df50 <vprintf+0xc8>
    4000e084:	d1000414 	sub	x20, x0, #0x1
    4000e088:	d2800013 	mov	x19, #0x0                   	// #0
    4000e08c:	17fffff6 	b	4000e064 <vprintf+0x1dc>
    4000e090:	37f801f4 	tbnz	w20, #31, 4000e0cc <vprintf+0x244>
    4000e094:	91003e7c 	add	x28, x19, #0xf
    4000e098:	2a1403fb 	mov	w27, w20
    4000e09c:	927df39c 	and	x28, x28, #0xfffffffffffffff8
    4000e0a0:	f9400265 	ldr	x5, [x19]
    4000e0a4:	b50003a5 	cbnz	x5, 4000e118 <vprintf+0x290>
    4000e0a8:	2a1803e3 	mov	w3, w24
    4000e0ac:	2a1903e2 	mov	w2, w25
    4000e0b0:	aa0503e0 	mov	x0, x5
    4000e0b4:	52800201 	mov	w1, #0x10                  	// #16
    4000e0b8:	2a1b03f4 	mov	w20, w27
    4000e0bc:	97fffedc 	bl	4000dc2c <unsigned_num_print>
    4000e0c0:	aa1c03f3 	mov	x19, x28
    4000e0c4:	0b0002b5 	add	w21, w21, w0
    4000e0c8:	17ffffa2 	b	4000df50 <vprintf+0xc8>
    4000e0cc:	1100229b 	add	w27, w20, #0x8
    4000e0d0:	7100037f 	cmp	w27, #0x0
    4000e0d4:	5400008d 	b.le	4000e0e4 <vprintf+0x25c>
    4000e0d8:	91003e7c 	add	x28, x19, #0xf
    4000e0dc:	927df39c 	and	x28, x28, #0xfffffffffffffff8
    4000e0e0:	17fffff0 	b	4000e0a0 <vprintf+0x218>
    4000e0e4:	aa1303fc 	mov	x28, x19
    4000e0e8:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000e0ec:	17ffffed 	b	4000e0a0 <vprintf+0x218>
    4000e0f0:	f90037e5 	str	x5, [sp, #104]
    4000e0f4:	97ffec5d 	bl	40009268 <putchar>
    4000e0f8:	f94037e5 	ldr	x5, [sp, #104]
    4000e0fc:	2a1303e1 	mov	w1, w19
    4000e100:	91000673 	add	x19, x19, #0x1
    4000e104:	38746a60 	ldrb	w0, [x19, x20]
    4000e108:	35ffff40 	cbnz	w0, 4000e0f0 <vprintf+0x268>
    4000e10c:	0b0102b5 	add	w21, w21, w1
    4000e110:	51000b18 	sub	w24, w24, #0x2
    4000e114:	17ffffe5 	b	4000e0a8 <vprintf+0x220>
    4000e118:	f0000034 	adrp	x20, 40015000 <sdei_state_table+0x233>
    4000e11c:	d2800013 	mov	x19, #0x0                   	// #0
    4000e120:	91284294 	add	x20, x20, #0xa10
    4000e124:	17fffff6 	b	4000e0fc <vprintf+0x274>
    4000e128:	7100043f 	cmp	w1, #0x1
    4000e12c:	540001cd 	b.le	4000e164 <vprintf+0x2dc>
    4000e130:	37f80294 	tbnz	w20, #31, 4000e180 <vprintf+0x2f8>
    4000e134:	91003e61 	add	x1, x19, #0xf
    4000e138:	2a1403e2 	mov	w2, w20
    4000e13c:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e140:	f9400260 	ldr	x0, [x19]
    4000e144:	2a0203f4 	mov	w20, w2
    4000e148:	2a1803e3 	mov	w3, w24
    4000e14c:	2a1903e2 	mov	w2, w25
    4000e150:	aa0103f3 	mov	x19, x1
    4000e154:	52800201 	mov	w1, #0x10                  	// #16
    4000e158:	97fffeb5 	bl	4000dc2c <unsigned_num_print>
    4000e15c:	0b0002b5 	add	w21, w21, w0
    4000e160:	17ffff7c 	b	4000df50 <vprintf+0xc8>
    4000e164:	54fffe60 	b.eq	4000e130 <vprintf+0x2a8>  // b.none
    4000e168:	37f801f4 	tbnz	w20, #31, 4000e1a4 <vprintf+0x31c>
    4000e16c:	91002e61 	add	x1, x19, #0xb
    4000e170:	2a1403e2 	mov	w2, w20
    4000e174:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e178:	b9400260 	ldr	w0, [x19]
    4000e17c:	17fffff2 	b	4000e144 <vprintf+0x2bc>
    4000e180:	11002282 	add	w2, w20, #0x8
    4000e184:	7100005f 	cmp	w2, #0x0
    4000e188:	5400008d 	b.le	4000e198 <vprintf+0x310>
    4000e18c:	91003e61 	add	x1, x19, #0xf
    4000e190:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e194:	17ffffeb 	b	4000e140 <vprintf+0x2b8>
    4000e198:	aa1303e1 	mov	x1, x19
    4000e19c:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000e1a0:	17ffffe8 	b	4000e140 <vprintf+0x2b8>
    4000e1a4:	11002282 	add	w2, w20, #0x8
    4000e1a8:	7100005f 	cmp	w2, #0x0
    4000e1ac:	5400008d 	b.le	4000e1bc <vprintf+0x334>
    4000e1b0:	91002e61 	add	x1, x19, #0xb
    4000e1b4:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e1b8:	17fffff0 	b	4000e178 <vprintf+0x2f0>
    4000e1bc:	aa1303e1 	mov	x1, x19
    4000e1c0:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000e1c4:	17ffffed 	b	4000e178 <vprintf+0x2f0>
    4000e1c8:	910006d6 	add	x22, x22, #0x1
    4000e1cc:	52800041 	mov	w1, #0x2                   	// #2
    4000e1d0:	17ffff4d 	b	4000df04 <vprintf+0x7c>
    4000e1d4:	11000421 	add	w1, w1, #0x1
    4000e1d8:	910006d6 	add	x22, x22, #0x1
    4000e1dc:	17ffff4a 	b	4000df04 <vprintf+0x7c>
    4000e1e0:	7100043f 	cmp	w1, #0x1
    4000e1e4:	5400012d 	b.le	4000e208 <vprintf+0x380>
    4000e1e8:	37f801f4 	tbnz	w20, #31, 4000e224 <vprintf+0x39c>
    4000e1ec:	91003e61 	add	x1, x19, #0xf
    4000e1f0:	2a1403e2 	mov	w2, w20
    4000e1f4:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e1f8:	f9400260 	ldr	x0, [x19]
    4000e1fc:	2a0203f4 	mov	w20, w2
    4000e200:	aa0103f3 	mov	x19, x1
    4000e204:	17ffff63 	b	4000df90 <vprintf+0x108>
    4000e208:	54ffff00 	b.eq	4000e1e8 <vprintf+0x360>  // b.none
    4000e20c:	37f801f4 	tbnz	w20, #31, 4000e248 <vprintf+0x3c0>
    4000e210:	91002e61 	add	x1, x19, #0xb
    4000e214:	2a1403e2 	mov	w2, w20
    4000e218:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e21c:	b9400260 	ldr	w0, [x19]
    4000e220:	17fffff7 	b	4000e1fc <vprintf+0x374>
    4000e224:	11002282 	add	w2, w20, #0x8
    4000e228:	7100005f 	cmp	w2, #0x0
    4000e22c:	5400008d 	b.le	4000e23c <vprintf+0x3b4>
    4000e230:	91003e61 	add	x1, x19, #0xf
    4000e234:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e238:	17fffff0 	b	4000e1f8 <vprintf+0x370>
    4000e23c:	aa1303e1 	mov	x1, x19
    4000e240:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000e244:	17ffffed 	b	4000e1f8 <vprintf+0x370>
    4000e248:	11002282 	add	w2, w20, #0x8
    4000e24c:	7100005f 	cmp	w2, #0x0
    4000e250:	5400008d 	b.le	4000e260 <vprintf+0x3d8>
    4000e254:	91002e61 	add	x1, x19, #0xb
    4000e258:	927df021 	and	x1, x1, #0xfffffffffffffff8
    4000e25c:	17fffff0 	b	4000e21c <vprintf+0x394>
    4000e260:	aa1303e1 	mov	x1, x19
    4000e264:	8b34c2f3 	add	x19, x23, w20, sxtw
    4000e268:	17ffffed 	b	4000e21c <vprintf+0x394>
    4000e26c:	910006d6 	add	x22, x22, #0x1
    4000e270:	52800018 	mov	w24, #0x0                   	// #0
    4000e274:	394002c0 	ldrb	w0, [x22]
    4000e278:	5100c000 	sub	w0, w0, #0x30
    4000e27c:	12001c02 	and	w2, w0, #0xff
    4000e280:	7100245f 	cmp	w2, #0x9
    4000e284:	54ffe3e8 	b.hi	4000df00 <vprintf+0x78>  // b.pmore
    4000e288:	52800142 	mov	w2, #0xa                   	// #10
    4000e28c:	910006d6 	add	x22, x22, #0x1
    4000e290:	1b020318 	madd	w24, w24, w2, w0
    4000e294:	17fffff8 	b	4000e274 <vprintf+0x3ec>
    4000e298:	110006b5 	add	w21, w21, #0x1
    4000e29c:	97ffebf3 	bl	40009268 <putchar>
    4000e2a0:	17ffff08 	b	4000dec0 <vprintf+0x38>

000000004000e2a4 <vsnprintf>:
    4000e2a4:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
    4000e2a8:	910003fd 	mov	x29, sp
    4000e2ac:	a90363f7 	stp	x23, x24, [sp, #48]
    4000e2b0:	90000058 	adrp	x24, 40016000 <__RODATA_END__>
    4000e2b4:	9115c318 	add	x24, x24, #0x570
    4000e2b8:	a90153f3 	stp	x19, x20, [sp, #16]
    4000e2bc:	aa0103f4 	mov	x20, x1
    4000e2c0:	f9400301 	ldr	x1, [x24]
    4000e2c4:	f90037e1 	str	x1, [sp, #104]
    4000e2c8:	d2800001 	mov	x1, #0x0                   	// #0
    4000e2cc:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000e2d0:	aa0203f6 	mov	x22, x2
    4000e2d4:	a905ffe0 	stp	x0, xzr, [sp, #88]
    4000e2d8:	a9405c68 	ldp	x8, x23, [x3]
    4000e2dc:	b9401863 	ldr	w3, [x3, #24]
    4000e2e0:	f90023f9 	str	x25, [sp, #64]
    4000e2e4:	b40000b4 	cbz	x20, 4000e2f8 <vsnprintf+0x54>
    4000e2e8:	f100069f 	cmp	x20, #0x1
    4000e2ec:	540000a1 	b.ne	4000e300 <vsnprintf+0x5c>  // b.any
    4000e2f0:	d2800014 	mov	x20, #0x0                   	// #0
    4000e2f4:	3900001f 	strb	wzr, [x0]
    4000e2f8:	52800159 	mov	w25, #0xa                   	// #10
    4000e2fc:	14000046 	b	4000e414 <vsnprintf+0x170>
    4000e300:	d1000694 	sub	x20, x20, #0x1
    4000e304:	17fffffd 	b	4000e2f8 <vsnprintf+0x54>
    4000e308:	910006d6 	add	x22, x22, #0x1
    4000e30c:	7100941f 	cmp	w0, #0x25
    4000e310:	54001ba1 	b.ne	4000e684 <vsnprintf+0x3e0>  // b.any
    4000e314:	52800002 	mov	w2, #0x0                   	// #0
    4000e318:	52800006 	mov	w6, #0x0                   	// #0
    4000e31c:	52800005 	mov	w5, #0x0                   	// #0
    4000e320:	52800404 	mov	w4, #0x20                  	// #32
    4000e324:	14000053 	b	4000e470 <vsnprintf+0x1cc>
    4000e328:	7101603f 	cmp	w1, #0x58
    4000e32c:	54001960 	b.eq	4000e658 <vsnprintf+0x3b4>  // b.none
    4000e330:	7101903f 	cmp	w1, #0x64
    4000e334:	54000b61 	b.ne	4000e4a0 <vsnprintf+0x1fc>  // b.any
    4000e338:	37f80ca3 	tbnz	w3, #31, 4000e4cc <vsnprintf+0x228>
    4000e33c:	91002d13 	add	x19, x8, #0xb
    4000e340:	2a0303f5 	mov	w21, w3
    4000e344:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e348:	b9400103 	ldr	w3, [x8]
    4000e34c:	36f801c3 	tbz	w3, #31, 4000e384 <vsnprintf+0xe0>
    4000e350:	f94033e0 	ldr	x0, [sp, #96]
    4000e354:	eb14001f 	cmp	x0, x20
    4000e358:	540000e2 	b.cs	4000e374 <vsnprintf+0xd0>  // b.hs, b.nlast
    4000e35c:	f9402fe0 	ldr	x0, [sp, #88]
    4000e360:	528005a1 	mov	w1, #0x2d                  	// #45
    4000e364:	39000001 	strb	w1, [x0]
    4000e368:	f9402fe0 	ldr	x0, [sp, #88]
    4000e36c:	91000400 	add	x0, x0, #0x1
    4000e370:	f9002fe0 	str	x0, [sp, #88]
    4000e374:	f94033e0 	ldr	x0, [sp, #96]
    4000e378:	4b0303e3 	neg	w3, w3
    4000e37c:	91000400 	add	x0, x0, #0x1
    4000e380:	f90033e0 	str	x0, [sp, #96]
    4000e384:	93407c63 	sxtw	x3, w3
    4000e388:	52800007 	mov	w7, #0x0                   	// #0
    4000e38c:	52800144 	mov	w4, #0xa                   	// #10
    4000e390:	910183e2 	add	x2, sp, #0x60
    4000e394:	aa1403e1 	mov	x1, x20
    4000e398:	910163e0 	add	x0, sp, #0x58
    4000e39c:	97fffe63 	bl	4000dd28 <unsigned_num_print>
    4000e3a0:	1400001a 	b	4000e408 <vsnprintf+0x164>
    4000e3a4:	5101c020 	sub	w0, w1, #0x70
    4000e3a8:	12001c02 	and	w2, w0, #0xff
    4000e3ac:	7100205f 	cmp	w2, #0x8
    4000e3b0:	54000788 	b.hi	4000e4a0 <vsnprintf+0x1fc>  // b.pmore
    4000e3b4:	7100201f 	cmp	w0, #0x8
    4000e3b8:	54000748 	b.hi	4000e4a0 <vsnprintf+0x1fc>  // b.pmore
    4000e3bc:	d0000002 	adrp	x2, 40010000 <__TEXT_END__>
    4000e3c0:	91315042 	add	x2, x2, #0xc54
    4000e3c4:	78605840 	ldrh	w0, [x2, w0, uxtw #1]
    4000e3c8:	10000062 	adr	x2, 4000e3d4 <vsnprintf+0x130>
    4000e3cc:	8b20a840 	add	x0, x2, w0, sxth #2
    4000e3d0:	d61f0000 	br	x0
    4000e3d4:	f94033e0 	ldr	x0, [sp, #96]
    4000e3d8:	eb14001f 	cmp	x0, x20
    4000e3dc:	540000c2 	b.cs	4000e3f4 <vsnprintf+0x150>  // b.hs, b.nlast
    4000e3e0:	f9402fe0 	ldr	x0, [sp, #88]
    4000e3e4:	39000001 	strb	w1, [x0]
    4000e3e8:	f9402fe0 	ldr	x0, [sp, #88]
    4000e3ec:	91000400 	add	x0, x0, #0x1
    4000e3f0:	f9002fe0 	str	x0, [sp, #88]
    4000e3f4:	f94033e0 	ldr	x0, [sp, #96]
    4000e3f8:	2a0303f5 	mov	w21, w3
    4000e3fc:	aa0803f3 	mov	x19, x8
    4000e400:	91000400 	add	x0, x0, #0x1
    4000e404:	f90033e0 	str	x0, [sp, #96]
    4000e408:	910006d6 	add	x22, x22, #0x1
    4000e40c:	2a1503e3 	mov	w3, w21
    4000e410:	aa1303e8 	mov	x8, x19
    4000e414:	394002c0 	ldrb	w0, [x22]
    4000e418:	35fff780 	cbnz	w0, 4000e308 <vsnprintf+0x64>
    4000e41c:	b4000074 	cbz	x20, 4000e428 <vsnprintf+0x184>
    4000e420:	f9402fe0 	ldr	x0, [sp, #88]
    4000e424:	3900001f 	strb	wzr, [x0]
    4000e428:	f94037e1 	ldr	x1, [sp, #104]
    4000e42c:	f9400302 	ldr	x2, [x24]
    4000e430:	eb020021 	subs	x1, x1, x2
    4000e434:	d2800002 	mov	x2, #0x0                   	// #0
    4000e438:	f94033e0 	ldr	x0, [sp, #96]
    4000e43c:	540013c0 	b.eq	4000e6b4 <vsnprintf+0x410>  // b.none
    4000e440:	97ffc9c1 	bl	40000b44 <__stack_chk_fail>
    4000e444:	7100c03f 	cmp	w1, #0x30
    4000e448:	52800006 	mov	w6, #0x0                   	// #0
    4000e44c:	1a840021 	csel	w1, w1, w4, eq  // eq = none
    4000e450:	394002c0 	ldrb	w0, [x22]
    4000e454:	5100c000 	sub	w0, w0, #0x30
    4000e458:	12001c05 	and	w5, w0, #0xff
    4000e45c:	710024bf 	cmp	w5, #0x9
    4000e460:	54000289 	b.ls	4000e4b0 <vsnprintf+0x20c>  // b.plast
    4000e464:	34000042 	cbz	w2, 4000e46c <vsnprintf+0x1c8>
    4000e468:	4b0603e6 	neg	w6, w6
    4000e46c:	2a0103e5 	mov	w5, w1
    4000e470:	394002c1 	ldrb	w1, [x22]
    4000e474:	7101a43f 	cmp	w1, #0x69
    4000e478:	54fff600 	b.eq	4000e338 <vsnprintf+0x94>  // b.none
    4000e47c:	54fff948 	b.hi	4000e3a4 <vsnprintf+0x100>  // b.pmore
    4000e480:	7100e43f 	cmp	w1, #0x39
    4000e484:	54fff528 	b.hi	4000e328 <vsnprintf+0x84>  // b.pmore
    4000e488:	7100bc3f 	cmp	w1, #0x2f
    4000e48c:	54fffdc8 	b.hi	4000e444 <vsnprintf+0x1a0>  // b.pmore
    4000e490:	7100943f 	cmp	w1, #0x25
    4000e494:	54fffa00 	b.eq	4000e3d4 <vsnprintf+0x130>  // b.none
    4000e498:	7100b43f 	cmp	w1, #0x2d
    4000e49c:	54000100 	b.eq	4000e4bc <vsnprintf+0x218>  // b.none
    4000e4a0:	f0000020 	adrp	x0, 40015000 <sdei_state_table+0x233>
    4000e4a4:	91285000 	add	x0, x0, #0xa14
    4000e4a8:	97fffd5e 	bl	4000da20 <tf_log>
    4000e4ac:	97ffcdaa 	bl	40001b54 <plat_panic_handler>
    4000e4b0:	1b1900c6 	madd	w6, w6, w25, w0
    4000e4b4:	910006d6 	add	x22, x22, #0x1
    4000e4b8:	17ffffe6 	b	4000e450 <vsnprintf+0x1ac>
    4000e4bc:	910006d6 	add	x22, x22, #0x1
    4000e4c0:	2a0503e1 	mov	w1, w5
    4000e4c4:	52800022 	mov	w2, #0x1                   	// #1
    4000e4c8:	17ffffe9 	b	4000e46c <vsnprintf+0x1c8>
    4000e4cc:	11002075 	add	w21, w3, #0x8
    4000e4d0:	710002bf 	cmp	w21, #0x0
    4000e4d4:	5400008d 	b.le	4000e4e4 <vsnprintf+0x240>
    4000e4d8:	91002d13 	add	x19, x8, #0xb
    4000e4dc:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e4e0:	17ffff9a 	b	4000e348 <vsnprintf+0xa4>
    4000e4e4:	aa0803f3 	mov	x19, x8
    4000e4e8:	8b23c2e8 	add	x8, x23, w3, sxtw
    4000e4ec:	17ffff97 	b	4000e348 <vsnprintf+0xa4>
    4000e4f0:	37f80283 	tbnz	w3, #31, 4000e540 <vsnprintf+0x29c>
    4000e4f4:	91003d13 	add	x19, x8, #0xf
    4000e4f8:	2a0303f5 	mov	w21, w3
    4000e4fc:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e500:	f9400100 	ldr	x0, [x8]
    4000e504:	39400001 	ldrb	w1, [x0]
    4000e508:	34fff801 	cbz	w1, 4000e408 <vsnprintf+0x164>
    4000e50c:	f94033e2 	ldr	x2, [sp, #96]
    4000e510:	eb02029f 	cmp	x20, x2
    4000e514:	540000c9 	b.ls	4000e52c <vsnprintf+0x288>  // b.plast
    4000e518:	f9402fe2 	ldr	x2, [sp, #88]
    4000e51c:	39000041 	strb	w1, [x2]
    4000e520:	f9402fe1 	ldr	x1, [sp, #88]
    4000e524:	91000421 	add	x1, x1, #0x1
    4000e528:	f9002fe1 	str	x1, [sp, #88]
    4000e52c:	f94033e1 	ldr	x1, [sp, #96]
    4000e530:	91000400 	add	x0, x0, #0x1
    4000e534:	91000421 	add	x1, x1, #0x1
    4000e538:	f90033e1 	str	x1, [sp, #96]
    4000e53c:	17fffff2 	b	4000e504 <vsnprintf+0x260>
    4000e540:	11002075 	add	w21, w3, #0x8
    4000e544:	710002bf 	cmp	w21, #0x0
    4000e548:	5400008d 	b.le	4000e558 <vsnprintf+0x2b4>
    4000e54c:	91003d13 	add	x19, x8, #0xf
    4000e550:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e554:	17ffffeb 	b	4000e500 <vsnprintf+0x25c>
    4000e558:	aa0803f3 	mov	x19, x8
    4000e55c:	8b23c2e8 	add	x8, x23, w3, sxtw
    4000e560:	17ffffe8 	b	4000e500 <vsnprintf+0x25c>
    4000e564:	37f80103 	tbnz	w3, #31, 4000e584 <vsnprintf+0x2e0>
    4000e568:	91002d13 	add	x19, x8, #0xb
    4000e56c:	2a0303f5 	mov	w21, w3
    4000e570:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e574:	52800007 	mov	w7, #0x0                   	// #0
    4000e578:	52800144 	mov	w4, #0xa                   	// #10
    4000e57c:	b9400103 	ldr	w3, [x8]
    4000e580:	17ffff84 	b	4000e390 <vsnprintf+0xec>
    4000e584:	11002075 	add	w21, w3, #0x8
    4000e588:	710002bf 	cmp	w21, #0x0
    4000e58c:	5400008d 	b.le	4000e59c <vsnprintf+0x2f8>
    4000e590:	91002d13 	add	x19, x8, #0xb
    4000e594:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e598:	17fffff7 	b	4000e574 <vsnprintf+0x2d0>
    4000e59c:	aa0803f3 	mov	x19, x8
    4000e5a0:	8b23c2e8 	add	x8, x23, w3, sxtw
    4000e5a4:	17fffff4 	b	4000e574 <vsnprintf+0x2d0>
    4000e5a8:	37f80123 	tbnz	w3, #31, 4000e5cc <vsnprintf+0x328>
    4000e5ac:	91003d13 	add	x19, x8, #0xf
    4000e5b0:	2a0303f5 	mov	w21, w3
    4000e5b4:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e5b8:	f9400103 	ldr	x3, [x8]
    4000e5bc:	b50003a3 	cbnz	x3, 4000e630 <vsnprintf+0x38c>
    4000e5c0:	52800007 	mov	w7, #0x0                   	// #0
    4000e5c4:	52800204 	mov	w4, #0x10                  	// #16
    4000e5c8:	17ffff72 	b	4000e390 <vsnprintf+0xec>
    4000e5cc:	11002075 	add	w21, w3, #0x8
    4000e5d0:	710002bf 	cmp	w21, #0x0
    4000e5d4:	5400008d 	b.le	4000e5e4 <vsnprintf+0x340>
    4000e5d8:	91003d13 	add	x19, x8, #0xf
    4000e5dc:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e5e0:	17fffff6 	b	4000e5b8 <vsnprintf+0x314>
    4000e5e4:	aa0803f3 	mov	x19, x8
    4000e5e8:	8b23c2e8 	add	x8, x23, w3, sxtw
    4000e5ec:	17fffff3 	b	4000e5b8 <vsnprintf+0x314>
    4000e5f0:	f94033e2 	ldr	x2, [sp, #96]
    4000e5f4:	eb02029f 	cmp	x20, x2
    4000e5f8:	540000c9 	b.ls	4000e610 <vsnprintf+0x36c>  // b.plast
    4000e5fc:	f9402fe2 	ldr	x2, [sp, #88]
    4000e600:	39000041 	strb	w1, [x2]
    4000e604:	f9402fe1 	ldr	x1, [sp, #88]
    4000e608:	91000421 	add	x1, x1, #0x1
    4000e60c:	f9002fe1 	str	x1, [sp, #88]
    4000e610:	f94033e1 	ldr	x1, [sp, #96]
    4000e614:	91000400 	add	x0, x0, #0x1
    4000e618:	91000421 	add	x1, x1, #0x1
    4000e61c:	f90033e1 	str	x1, [sp, #96]
    4000e620:	39400001 	ldrb	w1, [x0]
    4000e624:	35fffe61 	cbnz	w1, 4000e5f0 <vsnprintf+0x34c>
    4000e628:	510008c6 	sub	w6, w6, #0x2
    4000e62c:	17ffffe5 	b	4000e5c0 <vsnprintf+0x31c>
    4000e630:	f0000020 	adrp	x0, 40015000 <sdei_state_table+0x233>
    4000e634:	91284400 	add	x0, x0, #0xa11
    4000e638:	17fffffa 	b	4000e620 <vsnprintf+0x37c>
    4000e63c:	52800007 	mov	w7, #0x0                   	// #0
    4000e640:	37f80103 	tbnz	w3, #31, 4000e660 <vsnprintf+0x3bc>
    4000e644:	91002d13 	add	x19, x8, #0xb
    4000e648:	2a0303f5 	mov	w21, w3
    4000e64c:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e650:	52800204 	mov	w4, #0x10                  	// #16
    4000e654:	17ffffca 	b	4000e57c <vsnprintf+0x2d8>
    4000e658:	52800027 	mov	w7, #0x1                   	// #1
    4000e65c:	17fffff9 	b	4000e640 <vsnprintf+0x39c>
    4000e660:	11002075 	add	w21, w3, #0x8
    4000e664:	710002bf 	cmp	w21, #0x0
    4000e668:	5400008d 	b.le	4000e678 <vsnprintf+0x3d4>
    4000e66c:	91002d13 	add	x19, x8, #0xb
    4000e670:	927df273 	and	x19, x19, #0xfffffffffffffff8
    4000e674:	17fffff7 	b	4000e650 <vsnprintf+0x3ac>
    4000e678:	aa0803f3 	mov	x19, x8
    4000e67c:	8b23c2e8 	add	x8, x23, w3, sxtw
    4000e680:	17fffff4 	b	4000e650 <vsnprintf+0x3ac>
    4000e684:	f94033e1 	ldr	x1, [sp, #96]
    4000e688:	eb14003f 	cmp	x1, x20
    4000e68c:	540000c2 	b.cs	4000e6a4 <vsnprintf+0x400>  // b.hs, b.nlast
    4000e690:	f9402fe1 	ldr	x1, [sp, #88]
    4000e694:	39000020 	strb	w0, [x1]
    4000e698:	f9402fe0 	ldr	x0, [sp, #88]
    4000e69c:	91000400 	add	x0, x0, #0x1
    4000e6a0:	f9002fe0 	str	x0, [sp, #88]
    4000e6a4:	f94033e0 	ldr	x0, [sp, #96]
    4000e6a8:	91000400 	add	x0, x0, #0x1
    4000e6ac:	f90033e0 	str	x0, [sp, #96]
    4000e6b0:	17ffff59 	b	4000e414 <vsnprintf+0x170>
    4000e6b4:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000e6b8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000e6bc:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000e6c0:	f94023f9 	ldr	x25, [sp, #64]
    4000e6c4:	a8c77bfd 	ldp	x29, x30, [sp], #112
    4000e6c8:	d65f03c0 	ret

000000004000e6cc <xlat_arch_current_el>:
    4000e6cc:	d5384241 	mrs	x1, currentel
    4000e6d0:	53020c20 	ubfx	w0, w1, #2, #2
    4000e6d4:	721e043f 	tst	w1, #0xc
    4000e6d8:	54000121 	b.ne	4000e6fc <xlat_arch_current_el+0x30>  // b.any
    4000e6dc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000e6e0:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e6e4:	d0000020 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000e6e8:	910003fd 	mov	x29, sp
    4000e6ec:	91014842 	add	x2, x2, #0x52
    4000e6f0:	913e6800 	add	x0, x0, #0xf9a
    4000e6f4:	52801e41 	mov	w1, #0xf2                  	// #242
    4000e6f8:	97ffc909 	bl	40000b1c <__assert>
    4000e6fc:	d65f03c0 	ret

000000004000e700 <xlat_arch_get_max_supported_pa>:
    4000e700:	d5380700 	mrs	x0, id_aa64mmfr0_el1
    4000e704:	92400c00 	and	x0, x0, #0xf
    4000e708:	f100181f 	cmp	x0, #0x6
    4000e70c:	54000129 	b.ls	4000e730 <xlat_arch_get_max_supported_pa+0x30>  // b.plast
    4000e710:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000e714:	d0000022 	adrp	x2, 40014000 <__func__.4054+0x988>
    4000e718:	d0000020 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000e71c:	910003fd 	mov	x29, sp
    4000e720:	913fb842 	add	x2, x2, #0xfee
    4000e724:	913e6800 	add	x0, x0, #0xf9a
    4000e728:	52800fe1 	mov	w1, #0x7f                  	// #127
    4000e72c:	97ffc8fc 	bl	40000b1c <__assert>
    4000e730:	d0000001 	adrp	x1, 40010000 <__TEXT_END__>
    4000e734:	91302021 	add	x1, x1, #0xc08
    4000e738:	b8607821 	ldr	w1, [x1, x0, lsl #2]
    4000e73c:	d2800020 	mov	x0, #0x1                   	// #1
    4000e740:	9ac12000 	lsl	x0, x0, x1
    4000e744:	d1000400 	sub	x0, x0, #0x1
    4000e748:	d65f03c0 	ret

000000004000e74c <xlat_arch_get_pas>:
    4000e74c:	121c0400 	and	w0, w0, #0x30
    4000e750:	7100401f 	cmp	w0, #0x10
    4000e754:	1a9f17e0 	cset	w0, eq  // eq = none
    4000e758:	531b6800 	lsl	w0, w0, #5
    4000e75c:	d65f03c0 	ret

000000004000e760 <xlat_arch_regime_get_xn_desc>:
    4000e760:	7100041f 	cmp	w0, #0x1
    4000e764:	540001a0 	b.eq	4000e798 <xlat_arch_regime_get_xn_desc+0x38>  // b.none
    4000e768:	51000801 	sub	w1, w0, #0x2
    4000e76c:	d2e00800 	mov	x0, #0x40000000000000      	// #18014398509481984
    4000e770:	7100043f 	cmp	w1, #0x1
    4000e774:	54000149 	b.ls	4000e79c <xlat_arch_regime_get_xn_desc+0x3c>  // b.plast
    4000e778:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000e77c:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e780:	d0000020 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000e784:	910003fd 	mov	x29, sp
    4000e788:	91005c42 	add	x2, x2, #0x17
    4000e78c:	913e6800 	add	x0, x0, #0xf9a
    4000e790:	528016a1 	mov	w1, #0xb5                  	// #181
    4000e794:	97ffc8e2 	bl	40000b1c <__assert>
    4000e798:	d2e00c00 	mov	x0, #0x60000000000000      	// #27021597764222976
    4000e79c:	d65f03c0 	ret

000000004000e7a0 <xlat_arch_tlbi_va>:
    4000e7a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
    4000e7a4:	910003fd 	mov	x29, sp
    4000e7a8:	f9000bf3 	str	x19, [sp, #16]
    4000e7ac:	d5033a9f 	dsb	ishst
    4000e7b0:	7100043f 	cmp	w1, #0x1
    4000e7b4:	d34cfc13 	lsr	x19, x0, #12
    4000e7b8:	540001c1 	b.ne	4000e7f0 <xlat_arch_tlbi_va+0x50>  // b.any
    4000e7bc:	97ffffc4 	bl	4000e6cc <xlat_arch_current_el>
    4000e7c0:	350000e0 	cbnz	w0, 4000e7dc <xlat_arch_tlbi_va+0x3c>
    4000e7c4:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e7c8:	91016842 	add	x2, x2, #0x5a
    4000e7cc:	52801961 	mov	w1, #0xcb                  	// #203
    4000e7d0:	d0000020 	adrp	x0, 40014000 <__func__.4054+0x988>
    4000e7d4:	913e6800 	add	x0, x0, #0xf9a
    4000e7d8:	97ffc8d1 	bl	40000b1c <__assert>
    4000e7dc:	9240ae73 	and	x19, x19, #0xfffffffffff
    4000e7e0:	d5088373 	tlbi	vaae1is, x19
    4000e7e4:	f9400bf3 	ldr	x19, [sp, #16]
    4000e7e8:	a8c27bfd 	ldp	x29, x30, [sp], #32
    4000e7ec:	d65f03c0 	ret
    4000e7f0:	7100083f 	cmp	w1, #0x2
    4000e7f4:	54000161 	b.ne	4000e820 <xlat_arch_tlbi_va+0x80>  // b.any
    4000e7f8:	97ffffb5 	bl	4000e6cc <xlat_arch_current_el>
    4000e7fc:	7100041f 	cmp	w0, #0x1
    4000e800:	540000a8 	b.hi	4000e814 <xlat_arch_tlbi_va+0x74>  // b.pmore
    4000e804:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e808:	528019c1 	mov	w1, #0xce                  	// #206
    4000e80c:	9101dc42 	add	x2, x2, #0x77
    4000e810:	17fffff0 	b	4000e7d0 <xlat_arch_tlbi_va+0x30>
    4000e814:	9240ae73 	and	x19, x19, #0xfffffffffff
    4000e818:	d50c8333 	tlbi	vae2is, x19
    4000e81c:	17fffff2 	b	4000e7e4 <xlat_arch_tlbi_va+0x44>
    4000e820:	71000c3f 	cmp	w1, #0x3
    4000e824:	540000a0 	b.eq	4000e838 <xlat_arch_tlbi_va+0x98>  // b.none
    4000e828:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e82c:	52801a21 	mov	w1, #0xd1                  	// #209
    4000e830:	91026442 	add	x2, x2, #0x99
    4000e834:	17ffffe7 	b	4000e7d0 <xlat_arch_tlbi_va+0x30>
    4000e838:	97ffffa5 	bl	4000e6cc <xlat_arch_current_el>
    4000e83c:	7100081f 	cmp	w0, #0x2
    4000e840:	540000a8 	b.hi	4000e854 <xlat_arch_tlbi_va+0xb4>  // b.pmore
    4000e844:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e848:	52801a41 	mov	w1, #0xd2                  	// #210
    4000e84c:	9102cc42 	add	x2, x2, #0xb3
    4000e850:	17ffffe0 	b	4000e7d0 <xlat_arch_tlbi_va+0x30>
    4000e854:	9240ae73 	and	x19, x19, #0xfffffffffff
    4000e858:	d50e8333 	tlbi	vae3is, x19
    4000e85c:	17ffffe2 	b	4000e7e4 <xlat_arch_tlbi_va+0x44>

000000004000e860 <xlat_arch_tlbi_va_sync>:
    4000e860:	d5033b9f 	dsb	ish
    4000e864:	d5033fdf 	isb
    4000e868:	d65f03c0 	ret

000000004000e86c <xlat_desc>:
    4000e86c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
    4000e870:	910003fd 	mov	x29, sp
    4000e874:	a90153f3 	stp	x19, x20, [sp, #16]
    4000e878:	2a0103f4 	mov	w20, w1
    4000e87c:	12800101 	mov	w1, #0xfffffff7            	// #-9
    4000e880:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000e884:	aa0003f6 	mov	x22, x0
    4000e888:	1b017c61 	mul	w1, w3, w1
    4000e88c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
    4000e890:	11009c21 	add	w1, w1, #0x27
    4000e894:	9ac12001 	lsl	x1, x0, x1
    4000e898:	ea21005f 	bics	xzr, x2, x1
    4000e89c:	540000e0 	b.eq	4000e8b8 <xlat_desc+0x4c>  // b.none
    4000e8a0:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e8a4:	910af042 	add	x2, x2, #0x2bc
    4000e8a8:	52800e61 	mov	w1, #0x73                  	// #115
    4000e8ac:	f0000020 	adrp	x0, 40015000 <sdei_state_table+0x233>
    4000e8b0:	91081800 	add	x0, x0, #0x206
    4000e8b4:	97ffc89a 	bl	40000b1c <__assert>
    4000e8b8:	71000c7f 	cmp	w3, #0x3
    4000e8bc:	d2800073 	mov	x19, #0x3                   	// #3
    4000e8c0:	9a9f0673 	csinc	x19, x19, xzr, eq  // eq = none
    4000e8c4:	2a1403e0 	mov	w0, w20
    4000e8c8:	aa020275 	orr	x21, x19, x2
    4000e8cc:	97ffffa0 	bl	4000e74c <xlat_arch_get_pas>
    4000e8d0:	2a0003f3 	mov	w19, w0
    4000e8d4:	f27d029f 	tst	x20, #0x8
    4000e8d8:	d2801000 	mov	x0, #0x80                  	// #128
    4000e8dc:	9a8013e0 	csel	x0, xzr, x0, ne  // ne = any
    4000e8e0:	aa000273 	orr	x19, x19, x0
    4000e8e4:	b9406ac0 	ldr	w0, [x22, #104]
    4000e8e8:	aa150273 	orr	x19, x19, x21
    4000e8ec:	7100041f 	cmp	w0, #0x1
    4000e8f0:	540001a1 	b.ne	4000e924 <xlat_desc+0xb8>  // b.any
    4000e8f4:	b2760261 	orr	x1, x19, #0x400
    4000e8f8:	f279029f 	tst	x20, #0x80
    4000e8fc:	d2808802 	mov	x2, #0x440                 	// #1088
    4000e900:	aa020273 	orr	x19, x19, x2
    4000e904:	9a811273 	csel	x19, x19, x1, ne  // ne = any
    4000e908:	72000a95 	ands	w21, w20, #0x7
    4000e90c:	54000201 	b.ne	4000e94c <xlat_desc+0xe0>  // b.any
    4000e910:	97ffff94 	bl	4000e760 <xlat_arch_regime_get_xn_desc>
    4000e914:	aa000273 	orr	x19, x19, x0
    4000e918:	d2804080 	mov	x0, #0x204                 	// #516
    4000e91c:	aa000273 	orr	x19, x19, x0
    4000e920:	14000019 	b	4000e984 <xlat_desc+0x118>
    4000e924:	51000801 	sub	w1, w0, #0x2
    4000e928:	7100043f 	cmp	w1, #0x1
    4000e92c:	540000a9 	b.ls	4000e940 <xlat_desc+0xd4>  // b.plast
    4000e930:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e934:	52801301 	mov	w1, #0x98                  	// #152
    4000e938:	910b9442 	add	x2, x2, #0x2e5
    4000e93c:	17ffffdc 	b	4000e8ac <xlat_desc+0x40>
    4000e940:	d2808801 	mov	x1, #0x440                 	// #1088
    4000e944:	aa010273 	orr	x19, x19, x1
    4000e948:	17fffff0 	b	4000e908 <xlat_desc+0x9c>
    4000e94c:	52800901 	mov	w1, #0x48                  	// #72
    4000e950:	6a01029f 	tst	w20, w1
    4000e954:	54000060 	b.eq	4000e960 <xlat_desc+0xf4>  // b.none
    4000e958:	97ffff82 	bl	4000e760 <xlat_arch_regime_get_xn_desc>
    4000e95c:	aa000273 	orr	x19, x19, x0
    4000e960:	71000abf 	cmp	w21, #0x2
    4000e964:	540001a1 	b.ne	4000e998 <xlat_desc+0x12c>  // b.any
    4000e968:	12180694 	and	w20, w20, #0x300
    4000e96c:	710c029f 	cmp	w20, #0x300
    4000e970:	540000a0 	b.eq	4000e984 <xlat_desc+0x118>  // b.none
    4000e974:	b2770260 	orr	x0, x19, #0x200
    4000e978:	7108029f 	cmp	w20, #0x200
    4000e97c:	b2780673 	orr	x19, x19, #0x300
    4000e980:	9a801273 	csel	x19, x19, x0, ne  // ne = any
    4000e984:	aa1303e0 	mov	x0, x19
    4000e988:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000e98c:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000e990:	a8c37bfd 	ldp	x29, x30, [sp], #48
    4000e994:	d65f03c0 	ret
    4000e998:	710006bf 	cmp	w21, #0x1
    4000e99c:	540000a0 	b.eq	4000e9b0 <xlat_desc+0x144>  // b.none
    4000e9a0:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000e9a4:	52801c01 	mov	w1, #0xe0                  	// #224
    4000e9a8:	910ca842 	add	x2, x2, #0x32a
    4000e9ac:	17ffffc0 	b	4000e8ac <xlat_desc+0x40>
    4000e9b0:	d2804100 	mov	x0, #0x208                 	// #520
    4000e9b4:	17ffffda 	b	4000e91c <xlat_desc+0xb0>

000000004000e9b8 <xlat_get_min_virt_addr_space_size>:
    4000e9b8:	d5380740 	mrs	x0, id_aa64mmfr2_el1
    4000e9bc:	531c7c00 	lsr	w0, w0, #28
    4000e9c0:	d2a00021 	mov	x1, #0x10000               	// #65536
    4000e9c4:	f100041f 	cmp	x0, #0x1
    4000e9c8:	d2a04000 	mov	x0, #0x2000000             	// #33554432
    4000e9cc:	9a800020 	csel	x0, x1, x0, eq  // eq = none
    4000e9d0:	d65f03c0 	ret

000000004000e9d4 <xlat_mmap_print>:
    4000e9d4:	d65f03c0 	ret

000000004000e9d8 <xlat_table_get_index>:
    4000e9d8:	b9402805 	ldr	w5, [x0, #40]
    4000e9dc:	aa0003e3 	mov	x3, x0
    4000e9e0:	d2800002 	mov	x2, #0x0                   	// #0
    4000e9e4:	2a0203e0 	mov	w0, w2
    4000e9e8:	6b0200bf 	cmp	w5, w2
    4000e9ec:	5400012c 	b.gt	4000ea10 <xlat_table_get_index+0x38>
    4000e9f0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
    4000e9f4:	f0000002 	adrp	x2, 40011000 <version_string+0x37c>
    4000e9f8:	f0000020 	adrp	x0, 40015000 <sdei_state_table+0x233>
    4000e9fc:	910003fd 	mov	x29, sp
    4000ea00:	910f8842 	add	x2, x2, #0x3e2
    4000ea04:	91081800 	add	x0, x0, #0x206
    4000ea08:	528006a1 	mov	w1, #0x35                  	// #53
    4000ea0c:	97ffc844 	bl	40000b1c <__assert>
    4000ea10:	f9401064 	ldr	x4, [x3, #32]
    4000ea14:	8b023084 	add	x4, x4, x2, lsl #12
    4000ea18:	91000442 	add	x2, x2, #0x1
    4000ea1c:	eb01009f 	cmp	x4, x1
    4000ea20:	54fffe21 	b.ne	4000e9e4 <xlat_table_get_index+0xc>  // b.any
    4000ea24:	d65f03c0 	ret

000000004000ea28 <xlat_tables_map_region>:
    4000ea28:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    4000ea2c:	910003fd 	mov	x29, sp
    4000ea30:	a90153f3 	stp	x19, x20, [sp, #16]
    4000ea34:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000ea38:	a90363f7 	stp	x23, x24, [sp, #48]
    4000ea3c:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000ea40:	aa0303fa 	mov	x26, x3
    4000ea44:	b9406003 	ldr	w3, [x0, #96]
    4000ea48:	a90573fb 	stp	x27, x28, [sp, #80]
    4000ea4c:	6b05007f 	cmp	w3, w5
    4000ea50:	b9007fe4 	str	w4, [sp, #124]
    4000ea54:	54000088 	b.hi	4000ea64 <xlat_tables_map_region+0x3c>  // b.pmore
    4000ea58:	2a0503f6 	mov	w22, w5
    4000ea5c:	71000cbf 	cmp	w5, #0x3
    4000ea60:	540000e9 	b.ls	4000ea7c <xlat_tables_map_region+0x54>  // b.plast
    4000ea64:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000ea68:	9108b042 	add	x2, x2, #0x22c
    4000ea6c:	52804801 	mov	w1, #0x240                 	// #576
    4000ea70:	f0000020 	adrp	x0, 40015000 <sdei_state_table+0x233>
    4000ea74:	91081800 	add	x0, x0, #0x206
    4000ea78:	97ffc829 	bl	40000b1c <__assert>
    4000ea7c:	12800115 	mov	w21, #0xfffffff7            	// #-9
    4000ea80:	aa0103fb 	mov	x27, x1
    4000ea84:	a9409021 	ldp	x1, x4, [x1, #8]
    4000ea88:	1b157cb5 	mul	w21, w5, w21
    4000ea8c:	d2800038 	mov	x24, #0x1                   	// #1
    4000ea90:	aa0003f9 	mov	x25, x0
    4000ea94:	11009eb5 	add	w21, w21, #0x27
    4000ea98:	9ad52318 	lsl	x24, x24, x21
    4000ea9c:	cb1803f3 	neg	x19, x24
    4000eaa0:	eb02003f 	cmp	x1, x2
    4000eaa4:	8a010273 	and	x19, x19, x1
    4000eaa8:	9a828273 	csel	x19, x19, x2, hi  // hi = pmore
    4000eaac:	8b040024 	add	x4, x1, x4
    4000eab0:	cb020274 	sub	x20, x19, x2
    4000eab4:	d1000484 	sub	x4, x4, #0x1
    4000eab8:	f90037e4 	str	x4, [sp, #104]
    4000eabc:	6b05007f 	cmp	w3, w5
    4000eac0:	9ad52694 	lsr	x20, x20, x21
    4000eac4:	b9007bf4 	str	w20, [sp, #120]
    4000eac8:	54000102 	b.cs	4000eae8 <xlat_tables_map_region+0xc0>  // b.hs, b.nlast
    4000eacc:	aa1a03e1 	mov	x1, x26
    4000ead0:	97ffffc2 	bl	4000e9d8 <xlat_table_get_index>
    4000ead4:	f9401b22 	ldr	x2, [x25, #48]
    4000ead8:	937e7c00 	sbfiz	x0, x0, #2, #32
    4000eadc:	b8606841 	ldr	w1, [x2, x0]
    4000eae0:	11000421 	add	w1, w1, #0x1
    4000eae4:	b8206841 	str	w1, [x2, x0]
    4000eae8:	92800017 	mov	x23, #0xffffffffffffffff    	// #-1
    4000eaec:	8b344f54 	add	x20, x26, w20, uxtw #3
    4000eaf0:	9ad522f7 	lsl	x23, x23, x21
    4000eaf4:	110006dc 	add	w28, w22, #0x1
    4000eaf8:	aa3703e0 	mvn	x0, x23
    4000eafc:	f9003be0 	str	x0, [sp, #112]
    4000eb00:	14000042 	b	4000ec08 <xlat_tables_map_region+0x1e0>
    4000eb04:	a9408764 	ldp	x4, x1, [x27, #8]
    4000eb08:	8b13031a 	add	x26, x24, x19
    4000eb0c:	f9400283 	ldr	x3, [x20]
    4000eb10:	d1000757 	sub	x23, x26, #0x1
    4000eb14:	12000460 	and	w0, w3, #0x3
    4000eb18:	8b010081 	add	x1, x4, x1
    4000eb1c:	eb13009f 	cmp	x4, x19
    4000eb20:	d1000421 	sub	x1, x1, #0x1
    4000eb24:	54000888 	b.hi	4000ec34 <xlat_tables_map_region+0x20c>  // b.pmore
    4000eb28:	eb17003f 	cmp	x1, x23
    4000eb2c:	54000843 	b.cc	4000ec34 <xlat_tables_map_region+0x20c>  // b.lo, b.ul, b.last
    4000eb30:	f9400362 	ldr	x2, [x27]
    4000eb34:	71000edf 	cmp	w22, #0x3
    4000eb38:	cb040042 	sub	x2, x2, x4
    4000eb3c:	8b130042 	add	x2, x2, x19
    4000eb40:	54000101 	b.ne	4000eb60 <xlat_tables_map_region+0x138>  // b.any
    4000eb44:	71000c1f 	cmp	w0, #0x3
    4000eb48:	54000500 	b.eq	4000ebe8 <xlat_tables_map_region+0x1c0>  // b.none
    4000eb4c:	34000440 	cbz	w0, 4000ebd4 <xlat_tables_map_region+0x1ac>
    4000eb50:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000eb54:	52803ae1 	mov	w1, #0x1d7                 	// #471
    4000eb58:	910d1c42 	add	x2, x2, #0x347
    4000eb5c:	17ffffc5 	b	4000ea70 <xlat_tables_map_region+0x48>
    4000eb60:	71000c1f 	cmp	w0, #0x3
    4000eb64:	54000a60 	b.eq	4000ecb0 <xlat_tables_map_region+0x288>  // b.none
    4000eb68:	350005a0 	cbnz	w0, 4000ec1c <xlat_tables_map_region+0x1f4>
    4000eb6c:	f9403be0 	ldr	x0, [sp, #112]
    4000eb70:	ea00005f 	tst	x2, x0
    4000eb74:	54000280 	b.eq	4000ebc4 <xlat_tables_map_region+0x19c>  // b.none
    4000eb78:	b9402b20 	ldr	w0, [x25, #40]
    4000eb7c:	d2800003 	mov	x3, #0x0                   	// #0
    4000eb80:	6b03001f 	cmp	w0, w3
    4000eb84:	5400010d 	b.le	4000eba4 <xlat_tables_map_region+0x17c>
    4000eb88:	f9401b22 	ldr	x2, [x25, #48]
    4000eb8c:	91000461 	add	x1, x3, #0x1
    4000eb90:	b8637842 	ldr	w2, [x2, x3, lsl #2]
    4000eb94:	35000722 	cbnz	w2, 4000ec78 <xlat_tables_map_region+0x250>
    4000eb98:	f9401320 	ldr	x0, [x25, #32]
    4000eb9c:	ab033003 	adds	x3, x0, x3, lsl #12
    4000eba0:	54000701 	b.ne	4000ec80 <xlat_tables_map_region+0x258>  // b.any
    4000eba4:	aa1303e0 	mov	x0, x19
    4000eba8:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000ebac:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000ebb0:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000ebb4:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000ebb8:	a94573fb 	ldp	x27, x28, [sp, #80]
    4000ebbc:	a8c87bfd 	ldp	x29, x30, [sp], #128
    4000ebc0:	d65f03c0 	ret
    4000ebc4:	34fffdb6 	cbz	w22, 4000eb78 <xlat_tables_map_region+0x150>
    4000ebc8:	f9401360 	ldr	x0, [x27, #32]
    4000ebcc:	9ad52400 	lsr	x0, x0, x21
    4000ebd0:	b4fffd40 	cbz	x0, 4000eb78 <xlat_tables_map_region+0x150>
    4000ebd4:	b9401b61 	ldr	w1, [x27, #24]
    4000ebd8:	2a1603e3 	mov	w3, w22
    4000ebdc:	aa1903e0 	mov	x0, x25
    4000ebe0:	97ffff23 	bl	4000e86c <xlat_desc>
    4000ebe4:	f9000280 	str	x0, [x20]
    4000ebe8:	b9407be0 	ldr	w0, [sp, #120]
    4000ebec:	91002294 	add	x20, x20, #0x8
    4000ebf0:	aa1a03f3 	mov	x19, x26
    4000ebf4:	11000400 	add	w0, w0, #0x1
    4000ebf8:	b9007be0 	str	w0, [sp, #120]
    4000ebfc:	f94037e0 	ldr	x0, [sp, #104]
    4000ec00:	eb1a001f 	cmp	x0, x26
    4000ec04:	54000089 	b.ls	4000ec14 <xlat_tables_map_region+0x1ec>  // b.plast
    4000ec08:	294f07e0 	ldp	w0, w1, [sp, #120]
    4000ec0c:	6b01001f 	cmp	w0, w1
    4000ec10:	54fff7a3 	b.cc	4000eb04 <xlat_tables_map_region+0xdc>  // b.lo, b.ul, b.last
    4000ec14:	d1000673 	sub	x19, x19, #0x1
    4000ec18:	17ffffe3 	b	4000eba4 <xlat_tables_map_region+0x17c>
    4000ec1c:	7100041f 	cmp	w0, #0x1
    4000ec20:	54fffe40 	b.eq	4000ebe8 <xlat_tables_map_region+0x1c0>  // b.none
    4000ec24:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000ec28:	52803fc1 	mov	w1, #0x1fe                 	// #510
    4000ec2c:	910a0442 	add	x2, x2, #0x281
    4000ec30:	17ffff90 	b	4000ea70 <xlat_tables_map_region+0x48>
    4000ec34:	eb17009f 	cmp	x4, x23
    4000ec38:	54000069 	b.ls	4000ec44 <xlat_tables_map_region+0x21c>  // b.plast
    4000ec3c:	eb01027f 	cmp	x19, x1
    4000ec40:	54fffd48 	b.hi	4000ebe8 <xlat_tables_map_region+0x1c0>  // b.pmore
    4000ec44:	71000edf 	cmp	w22, #0x3
    4000ec48:	540000a1 	b.ne	4000ec5c <xlat_tables_map_region+0x234>  // b.any
    4000ec4c:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000ec50:	52804261 	mov	w1, #0x213                 	// #531
    4000ec54:	910a6442 	add	x2, x2, #0x299
    4000ec58:	17ffff86 	b	4000ea70 <xlat_tables_map_region+0x48>
    4000ec5c:	34fff8e0 	cbz	w0, 4000eb78 <xlat_tables_map_region+0x150>
    4000ec60:	71000c1f 	cmp	w0, #0x3
    4000ec64:	54000260 	b.eq	4000ecb0 <xlat_tables_map_region+0x288>  // b.none
    4000ec68:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000ec6c:	528043c1 	mov	w1, #0x21e                 	// #542
    4000ec70:	910a9042 	add	x2, x2, #0x2a4
    4000ec74:	17ffff7f 	b	4000ea70 <xlat_tables_map_region+0x48>
    4000ec78:	aa0103e3 	mov	x3, x1
    4000ec7c:	17ffffc1 	b	4000eb80 <xlat_tables_map_region+0x158>
    4000ec80:	2a1c03e5 	mov	w5, w28
    4000ec84:	b2400460 	orr	x0, x3, #0x3
    4000ec88:	52804004 	mov	w4, #0x200                 	// #512
    4000ec8c:	f9000280 	str	x0, [x20]
    4000ec90:	aa1303e2 	mov	x2, x19
    4000ec94:	aa1b03e1 	mov	x1, x27
    4000ec98:	aa1903e0 	mov	x0, x25
    4000ec9c:	97ffff63 	bl	4000ea28 <xlat_tables_map_region>
    4000eca0:	aa0003f3 	mov	x19, x0
    4000eca4:	eb17001f 	cmp	x0, x23
    4000eca8:	54fffa00 	b.eq	4000ebe8 <xlat_tables_map_region+0x1c0>  // b.none
    4000ecac:	17ffffbe 	b	4000eba4 <xlat_tables_map_region+0x17c>
    4000ecb0:	2a1c03e5 	mov	w5, w28
    4000ecb4:	92748c63 	and	x3, x3, #0xfffffffff000
    4000ecb8:	52804004 	mov	w4, #0x200                 	// #512
    4000ecbc:	17fffff5 	b	4000ec90 <xlat_tables_map_region+0x268>

000000004000ecc0 <xlat_tables_print>:
    4000ecc0:	d65f03c0 	ret

000000004000ecc4 <xlat_tables_unmap_region>:
    4000ecc4:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
    4000ecc8:	910003fd 	mov	x29, sp
    4000eccc:	a90153f3 	stp	x19, x20, [sp, #16]
    4000ecd0:	a9025bf5 	stp	x21, x22, [sp, #32]
    4000ecd4:	aa0003f5 	mov	x21, x0
    4000ecd8:	b9406000 	ldr	w0, [x0, #96]
    4000ecdc:	a90363f7 	stp	x23, x24, [sp, #48]
    4000ece0:	6b05001f 	cmp	w0, w5
    4000ece4:	a9046bf9 	stp	x25, x26, [sp, #64]
    4000ece8:	a90573fb 	stp	x27, x28, [sp, #80]
    4000ecec:	b90077e4 	str	w4, [sp, #116]
    4000ecf0:	54000088 	b.hi	4000ed00 <xlat_tables_unmap_region+0x3c>  // b.pmore
    4000ecf4:	2a0503fc 	mov	w28, w5
    4000ecf8:	71000cbf 	cmp	w5, #0x3
    4000ecfc:	540000e9 	b.ls	4000ed18 <xlat_tables_unmap_region+0x54>  // b.plast
    4000ed00:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000ed04:	9108b042 	add	x2, x2, #0x22c
    4000ed08:	52802d61 	mov	w1, #0x16b                 	// #363
    4000ed0c:	f0000020 	adrp	x0, 40015000 <sdei_state_table+0x233>
    4000ed10:	91081800 	add	x0, x0, #0x206
    4000ed14:	97ffc782 	bl	40000b1c <__assert>
    4000ed18:	aa0103f9 	mov	x25, x1
    4000ed1c:	12800113 	mov	w19, #0xfffffff7            	// #-9
    4000ed20:	a940d821 	ldp	x1, x22, [x1, #8]
    4000ed24:	1b137cb3 	mul	w19, w5, w19
    4000ed28:	d2800037 	mov	x23, #0x1                   	// #1
    4000ed2c:	aa0303f8 	mov	x24, x3
    4000ed30:	8b160036 	add	x22, x1, x22
    4000ed34:	eb02003f 	cmp	x1, x2
    4000ed38:	d10006c0 	sub	x0, x22, #0x1
    4000ed3c:	f90037e0 	str	x0, [sp, #104]
    4000ed40:	11009e60 	add	w0, w19, #0x27
    4000ed44:	110004b6 	add	w22, w5, #0x1
    4000ed48:	9ac022f7 	lsl	x23, x23, x0
    4000ed4c:	cb1703f4 	neg	x20, x23
    4000ed50:	8a010294 	and	x20, x20, x1
    4000ed54:	9a828294 	csel	x20, x20, x2, hi  // hi = pmore
    4000ed58:	cb020293 	sub	x19, x20, x2
    4000ed5c:	9ac02673 	lsr	x19, x19, x0
    4000ed60:	2a1303fb 	mov	w27, w19
    4000ed64:	8b334c73 	add	x19, x3, w19, uxtw #3
    4000ed68:	b94077e0 	ldr	w0, [sp, #116]
    4000ed6c:	6b00037f 	cmp	w27, w0
    4000ed70:	540008c2 	b.cs	4000ee88 <xlat_tables_unmap_region+0x1c4>  // b.hs, b.nlast
    4000ed74:	a9408322 	ldp	x2, x0, [x25, #8]
    4000ed78:	8b17029a 	add	x26, x20, x23
    4000ed7c:	f9400263 	ldr	x3, [x19]
    4000ed80:	d1000744 	sub	x4, x26, #0x1
    4000ed84:	92400461 	and	x1, x3, #0x3
    4000ed88:	8b000040 	add	x0, x2, x0
    4000ed8c:	eb02029f 	cmp	x20, x2
    4000ed90:	d1000400 	sub	x0, x0, #0x1
    4000ed94:	54000263 	b.cc	4000ede0 <xlat_tables_unmap_region+0x11c>  // b.lo, b.ul, b.last
    4000ed98:	eb04001f 	cmp	x0, x4
    4000ed9c:	54000223 	b.cc	4000ede0 <xlat_tables_unmap_region+0x11c>  // b.lo, b.ul, b.last
    4000eda0:	71000f9f 	cmp	w28, #0x3
    4000eda4:	540000e1 	b.ne	4000edc0 <xlat_tables_unmap_region+0xfc>  // b.any
    4000eda8:	f1000c3f 	cmp	x1, #0x3
    4000edac:	540005c0 	b.eq	4000ee64 <xlat_tables_unmap_region+0x1a0>  // b.none
    4000edb0:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000edb4:	52802701 	mov	w1, #0x138                 	// #312
    4000edb8:	9109a842 	add	x2, x2, #0x26a
    4000edbc:	17ffffd4 	b	4000ed0c <xlat_tables_unmap_region+0x48>
    4000edc0:	f1000c3f 	cmp	x1, #0x3
    4000edc4:	54000320 	b.eq	4000ee28 <xlat_tables_unmap_region+0x164>  // b.none
    4000edc8:	f100043f 	cmp	x1, #0x1
    4000edcc:	540004c0 	b.eq	4000ee64 <xlat_tables_unmap_region+0x1a0>  // b.none
    4000edd0:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000edd4:	528028e1 	mov	w1, #0x147                 	// #327
    4000edd8:	910a0442 	add	x2, x2, #0x281
    4000eddc:	17ffffcc 	b	4000ed0c <xlat_tables_unmap_region+0x48>
    4000ede0:	eb04005f 	cmp	x2, x4
    4000ede4:	54000069 	b.ls	4000edf0 <xlat_tables_unmap_region+0x12c>  // b.plast
    4000ede8:	eb00029f 	cmp	x20, x0
    4000edec:	54000448 	b.hi	4000ee74 <xlat_tables_unmap_region+0x1b0>  // b.pmore
    4000edf0:	71000f9f 	cmp	w28, #0x3
    4000edf4:	540000a1 	b.ne	4000ee08 <xlat_tables_unmap_region+0x144>  // b.any
    4000edf8:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000edfc:	52802ac1 	mov	w1, #0x156                 	// #342
    4000ee00:	910a6442 	add	x2, x2, #0x299
    4000ee04:	17ffffc2 	b	4000ed0c <xlat_tables_unmap_region+0x48>
    4000ee08:	f1000c3f 	cmp	x1, #0x3
    4000ee0c:	540000e0 	b.eq	4000ee28 <xlat_tables_unmap_region+0x164>  // b.none
    4000ee10:	f0000022 	adrp	x2, 40015000 <sdei_state_table+0x233>
    4000ee14:	52802ae1 	mov	w1, #0x157                 	// #343
    4000ee18:	910a9042 	add	x2, x2, #0x2a4
    4000ee1c:	17ffffbc 	b	4000ed0c <xlat_tables_unmap_region+0x48>
    4000ee20:	aa1a03f4 	mov	x20, x26
    4000ee24:	17ffffd1 	b	4000ed68 <xlat_tables_unmap_region+0xa4>
    4000ee28:	92748c63 	and	x3, x3, #0xfffffffff000
    4000ee2c:	2a1603e5 	mov	w5, w22
    4000ee30:	aa1403e2 	mov	x2, x20
    4000ee34:	aa1903e1 	mov	x1, x25
    4000ee38:	aa1503e0 	mov	x0, x21
    4000ee3c:	52804004 	mov	w4, #0x200                 	// #512
    4000ee40:	f9003fe3 	str	x3, [sp, #120]
    4000ee44:	97ffffa0 	bl	4000ecc4 <xlat_tables_unmap_region>
    4000ee48:	f9403fe3 	ldr	x3, [sp, #120]
    4000ee4c:	aa1503e0 	mov	x0, x21
    4000ee50:	aa0303e1 	mov	x1, x3
    4000ee54:	97fffee1 	bl	4000e9d8 <xlat_table_get_index>
    4000ee58:	f9401aa1 	ldr	x1, [x21, #48]
    4000ee5c:	b860d820 	ldr	w0, [x1, w0, sxtw #2]
    4000ee60:	350000a0 	cbnz	w0, 4000ee74 <xlat_tables_unmap_region+0x1b0>
    4000ee64:	b9406aa1 	ldr	w1, [x21, #104]
    4000ee68:	aa1403e0 	mov	x0, x20
    4000ee6c:	f900027f 	str	xzr, [x19]
    4000ee70:	97fffe4c 	bl	4000e7a0 <xlat_arch_tlbi_va>
    4000ee74:	f94037e0 	ldr	x0, [sp, #104]
    4000ee78:	1100077b 	add	w27, w27, #0x1
    4000ee7c:	91002273 	add	x19, x19, #0x8
    4000ee80:	eb00035f 	cmp	x26, x0
    4000ee84:	54fffce3 	b.cc	4000ee20 <xlat_tables_unmap_region+0x15c>  // b.lo, b.ul, b.last
    4000ee88:	b94062a0 	ldr	w0, [x21, #96]
    4000ee8c:	6b1c001f 	cmp	w0, w28
    4000ee90:	54000122 	b.cs	4000eeb4 <xlat_tables_unmap_region+0x1f0>  // b.hs, b.nlast
    4000ee94:	aa1803e1 	mov	x1, x24
    4000ee98:	aa1503e0 	mov	x0, x21
    4000ee9c:	97fffecf 	bl	4000e9d8 <xlat_table_get_index>
    4000eea0:	937e7c00 	sbfiz	x0, x0, #2, #32
    4000eea4:	f9401aa2 	ldr	x2, [x21, #48]
    4000eea8:	b8606841 	ldr	w1, [x2, x0]
    4000eeac:	51000421 	sub	w1, w1, #0x1
    4000eeb0:	b8206841 	str	w1, [x2, x0]
    4000eeb4:	a94153f3 	ldp	x19, x20, [sp, #16]
    4000eeb8:	a9425bf5 	ldp	x21, x22, [sp, #32]
    4000eebc:	a94363f7 	ldp	x23, x24, [sp, #48]
    4000eec0:	a9446bf9 	ldp	x25, x26, [sp, #64]
    4000eec4:	a94573fb 	ldp	x27, x28, [sp, #80]
    4000eec8:	a8c87bfd 	ldp	x29, x30, [sp], #128
    4000eecc:	d65f03c0 	ret
	...

000000004000f000 <sync_exception_sp_el0>:
    4000f000:	17ffcb66 	b	40001d98 <report_unhandled_exception>
	...

000000004000f080 <irq_sp_el0>:
    4000f080:	17ffcb50 	b	40001dc0 <report_unhandled_interrupt>
	...

000000004000f100 <fiq_sp_el0>:
    4000f100:	17ffcb30 	b	40001dc0 <report_unhandled_interrupt>
	...

000000004000f180 <serror_sp_el0>:
    4000f180:	97ffca6f 	bl	40001b3c <plat_handle_el3_ea>
	...

000000004000f200 <sync_exception_sp_elx>:
    4000f200:	17ffcae6 	b	40001d98 <report_unhandled_exception>
	...

000000004000f280 <irq_sp_elx>:
    4000f280:	17ffcad0 	b	40001dc0 <report_unhandled_interrupt>
	...

000000004000f300 <fiq_sp_elx>:
    4000f300:	17ffcab0 	b	40001dc0 <report_unhandled_interrupt>
	...

000000004000f380 <serror_sp_elx>:
    4000f380:	97ffc9ef 	bl	40001b3c <plat_handle_el3_ea>
	...

000000004000f400 <sync_exception_aarch64>:
    4000f400:	d503221f 	esb
    4000f404:	d50344ff 	msr	daifclr, #0x4
    4000f408:	f9007bfe 	str	x30, [sp, #240]
    4000f40c:	d538c13e 	mrs	x30, disr_el1
    4000f410:	36f8009e 	tbz	w30, #31, 4000f420 <sync_exception_aarch64+0x20>
    4000f414:	97ffca2d 	bl	40001cc8 <prepare_el3_entry>
    4000f418:	97ffc919 	bl	4000187c <handle_lower_el_ea_esb>
    4000f41c:	97ffca80 	bl	40001e1c <restore_gp_pmcr_pauth_regs>
    4000f420:	d53e521e 	mrs	x30, esr_el3
    4000f424:	d35a7fde 	ubfx	x30, x30, #26, #6
    4000f428:	f1004fdf 	cmp	x30, #0x13
    4000f42c:	54f956a0 	b.eq	40001f00 <smc_handler>  // b.none
    4000f430:	f1005fdf 	cmp	x30, #0x17
    4000f434:	54f95680 	b.eq	40001f04 <smc_handler64>  // b.none
    4000f438:	f9407bfe 	ldr	x30, [sp, #240]
    4000f43c:	17ffc8cf 	b	40001778 <enter_lower_el_sync_ea>
	...

000000004000f480 <irq_aarch64>:
    4000f480:	d503221f 	esb
    4000f484:	d50344ff 	msr	daifclr, #0x4
    4000f488:	f9007bfe 	str	x30, [sp, #240]
    4000f48c:	d538c13e 	mrs	x30, disr_el1
    4000f490:	36f8009e 	tbz	w30, #31, 4000f4a0 <irq_aarch64+0x20>
    4000f494:	97ffca0d 	bl	40001cc8 <prepare_el3_entry>
    4000f498:	97ffc8f9 	bl	4000187c <handle_lower_el_ea_esb>
    4000f49c:	97ffca60 	bl	40001e1c <restore_gp_pmcr_pauth_regs>
    4000f4a0:	97ffca0a 	bl	40001cc8 <prepare_el3_entry>
    4000f4a4:	d53e4000 	mrs	x0, spsr_el3
    4000f4a8:	d53e4021 	mrs	x1, elr_el3
    4000f4ac:	a91187e0 	stp	x0, x1, [sp, #280]
    4000f4b0:	f9408be2 	ldr	x2, [sp, #272]
    4000f4b4:	910003f4 	mov	x20, sp
    4000f4b8:	d50040bf 	msr	spsel, #0x0
    4000f4bc:	9100005f 	mov	sp, x2
    4000f4c0:	97ffddbc 	bl	40006bb0 <plat_ic_get_pending_interrupt_type>
    4000f4c4:	f1000c1f 	cmp	x0, #0x3
    4000f4c8:	54000140 	b.eq	4000f4f0 <interrupt_exit_irq_aarch64>  // b.none
    4000f4cc:	97ffd142 	bl	400039d4 <get_interrupt_type_handler>
    4000f4d0:	b4000100 	cbz	x0, 4000f4f0 <interrupt_exit_irq_aarch64>
    4000f4d4:	aa0003f5 	mov	x21, x0
    4000f4d8:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    4000f4dc:	d53e1102 	mrs	x2, scr_el3
    4000f4e0:	d3400041 	ubfx	x1, x2, #0, #1
    4000f4e4:	aa1403e2 	mov	x2, x20
    4000f4e8:	aa1f03e3 	mov	x3, xzr
    4000f4ec:	d63f02a0 	blr	x21

000000004000f4f0 <interrupt_exit_irq_aarch64>:
    4000f4f0:	17ffc7ba 	b	400013d8 <el3_exit>
	...

000000004000f500 <fiq_aarch64>:
    4000f500:	d503221f 	esb
    4000f504:	d50344ff 	msr	daifclr, #0x4
    4000f508:	f9007bfe 	str	x30, [sp, #240]
    4000f50c:	d538c13e 	mrs	x30, disr_el1
    4000f510:	36f8009e 	tbz	w30, #31, 4000f520 <fiq_aarch64+0x20>
    4000f514:	97ffc9ed 	bl	40001cc8 <prepare_el3_entry>
    4000f518:	97ffc8d9 	bl	4000187c <handle_lower_el_ea_esb>
    4000f51c:	97ffca40 	bl	40001e1c <restore_gp_pmcr_pauth_regs>
    4000f520:	97ffc9ea 	bl	40001cc8 <prepare_el3_entry>
    4000f524:	d53e4000 	mrs	x0, spsr_el3
    4000f528:	d53e4021 	mrs	x1, elr_el3
    4000f52c:	a91187e0 	stp	x0, x1, [sp, #280]
    4000f530:	f9408be2 	ldr	x2, [sp, #272]
    4000f534:	910003f4 	mov	x20, sp
    4000f538:	d50040bf 	msr	spsel, #0x0
    4000f53c:	9100005f 	mov	sp, x2
    4000f540:	97ffdd9c 	bl	40006bb0 <plat_ic_get_pending_interrupt_type>
    4000f544:	f1000c1f 	cmp	x0, #0x3
    4000f548:	54000140 	b.eq	4000f570 <interrupt_exit_fiq_aarch64>  // b.none
    4000f54c:	97ffd122 	bl	400039d4 <get_interrupt_type_handler>
    4000f550:	b4000100 	cbz	x0, 4000f570 <interrupt_exit_fiq_aarch64>
    4000f554:	aa0003f5 	mov	x21, x0
    4000f558:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    4000f55c:	d53e1102 	mrs	x2, scr_el3
    4000f560:	d3400041 	ubfx	x1, x2, #0, #1
    4000f564:	aa1403e2 	mov	x2, x20
    4000f568:	aa1f03e3 	mov	x3, xzr
    4000f56c:	d63f02a0 	blr	x21

000000004000f570 <interrupt_exit_fiq_aarch64>:
    4000f570:	17ffc79a 	b	400013d8 <el3_exit>
	...

000000004000f580 <serror_aarch64>:
    4000f580:	d50344ff 	msr	daifclr, #0x4
    4000f584:	17ffc876 	b	4000175c <enter_lower_el_async_ea>
	...

000000004000f600 <sync_exception_aarch32>:
    4000f600:	d503221f 	esb
    4000f604:	d50344ff 	msr	daifclr, #0x4
    4000f608:	f9007bfe 	str	x30, [sp, #240]
    4000f60c:	d538c13e 	mrs	x30, disr_el1
    4000f610:	36f8009e 	tbz	w30, #31, 4000f620 <sync_exception_aarch32+0x20>
    4000f614:	97ffc9ad 	bl	40001cc8 <prepare_el3_entry>
    4000f618:	97ffc899 	bl	4000187c <handle_lower_el_ea_esb>
    4000f61c:	97ffca00 	bl	40001e1c <restore_gp_pmcr_pauth_regs>
    4000f620:	d53e521e 	mrs	x30, esr_el3
    4000f624:	d35a7fde 	ubfx	x30, x30, #26, #6
    4000f628:	f1004fdf 	cmp	x30, #0x13
    4000f62c:	54f946a0 	b.eq	40001f00 <smc_handler>  // b.none
    4000f630:	f1005fdf 	cmp	x30, #0x17
    4000f634:	54f94680 	b.eq	40001f04 <smc_handler64>  // b.none
    4000f638:	f9407bfe 	ldr	x30, [sp, #240]
    4000f63c:	17ffc84f 	b	40001778 <enter_lower_el_sync_ea>
	...

000000004000f680 <irq_aarch32>:
    4000f680:	d503221f 	esb
    4000f684:	d50344ff 	msr	daifclr, #0x4
    4000f688:	f9007bfe 	str	x30, [sp, #240]
    4000f68c:	d538c13e 	mrs	x30, disr_el1
    4000f690:	36f8009e 	tbz	w30, #31, 4000f6a0 <irq_aarch32+0x20>
    4000f694:	97ffc98d 	bl	40001cc8 <prepare_el3_entry>
    4000f698:	97ffc879 	bl	4000187c <handle_lower_el_ea_esb>
    4000f69c:	97ffc9e0 	bl	40001e1c <restore_gp_pmcr_pauth_regs>
    4000f6a0:	97ffc98a 	bl	40001cc8 <prepare_el3_entry>
    4000f6a4:	d53e4000 	mrs	x0, spsr_el3
    4000f6a8:	d53e4021 	mrs	x1, elr_el3
    4000f6ac:	a91187e0 	stp	x0, x1, [sp, #280]
    4000f6b0:	f9408be2 	ldr	x2, [sp, #272]
    4000f6b4:	910003f4 	mov	x20, sp
    4000f6b8:	d50040bf 	msr	spsel, #0x0
    4000f6bc:	9100005f 	mov	sp, x2
    4000f6c0:	97ffdd3c 	bl	40006bb0 <plat_ic_get_pending_interrupt_type>
    4000f6c4:	f1000c1f 	cmp	x0, #0x3
    4000f6c8:	54000140 	b.eq	4000f6f0 <interrupt_exit_irq_aarch32>  // b.none
    4000f6cc:	97ffd0c2 	bl	400039d4 <get_interrupt_type_handler>
    4000f6d0:	b4000100 	cbz	x0, 4000f6f0 <interrupt_exit_irq_aarch32>
    4000f6d4:	aa0003f5 	mov	x21, x0
    4000f6d8:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    4000f6dc:	d53e1102 	mrs	x2, scr_el3
    4000f6e0:	d3400041 	ubfx	x1, x2, #0, #1
    4000f6e4:	aa1403e2 	mov	x2, x20
    4000f6e8:	aa1f03e3 	mov	x3, xzr
    4000f6ec:	d63f02a0 	blr	x21

000000004000f6f0 <interrupt_exit_irq_aarch32>:
    4000f6f0:	17ffc73a 	b	400013d8 <el3_exit>
	...

000000004000f700 <fiq_aarch32>:
    4000f700:	d503221f 	esb
    4000f704:	d50344ff 	msr	daifclr, #0x4
    4000f708:	f9007bfe 	str	x30, [sp, #240]
    4000f70c:	d538c13e 	mrs	x30, disr_el1
    4000f710:	36f8009e 	tbz	w30, #31, 4000f720 <fiq_aarch32+0x20>
    4000f714:	97ffc96d 	bl	40001cc8 <prepare_el3_entry>
    4000f718:	97ffc859 	bl	4000187c <handle_lower_el_ea_esb>
    4000f71c:	97ffc9c0 	bl	40001e1c <restore_gp_pmcr_pauth_regs>
    4000f720:	97ffc96a 	bl	40001cc8 <prepare_el3_entry>
    4000f724:	d53e4000 	mrs	x0, spsr_el3
    4000f728:	d53e4021 	mrs	x1, elr_el3
    4000f72c:	a91187e0 	stp	x0, x1, [sp, #280]
    4000f730:	f9408be2 	ldr	x2, [sp, #272]
    4000f734:	910003f4 	mov	x20, sp
    4000f738:	d50040bf 	msr	spsel, #0x0
    4000f73c:	9100005f 	mov	sp, x2
    4000f740:	97ffdd1c 	bl	40006bb0 <plat_ic_get_pending_interrupt_type>
    4000f744:	f1000c1f 	cmp	x0, #0x3
    4000f748:	54000140 	b.eq	4000f770 <interrupt_exit_fiq_aarch32>  // b.none
    4000f74c:	97ffd0a2 	bl	400039d4 <get_interrupt_type_handler>
    4000f750:	b4000100 	cbz	x0, 4000f770 <interrupt_exit_fiq_aarch32>
    4000f754:	aa0003f5 	mov	x21, x0
    4000f758:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
    4000f75c:	d53e1102 	mrs	x2, scr_el3
    4000f760:	d3400041 	ubfx	x1, x2, #0, #1
    4000f764:	aa1403e2 	mov	x2, x20
    4000f768:	aa1f03e3 	mov	x3, xzr
    4000f76c:	d63f02a0 	blr	x21

000000004000f770 <interrupt_exit_fiq_aarch32>:
    4000f770:	17ffc71a 	b	400013d8 <el3_exit>
	...

000000004000f780 <serror_aarch32>:
    4000f780:	d50344ff 	msr	daifclr, #0x4
    4000f784:	17ffc7f6 	b	4000175c <enter_lower_el_async_ea>
	...

000000004000f800 <workaround_bpflush_sync_exception_sp_el0>:
    4000f800:	17fffe00 	b	4000f000 <sync_exception_sp_el0>
	...

000000004000f880 <workaround_bpflush_irq_sp_el0>:
    4000f880:	17fffe00 	b	4000f080 <irq_sp_el0>
	...

000000004000f900 <workaround_bpflush_fiq_sp_el0>:
    4000f900:	17fffe00 	b	4000f100 <fiq_sp_el0>
	...

000000004000f980 <workaround_bpflush_serror_sp_el0>:
    4000f980:	17fffe00 	b	4000f180 <serror_sp_el0>
	...

000000004000fa00 <workaround_bpflush_sync_exception_sp_elx>:
    4000fa00:	17fffe00 	b	4000f200 <sync_exception_sp_elx>
	...

000000004000fa80 <workaround_bpflush_irq_sp_elx>:
    4000fa80:	17fffe00 	b	4000f280 <irq_sp_elx>
	...

000000004000fb00 <workaround_bpflush_fiq_sp_elx>:
    4000fb00:	17fffe00 	b	4000f300 <fiq_sp_elx>
	...

000000004000fb80 <workaround_bpflush_serror_sp_elx>:
    4000fb80:	17fffe00 	b	4000f380 <serror_sp_elx>
	...

000000004000fc00 <workaround_bpflush_sync_exception_aarch64>:
    4000fc00:	a90007e0 	stp	x0, x1, [sp]
    4000fc04:	d53b9c01 	mrs	x1, pmcr_el0
    4000fc08:	b27b0020 	orr	x0, x1, #0x20
    4000fc0c:	d51b9c00 	msr	pmcr_el0, x0
    4000fc10:	d5033fdf 	isb
    4000fc14:	d2800020 	mov	x0, #0x1                   	// #1
    4000fc18:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000fc1c:	d5033fdf 	isb
    4000fc20:	a94007e0 	ldp	x0, x1, [sp]
    4000fc24:	17fffdf7 	b	4000f400 <sync_exception_aarch64>
	...

000000004000fc80 <workaround_bpflush_irq_aarch64>:
    4000fc80:	a90007e0 	stp	x0, x1, [sp]
    4000fc84:	d53b9c01 	mrs	x1, pmcr_el0
    4000fc88:	b27b0020 	orr	x0, x1, #0x20
    4000fc8c:	d51b9c00 	msr	pmcr_el0, x0
    4000fc90:	d5033fdf 	isb
    4000fc94:	d2800020 	mov	x0, #0x1                   	// #1
    4000fc98:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000fc9c:	d5033fdf 	isb
    4000fca0:	a94007e0 	ldp	x0, x1, [sp]
    4000fca4:	17fffdf7 	b	4000f480 <irq_aarch64>
	...

000000004000fd00 <workaround_bpflush_fiq_aarch64>:
    4000fd00:	a90007e0 	stp	x0, x1, [sp]
    4000fd04:	d53b9c01 	mrs	x1, pmcr_el0
    4000fd08:	b27b0020 	orr	x0, x1, #0x20
    4000fd0c:	d51b9c00 	msr	pmcr_el0, x0
    4000fd10:	d5033fdf 	isb
    4000fd14:	d2800020 	mov	x0, #0x1                   	// #1
    4000fd18:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000fd1c:	d5033fdf 	isb
    4000fd20:	a94007e0 	ldp	x0, x1, [sp]
    4000fd24:	17fffdf7 	b	4000f500 <fiq_aarch64>
	...

000000004000fd80 <workaround_bpflush_serror_aarch64>:
    4000fd80:	a90007e0 	stp	x0, x1, [sp]
    4000fd84:	d53b9c01 	mrs	x1, pmcr_el0
    4000fd88:	b27b0020 	orr	x0, x1, #0x20
    4000fd8c:	d51b9c00 	msr	pmcr_el0, x0
    4000fd90:	d5033fdf 	isb
    4000fd94:	d2800020 	mov	x0, #0x1                   	// #1
    4000fd98:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000fd9c:	d5033fdf 	isb
    4000fda0:	a94007e0 	ldp	x0, x1, [sp]
    4000fda4:	17fffdf7 	b	4000f580 <serror_aarch64>
	...

000000004000fe00 <workaround_bpflush_sync_exception_aarch32>:
    4000fe00:	a90007e0 	stp	x0, x1, [sp]
    4000fe04:	d53b9c01 	mrs	x1, pmcr_el0
    4000fe08:	b27b0020 	orr	x0, x1, #0x20
    4000fe0c:	d51b9c00 	msr	pmcr_el0, x0
    4000fe10:	d5033fdf 	isb
    4000fe14:	d2800020 	mov	x0, #0x1                   	// #1
    4000fe18:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000fe1c:	d5033fdf 	isb
    4000fe20:	a94007e0 	ldp	x0, x1, [sp]
    4000fe24:	17fffdf7 	b	4000f600 <sync_exception_aarch32>
	...

000000004000fe80 <workaround_bpflush_irq_aarch32>:
    4000fe80:	a90007e0 	stp	x0, x1, [sp]
    4000fe84:	d53b9c01 	mrs	x1, pmcr_el0
    4000fe88:	b27b0020 	orr	x0, x1, #0x20
    4000fe8c:	d51b9c00 	msr	pmcr_el0, x0
    4000fe90:	d5033fdf 	isb
    4000fe94:	d2800020 	mov	x0, #0x1                   	// #1
    4000fe98:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000fe9c:	d5033fdf 	isb
    4000fea0:	a94007e0 	ldp	x0, x1, [sp]
    4000fea4:	17fffdf7 	b	4000f680 <irq_aarch32>
	...

000000004000ff00 <workaround_bpflush_fiq_aarch32>:
    4000ff00:	a90007e0 	stp	x0, x1, [sp]
    4000ff04:	d53b9c01 	mrs	x1, pmcr_el0
    4000ff08:	b27b0020 	orr	x0, x1, #0x20
    4000ff0c:	d51b9c00 	msr	pmcr_el0, x0
    4000ff10:	d5033fdf 	isb
    4000ff14:	d2800020 	mov	x0, #0x1                   	// #1
    4000ff18:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000ff1c:	d5033fdf 	isb
    4000ff20:	a94007e0 	ldp	x0, x1, [sp]
    4000ff24:	17fffdf7 	b	4000f700 <fiq_aarch32>
	...

000000004000ff80 <workaround_bpflush_serror_aarch32>:
    4000ff80:	a90007e0 	stp	x0, x1, [sp]
    4000ff84:	d53b9c01 	mrs	x1, pmcr_el0
    4000ff88:	b27b0020 	orr	x0, x1, #0x20
    4000ff8c:	d51b9c00 	msr	pmcr_el0, x0
    4000ff90:	d5033fdf 	isb
    4000ff94:	d2800020 	mov	x0, #0x1                   	// #1
    4000ff98:	d518f0c0 	msr	s3_0_c15_c0_6, x0
    4000ff9c:	d5033fdf 	isb
    4000ffa0:	a94007e0 	ldp	x0, x1, [sp]
    4000ffa4:	17fffdf7 	b	4000f780 <serror_aarch32>
	...
