-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DigitRec_DigitRec_Pipeline_TRAINING_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    labels_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    labels_1_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    labels_0_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_2_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_1_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_0_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    training_labels_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    training_labels_ce0 : OUT STD_LOGIC;
    training_labels_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    training_samples_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    training_samples_ce0 : OUT STD_LOGIC;
    training_samples_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    training_samples_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    training_samples_ce1 : OUT STD_LOGIC;
    training_samples_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    test_set_load : IN STD_LOGIC_VECTOR (63 downto 0);
    tmp_1 : IN STD_LOGIC_VECTOR (10 downto 0);
    test_set_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    test_set_ce0 : OUT STD_LOGIC;
    test_set_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    test_set_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    test_set_ce1 : OUT STD_LOGIC;
    test_set_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    labels_2_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    labels_2_3_out_ap_vld : OUT STD_LOGIC;
    labels_1_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    labels_1_3_out_ap_vld : OUT STD_LOGIC;
    labels_0_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    labels_0_3_out_ap_vld : OUT STD_LOGIC;
    dists_2_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_2_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    dists_2_3_out_o_ap_vld : OUT STD_LOGIC;
    dists_1_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_1_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    dists_1_3_out_o_ap_vld : OUT STD_LOGIC;
    dists_0_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
    dists_0_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    dists_0_3_out_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of DigitRec_DigitRec_Pipeline_TRAINING_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_BB8 : STD_LOGIC_VECTOR (11 downto 0) := "101110111000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal icmp_ln107_reg_5460 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_5455 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_reg_5455_pp0_iter1_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln107_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_5460_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_467_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_reg_5464 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_s_reg_5490 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_2_reg_5495 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_reg_5501 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_reg_5507 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_reg_5513 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_reg_5519 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_reg_5525 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_5531 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_reg_5537 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_reg_5543 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_reg_5549 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_reg_5555 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_reg_5561 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_reg_5567 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_reg_5573 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_fu_1069_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_reg_5579 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_5585 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_reg_5590 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_reg_5596 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_5602 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_reg_5608 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_reg_5614 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_reg_5620 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_reg_5626 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_5632 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_reg_5638 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_57_reg_5644 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_58_reg_5650 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_reg_5656 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_reg_5662 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_5668 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_62_reg_5674 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_104_reg_5680 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_105_reg_5685 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_106_reg_5691 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_reg_5697 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_reg_5703 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_109_reg_5709 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_110_reg_5715 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_111_reg_5721 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_112_reg_5727 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_reg_5733 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_114_reg_5739 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_115_reg_5745 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_116_reg_5751 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_117_reg_5757 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_118_reg_5763 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_1_fu_1785_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_1_reg_5769 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_119_reg_5775 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_reg_5780 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_121_reg_5786 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_122_reg_5792 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_123_reg_5798 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_124_reg_5804 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_125_reg_5810 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_126_reg_5816 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_reg_5822 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_128_reg_5828 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_129_reg_5834 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_130_reg_5840 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_131_reg_5846 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_132_reg_5852 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_133_reg_5858 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_134_reg_5864 : STD_LOGIC_VECTOR (1 downto 0);
    signal test_set_load_2_reg_5870 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_64_reg_5890 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_65_reg_5896 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_66_reg_5902 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_67_reg_5908 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_68_reg_5914 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_69_reg_5920 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_fu_2277_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_reg_5926 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_70_reg_5931 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_136_reg_5936 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_137_reg_5942 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_138_reg_5948 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_139_reg_5954 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_140_reg_5960 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_141_reg_5966 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_2_fu_2589_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_2_reg_5972 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_142_reg_5977 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_176_reg_5982 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_177_reg_5987 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_178_reg_5993 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_179_reg_5999 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_180_reg_6005 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_181_reg_6011 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_182_reg_6017 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_183_reg_6023 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_184_reg_6029 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_185_reg_6035 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_186_reg_6041 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_187_reg_6047 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_188_reg_6053 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_189_reg_6059 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_190_reg_6065 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_2_fu_3154_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_2_reg_6071 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_191_reg_6077 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_192_reg_6082 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_193_reg_6088 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_194_reg_6094 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_195_reg_6100 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_196_reg_6106 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_197_reg_6112 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_198_reg_6118 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_199_reg_6124 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_200_reg_6130 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_201_reg_6136 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_202_reg_6142 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_203_reg_6148 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_204_reg_6154 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_205_reg_6160 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_206_reg_6166 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_248_reg_6172 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_249_reg_6177 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_250_reg_6183 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_251_reg_6189 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_252_reg_6195 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_253_reg_6201 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_254_reg_6207 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_255_reg_6213 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_256_reg_6219 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_257_reg_6225 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_258_reg_6231 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_259_reg_6237 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_260_reg_6243 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_261_reg_6249 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_262_reg_6255 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_3_fu_3870_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln21_3_reg_6261 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_263_reg_6267 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_264_reg_6272 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_265_reg_6278 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_266_reg_6284 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_267_reg_6290 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_268_reg_6296 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_269_reg_6302 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_270_reg_6308 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_271_reg_6314 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_272_reg_6320 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_273_reg_6326 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_274_reg_6332 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_275_reg_6338 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_276_reg_6344 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_277_reg_6350 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_278_reg_6356 : STD_LOGIC_VECTOR (1 downto 0);
    signal dist_fu_4142_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal dist_reg_6362 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_fu_4256_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_reg_6367 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_208_reg_6372 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_209_reg_6378 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_210_reg_6384 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_211_reg_6390 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_212_reg_6396 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_213_reg_6402 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_4_fu_4560_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_4_reg_6408 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_214_reg_6413 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_280_reg_6418 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_281_reg_6424 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_282_reg_6430 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_283_reg_6436 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_284_reg_6442 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_285_reg_6448 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_6_fu_4872_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln18_6_reg_6454 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_286_reg_6459 : STD_LOGIC_VECTOR (3 downto 0);
    signal dists_0_3_out_load_reg_6464 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_1_3_out_load_reg_6470 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln26_1_fu_5010_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_1_reg_6482 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_2_fu_5124_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln26_2_reg_6487 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln39_fu_5144_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln39_reg_6492 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_1_fu_5148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_1_reg_6497 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal zext_ln108_fu_475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln35_fu_486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_1_fu_497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_3_fu_508_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_4_fu_1954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln35_6_fu_1964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_7_fu_1974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln107_fu_4894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dists_2_4_fu_5347_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal dists_2_5_fu_5355_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_6_fu_5362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_242 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    signal add_ln107_fu_461_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (11 downto 0);
    signal labels_0_3_fu_246 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_2_7_fu_5339_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_1_3_fu_250 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_2_6_fu_5331_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_2_3_fu_254 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal labels_2_5_fu_5323_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal or_ln35_fu_480_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln35_1_fu_491_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln35_2_fu_502_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal diff_fu_518_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_531_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_539_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_563_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_587_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_595_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_651_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_667_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_683_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_707_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_715_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_739_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_747_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_755_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_779_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_fu_909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_fu_913_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal diff_1_fu_1233_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_72_fu_1239_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1247_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_1255_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_75_fu_1263_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1271_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_1287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_1295_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1303_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_1311_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_fu_1319_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_1327_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_1335_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1343_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_1351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_fu_1359_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_1367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_fu_1375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_fu_1383_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_fu_1391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1399_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_1407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_94_fu_1415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_fu_1423_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_1431_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_1439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_1447_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_1455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_100_fu_1463_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_1471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_1479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_1487_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln20_1_fu_1495_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_1_fu_1625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_1_fu_1629_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln35_3_fu_1949_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln35_4_fu_1959_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln35_5_fu_1969_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal and_ln1_fu_1979_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_1_fu_2082_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln21_1_fu_2181_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_fu_2078_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_1_fu_2185_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_63_fu_2191_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal and_ln1_cast_fu_2029_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_1_cast_fu_2132_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_fu_2205_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln22_fu_2201_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_fu_2211_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_2_fu_2291_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_3_fu_2394_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_3_cast_fu_2444_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_2_cast_fu_2341_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln21_3_fu_2493_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_2_fu_2390_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_fu_2503_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_135_fu_2509_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln22_1_fu_2519_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_1_fu_2497_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_1_fu_2523_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal diff_2_fu_2603_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_144_fu_2608_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_fu_2616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_146_fu_2624_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_fu_2632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_2640_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_149_fu_2648_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_fu_2656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_fu_2664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_152_fu_2672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_153_fu_2680_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_fu_2688_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_155_fu_2696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_156_fu_2704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_fu_2712_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_fu_2720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_159_fu_2728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_fu_2736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_161_fu_2744_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_162_fu_2752_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_163_fu_2760_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_fu_2768_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_fu_2776_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_fu_2784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_fu_2792_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_168_fu_2800_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_169_fu_2808_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_170_fu_2816_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_fu_2824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_172_fu_2832_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_173_fu_2840_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_fu_2848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_fu_2856_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln20_2_fu_2864_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_2_fu_2994_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_2_fu_2998_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal diff_3_fu_3318_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_216_fu_3324_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_217_fu_3332_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_218_fu_3340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_219_fu_3348_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_220_fu_3356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_221_fu_3364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_222_fu_3372_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_223_fu_3380_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_224_fu_3388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_225_fu_3396_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_226_fu_3404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_227_fu_3412_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_228_fu_3420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_229_fu_3428_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_230_fu_3436_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_231_fu_3444_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_232_fu_3452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_fu_3460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_234_fu_3468_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_235_fu_3476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_236_fu_3484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_237_fu_3492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_238_fu_3500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_239_fu_3508_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_240_fu_3516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_241_fu_3524_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_242_fu_3532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_243_fu_3540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_244_fu_3548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_245_fu_3556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_246_fu_3564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_fu_3572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln20_3_fu_3580_p64 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln20_3_fu_3710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln20_3_fu_3714_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln2_fu_4034_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln3_fu_4063_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_1_fu_4088_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_fu_4059_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_4_fu_4092_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_fu_4098_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_71_fu_4108_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln24_fu_4118_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_1_fu_4104_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_fu_4122_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln25_1_fu_4132_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_fu_4128_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln18_1_fu_4148_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln23_1_fu_4177_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_3_fu_4202_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_2_fu_4173_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_5_fu_4206_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_1_fu_4212_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_143_fu_4222_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln24_1_fu_4232_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_3_fu_4218_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_1_fu_4236_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln25_3_fu_4246_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_2_fu_4242_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln21_4_fu_4262_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_5_fu_4365_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_5_cast_fu_4415_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_4_cast_fu_4312_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln21_5_fu_4464_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_4_fu_4361_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_2_fu_4474_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_207_fu_4480_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln22_2_fu_4490_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_2_fu_4468_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_2_fu_4494_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_6_fu_4574_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_7_fu_4677_p32 : STD_LOGIC_VECTOR (61 downto 0);
    signal and_ln21_7_cast_fu_4727_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln21_6_cast_fu_4624_p31 : STD_LOGIC_VECTOR (59 downto 0);
    signal zext_ln21_7_fu_4776_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln21_6_fu_4673_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln21_3_fu_4786_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_279_fu_4792_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln22_3_fu_4802_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln18_3_fu_4780_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln22_3_fu_4806_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal and_ln18_2_fu_4902_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln23_2_fu_4931_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_5_fu_4956_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_4_fu_4927_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_6_fu_4960_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_2_fu_4966_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_215_fu_4976_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln24_2_fu_4986_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_5_fu_4972_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_2_fu_4990_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln25_5_fu_5000_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_4_fu_4996_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln18_3_fu_5016_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln23_3_fu_5045_p15 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln23_7_fu_5070_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln23_6_fu_5041_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal add_ln23_7_fu_5074_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal add_ln23_3_fu_5080_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_287_fu_5090_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal zext_ln24_3_fu_5100_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln18_7_fu_5086_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal add_ln24_3_fu_5104_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln25_7_fu_5114_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln25_6_fu_5110_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln45_fu_5130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln107_fu_4898_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal max_dist_fu_5136_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln31_fu_5167_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln35_5_fu_5173_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_fu_5179_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln35_2_fu_5170_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln36_fu_5176_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln36_1_fu_5189_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln36_2_fu_5195_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln36_1_fu_5185_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal dists_0_fu_5199_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_dist_1_fu_5209_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_2_fu_5214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln45_fu_5236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln45_1_fu_5228_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln55_fu_5205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_dist_2_fu_5220_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln45_2_fu_5241_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln55_fu_5259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_fu_5265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_fu_5271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln108_1_fu_5249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln53_fu_5253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal labels_2_fu_5299_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_2_2_fu_5307_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal labels_2_4_fu_5315_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_fu_5277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_2_fu_5285_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dists_2_3_fu_5292_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component DigitRec_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component DigitRec_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln107_fu_455_p2 = ap_const_lv1_0))) then 
                    i_1_fu_242 <= add_ln107_fu_461_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_242 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;

    labels_0_3_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                labels_0_3_fu_246 <= labels_0_1_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                labels_0_3_fu_246 <= labels_2_7_fu_5339_p3;
            end if; 
        end if;
    end process;

    labels_1_3_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                labels_1_3_fu_250 <= labels_1_1_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                labels_1_3_fu_250 <= labels_2_6_fu_5331_p3;
            end if; 
        end if;
    end process;

    labels_2_3_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                labels_2_3_fu_254 <= labels_2_1_reload;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                labels_2_3_fu_254 <= labels_2_5_fu_5323_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln26_1_reg_6482 <= add_ln26_1_fu_5010_p2;
                add_ln26_2_reg_6487 <= add_ln26_2_fu_5124_p2;
                dists_0_3_out_load_reg_6464 <= dists_0_3_out_i;
                dists_1_3_out_load_reg_6470 <= dists_1_3_out_i;
                i_reg_5455 <= ap_sig_allocacmp_i;
                i_reg_5455_pp0_iter1_reg <= i_reg_5455;
                icmp_ln107_reg_5460 <= icmp_ln107_fu_455_p2;
                icmp_ln107_reg_5460_pp0_iter1_reg <= icmp_ln107_reg_5460;
                icmp_ln45_1_reg_6497 <= icmp_ln45_1_fu_5148_p2;
                    shl_ln_reg_5464(13 downto 2) <= shl_ln_fu_467_p3(13 downto 2);
                tmp_136_reg_5936 <= add_ln22_1_fu_2523_p2(51 downto 48);
                tmp_137_reg_5942 <= add_ln22_1_fu_2523_p2(43 downto 40);
                tmp_138_reg_5948 <= add_ln22_1_fu_2523_p2(35 downto 32);
                tmp_139_reg_5954 <= add_ln22_1_fu_2523_p2(27 downto 24);
                tmp_140_reg_5960 <= add_ln22_1_fu_2523_p2(19 downto 16);
                tmp_141_reg_5966 <= add_ln22_1_fu_2523_p2(11 downto 8);
                tmp_142_reg_5977 <= add_ln22_1_fu_2523_p2(59 downto 56);
                tmp_176_reg_5982 <= sub_ln20_2_fu_2998_p2(61 downto 60);
                tmp_177_reg_5987 <= sub_ln20_2_fu_2998_p2(57 downto 56);
                tmp_178_reg_5993 <= sub_ln20_2_fu_2998_p2(53 downto 52);
                tmp_179_reg_5999 <= sub_ln20_2_fu_2998_p2(49 downto 48);
                tmp_180_reg_6005 <= sub_ln20_2_fu_2998_p2(45 downto 44);
                tmp_181_reg_6011 <= sub_ln20_2_fu_2998_p2(41 downto 40);
                tmp_182_reg_6017 <= sub_ln20_2_fu_2998_p2(37 downto 36);
                tmp_183_reg_6023 <= sub_ln20_2_fu_2998_p2(33 downto 32);
                tmp_184_reg_6029 <= sub_ln20_2_fu_2998_p2(29 downto 28);
                tmp_185_reg_6035 <= sub_ln20_2_fu_2998_p2(25 downto 24);
                tmp_186_reg_6041 <= sub_ln20_2_fu_2998_p2(21 downto 20);
                tmp_187_reg_6047 <= sub_ln20_2_fu_2998_p2(17 downto 16);
                tmp_188_reg_6053 <= sub_ln20_2_fu_2998_p2(13 downto 12);
                tmp_189_reg_6059 <= sub_ln20_2_fu_2998_p2(9 downto 8);
                tmp_190_reg_6065 <= sub_ln20_2_fu_2998_p2(5 downto 4);
                tmp_191_reg_6077 <= sub_ln20_2_fu_2998_p2(63 downto 62);
                tmp_192_reg_6082 <= sub_ln20_2_fu_2998_p2(59 downto 58);
                tmp_193_reg_6088 <= sub_ln20_2_fu_2998_p2(55 downto 54);
                tmp_194_reg_6094 <= sub_ln20_2_fu_2998_p2(51 downto 50);
                tmp_195_reg_6100 <= sub_ln20_2_fu_2998_p2(47 downto 46);
                tmp_196_reg_6106 <= sub_ln20_2_fu_2998_p2(43 downto 42);
                tmp_197_reg_6112 <= sub_ln20_2_fu_2998_p2(39 downto 38);
                tmp_198_reg_6118 <= sub_ln20_2_fu_2998_p2(35 downto 34);
                tmp_199_reg_6124 <= sub_ln20_2_fu_2998_p2(31 downto 30);
                tmp_200_reg_6130 <= sub_ln20_2_fu_2998_p2(27 downto 26);
                tmp_201_reg_6136 <= sub_ln20_2_fu_2998_p2(23 downto 22);
                tmp_202_reg_6142 <= sub_ln20_2_fu_2998_p2(19 downto 18);
                tmp_203_reg_6148 <= sub_ln20_2_fu_2998_p2(15 downto 14);
                tmp_204_reg_6154 <= sub_ln20_2_fu_2998_p2(11 downto 10);
                tmp_205_reg_6160 <= sub_ln20_2_fu_2998_p2(7 downto 6);
                tmp_206_reg_6166 <= sub_ln20_2_fu_2998_p2(3 downto 2);
                tmp_248_reg_6172 <= sub_ln20_3_fu_3714_p2(61 downto 60);
                tmp_249_reg_6177 <= sub_ln20_3_fu_3714_p2(57 downto 56);
                tmp_250_reg_6183 <= sub_ln20_3_fu_3714_p2(53 downto 52);
                tmp_251_reg_6189 <= sub_ln20_3_fu_3714_p2(49 downto 48);
                tmp_252_reg_6195 <= sub_ln20_3_fu_3714_p2(45 downto 44);
                tmp_253_reg_6201 <= sub_ln20_3_fu_3714_p2(41 downto 40);
                tmp_254_reg_6207 <= sub_ln20_3_fu_3714_p2(37 downto 36);
                tmp_255_reg_6213 <= sub_ln20_3_fu_3714_p2(33 downto 32);
                tmp_256_reg_6219 <= sub_ln20_3_fu_3714_p2(29 downto 28);
                tmp_257_reg_6225 <= sub_ln20_3_fu_3714_p2(25 downto 24);
                tmp_258_reg_6231 <= sub_ln20_3_fu_3714_p2(21 downto 20);
                tmp_259_reg_6237 <= sub_ln20_3_fu_3714_p2(17 downto 16);
                tmp_260_reg_6243 <= sub_ln20_3_fu_3714_p2(13 downto 12);
                tmp_261_reg_6249 <= sub_ln20_3_fu_3714_p2(9 downto 8);
                tmp_262_reg_6255 <= sub_ln20_3_fu_3714_p2(5 downto 4);
                tmp_263_reg_6267 <= sub_ln20_3_fu_3714_p2(63 downto 62);
                tmp_264_reg_6272 <= sub_ln20_3_fu_3714_p2(59 downto 58);
                tmp_265_reg_6278 <= sub_ln20_3_fu_3714_p2(55 downto 54);
                tmp_266_reg_6284 <= sub_ln20_3_fu_3714_p2(51 downto 50);
                tmp_267_reg_6290 <= sub_ln20_3_fu_3714_p2(47 downto 46);
                tmp_268_reg_6296 <= sub_ln20_3_fu_3714_p2(43 downto 42);
                tmp_269_reg_6302 <= sub_ln20_3_fu_3714_p2(39 downto 38);
                tmp_270_reg_6308 <= sub_ln20_3_fu_3714_p2(35 downto 34);
                tmp_271_reg_6314 <= sub_ln20_3_fu_3714_p2(31 downto 30);
                tmp_272_reg_6320 <= sub_ln20_3_fu_3714_p2(27 downto 26);
                tmp_273_reg_6326 <= sub_ln20_3_fu_3714_p2(23 downto 22);
                tmp_274_reg_6332 <= sub_ln20_3_fu_3714_p2(19 downto 18);
                tmp_275_reg_6338 <= sub_ln20_3_fu_3714_p2(15 downto 14);
                tmp_276_reg_6344 <= sub_ln20_3_fu_3714_p2(11 downto 10);
                tmp_277_reg_6350 <= sub_ln20_3_fu_3714_p2(7 downto 6);
                tmp_278_reg_6356 <= sub_ln20_3_fu_3714_p2(3 downto 2);
                tmp_64_reg_5890 <= add_ln22_fu_2211_p2(51 downto 48);
                tmp_65_reg_5896 <= add_ln22_fu_2211_p2(43 downto 40);
                tmp_66_reg_5902 <= add_ln22_fu_2211_p2(35 downto 32);
                tmp_67_reg_5908 <= add_ln22_fu_2211_p2(27 downto 24);
                tmp_68_reg_5914 <= add_ln22_fu_2211_p2(19 downto 16);
                tmp_69_reg_5920 <= add_ln22_fu_2211_p2(11 downto 8);
                tmp_70_reg_5931 <= add_ln22_fu_2211_p2(59 downto 56);
                trunc_ln18_2_reg_5972 <= trunc_ln18_2_fu_2589_p1;
                trunc_ln18_reg_5926 <= trunc_ln18_fu_2277_p1;
                trunc_ln21_2_reg_6071 <= trunc_ln21_2_fu_3154_p1;
                trunc_ln21_3_reg_6261 <= trunc_ln21_3_fu_3870_p1;
                    zext_ln39_reg_6492(30 downto 0) <= zext_ln39_fu_5144_p1(30 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln26_reg_6367 <= add_ln26_fu_4256_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                dist_reg_6362 <= dist_fu_4142_p2;
                tmp_104_reg_5680 <= sub_ln20_1_fu_1629_p2(61 downto 60);
                tmp_105_reg_5685 <= sub_ln20_1_fu_1629_p2(57 downto 56);
                tmp_106_reg_5691 <= sub_ln20_1_fu_1629_p2(53 downto 52);
                tmp_107_reg_5697 <= sub_ln20_1_fu_1629_p2(49 downto 48);
                tmp_108_reg_5703 <= sub_ln20_1_fu_1629_p2(45 downto 44);
                tmp_109_reg_5709 <= sub_ln20_1_fu_1629_p2(41 downto 40);
                tmp_110_reg_5715 <= sub_ln20_1_fu_1629_p2(37 downto 36);
                tmp_111_reg_5721 <= sub_ln20_1_fu_1629_p2(33 downto 32);
                tmp_112_reg_5727 <= sub_ln20_1_fu_1629_p2(29 downto 28);
                tmp_113_reg_5733 <= sub_ln20_1_fu_1629_p2(25 downto 24);
                tmp_114_reg_5739 <= sub_ln20_1_fu_1629_p2(21 downto 20);
                tmp_115_reg_5745 <= sub_ln20_1_fu_1629_p2(17 downto 16);
                tmp_116_reg_5751 <= sub_ln20_1_fu_1629_p2(13 downto 12);
                tmp_117_reg_5757 <= sub_ln20_1_fu_1629_p2(9 downto 8);
                tmp_118_reg_5763 <= sub_ln20_1_fu_1629_p2(5 downto 4);
                tmp_119_reg_5775 <= sub_ln20_1_fu_1629_p2(63 downto 62);
                tmp_120_reg_5780 <= sub_ln20_1_fu_1629_p2(59 downto 58);
                tmp_121_reg_5786 <= sub_ln20_1_fu_1629_p2(55 downto 54);
                tmp_122_reg_5792 <= sub_ln20_1_fu_1629_p2(51 downto 50);
                tmp_123_reg_5798 <= sub_ln20_1_fu_1629_p2(47 downto 46);
                tmp_124_reg_5804 <= sub_ln20_1_fu_1629_p2(43 downto 42);
                tmp_125_reg_5810 <= sub_ln20_1_fu_1629_p2(39 downto 38);
                tmp_126_reg_5816 <= sub_ln20_1_fu_1629_p2(35 downto 34);
                tmp_127_reg_5822 <= sub_ln20_1_fu_1629_p2(31 downto 30);
                tmp_128_reg_5828 <= sub_ln20_1_fu_1629_p2(27 downto 26);
                tmp_129_reg_5834 <= sub_ln20_1_fu_1629_p2(23 downto 22);
                tmp_130_reg_5840 <= sub_ln20_1_fu_1629_p2(19 downto 18);
                tmp_131_reg_5846 <= sub_ln20_1_fu_1629_p2(15 downto 14);
                tmp_132_reg_5852 <= sub_ln20_1_fu_1629_p2(11 downto 10);
                tmp_133_reg_5858 <= sub_ln20_1_fu_1629_p2(7 downto 6);
                tmp_134_reg_5864 <= sub_ln20_1_fu_1629_p2(3 downto 2);
                tmp_208_reg_6372 <= add_ln22_2_fu_4494_p2(51 downto 48);
                tmp_209_reg_6378 <= add_ln22_2_fu_4494_p2(43 downto 40);
                tmp_210_reg_6384 <= add_ln22_2_fu_4494_p2(35 downto 32);
                tmp_211_reg_6390 <= add_ln22_2_fu_4494_p2(27 downto 24);
                tmp_212_reg_6396 <= add_ln22_2_fu_4494_p2(19 downto 16);
                tmp_213_reg_6402 <= add_ln22_2_fu_4494_p2(11 downto 8);
                tmp_214_reg_6413 <= add_ln22_2_fu_4494_p2(59 downto 56);
                tmp_280_reg_6418 <= add_ln22_3_fu_4806_p2(51 downto 48);
                tmp_281_reg_6424 <= add_ln22_3_fu_4806_p2(43 downto 40);
                tmp_282_reg_6430 <= add_ln22_3_fu_4806_p2(35 downto 32);
                tmp_283_reg_6436 <= add_ln22_3_fu_4806_p2(27 downto 24);
                tmp_284_reg_6442 <= add_ln22_3_fu_4806_p2(19 downto 16);
                tmp_285_reg_6448 <= add_ln22_3_fu_4806_p2(11 downto 8);
                tmp_286_reg_6459 <= add_ln22_3_fu_4806_p2(59 downto 56);
                tmp_2_reg_5495 <= sub_ln20_fu_913_p2(57 downto 56);
                tmp_34_reg_5507 <= sub_ln20_fu_913_p2(49 downto 48);
                tmp_35_reg_5513 <= sub_ln20_fu_913_p2(45 downto 44);
                tmp_36_reg_5519 <= sub_ln20_fu_913_p2(41 downto 40);
                tmp_37_reg_5525 <= sub_ln20_fu_913_p2(37 downto 36);
                tmp_38_reg_5531 <= sub_ln20_fu_913_p2(33 downto 32);
                tmp_39_reg_5537 <= sub_ln20_fu_913_p2(29 downto 28);
                tmp_3_reg_5501 <= sub_ln20_fu_913_p2(53 downto 52);
                tmp_40_reg_5543 <= sub_ln20_fu_913_p2(25 downto 24);
                tmp_41_reg_5549 <= sub_ln20_fu_913_p2(21 downto 20);
                tmp_42_reg_5555 <= sub_ln20_fu_913_p2(17 downto 16);
                tmp_43_reg_5561 <= sub_ln20_fu_913_p2(13 downto 12);
                tmp_44_reg_5567 <= sub_ln20_fu_913_p2(9 downto 8);
                tmp_45_reg_5573 <= sub_ln20_fu_913_p2(5 downto 4);
                tmp_46_reg_5585 <= sub_ln20_fu_913_p2(63 downto 62);
                tmp_47_reg_5590 <= sub_ln20_fu_913_p2(59 downto 58);
                tmp_48_reg_5596 <= sub_ln20_fu_913_p2(55 downto 54);
                tmp_50_reg_5602 <= sub_ln20_fu_913_p2(51 downto 50);
                tmp_51_reg_5608 <= sub_ln20_fu_913_p2(47 downto 46);
                tmp_52_reg_5614 <= sub_ln20_fu_913_p2(43 downto 42);
                tmp_53_reg_5620 <= sub_ln20_fu_913_p2(39 downto 38);
                tmp_54_reg_5626 <= sub_ln20_fu_913_p2(35 downto 34);
                tmp_55_reg_5632 <= sub_ln20_fu_913_p2(31 downto 30);
                tmp_56_reg_5638 <= sub_ln20_fu_913_p2(27 downto 26);
                tmp_57_reg_5644 <= sub_ln20_fu_913_p2(23 downto 22);
                tmp_58_reg_5650 <= sub_ln20_fu_913_p2(19 downto 18);
                tmp_59_reg_5656 <= sub_ln20_fu_913_p2(15 downto 14);
                tmp_60_reg_5662 <= sub_ln20_fu_913_p2(11 downto 10);
                tmp_61_reg_5668 <= sub_ln20_fu_913_p2(7 downto 6);
                tmp_62_reg_5674 <= sub_ln20_fu_913_p2(3 downto 2);
                tmp_s_reg_5490 <= sub_ln20_fu_913_p2(61 downto 60);
                trunc_ln18_4_reg_6408 <= trunc_ln18_4_fu_4560_p1;
                trunc_ln18_6_reg_6454 <= trunc_ln18_6_fu_4872_p1;
                trunc_ln21_1_reg_5769 <= trunc_ln21_1_fu_1785_p1;
                trunc_ln21_reg_5579 <= trunc_ln21_fu_1069_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                test_set_load_2_reg_5870 <= test_set_q0;
            end if;
        end if;
    end process;
    shl_ln_reg_5464(1 downto 0) <= "00";
    zext_ln39_reg_6492(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln107_fu_461_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv12_1));
    add_ln18_1_fu_2497_p2 <= std_logic_vector(unsigned(and_ln21_3_cast_fu_2444_p31) + unsigned(and_ln21_2_cast_fu_2341_p31));
    add_ln18_2_fu_4468_p2 <= std_logic_vector(unsigned(and_ln21_5_cast_fu_4415_p31) + unsigned(and_ln21_4_cast_fu_4312_p31));
    add_ln18_3_fu_4780_p2 <= std_logic_vector(unsigned(and_ln21_7_cast_fu_4727_p31) + unsigned(and_ln21_6_cast_fu_4624_p31));
    add_ln18_fu_2205_p2 <= std_logic_vector(unsigned(and_ln1_cast_fu_2029_p31) + unsigned(and_ln21_1_cast_fu_2132_p31));
    add_ln21_1_fu_2185_p2 <= std_logic_vector(unsigned(zext_ln21_1_fu_2181_p1) + unsigned(zext_ln21_fu_2078_p1));
    add_ln21_2_fu_4474_p2 <= std_logic_vector(unsigned(zext_ln21_5_fu_4464_p1) + unsigned(zext_ln21_4_fu_4361_p1));
    add_ln21_3_fu_4786_p2 <= std_logic_vector(unsigned(zext_ln21_7_fu_4776_p1) + unsigned(zext_ln21_6_fu_4673_p1));
    add_ln21_fu_2503_p2 <= std_logic_vector(unsigned(zext_ln21_3_fu_2493_p1) + unsigned(zext_ln21_2_fu_2390_p1));
    add_ln22_1_fu_2523_p2 <= std_logic_vector(unsigned(zext_ln22_1_fu_2519_p1) + unsigned(add_ln18_1_fu_2497_p2));
    add_ln22_2_fu_4494_p2 <= std_logic_vector(unsigned(zext_ln22_2_fu_4490_p1) + unsigned(add_ln18_2_fu_4468_p2));
    add_ln22_3_fu_4806_p2 <= std_logic_vector(unsigned(zext_ln22_3_fu_4802_p1) + unsigned(add_ln18_3_fu_4780_p2));
    add_ln22_fu_2211_p2 <= std_logic_vector(unsigned(add_ln18_fu_2205_p2) + unsigned(zext_ln22_fu_2201_p1));
    add_ln23_1_fu_4212_p2 <= std_logic_vector(unsigned(zext_ln23_3_fu_4202_p1) + unsigned(zext_ln23_2_fu_4173_p1));
    add_ln23_2_fu_4966_p2 <= std_logic_vector(unsigned(zext_ln23_5_fu_4956_p1) + unsigned(zext_ln23_4_fu_4927_p1));
    add_ln23_3_fu_5080_p2 <= std_logic_vector(unsigned(zext_ln23_7_fu_5070_p1) + unsigned(zext_ln23_6_fu_5041_p1));
    add_ln23_4_fu_4092_p2 <= std_logic_vector(unsigned(and_ln3_fu_4063_p15) + unsigned(and_ln2_fu_4034_p15));
    add_ln23_5_fu_4206_p2 <= std_logic_vector(unsigned(and_ln23_1_fu_4177_p15) + unsigned(and_ln18_1_fu_4148_p15));
    add_ln23_6_fu_4960_p2 <= std_logic_vector(unsigned(and_ln23_2_fu_4931_p15) + unsigned(and_ln18_2_fu_4902_p15));
    add_ln23_7_fu_5074_p2 <= std_logic_vector(unsigned(and_ln23_3_fu_5045_p15) + unsigned(and_ln18_3_fu_5016_p15));
    add_ln23_fu_4098_p2 <= std_logic_vector(unsigned(zext_ln23_1_fu_4088_p1) + unsigned(zext_ln23_fu_4059_p1));
    add_ln24_1_fu_4236_p2 <= std_logic_vector(unsigned(zext_ln24_1_fu_4232_p1) + unsigned(trunc_ln18_3_fu_4218_p1));
    add_ln24_2_fu_4990_p2 <= std_logic_vector(unsigned(zext_ln24_2_fu_4986_p1) + unsigned(trunc_ln18_5_fu_4972_p1));
    add_ln24_3_fu_5104_p2 <= std_logic_vector(unsigned(zext_ln24_3_fu_5100_p1) + unsigned(trunc_ln18_7_fu_5086_p1));
    add_ln24_fu_4122_p2 <= std_logic_vector(unsigned(zext_ln24_fu_4118_p1) + unsigned(trunc_ln18_1_fu_4104_p1));
    add_ln26_1_fu_5010_p2 <= std_logic_vector(unsigned(trunc_ln25_5_fu_5000_p4) + unsigned(trunc_ln25_4_fu_4996_p1));
    add_ln26_2_fu_5124_p2 <= std_logic_vector(unsigned(trunc_ln25_7_fu_5114_p4) + unsigned(trunc_ln25_6_fu_5110_p1));
    add_ln26_fu_4256_p2 <= std_logic_vector(unsigned(trunc_ln25_3_fu_4246_p4) + unsigned(trunc_ln25_2_fu_4242_p1));
    add_ln36_1_fu_5189_p2 <= std_logic_vector(unsigned(zext_ln35_2_fu_5170_p1) + unsigned(zext_ln36_fu_5176_p1));
    add_ln36_fu_5179_p2 <= std_logic_vector(unsigned(zext_ln31_fu_5167_p1) + unsigned(zext_ln35_5_fu_5173_p1));
    and_ln18_1_fu_4148_p15 <= (((((((((((((ap_const_lv1_0 & tmp_136_reg_5936) & ap_const_lv4_0) & tmp_137_reg_5942) & ap_const_lv4_0) & tmp_138_reg_5948) & ap_const_lv4_0) & tmp_139_reg_5954) & ap_const_lv4_0) & tmp_140_reg_5960) & ap_const_lv4_0) & tmp_141_reg_5966) & ap_const_lv4_0) & trunc_ln18_2_reg_5972);
    and_ln18_2_fu_4902_p15 <= (((((((((((((ap_const_lv1_0 & tmp_208_reg_6372) & ap_const_lv4_0) & tmp_209_reg_6378) & ap_const_lv4_0) & tmp_210_reg_6384) & ap_const_lv4_0) & tmp_211_reg_6390) & ap_const_lv4_0) & tmp_212_reg_6396) & ap_const_lv4_0) & tmp_213_reg_6402) & ap_const_lv4_0) & trunc_ln18_4_reg_6408);
    and_ln18_3_fu_5016_p15 <= (((((((((((((ap_const_lv1_0 & tmp_280_reg_6418) & ap_const_lv4_0) & tmp_281_reg_6424) & ap_const_lv4_0) & tmp_282_reg_6430) & ap_const_lv4_0) & tmp_283_reg_6436) & ap_const_lv4_0) & tmp_284_reg_6442) & ap_const_lv4_0) & tmp_285_reg_6448) & ap_const_lv4_0) & trunc_ln18_6_reg_6454);
    and_ln1_cast_fu_2029_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_2_reg_5495) & ap_const_lv2_0) & tmp_3_reg_5501) & ap_const_lv2_0) & tmp_34_reg_5507) & ap_const_lv2_0) & tmp_35_reg_5513) & ap_const_lv2_0) & tmp_36_reg_5519) & ap_const_lv2_0) & tmp_37_reg_5525) & ap_const_lv2_0) & tmp_38_reg_5531) & ap_const_lv2_0) & tmp_39_reg_5537) & ap_const_lv2_0) & tmp_40_reg_5543) & ap_const_lv2_0) & tmp_41_reg_5549) & ap_const_lv2_0) & tmp_42_reg_5555) & ap_const_lv2_0) & tmp_43_reg_5561) & ap_const_lv2_0) & tmp_44_reg_5567) & ap_const_lv2_0) & tmp_45_reg_5573) & ap_const_lv2_0) & trunc_ln21_reg_5579);
    and_ln1_fu_1979_p32 <= ((((((((((((((((((((((((((((((tmp_s_reg_5490 & ap_const_lv2_0) & tmp_2_reg_5495) & ap_const_lv2_0) & tmp_3_reg_5501) & ap_const_lv2_0) & tmp_34_reg_5507) & ap_const_lv2_0) & tmp_35_reg_5513) & ap_const_lv2_0) & tmp_36_reg_5519) & ap_const_lv2_0) & tmp_37_reg_5525) & ap_const_lv2_0) & tmp_38_reg_5531) & ap_const_lv2_0) & tmp_39_reg_5537) & ap_const_lv2_0) & tmp_40_reg_5543) & ap_const_lv2_0) & tmp_41_reg_5549) & ap_const_lv2_0) & tmp_42_reg_5555) & ap_const_lv2_0) & tmp_43_reg_5561) & ap_const_lv2_0) & tmp_44_reg_5567) & ap_const_lv2_0) & tmp_45_reg_5573) & ap_const_lv2_0) & trunc_ln21_reg_5579);
    and_ln20_1_fu_1495_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_72_fu_1239_p3 & ap_const_lv1_0) & tmp_73_fu_1247_p3) & ap_const_lv1_0) & tmp_74_fu_1255_p3) & ap_const_lv1_0) & tmp_75_fu_1263_p3) & ap_const_lv1_0) & tmp_76_fu_1271_p3) & ap_const_lv1_0) & tmp_77_fu_1279_p3) & ap_const_lv1_0) & tmp_78_fu_1287_p3) & ap_const_lv1_0) & tmp_79_fu_1295_p3) & ap_const_lv1_0) & tmp_80_fu_1303_p3) & ap_const_lv1_0) & tmp_81_fu_1311_p3) & ap_const_lv1_0) & tmp_82_fu_1319_p3) & ap_const_lv1_0) & tmp_83_fu_1327_p3) & ap_const_lv1_0) & tmp_84_fu_1335_p3) & ap_const_lv1_0) & tmp_85_fu_1343_p3) & ap_const_lv1_0) & tmp_86_fu_1351_p3) & ap_const_lv1_0) & tmp_87_fu_1359_p3) & ap_const_lv1_0) & tmp_88_fu_1367_p3) & ap_const_lv1_0) & tmp_89_fu_1375_p3) & ap_const_lv1_0) & tmp_90_fu_1383_p3) & ap_const_lv1_0) & tmp_91_fu_1391_p3) & ap_const_lv1_0) & tmp_92_fu_1399_p3) & ap_const_lv1_0) & tmp_93_fu_1407_p3) & ap_const_lv1_0) & tmp_94_fu_1415_p3) & ap_const_lv1_0) & tmp_95_fu_1423_p3) & ap_const_lv1_0) & tmp_96_fu_1431_p3) & ap_const_lv1_0) 
    & tmp_97_fu_1439_p3) & ap_const_lv1_0) & tmp_98_fu_1447_p3) & ap_const_lv1_0) & tmp_99_fu_1455_p3) & ap_const_lv1_0) & tmp_100_fu_1463_p3) & ap_const_lv1_0) & tmp_101_fu_1471_p3) & ap_const_lv1_0) & tmp_102_fu_1479_p3) & ap_const_lv1_0) & tmp_103_fu_1487_p3);
    and_ln20_2_fu_2864_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_144_fu_2608_p3 & ap_const_lv1_0) & tmp_145_fu_2616_p3) & ap_const_lv1_0) & tmp_146_fu_2624_p3) & ap_const_lv1_0) & tmp_147_fu_2632_p3) & ap_const_lv1_0) & tmp_148_fu_2640_p3) & ap_const_lv1_0) & tmp_149_fu_2648_p3) & ap_const_lv1_0) & tmp_150_fu_2656_p3) & ap_const_lv1_0) & tmp_151_fu_2664_p3) & ap_const_lv1_0) & tmp_152_fu_2672_p3) & ap_const_lv1_0) & tmp_153_fu_2680_p3) & ap_const_lv1_0) & tmp_154_fu_2688_p3) & ap_const_lv1_0) & tmp_155_fu_2696_p3) & ap_const_lv1_0) & tmp_156_fu_2704_p3) & ap_const_lv1_0) & tmp_157_fu_2712_p3) & ap_const_lv1_0) & tmp_158_fu_2720_p3) & ap_const_lv1_0) & tmp_159_fu_2728_p3) & ap_const_lv1_0) & tmp_160_fu_2736_p3) & ap_const_lv1_0) & tmp_161_fu_2744_p3) & ap_const_lv1_0) & tmp_162_fu_2752_p3) & ap_const_lv1_0) & tmp_163_fu_2760_p3) & ap_const_lv1_0) & tmp_164_fu_2768_p3) & ap_const_lv1_0) & tmp_165_fu_2776_p3) & ap_const_lv1_0) & tmp_166_fu_2784_p3) & ap_const_lv1_0) & tmp_167_fu_2792_p3) & ap_const_lv1_0) & tmp_168_fu_2800_p3) 
    & ap_const_lv1_0) & tmp_169_fu_2808_p3) & ap_const_lv1_0) & tmp_170_fu_2816_p3) & ap_const_lv1_0) & tmp_171_fu_2824_p3) & ap_const_lv1_0) & tmp_172_fu_2832_p3) & ap_const_lv1_0) & tmp_173_fu_2840_p3) & ap_const_lv1_0) & tmp_174_fu_2848_p3) & ap_const_lv1_0) & tmp_175_fu_2856_p3);
    and_ln20_3_fu_3580_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_216_fu_3324_p3 & ap_const_lv1_0) & tmp_217_fu_3332_p3) & ap_const_lv1_0) & tmp_218_fu_3340_p3) & ap_const_lv1_0) & tmp_219_fu_3348_p3) & ap_const_lv1_0) & tmp_220_fu_3356_p3) & ap_const_lv1_0) & tmp_221_fu_3364_p3) & ap_const_lv1_0) & tmp_222_fu_3372_p3) & ap_const_lv1_0) & tmp_223_fu_3380_p3) & ap_const_lv1_0) & tmp_224_fu_3388_p3) & ap_const_lv1_0) & tmp_225_fu_3396_p3) & ap_const_lv1_0) & tmp_226_fu_3404_p3) & ap_const_lv1_0) & tmp_227_fu_3412_p3) & ap_const_lv1_0) & tmp_228_fu_3420_p3) & ap_const_lv1_0) & tmp_229_fu_3428_p3) & ap_const_lv1_0) & tmp_230_fu_3436_p3) & ap_const_lv1_0) & tmp_231_fu_3444_p3) & ap_const_lv1_0) & tmp_232_fu_3452_p3) & ap_const_lv1_0) & tmp_233_fu_3460_p3) & ap_const_lv1_0) & tmp_234_fu_3468_p3) & ap_const_lv1_0) & tmp_235_fu_3476_p3) & ap_const_lv1_0) & tmp_236_fu_3484_p3) & ap_const_lv1_0) & tmp_237_fu_3492_p3) & ap_const_lv1_0) & tmp_238_fu_3500_p3) & ap_const_lv1_0) & tmp_239_fu_3508_p3) & ap_const_lv1_0) & tmp_240_fu_3516_p3) 
    & ap_const_lv1_0) & tmp_241_fu_3524_p3) & ap_const_lv1_0) & tmp_242_fu_3532_p3) & ap_const_lv1_0) & tmp_243_fu_3540_p3) & ap_const_lv1_0) & tmp_244_fu_3548_p3) & ap_const_lv1_0) & tmp_245_fu_3556_p3) & ap_const_lv1_0) & tmp_246_fu_3564_p3) & ap_const_lv1_0) & tmp_247_fu_3572_p3);
    and_ln21_1_cast_fu_2132_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_47_reg_5590) & ap_const_lv2_0) & tmp_48_reg_5596) & ap_const_lv2_0) & tmp_50_reg_5602) & ap_const_lv2_0) & tmp_51_reg_5608) & ap_const_lv2_0) & tmp_52_reg_5614) & ap_const_lv2_0) & tmp_53_reg_5620) & ap_const_lv2_0) & tmp_54_reg_5626) & ap_const_lv2_0) & tmp_55_reg_5632) & ap_const_lv2_0) & tmp_56_reg_5638) & ap_const_lv2_0) & tmp_57_reg_5644) & ap_const_lv2_0) & tmp_58_reg_5650) & ap_const_lv2_0) & tmp_59_reg_5656) & ap_const_lv2_0) & tmp_60_reg_5662) & ap_const_lv2_0) & tmp_61_reg_5668) & ap_const_lv2_0) & tmp_62_reg_5674);
    and_ln21_1_fu_2082_p32 <= ((((((((((((((((((((((((((((((tmp_46_reg_5585 & ap_const_lv2_0) & tmp_47_reg_5590) & ap_const_lv2_0) & tmp_48_reg_5596) & ap_const_lv2_0) & tmp_50_reg_5602) & ap_const_lv2_0) & tmp_51_reg_5608) & ap_const_lv2_0) & tmp_52_reg_5614) & ap_const_lv2_0) & tmp_53_reg_5620) & ap_const_lv2_0) & tmp_54_reg_5626) & ap_const_lv2_0) & tmp_55_reg_5632) & ap_const_lv2_0) & tmp_56_reg_5638) & ap_const_lv2_0) & tmp_57_reg_5644) & ap_const_lv2_0) & tmp_58_reg_5650) & ap_const_lv2_0) & tmp_59_reg_5656) & ap_const_lv2_0) & tmp_60_reg_5662) & ap_const_lv2_0) & tmp_61_reg_5668) & ap_const_lv2_0) & tmp_62_reg_5674);
    and_ln21_2_cast_fu_2341_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_105_reg_5685) & ap_const_lv2_0) & tmp_106_reg_5691) & ap_const_lv2_0) & tmp_107_reg_5697) & ap_const_lv2_0) & tmp_108_reg_5703) & ap_const_lv2_0) & tmp_109_reg_5709) & ap_const_lv2_0) & tmp_110_reg_5715) & ap_const_lv2_0) & tmp_111_reg_5721) & ap_const_lv2_0) & tmp_112_reg_5727) & ap_const_lv2_0) & tmp_113_reg_5733) & ap_const_lv2_0) & tmp_114_reg_5739) & ap_const_lv2_0) & tmp_115_reg_5745) & ap_const_lv2_0) & tmp_116_reg_5751) & ap_const_lv2_0) & tmp_117_reg_5757) & ap_const_lv2_0) & tmp_118_reg_5763) & ap_const_lv2_0) & trunc_ln21_1_reg_5769);
    and_ln21_2_fu_2291_p32 <= ((((((((((((((((((((((((((((((tmp_104_reg_5680 & ap_const_lv2_0) & tmp_105_reg_5685) & ap_const_lv2_0) & tmp_106_reg_5691) & ap_const_lv2_0) & tmp_107_reg_5697) & ap_const_lv2_0) & tmp_108_reg_5703) & ap_const_lv2_0) & tmp_109_reg_5709) & ap_const_lv2_0) & tmp_110_reg_5715) & ap_const_lv2_0) & tmp_111_reg_5721) & ap_const_lv2_0) & tmp_112_reg_5727) & ap_const_lv2_0) & tmp_113_reg_5733) & ap_const_lv2_0) & tmp_114_reg_5739) & ap_const_lv2_0) & tmp_115_reg_5745) & ap_const_lv2_0) & tmp_116_reg_5751) & ap_const_lv2_0) & tmp_117_reg_5757) & ap_const_lv2_0) & tmp_118_reg_5763) & ap_const_lv2_0) & trunc_ln21_1_reg_5769);
    and_ln21_3_cast_fu_2444_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_120_reg_5780) & ap_const_lv2_0) & tmp_121_reg_5786) & ap_const_lv2_0) & tmp_122_reg_5792) & ap_const_lv2_0) & tmp_123_reg_5798) & ap_const_lv2_0) & tmp_124_reg_5804) & ap_const_lv2_0) & tmp_125_reg_5810) & ap_const_lv2_0) & tmp_126_reg_5816) & ap_const_lv2_0) & tmp_127_reg_5822) & ap_const_lv2_0) & tmp_128_reg_5828) & ap_const_lv2_0) & tmp_129_reg_5834) & ap_const_lv2_0) & tmp_130_reg_5840) & ap_const_lv2_0) & tmp_131_reg_5846) & ap_const_lv2_0) & tmp_132_reg_5852) & ap_const_lv2_0) & tmp_133_reg_5858) & ap_const_lv2_0) & tmp_134_reg_5864);
    and_ln21_3_fu_2394_p32 <= ((((((((((((((((((((((((((((((tmp_119_reg_5775 & ap_const_lv2_0) & tmp_120_reg_5780) & ap_const_lv2_0) & tmp_121_reg_5786) & ap_const_lv2_0) & tmp_122_reg_5792) & ap_const_lv2_0) & tmp_123_reg_5798) & ap_const_lv2_0) & tmp_124_reg_5804) & ap_const_lv2_0) & tmp_125_reg_5810) & ap_const_lv2_0) & tmp_126_reg_5816) & ap_const_lv2_0) & tmp_127_reg_5822) & ap_const_lv2_0) & tmp_128_reg_5828) & ap_const_lv2_0) & tmp_129_reg_5834) & ap_const_lv2_0) & tmp_130_reg_5840) & ap_const_lv2_0) & tmp_131_reg_5846) & ap_const_lv2_0) & tmp_132_reg_5852) & ap_const_lv2_0) & tmp_133_reg_5858) & ap_const_lv2_0) & tmp_134_reg_5864);
    and_ln21_4_cast_fu_4312_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_177_reg_5987) & ap_const_lv2_0) & tmp_178_reg_5993) & ap_const_lv2_0) & tmp_179_reg_5999) & ap_const_lv2_0) & tmp_180_reg_6005) & ap_const_lv2_0) & tmp_181_reg_6011) & ap_const_lv2_0) & tmp_182_reg_6017) & ap_const_lv2_0) & tmp_183_reg_6023) & ap_const_lv2_0) & tmp_184_reg_6029) & ap_const_lv2_0) & tmp_185_reg_6035) & ap_const_lv2_0) & tmp_186_reg_6041) & ap_const_lv2_0) & tmp_187_reg_6047) & ap_const_lv2_0) & tmp_188_reg_6053) & ap_const_lv2_0) & tmp_189_reg_6059) & ap_const_lv2_0) & tmp_190_reg_6065) & ap_const_lv2_0) & trunc_ln21_2_reg_6071);
    and_ln21_4_fu_4262_p32 <= ((((((((((((((((((((((((((((((tmp_176_reg_5982 & ap_const_lv2_0) & tmp_177_reg_5987) & ap_const_lv2_0) & tmp_178_reg_5993) & ap_const_lv2_0) & tmp_179_reg_5999) & ap_const_lv2_0) & tmp_180_reg_6005) & ap_const_lv2_0) & tmp_181_reg_6011) & ap_const_lv2_0) & tmp_182_reg_6017) & ap_const_lv2_0) & tmp_183_reg_6023) & ap_const_lv2_0) & tmp_184_reg_6029) & ap_const_lv2_0) & tmp_185_reg_6035) & ap_const_lv2_0) & tmp_186_reg_6041) & ap_const_lv2_0) & tmp_187_reg_6047) & ap_const_lv2_0) & tmp_188_reg_6053) & ap_const_lv2_0) & tmp_189_reg_6059) & ap_const_lv2_0) & tmp_190_reg_6065) & ap_const_lv2_0) & trunc_ln21_2_reg_6071);
    and_ln21_5_cast_fu_4415_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_192_reg_6082) & ap_const_lv2_0) & tmp_193_reg_6088) & ap_const_lv2_0) & tmp_194_reg_6094) & ap_const_lv2_0) & tmp_195_reg_6100) & ap_const_lv2_0) & tmp_196_reg_6106) & ap_const_lv2_0) & tmp_197_reg_6112) & ap_const_lv2_0) & tmp_198_reg_6118) & ap_const_lv2_0) & tmp_199_reg_6124) & ap_const_lv2_0) & tmp_200_reg_6130) & ap_const_lv2_0) & tmp_201_reg_6136) & ap_const_lv2_0) & tmp_202_reg_6142) & ap_const_lv2_0) & tmp_203_reg_6148) & ap_const_lv2_0) & tmp_204_reg_6154) & ap_const_lv2_0) & tmp_205_reg_6160) & ap_const_lv2_0) & tmp_206_reg_6166);
    and_ln21_5_fu_4365_p32 <= ((((((((((((((((((((((((((((((tmp_191_reg_6077 & ap_const_lv2_0) & tmp_192_reg_6082) & ap_const_lv2_0) & tmp_193_reg_6088) & ap_const_lv2_0) & tmp_194_reg_6094) & ap_const_lv2_0) & tmp_195_reg_6100) & ap_const_lv2_0) & tmp_196_reg_6106) & ap_const_lv2_0) & tmp_197_reg_6112) & ap_const_lv2_0) & tmp_198_reg_6118) & ap_const_lv2_0) & tmp_199_reg_6124) & ap_const_lv2_0) & tmp_200_reg_6130) & ap_const_lv2_0) & tmp_201_reg_6136) & ap_const_lv2_0) & tmp_202_reg_6142) & ap_const_lv2_0) & tmp_203_reg_6148) & ap_const_lv2_0) & tmp_204_reg_6154) & ap_const_lv2_0) & tmp_205_reg_6160) & ap_const_lv2_0) & tmp_206_reg_6166);
    and_ln21_6_cast_fu_4624_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_249_reg_6177) & ap_const_lv2_0) & tmp_250_reg_6183) & ap_const_lv2_0) & tmp_251_reg_6189) & ap_const_lv2_0) & tmp_252_reg_6195) & ap_const_lv2_0) & tmp_253_reg_6201) & ap_const_lv2_0) & tmp_254_reg_6207) & ap_const_lv2_0) & tmp_255_reg_6213) & ap_const_lv2_0) & tmp_256_reg_6219) & ap_const_lv2_0) & tmp_257_reg_6225) & ap_const_lv2_0) & tmp_258_reg_6231) & ap_const_lv2_0) & tmp_259_reg_6237) & ap_const_lv2_0) & tmp_260_reg_6243) & ap_const_lv2_0) & tmp_261_reg_6249) & ap_const_lv2_0) & tmp_262_reg_6255) & ap_const_lv2_0) & trunc_ln21_3_reg_6261);
    and_ln21_6_fu_4574_p32 <= ((((((((((((((((((((((((((((((tmp_248_reg_6172 & ap_const_lv2_0) & tmp_249_reg_6177) & ap_const_lv2_0) & tmp_250_reg_6183) & ap_const_lv2_0) & tmp_251_reg_6189) & ap_const_lv2_0) & tmp_252_reg_6195) & ap_const_lv2_0) & tmp_253_reg_6201) & ap_const_lv2_0) & tmp_254_reg_6207) & ap_const_lv2_0) & tmp_255_reg_6213) & ap_const_lv2_0) & tmp_256_reg_6219) & ap_const_lv2_0) & tmp_257_reg_6225) & ap_const_lv2_0) & tmp_258_reg_6231) & ap_const_lv2_0) & tmp_259_reg_6237) & ap_const_lv2_0) & tmp_260_reg_6243) & ap_const_lv2_0) & tmp_261_reg_6249) & ap_const_lv2_0) & tmp_262_reg_6255) & ap_const_lv2_0) & trunc_ln21_3_reg_6261);
    and_ln21_7_cast_fu_4727_p31 <= (((((((((((((((((((((((((((((ap_const_lv2_0 & tmp_264_reg_6272) & ap_const_lv2_0) & tmp_265_reg_6278) & ap_const_lv2_0) & tmp_266_reg_6284) & ap_const_lv2_0) & tmp_267_reg_6290) & ap_const_lv2_0) & tmp_268_reg_6296) & ap_const_lv2_0) & tmp_269_reg_6302) & ap_const_lv2_0) & tmp_270_reg_6308) & ap_const_lv2_0) & tmp_271_reg_6314) & ap_const_lv2_0) & tmp_272_reg_6320) & ap_const_lv2_0) & tmp_273_reg_6326) & ap_const_lv2_0) & tmp_274_reg_6332) & ap_const_lv2_0) & tmp_275_reg_6338) & ap_const_lv2_0) & tmp_276_reg_6344) & ap_const_lv2_0) & tmp_277_reg_6350) & ap_const_lv2_0) & tmp_278_reg_6356);
    and_ln21_7_fu_4677_p32 <= ((((((((((((((((((((((((((((((tmp_263_reg_6267 & ap_const_lv2_0) & tmp_264_reg_6272) & ap_const_lv2_0) & tmp_265_reg_6278) & ap_const_lv2_0) & tmp_266_reg_6284) & ap_const_lv2_0) & tmp_267_reg_6290) & ap_const_lv2_0) & tmp_268_reg_6296) & ap_const_lv2_0) & tmp_269_reg_6302) & ap_const_lv2_0) & tmp_270_reg_6308) & ap_const_lv2_0) & tmp_271_reg_6314) & ap_const_lv2_0) & tmp_272_reg_6320) & ap_const_lv2_0) & tmp_273_reg_6326) & ap_const_lv2_0) & tmp_274_reg_6332) & ap_const_lv2_0) & tmp_275_reg_6338) & ap_const_lv2_0) & tmp_276_reg_6344) & ap_const_lv2_0) & tmp_277_reg_6350) & ap_const_lv2_0) & tmp_278_reg_6356);
    and_ln23_1_fu_4177_p15 <= (((((((((((((ap_const_lv1_0 & tmp_142_reg_5977) & ap_const_lv4_0) & tmp_136_reg_5936) & ap_const_lv4_0) & tmp_137_reg_5942) & ap_const_lv4_0) & tmp_138_reg_5948) & ap_const_lv4_0) & tmp_139_reg_5954) & ap_const_lv4_0) & tmp_140_reg_5960) & ap_const_lv4_0) & tmp_141_reg_5966);
    and_ln23_2_fu_4931_p15 <= (((((((((((((ap_const_lv1_0 & tmp_214_reg_6413) & ap_const_lv4_0) & tmp_208_reg_6372) & ap_const_lv4_0) & tmp_209_reg_6378) & ap_const_lv4_0) & tmp_210_reg_6384) & ap_const_lv4_0) & tmp_211_reg_6390) & ap_const_lv4_0) & tmp_212_reg_6396) & ap_const_lv4_0) & tmp_213_reg_6402);
    and_ln23_3_fu_5045_p15 <= (((((((((((((ap_const_lv1_0 & tmp_286_reg_6459) & ap_const_lv4_0) & tmp_280_reg_6418) & ap_const_lv4_0) & tmp_281_reg_6424) & ap_const_lv4_0) & tmp_282_reg_6430) & ap_const_lv4_0) & tmp_283_reg_6436) & ap_const_lv4_0) & tmp_284_reg_6442) & ap_const_lv4_0) & tmp_285_reg_6448);
    and_ln2_fu_4034_p15 <= (((((((((((((ap_const_lv1_0 & tmp_64_reg_5890) & ap_const_lv4_0) & tmp_65_reg_5896) & ap_const_lv4_0) & tmp_66_reg_5902) & ap_const_lv4_0) & tmp_67_reg_5908) & ap_const_lv4_0) & tmp_68_reg_5914) & ap_const_lv4_0) & tmp_69_reg_5920) & ap_const_lv4_0) & trunc_ln18_reg_5926);
    and_ln3_fu_4063_p15 <= (((((((((((((ap_const_lv1_0 & tmp_70_reg_5931) & ap_const_lv4_0) & tmp_64_reg_5890) & ap_const_lv4_0) & tmp_65_reg_5896) & ap_const_lv4_0) & tmp_66_reg_5902) & ap_const_lv4_0) & tmp_67_reg_5908) & ap_const_lv4_0) & tmp_68_reg_5914) & ap_const_lv4_0) & tmp_69_reg_5920);
    and_ln_fu_779_p64 <= ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((tmp_fu_523_p3 & ap_const_lv1_0) & tmp_4_fu_531_p3) & ap_const_lv1_0) & tmp_5_fu_539_p3) & ap_const_lv1_0) & tmp_6_fu_547_p3) & ap_const_lv1_0) & tmp_7_fu_555_p3) & ap_const_lv1_0) & tmp_8_fu_563_p3) & ap_const_lv1_0) & tmp_9_fu_571_p3) & ap_const_lv1_0) & tmp_10_fu_579_p3) & ap_const_lv1_0) & tmp_11_fu_587_p3) & ap_const_lv1_0) & tmp_12_fu_595_p3) & ap_const_lv1_0) & tmp_13_fu_603_p3) & ap_const_lv1_0) & tmp_14_fu_611_p3) & ap_const_lv1_0) & tmp_15_fu_619_p3) & ap_const_lv1_0) & tmp_16_fu_627_p3) & ap_const_lv1_0) & tmp_17_fu_635_p3) & ap_const_lv1_0) & tmp_18_fu_643_p3) & ap_const_lv1_0) & tmp_19_fu_651_p3) & ap_const_lv1_0) & tmp_20_fu_659_p3) & ap_const_lv1_0) & tmp_21_fu_667_p3) & ap_const_lv1_0) & tmp_22_fu_675_p3) & ap_const_lv1_0) & tmp_23_fu_683_p3) & ap_const_lv1_0) & tmp_24_fu_691_p3) & ap_const_lv1_0) & tmp_25_fu_699_p3) & ap_const_lv1_0) & tmp_26_fu_707_p3) & ap_const_lv1_0) & tmp_27_fu_715_p3) & ap_const_lv1_0) & tmp_28_fu_723_p3) & ap_const_lv1_0) 
    & tmp_29_fu_731_p3) & ap_const_lv1_0) & tmp_30_fu_739_p3) & ap_const_lv1_0) & tmp_31_fu_747_p3) & ap_const_lv1_0) & tmp_32_fu_755_p3) & ap_const_lv1_0) & tmp_33_fu_763_p3) & ap_const_lv1_0) & tmp_49_fu_771_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, icmp_ln107_reg_5460)
    begin
        if (((icmp_ln107_reg_5460 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_1_fu_242)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_242;
        end if; 
    end process;

    diff_1_fu_1233_p2 <= (training_samples_q0 xor test_set_q1);
    diff_2_fu_2603_p2 <= (training_samples_q1 xor test_set_load_2_reg_5870);
    diff_3_fu_3318_p2 <= (training_samples_q0 xor test_set_q0);
    diff_fu_518_p2 <= (training_samples_q1 xor test_set_load);
    dist_fu_4142_p2 <= std_logic_vector(unsigned(trunc_ln25_1_fu_4132_p4) + unsigned(trunc_ln25_fu_4128_p1));

    dists_0_3_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, dists_0_1_reload, dists_0_3_out_i, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_loop_init, dists_2_6_fu_5362_p3)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dists_0_3_out_o <= dists_0_1_reload;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            dists_0_3_out_o <= dists_2_6_fu_5362_p3;
        else 
            dists_0_3_out_o <= dists_0_3_out_i;
        end if; 
    end process;


    dists_0_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_loop_init)
    begin
        if ((((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            dists_0_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            dists_0_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dists_0_fu_5199_p2 <= std_logic_vector(unsigned(zext_ln36_2_fu_5195_p1) + unsigned(zext_ln36_1_fu_5185_p1));

    dists_1_3_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, dists_1_1_reload, dists_1_3_out_i, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_loop_init, dists_2_5_fu_5355_p3)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dists_1_3_out_o <= dists_1_1_reload;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            dists_1_3_out_o <= dists_2_5_fu_5355_p3;
        else 
            dists_1_3_out_o <= dists_1_3_out_i;
        end if; 
    end process;


    dists_1_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_loop_init)
    begin
        if ((((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            dists_1_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            dists_1_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dists_2_2_fu_5285_p3 <= 
        zext_ln55_fu_5205_p1 when (icmp_ln55_1_fu_5265_p2(0) = '1') else 
        dists_1_3_out_load_reg_6470;
    dists_2_3_fu_5292_p3 <= 
        zext_ln55_fu_5205_p1 when (icmp_ln55_fu_5259_p2(0) = '1') else 
        dists_0_3_out_load_reg_6464;

    dists_2_3_out_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, dists_2_1_reload, dists_2_3_out_i, ap_block_pp0_stage0, ap_block_pp0_stage1, dists_2_4_fu_5347_p3, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dists_2_3_out_o <= dists_2_1_reload;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            dists_2_3_out_o <= dists_2_4_fu_5347_p3;
        else 
            dists_2_3_out_o <= dists_2_3_out_i;
        end if; 
    end process;


    dists_2_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_loop_init)
    begin
        if ((((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            dists_2_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            dists_2_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    dists_2_4_fu_5347_p3 <= 
        dists_2_fu_5277_p3 when (icmp_ln53_fu_5253_p2(0) = '1') else 
        dists_2_3_out_i;
    dists_2_5_fu_5355_p3 <= 
        dists_2_2_fu_5285_p3 when (icmp_ln53_fu_5253_p2(0) = '1') else 
        dists_1_3_out_load_reg_6470;
    dists_2_6_fu_5362_p3 <= 
        dists_2_3_fu_5292_p3 when (icmp_ln53_fu_5253_p2(0) = '1') else 
        dists_0_3_out_load_reg_6464;
    dists_2_fu_5277_p3 <= 
        dists_2_3_out_i when (or_ln55_fu_5271_p2(0) = '1') else 
        zext_ln55_fu_5205_p1;
    icmp_ln107_fu_455_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv12_BB8) else "0";
    icmp_ln45_1_fu_5148_p2 <= "1" when (signed(dists_1_3_out_i) > signed(zext_ln39_fu_5144_p1)) else "0";
    icmp_ln45_2_fu_5214_p2 <= "1" when (signed(dists_2_3_out_i) > signed(max_dist_1_fu_5209_p3)) else "0";
    icmp_ln45_fu_5130_p2 <= "1" when (signed(dists_0_3_out_i) > signed(ap_const_lv32_0)) else "0";
    icmp_ln53_fu_5253_p2 <= "1" when (signed(zext_ln55_fu_5205_p1) < signed(max_dist_2_fu_5220_p3)) else "0";
    icmp_ln55_1_fu_5265_p2 <= "1" when (select_ln45_2_fu_5241_p3 = ap_const_lv2_1) else "0";
    icmp_ln55_fu_5259_p2 <= "1" when (select_ln45_2_fu_5241_p3 = ap_const_lv2_0) else "0";
    labels_0_3_out <= labels_0_3_fu_246;

    labels_0_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln107_reg_5460_pp0_iter1_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_5460_pp0_iter1_reg = ap_const_lv1_1))) then 
            labels_0_3_out_ap_vld <= ap_const_logic_1;
        else 
            labels_0_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    labels_1_3_out <= labels_1_3_fu_250;

    labels_1_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln107_reg_5460_pp0_iter1_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_5460_pp0_iter1_reg = ap_const_lv1_1))) then 
            labels_1_3_out_ap_vld <= ap_const_logic_1;
        else 
            labels_1_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    labels_2_2_fu_5307_p3 <= 
        zext_ln108_1_fu_5249_p1 when (icmp_ln55_1_fu_5265_p2(0) = '1') else 
        labels_1_3_fu_250;
    labels_2_3_out <= labels_2_3_fu_254;

    labels_2_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln107_reg_5460_pp0_iter1_reg, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln107_reg_5460_pp0_iter1_reg = ap_const_lv1_1))) then 
            labels_2_3_out_ap_vld <= ap_const_logic_1;
        else 
            labels_2_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    labels_2_4_fu_5315_p3 <= 
        zext_ln108_1_fu_5249_p1 when (icmp_ln55_fu_5259_p2(0) = '1') else 
        labels_0_3_fu_246;
    labels_2_5_fu_5323_p3 <= 
        labels_2_fu_5299_p3 when (icmp_ln53_fu_5253_p2(0) = '1') else 
        labels_2_3_fu_254;
    labels_2_6_fu_5331_p3 <= 
        labels_2_2_fu_5307_p3 when (icmp_ln53_fu_5253_p2(0) = '1') else 
        labels_1_3_fu_250;
    labels_2_7_fu_5339_p3 <= 
        labels_2_4_fu_5315_p3 when (icmp_ln53_fu_5253_p2(0) = '1') else 
        labels_0_3_fu_246;
    labels_2_fu_5299_p3 <= 
        labels_2_3_fu_254 when (or_ln55_fu_5271_p2(0) = '1') else 
        zext_ln108_1_fu_5249_p1;
    max_dist_1_fu_5209_p3 <= 
        dists_1_3_out_load_reg_6470 when (icmp_ln45_1_reg_6497(0) = '1') else 
        zext_ln39_reg_6492;
    max_dist_2_fu_5220_p3 <= 
        dists_2_3_out_i when (icmp_ln45_2_fu_5214_p2(0) = '1') else 
        max_dist_1_fu_5209_p3;
    max_dist_fu_5136_p3 <= 
        trunc_ln107_fu_4898_p1 when (icmp_ln45_fu_5130_p2(0) = '1') else 
        ap_const_lv31_0;
    or_ln35_1_fu_491_p2 <= (shl_ln_fu_467_p3 or ap_const_lv14_1);
    or_ln35_2_fu_502_p2 <= (tmp_1 or ap_const_lv11_2);
    or_ln35_3_fu_1949_p2 <= (shl_ln_reg_5464 or ap_const_lv14_2);
    or_ln35_4_fu_1959_p2 <= (tmp_1 or ap_const_lv11_3);
    or_ln35_5_fu_1969_p2 <= (shl_ln_reg_5464 or ap_const_lv14_3);
    or_ln35_fu_480_p2 <= (tmp_1 or ap_const_lv11_1);
    or_ln45_fu_5236_p2 <= (icmp_ln45_2_fu_5214_p2 or icmp_ln45_1_reg_6497);
    or_ln55_fu_5271_p2 <= (icmp_ln55_fu_5259_p2 or icmp_ln55_1_fu_5265_p2);
    select_ln45_1_fu_5228_p3 <= 
        ap_const_lv2_2 when (icmp_ln45_2_fu_5214_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln45_2_fu_5241_p3 <= 
        select_ln45_1_fu_5228_p3 when (or_ln45_fu_5236_p2(0) = '1') else 
        ap_const_lv2_0;
    shl_ln_fu_467_p3 <= (ap_sig_allocacmp_i & ap_const_lv2_0);
    sub_ln20_1_fu_1629_p2 <= std_logic_vector(unsigned(diff_1_fu_1233_p2) - unsigned(zext_ln20_1_fu_1625_p1));
    sub_ln20_2_fu_2998_p2 <= std_logic_vector(unsigned(diff_2_fu_2603_p2) - unsigned(zext_ln20_2_fu_2994_p1));
    sub_ln20_3_fu_3714_p2 <= std_logic_vector(unsigned(diff_3_fu_3318_p2) - unsigned(zext_ln20_3_fu_3710_p1));
    sub_ln20_fu_913_p2 <= std_logic_vector(unsigned(diff_fu_518_p2) - unsigned(zext_ln20_fu_909_p1));

    test_set_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln35_3_fu_508_p1, ap_block_pp0_stage1, zext_ln35_6_fu_1964_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                test_set_address0 <= zext_ln35_6_fu_1964_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                test_set_address0 <= zext_ln35_3_fu_508_p1(11 - 1 downto 0);
            else 
                test_set_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            test_set_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    test_set_address1 <= zext_ln35_fu_486_p1(11 - 1 downto 0);

    test_set_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            test_set_ce0 <= ap_const_logic_1;
        else 
            test_set_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    test_set_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            test_set_ce1 <= ap_const_logic_1;
        else 
            test_set_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_100_fu_1463_p3 <= diff_1_fu_1233_p2(7 downto 7);
    tmp_101_fu_1471_p3 <= diff_1_fu_1233_p2(5 downto 5);
    tmp_102_fu_1479_p3 <= diff_1_fu_1233_p2(3 downto 3);
    tmp_103_fu_1487_p3 <= diff_1_fu_1233_p2(1 downto 1);
    tmp_10_fu_579_p3 <= diff_fu_518_p2(49 downto 49);
    tmp_11_fu_587_p3 <= diff_fu_518_p2(47 downto 47);
    tmp_12_fu_595_p3 <= diff_fu_518_p2(45 downto 45);
    tmp_135_fu_2509_p4 <= add_ln21_fu_2503_p2(62 downto 4);
    tmp_13_fu_603_p3 <= diff_fu_518_p2(43 downto 43);
    tmp_143_fu_4222_p4 <= add_ln23_1_fu_4212_p2(53 downto 16);
    tmp_144_fu_2608_p3 <= diff_2_fu_2603_p2(63 downto 63);
    tmp_145_fu_2616_p3 <= diff_2_fu_2603_p2(61 downto 61);
    tmp_146_fu_2624_p3 <= diff_2_fu_2603_p2(59 downto 59);
    tmp_147_fu_2632_p3 <= diff_2_fu_2603_p2(57 downto 57);
    tmp_148_fu_2640_p3 <= diff_2_fu_2603_p2(55 downto 55);
    tmp_149_fu_2648_p3 <= diff_2_fu_2603_p2(53 downto 53);
    tmp_14_fu_611_p3 <= diff_fu_518_p2(41 downto 41);
    tmp_150_fu_2656_p3 <= diff_2_fu_2603_p2(51 downto 51);
    tmp_151_fu_2664_p3 <= diff_2_fu_2603_p2(49 downto 49);
    tmp_152_fu_2672_p3 <= diff_2_fu_2603_p2(47 downto 47);
    tmp_153_fu_2680_p3 <= diff_2_fu_2603_p2(45 downto 45);
    tmp_154_fu_2688_p3 <= diff_2_fu_2603_p2(43 downto 43);
    tmp_155_fu_2696_p3 <= diff_2_fu_2603_p2(41 downto 41);
    tmp_156_fu_2704_p3 <= diff_2_fu_2603_p2(39 downto 39);
    tmp_157_fu_2712_p3 <= diff_2_fu_2603_p2(37 downto 37);
    tmp_158_fu_2720_p3 <= diff_2_fu_2603_p2(35 downto 35);
    tmp_159_fu_2728_p3 <= diff_2_fu_2603_p2(33 downto 33);
    tmp_15_fu_619_p3 <= diff_fu_518_p2(39 downto 39);
    tmp_160_fu_2736_p3 <= diff_2_fu_2603_p2(31 downto 31);
    tmp_161_fu_2744_p3 <= diff_2_fu_2603_p2(29 downto 29);
    tmp_162_fu_2752_p3 <= diff_2_fu_2603_p2(27 downto 27);
    tmp_163_fu_2760_p3 <= diff_2_fu_2603_p2(25 downto 25);
    tmp_164_fu_2768_p3 <= diff_2_fu_2603_p2(23 downto 23);
    tmp_165_fu_2776_p3 <= diff_2_fu_2603_p2(21 downto 21);
    tmp_166_fu_2784_p3 <= diff_2_fu_2603_p2(19 downto 19);
    tmp_167_fu_2792_p3 <= diff_2_fu_2603_p2(17 downto 17);
    tmp_168_fu_2800_p3 <= diff_2_fu_2603_p2(15 downto 15);
    tmp_169_fu_2808_p3 <= diff_2_fu_2603_p2(13 downto 13);
    tmp_16_fu_627_p3 <= diff_fu_518_p2(37 downto 37);
    tmp_170_fu_2816_p3 <= diff_2_fu_2603_p2(11 downto 11);
    tmp_171_fu_2824_p3 <= diff_2_fu_2603_p2(9 downto 9);
    tmp_172_fu_2832_p3 <= diff_2_fu_2603_p2(7 downto 7);
    tmp_173_fu_2840_p3 <= diff_2_fu_2603_p2(5 downto 5);
    tmp_174_fu_2848_p3 <= diff_2_fu_2603_p2(3 downto 3);
    tmp_175_fu_2856_p3 <= diff_2_fu_2603_p2(1 downto 1);
    tmp_17_fu_635_p3 <= diff_fu_518_p2(35 downto 35);
    tmp_18_fu_643_p3 <= diff_fu_518_p2(33 downto 33);
    tmp_19_fu_651_p3 <= diff_fu_518_p2(31 downto 31);
    tmp_207_fu_4480_p4 <= add_ln21_2_fu_4474_p2(62 downto 4);
    tmp_20_fu_659_p3 <= diff_fu_518_p2(29 downto 29);
    tmp_215_fu_4976_p4 <= add_ln23_2_fu_4966_p2(53 downto 16);
    tmp_216_fu_3324_p3 <= diff_3_fu_3318_p2(63 downto 63);
    tmp_217_fu_3332_p3 <= diff_3_fu_3318_p2(61 downto 61);
    tmp_218_fu_3340_p3 <= diff_3_fu_3318_p2(59 downto 59);
    tmp_219_fu_3348_p3 <= diff_3_fu_3318_p2(57 downto 57);
    tmp_21_fu_667_p3 <= diff_fu_518_p2(27 downto 27);
    tmp_220_fu_3356_p3 <= diff_3_fu_3318_p2(55 downto 55);
    tmp_221_fu_3364_p3 <= diff_3_fu_3318_p2(53 downto 53);
    tmp_222_fu_3372_p3 <= diff_3_fu_3318_p2(51 downto 51);
    tmp_223_fu_3380_p3 <= diff_3_fu_3318_p2(49 downto 49);
    tmp_224_fu_3388_p3 <= diff_3_fu_3318_p2(47 downto 47);
    tmp_225_fu_3396_p3 <= diff_3_fu_3318_p2(45 downto 45);
    tmp_226_fu_3404_p3 <= diff_3_fu_3318_p2(43 downto 43);
    tmp_227_fu_3412_p3 <= diff_3_fu_3318_p2(41 downto 41);
    tmp_228_fu_3420_p3 <= diff_3_fu_3318_p2(39 downto 39);
    tmp_229_fu_3428_p3 <= diff_3_fu_3318_p2(37 downto 37);
    tmp_22_fu_675_p3 <= diff_fu_518_p2(25 downto 25);
    tmp_230_fu_3436_p3 <= diff_3_fu_3318_p2(35 downto 35);
    tmp_231_fu_3444_p3 <= diff_3_fu_3318_p2(33 downto 33);
    tmp_232_fu_3452_p3 <= diff_3_fu_3318_p2(31 downto 31);
    tmp_233_fu_3460_p3 <= diff_3_fu_3318_p2(29 downto 29);
    tmp_234_fu_3468_p3 <= diff_3_fu_3318_p2(27 downto 27);
    tmp_235_fu_3476_p3 <= diff_3_fu_3318_p2(25 downto 25);
    tmp_236_fu_3484_p3 <= diff_3_fu_3318_p2(23 downto 23);
    tmp_237_fu_3492_p3 <= diff_3_fu_3318_p2(21 downto 21);
    tmp_238_fu_3500_p3 <= diff_3_fu_3318_p2(19 downto 19);
    tmp_239_fu_3508_p3 <= diff_3_fu_3318_p2(17 downto 17);
    tmp_23_fu_683_p3 <= diff_fu_518_p2(23 downto 23);
    tmp_240_fu_3516_p3 <= diff_3_fu_3318_p2(15 downto 15);
    tmp_241_fu_3524_p3 <= diff_3_fu_3318_p2(13 downto 13);
    tmp_242_fu_3532_p3 <= diff_3_fu_3318_p2(11 downto 11);
    tmp_243_fu_3540_p3 <= diff_3_fu_3318_p2(9 downto 9);
    tmp_244_fu_3548_p3 <= diff_3_fu_3318_p2(7 downto 7);
    tmp_245_fu_3556_p3 <= diff_3_fu_3318_p2(5 downto 5);
    tmp_246_fu_3564_p3 <= diff_3_fu_3318_p2(3 downto 3);
    tmp_247_fu_3572_p3 <= diff_3_fu_3318_p2(1 downto 1);
    tmp_24_fu_691_p3 <= diff_fu_518_p2(21 downto 21);
    tmp_25_fu_699_p3 <= diff_fu_518_p2(19 downto 19);
    tmp_26_fu_707_p3 <= diff_fu_518_p2(17 downto 17);
    tmp_279_fu_4792_p4 <= add_ln21_3_fu_4786_p2(62 downto 4);
    tmp_27_fu_715_p3 <= diff_fu_518_p2(15 downto 15);
    tmp_287_fu_5090_p4 <= add_ln23_3_fu_5080_p2(53 downto 16);
    tmp_28_fu_723_p3 <= diff_fu_518_p2(13 downto 13);
    tmp_29_fu_731_p3 <= diff_fu_518_p2(11 downto 11);
    tmp_30_fu_739_p3 <= diff_fu_518_p2(9 downto 9);
    tmp_31_fu_747_p3 <= diff_fu_518_p2(7 downto 7);
    tmp_32_fu_755_p3 <= diff_fu_518_p2(5 downto 5);
    tmp_33_fu_763_p3 <= diff_fu_518_p2(3 downto 3);
    tmp_49_fu_771_p3 <= diff_fu_518_p2(1 downto 1);
    tmp_4_fu_531_p3 <= diff_fu_518_p2(61 downto 61);
    tmp_5_fu_539_p3 <= diff_fu_518_p2(59 downto 59);
    tmp_63_fu_2191_p4 <= add_ln21_1_fu_2185_p2(62 downto 4);
    tmp_6_fu_547_p3 <= diff_fu_518_p2(57 downto 57);
    tmp_71_fu_4108_p4 <= add_ln23_fu_4098_p2(53 downto 16);
    tmp_72_fu_1239_p3 <= diff_1_fu_1233_p2(63 downto 63);
    tmp_73_fu_1247_p3 <= diff_1_fu_1233_p2(61 downto 61);
    tmp_74_fu_1255_p3 <= diff_1_fu_1233_p2(59 downto 59);
    tmp_75_fu_1263_p3 <= diff_1_fu_1233_p2(57 downto 57);
    tmp_76_fu_1271_p3 <= diff_1_fu_1233_p2(55 downto 55);
    tmp_77_fu_1279_p3 <= diff_1_fu_1233_p2(53 downto 53);
    tmp_78_fu_1287_p3 <= diff_1_fu_1233_p2(51 downto 51);
    tmp_79_fu_1295_p3 <= diff_1_fu_1233_p2(49 downto 49);
    tmp_7_fu_555_p3 <= diff_fu_518_p2(55 downto 55);
    tmp_80_fu_1303_p3 <= diff_1_fu_1233_p2(47 downto 47);
    tmp_81_fu_1311_p3 <= diff_1_fu_1233_p2(45 downto 45);
    tmp_82_fu_1319_p3 <= diff_1_fu_1233_p2(43 downto 43);
    tmp_83_fu_1327_p3 <= diff_1_fu_1233_p2(41 downto 41);
    tmp_84_fu_1335_p3 <= diff_1_fu_1233_p2(39 downto 39);
    tmp_85_fu_1343_p3 <= diff_1_fu_1233_p2(37 downto 37);
    tmp_86_fu_1351_p3 <= diff_1_fu_1233_p2(35 downto 35);
    tmp_87_fu_1359_p3 <= diff_1_fu_1233_p2(33 downto 33);
    tmp_88_fu_1367_p3 <= diff_1_fu_1233_p2(31 downto 31);
    tmp_89_fu_1375_p3 <= diff_1_fu_1233_p2(29 downto 29);
    tmp_8_fu_563_p3 <= diff_fu_518_p2(53 downto 53);
    tmp_90_fu_1383_p3 <= diff_1_fu_1233_p2(27 downto 27);
    tmp_91_fu_1391_p3 <= diff_1_fu_1233_p2(25 downto 25);
    tmp_92_fu_1399_p3 <= diff_1_fu_1233_p2(23 downto 23);
    tmp_93_fu_1407_p3 <= diff_1_fu_1233_p2(21 downto 21);
    tmp_94_fu_1415_p3 <= diff_1_fu_1233_p2(19 downto 19);
    tmp_95_fu_1423_p3 <= diff_1_fu_1233_p2(17 downto 17);
    tmp_96_fu_1431_p3 <= diff_1_fu_1233_p2(15 downto 15);
    tmp_97_fu_1439_p3 <= diff_1_fu_1233_p2(13 downto 13);
    tmp_98_fu_1447_p3 <= diff_1_fu_1233_p2(11 downto 11);
    tmp_99_fu_1455_p3 <= diff_1_fu_1233_p2(9 downto 9);
    tmp_9_fu_571_p3 <= diff_fu_518_p2(51 downto 51);
    tmp_fu_523_p3 <= diff_fu_518_p2(63 downto 63);
    training_labels_address0 <= zext_ln107_fu_4894_p1(12 - 1 downto 0);

    training_labels_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            training_labels_ce0 <= ap_const_logic_1;
        else 
            training_labels_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    training_samples_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln35_1_fu_497_p1, ap_block_pp0_stage1, zext_ln35_7_fu_1974_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                training_samples_address0 <= zext_ln35_7_fu_1974_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                training_samples_address0 <= zext_ln35_1_fu_497_p1(14 - 1 downto 0);
            else 
                training_samples_address0 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            training_samples_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    training_samples_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, zext_ln108_fu_475_p1, ap_block_pp0_stage0, zext_ln35_4_fu_1954_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                training_samples_address1 <= zext_ln35_4_fu_1954_p1(14 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                training_samples_address1 <= zext_ln108_fu_475_p1(14 - 1 downto 0);
            else 
                training_samples_address1 <= "XXXXXXXXXXXXXX";
            end if;
        else 
            training_samples_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    training_samples_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            training_samples_ce0 <= ap_const_logic_1;
        else 
            training_samples_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    training_samples_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            training_samples_ce1 <= ap_const_logic_1;
        else 
            training_samples_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln107_fu_4898_p1 <= dists_0_3_out_i(31 - 1 downto 0);
    trunc_ln18_1_fu_4104_p1 <= add_ln23_4_fu_4092_p2(39 - 1 downto 0);
    trunc_ln18_2_fu_2589_p1 <= add_ln22_1_fu_2523_p2(4 - 1 downto 0);
    trunc_ln18_3_fu_4218_p1 <= add_ln23_5_fu_4206_p2(39 - 1 downto 0);
    trunc_ln18_4_fu_4560_p1 <= add_ln22_2_fu_4494_p2(4 - 1 downto 0);
    trunc_ln18_5_fu_4972_p1 <= add_ln23_6_fu_4960_p2(39 - 1 downto 0);
    trunc_ln18_6_fu_4872_p1 <= add_ln22_3_fu_4806_p2(4 - 1 downto 0);
    trunc_ln18_7_fu_5086_p1 <= add_ln23_7_fu_5074_p2(39 - 1 downto 0);
    trunc_ln18_fu_2277_p1 <= add_ln22_fu_2211_p2(4 - 1 downto 0);
    trunc_ln21_1_fu_1785_p1 <= sub_ln20_1_fu_1629_p2(2 - 1 downto 0);
    trunc_ln21_2_fu_3154_p1 <= sub_ln20_2_fu_2998_p2(2 - 1 downto 0);
    trunc_ln21_3_fu_3870_p1 <= sub_ln20_3_fu_3714_p2(2 - 1 downto 0);
    trunc_ln21_fu_1069_p1 <= sub_ln20_fu_913_p2(2 - 1 downto 0);
    trunc_ln25_1_fu_4132_p4 <= add_ln24_fu_4122_p2(38 downto 32);
    trunc_ln25_2_fu_4242_p1 <= add_ln24_1_fu_4236_p2(7 - 1 downto 0);
    trunc_ln25_3_fu_4246_p4 <= add_ln24_1_fu_4236_p2(38 downto 32);
    trunc_ln25_4_fu_4996_p1 <= add_ln24_2_fu_4990_p2(7 - 1 downto 0);
    trunc_ln25_5_fu_5000_p4 <= add_ln24_2_fu_4990_p2(38 downto 32);
    trunc_ln25_6_fu_5110_p1 <= add_ln24_3_fu_5104_p2(7 - 1 downto 0);
    trunc_ln25_7_fu_5114_p4 <= add_ln24_3_fu_5104_p2(38 downto 32);
    trunc_ln25_fu_4128_p1 <= add_ln24_fu_4122_p2(7 - 1 downto 0);
    zext_ln107_fu_4894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_5455_pp0_iter1_reg),64));
    zext_ln108_1_fu_5249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(training_labels_q0),32));
    zext_ln108_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_467_p3),64));
    zext_ln20_1_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln20_1_fu_1495_p64),64));
    zext_ln20_2_fu_2994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln20_2_fu_2864_p64),64));
    zext_ln20_3_fu_3710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln20_3_fu_3580_p64),64));
    zext_ln20_fu_909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln_fu_779_p64),64));
    zext_ln21_1_fu_2181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_1_fu_2082_p32),63));
    zext_ln21_2_fu_2390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_2_fu_2291_p32),63));
    zext_ln21_3_fu_2493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_3_fu_2394_p32),63));
    zext_ln21_4_fu_4361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_4_fu_4262_p32),63));
    zext_ln21_5_fu_4464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_5_fu_4365_p32),63));
    zext_ln21_6_fu_4673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_6_fu_4574_p32),63));
    zext_ln21_7_fu_4776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln21_7_fu_4677_p32),63));
    zext_ln21_fu_2078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1_fu_1979_p32),63));
    zext_ln22_1_fu_2519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_135_fu_2509_p4),60));
    zext_ln22_2_fu_4490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_207_fu_4480_p4),60));
    zext_ln22_3_fu_4802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_279_fu_4792_p4),60));
    zext_ln22_fu_2201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_2191_p4),60));
    zext_ln23_1_fu_4088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln3_fu_4063_p15),54));
    zext_ln23_2_fu_4173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln18_1_fu_4148_p15),54));
    zext_ln23_3_fu_4202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln23_1_fu_4177_p15),54));
    zext_ln23_4_fu_4927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln18_2_fu_4902_p15),54));
    zext_ln23_5_fu_4956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln23_2_fu_4931_p15),54));
    zext_ln23_6_fu_5041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln18_3_fu_5016_p15),54));
    zext_ln23_7_fu_5070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln23_3_fu_5045_p15),54));
    zext_ln23_fu_4059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln2_fu_4034_p15),54));
    zext_ln24_1_fu_4232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_143_fu_4222_p4),39));
    zext_ln24_2_fu_4986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_215_fu_4976_p4),39));
    zext_ln24_3_fu_5100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_287_fu_5090_p4),39));
    zext_ln24_fu_4118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_4108_p4),39));
    zext_ln31_fu_5167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dist_reg_6362),8));
    zext_ln35_1_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_1_fu_491_p2),64));
    zext_ln35_2_fu_5170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_reg_6367),8));
    zext_ln35_3_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_2_fu_502_p2),64));
    zext_ln35_4_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_3_fu_1949_p2),64));
    zext_ln35_5_fu_5173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_1_reg_6482),8));
    zext_ln35_6_fu_1964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_4_fu_1959_p2),64));
    zext_ln35_7_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_5_fu_1969_p2),64));
    zext_ln35_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln35_fu_480_p2),64));
    zext_ln36_1_fu_5185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_fu_5179_p2),9));
    zext_ln36_2_fu_5195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln36_1_fu_5189_p2),9));
    zext_ln36_fu_5176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln26_2_reg_6487),8));
    zext_ln39_fu_5144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(max_dist_fu_5136_p3),32));
    zext_ln55_fu_5205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dists_0_fu_5199_p2),32));
end behav;
