$date
	Thu Jan 07 13:17:32 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module counter $end
$var wire 1 ! clk $end
$var wire 4 " q [0:3] $end
$var wire 4 # qBar [0:3] $end
$var wire 1 $ rst $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b1111 #
b0 "
0!
$end
#20
1!
#40
0!
#60
1!
#80
0!
#100
1!
#120
0!
#140
1!
#180
