Date Mon Nov GMT Server NCSA Last modified Fri Nov GMT Content type text html Content length Memoria The Memoria Project Principal Investigators Steve CarrPhilip SweanyCurrent Graduate Students Raelyn Crowell Chen DingQunyan WuCurrent Undergraduate Students Don DarlingDenise Wieber Description The goals the Memoria project are use source level analysis improve the memory performance advanced microprocessors Current research efforts include algorithms for combining software prefetching and unroll and jam automatic optimization linear algebra codes optimizing loop order for cache performance and using high level analysis low level code generation This project intimately entwined with the Rocket project Publications Carr Combining Optimization for Cache and Instruction Level Parallelism appear PACT Boston Michigan Technological University Department Computer Science Technical Report McKinley Carr and Tseng Improving Data Locality with Loop Transformations appear ACM Transaction Programming Languages and Systems Michigan Technological University Department Computer Science Technical Report Carr Ding and Sweany Improving Software Pipelining with Unroll and Jam Proceedings the Annual Hawaii International Conference System Sciences Carr and Lehoucq Compiler Blockable Algorithm for Decomposition Proceedings the Seventh SIAM Conference Parallel Processing for Scientific Computing Carr McKinley and Tseng Compiler Optimizations for Improving Data Locality Proceedings the Sixth International Conference Architectural Support for Programming Languages and Operating Systems Carr and Kennedy Improving the Ratio Memory Operations Floating Point Operations Loops ACM Transactions Programming Languages and Systems November Carr and Kennedy Scalar Replacement the Presence Conditional Control Flow Software Practice Experience January Carr and Kennedy Compiler Blockability Numerical Algorithms Proceedings Supercomputing Callahan Carr and Kennedy Improving Register Allocation for Subscripted for Subscripted Proceedings the SIGPLAN Conference Programming Language Design and Implementation Invited Publications Carr and Kennedy Compiling Scientific Code for Complex Memory Hierarchies Proceedings Hawaii International Conference System Sciences Carr and Kennedy Blocking Linear Algebra Codes for Memory Hierarchies Proceedings SIAM Conference Parallel Processing for Scientific Computing Technical Reports Carr and Scalar Replacment and the Law Diminishing Returns Michigan Technological University Department Computer Science Technical Report Submitted the Journal Programming Languages Carr and Lehoucq Compiler Blockability Dense Matrix Factorizations Michigan Technological University Department Computer Science Technical Report Submitted ACM Transactions Mathematical Software Carr and Analysis Unroll and Jam the Michigan Technological University Department Computer Science Technical Report Carr and Analysis Loop Permutation the RISC Michigan Technological University Department Computer Science Technical Report Carr and The Performance Scalar Replacement the Michigan Technological University Department Computer Science Technical Report Research Grants Hiding the Latency Between Level and Level Cache the Alpha Digital Equipment Corporation Improving the Cache Performance Scientific Applications NSF CCR with matching funds Improving the Memory Performance the RISC Hewlett Packard Company Cache Conscious Loop Unrollilng Hewlett Packard Company PhD Dissertations Carr Memory Hierarchy Management Rice University Department Computer Science September Masters Theses Guan Unroll and Jam Guided Linear Algebra Based Memory Reuse Model Michigan Technological University Department Computer Science December Ding Improving Software Pipelining with Unroll and Jam and Memory Reuse Analysis Michigan Technological University Department Computer Science June 