# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_microblaze_0_0/sim/Block_Design_microblaze_0_0.vhd" \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_v10_0/sim/Block_Design_dlmb_v10_0.vhd" \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_v10_0/sim/Block_Design_ilmb_v10_0.vhd" \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_dlmb_bram_if_cntlr_0/sim/Block_Design_dlmb_bram_if_cntlr_0.vhd" \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_ilmb_bram_if_cntlr_0/sim/Block_Design_ilmb_bram_if_cntlr_0.vhd" \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_mdm_1_0/sim/Block_Design_mdm_1_0.vhd" \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_rst_clk_wiz_0_100M_0/sim/Block_Design_rst_clk_wiz_0_100M_0.vhd" \
"../../../../Block_Design.gen/sources_1/bd/Block_Design/ip/Block_Design_axi_uartlite_0_0/sim/Block_Design_axi_uartlite_0_0.vhd" \

# Do not sort compile order
nosort
