[VHDL-AMS Entity]
NAME = via_nfet_basic
SOURCE = C:\PROGRA~2\VIADES~1\ViaDesignerPkg\hdl\VIADESIGNER_PLATFORM.VHD
LINE = 727
[Generics]
(w real)
(l real)
(vth real        5.900000e-001)
(kprim real        1.700000e-004)
[Ports]
(PORT TERMINAL d NO-MODE electrical)
(PORT TERMINAL s NO-MODE electrical)
(PORT TERMINAL g NO-MODE electrical)
[VHDL-AMS Architecture]
NAME = detailed
SOURCE = C:\PROGRA~2\VIADES~1\ViaDesignerPkg\hdl\VIADESIGNER_PLATFORM.VHD
LINE = 744

