
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023952                       # Number of seconds simulated
sim_ticks                                 23951551905                       # Number of ticks simulated
final_tick                                23951551905                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123966                       # Simulator instruction rate (inst/s)
host_op_rate                                   123966                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25260659                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696936                       # Number of bytes of host memory used
host_seconds                                   948.18                       # Real time elapsed on the host
sim_insts                                   117541805                       # Number of instructions simulated
sim_ops                                     117541805                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        180224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       3356416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         56768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2785920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst         11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       2619136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst         18112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2741376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst         27584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       2889024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst         18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2831104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst         21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       2680512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst         16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       2737024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst         25536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       2956096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         17536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       2903808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst         11072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       2842496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst         14848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       2873216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst         12160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       3039104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst         40320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       2969024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst         15744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       2854464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst         36224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       2869440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           46472320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       180224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        56768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst        18112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst        27584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst        18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst        16960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst        25536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst        11072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst        40320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst        15744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst        36224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        524160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     32597568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32597568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          52444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          43530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst            175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          40924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst            283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          42834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst            431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          45141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst            282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          44236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst            341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          41883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst            265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          42766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst            399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          46189                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          45372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst            173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          44414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst            232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          44894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst            190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          47486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst            630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          46391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst            246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          44601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst            566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          44835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              726130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        509337                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             509337                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          7524523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        140133550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          2370118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        116314801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           467611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        109351411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           756193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        114455047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1151658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        120619491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           753521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        118201276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           911173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        111913917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           708096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        114273347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1066152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        123419811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           732145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        121236737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           462266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        118676903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           619918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        119959492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           507692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        126885473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1683398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        123959567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           657327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        119176578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1512386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        119801840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1940263419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      7524523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      2370118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       467611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       756193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1151658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       753521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       911173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       708096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1066152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       732145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       462266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       619918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       507692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1683398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       657327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1512386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21884177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1360979369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1360979369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1360979369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         7524523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       140133550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         2370118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       116314801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          467611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       109351411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          756193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       114455047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1151658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       120619491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          753521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       118201276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          911173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       111913917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          708096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       114273347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1066152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       123419811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          732145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       121236737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          462266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       118676903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          619918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       119959492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          507692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       126885473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1683398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       123959567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          657327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       119176578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1512386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       119801840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3301242789                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                583460                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          468054                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           11282                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             389344                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                272848                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           70.078902                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 45296                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          8815                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             7982                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            833                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          256                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    5826659                       # DTB read hits
system.cpu00.dtb.read_misses                     8562                       # DTB read misses
system.cpu00.dtb.read_acv                           5                       # DTB read access violations
system.cpu00.dtb.read_accesses                5835221                       # DTB read accesses
system.cpu00.dtb.write_hits                    649729                       # DTB write hits
system.cpu00.dtb.write_misses                   10039                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                659768                       # DTB write accesses
system.cpu00.dtb.data_hits                    6476388                       # DTB hits
system.cpu00.dtb.data_misses                    18601                       # DTB misses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_accesses                6494989                       # DTB accesses
system.cpu00.itb.fetch_hits                    840274                       # ITB hits
system.cpu00.itb.fetch_misses                     245                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                840519                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls              66236                       # Number of system calls
system.cpu00.numCycles                       19539348                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           218488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      9332531                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    583460                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           326126                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    18852415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 29744                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles               1092                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles        10256                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles         1804                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  840274                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                3842                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         19098927                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.488642                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.768667                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               17493941     91.60%     91.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 121037      0.63%     92.23% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 131319      0.69%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 120887      0.63%     93.55% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 157075      0.82%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 109154      0.57%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                 107882      0.56%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  96223      0.50%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 761409      3.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           19098927                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.029861                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.477628                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 388642                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            17528461                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  621742                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              547737                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                12345                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              54860                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                2576                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              9025415                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts               10237                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                12345                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 577088                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles              11553016                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       816754                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  916527                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             5223197                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              8953133                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                4779                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1466308                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              2793745                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents              1332857                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           7169649                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            13246110                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        6920416                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         6324323                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             6840358                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 329291                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts            14444                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts        12990                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3353186                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            2316663                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            690285                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           91781                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          68918                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  8735235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded             19523                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                12173558                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            8594                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        415991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       250149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved         2642                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     19098927                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.637395                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.477848                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          14921477     78.13%     78.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1324746      6.94%     85.06% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            756918      3.96%     89.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            421471      2.21%     91.23% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            981066      5.14%     96.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            317438      1.66%     98.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            176092      0.92%     98.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             95195      0.50%     99.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8            104524      0.55%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      19098927                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  9575      0.93%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.93% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               56198      5.45%      6.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      6.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      6.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult              90310      8.76%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                  40      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     15.15% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               850463     82.54%     97.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               23800      2.31%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             2661189     21.86%     21.86% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                898      0.01%     21.87% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     21.87% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           2140112     17.58%     39.45% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp            114811      0.94%     40.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           738388      6.07%     46.46% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              9051      0.07%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.53% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            5846749     48.03%     94.56% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            662360      5.44%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             12173558                       # Type of FU issued
system.cpu00.iq.rate                         0.623028                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   1030386                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.084641                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         27105250                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         3799601                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      3299105                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          17379773                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          5372864                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      5272106                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4085303                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               9118641                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          37832                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        95760                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation         1743                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        64407                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads         1072                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      3672485                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                12345                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               6880994                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles             3753935                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           8898058                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            2069                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             2316663                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             690285                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts            12790                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents               117030                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents             3526058                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents         1743                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         4204                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         5776                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               9980                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            12156928                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             5835282                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           16630                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      143300                       # number of nop insts executed
system.cpu00.iew.exec_refs                    6495066                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 499065                       # Number of branches executed
system.cpu00.iew.exec_stores                   659784                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.622177                       # Inst execution rate
system.cpu00.iew.wb_sent                      8594327                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     8571211                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 5811465                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 7323763                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.438664                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.793508                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        416966                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls         16881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            8755                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     19035696                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.444865                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.606557                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     17121806     89.95%     89.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       424983      2.23%     92.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       295520      1.55%     93.73% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       195534      1.03%     94.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4       134935      0.71%     95.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       104892      0.55%     96.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        88845      0.47%     96.48% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        85019      0.45%     96.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       584162      3.07%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     19035696                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            8468324                       # Number of instructions committed
system.cpu00.commit.committedOps              8468324                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                      2846781                       # Number of memory references committed
system.cpu00.commit.loads                     2220903                       # Number of loads committed
system.cpu00.commit.membars                      5494                       # Number of memory barriers committed
system.cpu00.commit.branches                   465610                       # Number of branches committed
system.cpu00.commit.fp_insts                  5254286                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 5443162                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              33952                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass       129558      1.53%      1.53% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        2494478     29.46%     30.99% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           770      0.01%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      2131323     25.17%     56.16% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp       114740      1.35%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       736165      8.69%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         9014      0.11%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead       2226397     26.29%     92.61% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       625879      7.39%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         8468324                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              584162                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   27303336                       # The number of ROB reads
system.cpu00.rob.rob_writes                  17831306                       # The number of ROB writes
system.cpu00.timesIdled                          9262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        440421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                    1090760                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   8338766                       # Number of Instructions Simulated
system.cpu00.committedOps                     8338766                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.343194                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.343194                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.426768                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.426768                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               10220578                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2322659                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 6290924                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                4702740                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                 30289                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                13949                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          337893                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.560666                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1768253                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          337957                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            5.232183                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        72188658                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.560666                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.993135                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.993135                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         6064893                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        6064893                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1419661                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1419661                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       326679                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       326679                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         6221                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         6221                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         6968                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         6968                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1746340                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1746340                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1746340                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1746340                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       807655                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       807655                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       292227                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       292227                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          837                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          837                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1099882                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1099882                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1099882                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1099882                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data 117814262940                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total 117814262940                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  62431161199                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  62431161199                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data     10347993                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total     10347993                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        33669                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        33669                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data 180245424139                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total 180245424139                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data 180245424139                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total 180245424139                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      2227316                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2227316                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       618906                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       618906                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         7058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         7058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         6971                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      2846222                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      2846222                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      2846222                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      2846222                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.362614                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.362614                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.472167                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.472167                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.118589                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.118589                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.000430                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.386436                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.386436                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.386436                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.386436                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 145872.015824                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 145872.015824                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 213639.263993                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 213639.263993                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12363.193548                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12363.193548                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        11223                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        11223                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 163877.056029                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 163877.056029                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 163877.056029                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 163877.056029                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      8857565                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          334                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          240581                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    36.817392                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          167                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       222468                       # number of writebacks
system.cpu00.dcache.writebacks::total          222468                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       531599                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       531599                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data       219697                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total       219697                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          451                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          451                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       751296                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       751296                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       751296                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       751296                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       276056                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       276056                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        72530                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        72530                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          386                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       348586                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       348586                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       348586                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       348586                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  51475160637                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  51475160637                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data  16892930856                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total  16892930856                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      5513589                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      5513589                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  68368091493                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  68368091493                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  68368091493                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  68368091493                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.123941                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.123941                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.117191                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.117191                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.054690                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.054690                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.122473                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.122473                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.122473                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.122473                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 186466.371450                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 186466.371450                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 232909.566469                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 232909.566469                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 14283.909326                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14283.909326                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        10062                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        10062                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 196129.768531                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 196129.768531                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 196129.768531                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 196129.768531                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           11729                       # number of replacements
system.cpu00.icache.tags.tagsinuse         510.054248                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            826236                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           12241                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           67.497427                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle      1351659420                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   510.054248                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.996200                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.996200                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1692723                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1692723                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       826236                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        826236                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       826236                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         826236                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       826236                       # number of overall hits
system.cpu00.icache.overall_hits::total        826236                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst        14005                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        14005                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst        14005                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        14005                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst        14005                       # number of overall misses
system.cpu00.icache.overall_misses::total        14005                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst   1266783870                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total   1266783870                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst   1266783870                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total   1266783870                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst   1266783870                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total   1266783870                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       840241                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       840241                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       840241                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       840241                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       840241                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       840241                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.016668                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.016668                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.016668                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.016668                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.016668                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.016668                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 90452.257765                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 90452.257765                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 90452.257765                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 90452.257765                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 90452.257765                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 90452.257765                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          990                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    31.935484                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        11729                       # number of writebacks
system.cpu00.icache.writebacks::total           11729                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1763                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1763                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1763                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1763                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1763                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1763                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst        12242                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total        12242                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst        12242                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total        12242                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst        12242                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total        12242                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    972946380                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    972946380                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    972946380                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    972946380                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    972946380                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    972946380                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.014570                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.014570                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.014570                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.014570                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.014570                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.014570                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 79476.097043                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 79476.097043                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 79476.097043                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 79476.097043                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 79476.097043                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 79476.097043                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                314998                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          282287                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            3608                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             198507                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                155618                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           78.394213                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 12361                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            26                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             26                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5546653                       # DTB read hits
system.cpu01.dtb.read_misses                     2523                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5549176                       # DTB read accesses
system.cpu01.dtb.write_hits                    461019                       # DTB write hits
system.cpu01.dtb.write_misses                     565                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                461584                       # DTB write accesses
system.cpu01.dtb.data_hits                    6007672                       # DTB hits
system.cpu01.dtb.data_misses                     3088                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                6010760                       # DTB accesses
system.cpu01.itb.fetch_hits                    609029                       # ITB hits
system.cpu01.itb.fetch_misses                      91                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                609120                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                       17972254                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           161767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      7567823                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    314998                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           167979                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    17554542                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  9049                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.MiscStallCycles                689                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         6468                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles         2120                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  609029                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 997                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         17730129                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.426834                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.674278                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               16462363     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  88819      0.50%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  94169      0.53%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  92792      0.52%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 114975      0.65%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  78007      0.44%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  74946      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  79785      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 644273      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           17730129                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.017527                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.421084                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 280627                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            16509021                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  439312                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              496988                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 4171                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              18401                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 361                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              7441744                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1478                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 4171                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 446438                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles              11245690                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles       451516                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  706375                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             4875929                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              7414722                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                3914                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1491394                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              2779691                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents              1000902                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           6173838                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11284520                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4985882                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         6298635                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             6073332                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 100506                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             4635                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         4641                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3120726                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            2022790                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            470693                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           46016                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          34506                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  7352196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              4599                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                10850737                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            4798                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        118490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        82156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          316                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     17730129                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.611994                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.438877                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          13940688     78.63%     78.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1240062      6.99%     85.62% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            677265      3.82%     89.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            370518      2.09%     91.53% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            923233      5.21%     96.74% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            270173      1.52%     98.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            142679      0.80%     99.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             79368      0.45%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             86143      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      17730129                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5613      0.57%      0.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.57% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               55145      5.55%      6.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult              92991      9.36%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                  14      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     15.48% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               829442     83.49%     98.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               10229      1.03%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1853507     17.08%     17.08% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                298      0.00%     17.08% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     17.08% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           2121190     19.55%     36.63% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp            114757      1.06%     37.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           739392      6.81%     44.51% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              9039      0.08%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.59% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5550774     51.16%     95.74% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            461776      4.26%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             10850737                       # Type of FU issued
system.cpu01.iq.rate                         0.603749                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    993434                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.091555                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         23177956                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2167774                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2057319                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          17251879                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          5307732                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      5239085                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2789479                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               9054688                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          14091                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        36112                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          222                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        12259                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          851                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      3655625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 4171                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               7199444                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles             3164877                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           7400644                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             548                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             2022790                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             470693                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             4579                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents               123763                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents             2925914                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          222                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1764                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect         1757                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               3521                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            10846453                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5549181                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            4284                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       43849                       # number of nop insts executed
system.cpu01.iew.exec_refs                    6010765                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 295318                       # Number of branches executed
system.cpu01.iew.exec_stores                   461584                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.603511                       # Inst execution rate
system.cpu01.iew.wb_sent                      7300302                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     7296404                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 5170914                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 6356660                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.405982                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.813464                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        119310                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          4283                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            3255                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     17709678                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.411101                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.555541                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     16098120     90.90%     90.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       338326      1.91%     92.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       241988      1.37%     94.18% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       173337      0.98%     95.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       102782      0.58%     95.74% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        92568      0.52%     96.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        80329      0.45%     96.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        75613      0.43%     97.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       506615      2.86%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     17709678                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            7280466                       # Number of instructions committed
system.cpu01.commit.committedOps              7280466                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      2445112                       # Number of memory references committed
system.cpu01.commit.loads                     1986678                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.branches                   286574                       # Number of branches committed
system.cpu01.commit.fp_insts                  5228592                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 4367221                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              10355                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        42165      0.58%      0.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1813773     24.91%     25.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           296      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      2117610     29.09%     54.58% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp       114677      1.58%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       737818     10.13%     66.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1986692     27.29%     93.70% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       458435      6.30%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         7280466                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              506615                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   24593453                       # The number of ROB reads
system.cpu01.rob.rob_writes                  14817552                       # The number of ROB writes
system.cpu01.timesIdled                          9190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                        242125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                    2564555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   7238305                       # Number of Instructions Simulated
system.cpu01.committedOps                     7238305                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.482937                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.482937                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.402749                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.402749                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                8463287                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1447069                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 6272218                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                4680384                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  4699                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   33                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          308073                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          59.914963                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1441754                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          308137                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.678938                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1639044072                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    59.914963                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.936171                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.936171                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5211178                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5211178                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1213502                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1213502                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       220781                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       220781                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           11                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1434283                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1434283                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1434283                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1434283                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       777378                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       777378                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       237638                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       237638                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data      1015016                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1015016                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data      1015016                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1015016                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data 114537511107                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total 114537511107                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data  52913085319                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total  52913085319                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        48762                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        48762                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data 167450596426                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total 167450596426                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data 167450596426                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total 167450596426                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      1990880                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1990880                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       458419                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       458419                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      2449299                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2449299                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      2449299                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2449299                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.390470                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.390470                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.518386                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.518386                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.414411                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.414411                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.414411                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.414411                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 147338.246139                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 147338.246139                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 222662.559519                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 222662.559519                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         6966                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9578.250000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 164973.356505                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 164973.356505                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 164973.356505                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 164973.356505                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      8683106                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          130                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          235731                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    36.834807                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets           65                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       208691                       # number of writebacks
system.cpu01.dcache.writebacks::total          208691                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       521647                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       521647                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data       177267                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total       177267                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       698914                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       698914                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       698914                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       698914                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       255731                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       255731                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        60371                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        60371                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       316102                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       316102                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       316102                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       316102                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data  51020610561                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total  51020610561                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data  14926454170                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total  14926454170                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        35991                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        35991                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  65947064731                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  65947064731                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  65947064731                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  65947064731                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.128451                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.128451                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.131694                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.131694                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.129058                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.129058                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.129058                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.129058                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 199508.900215                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 199508.900215                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 247245.435226                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 247245.435226                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5998.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5998.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8417.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 208625.901548                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 208625.901548                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 208625.901548                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 208625.901548                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3891                       # number of replacements
system.cpu01.icache.tags.tagsinuse         465.304019                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            604073                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4403                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          137.195776                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle      6384509667                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   465.304019                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.908797                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.908797                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1222425                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1222425                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       604073                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        604073                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       604073                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         604073                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       604073                       # number of overall hits
system.cpu01.icache.overall_hits::total        604073                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4938                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4938                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4938                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4938                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4938                       # number of overall misses
system.cpu01.icache.overall_misses::total         4938                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    582094618                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    582094618                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    582094618                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    582094618                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    582094618                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    582094618                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       609011                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       609011                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       609011                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       609011                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       609011                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       609011                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.008108                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008108                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.008108                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008108                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.008108                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008108                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 117880.643580                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 117880.643580                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 117880.643580                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 117880.643580                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 117880.643580                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 117880.643580                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3891                       # number of writebacks
system.cpu01.icache.writebacks::total            3891                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          535                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          535                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          535                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          535                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          535                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          535                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         4403                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         4403                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         4403                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         4403                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         4403                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         4403                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst    505679920                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total    505679920                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst    505679920                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total    505679920                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst    505679920                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total    505679920                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.007230                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.007230                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.007230                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.007230                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.007230                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.007230                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 114848.948444                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 114848.948444                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 114848.948444                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 114848.948444                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 114848.948444                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 114848.948444                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                320273                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          286391                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            3422                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             205242                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                159501                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           77.713626                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 12158                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5591691                       # DTB read hits
system.cpu02.dtb.read_misses                     4132                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5595823                       # DTB read accesses
system.cpu02.dtb.write_hits                    461516                       # DTB write hits
system.cpu02.dtb.write_misses                    1114                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                462630                       # DTB write accesses
system.cpu02.dtb.data_hits                    6053207                       # DTB hits
system.cpu02.dtb.data_misses                     5246                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                6058453                       # DTB accesses
system.cpu02.itb.fetch_hits                    614697                       # ITB hits
system.cpu02.itb.fetch_misses                      91                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                614788                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                       18130810                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           114970                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      7628574                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    320273                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           171659                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    17840895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  9151                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                734                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         4497                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles         1796                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                  614697                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 912                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         17967477                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.424577                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.668346                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               16685445     92.86%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  88562      0.49%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  98931      0.55%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  94095      0.52%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 118269      0.66%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  78370      0.44%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  77746      0.43%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  80009      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 646050      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           17967477                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.017665                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.420752                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 270554                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            16749352                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  435784                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              507505                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 4272                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              19578                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 308                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              7499226                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1354                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 4272                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 439435                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles              11606207                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles       385608                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  709682                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             4822263                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              7471808                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                2044                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1473417                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              2699238                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents              1033894                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           6216213                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11362680                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        5053260                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         6309417                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             6096262                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 119951                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts             4503                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts         4533                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3170412                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            2044585                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            474513                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           46396                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38033                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  7407736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              4456                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                10925034                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            4851                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        142623                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        98978                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          312                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     17967477                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.608045                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.432864                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          14141130     78.70%     78.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           1252589      6.97%     85.68% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            689901      3.84%     89.52% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            380160      2.12%     91.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            927761      5.16%     96.79% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            266922      1.49%     98.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            144107      0.80%     99.08% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             77389      0.43%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             87518      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      17967477                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  6197      0.62%      0.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.62% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               55248      5.55%      6.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult              93766      9.43%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   6      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     15.60% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               830778     83.51%     99.11% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                8833      0.89%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1878871     17.20%     17.20% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                163      0.00%     17.20% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     17.20% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           2124712     19.45%     36.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp            114754      1.05%     37.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.70% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           737081      6.75%     44.44% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9038      0.08%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.53% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5597598     51.24%     95.76% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            462813      4.24%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             10925034                       # Type of FU issued
system.cpu02.iq.rate                         0.602567                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    994828                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.091059                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         23505135                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2214401                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2092466                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          17312089                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          5340619                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      5248451                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2835423                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               9084435                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          14098                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        44048                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        15644                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      3684306                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 4272                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               7040944                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles             3677371                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           7455570                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             781                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             2044585                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             474513                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts             4441                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents               119809                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents             3444722                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1806                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect         1602                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               3408                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            10920773                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5595823                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            4261                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       43378                       # number of nop insts executed
system.cpu02.iew.exec_refs                    6058453                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 300165                       # Number of branches executed
system.cpu02.iew.exec_stores                   462630                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.602332                       # Inst execution rate
system.cpu02.iew.wb_sent                      7347250                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     7340917                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 5194939                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 6396375                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.404886                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.812169                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        142618                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          4144                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            3119                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     17944564                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.407436                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.544629                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     16314066     90.91%     90.91% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       347683      1.94%     92.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       243755      1.36%     94.21% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       171150      0.95%     95.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       113935      0.63%     95.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        93230      0.52%     96.32% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        83201      0.46%     96.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        78827      0.44%     97.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       498717      2.78%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     17944564                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            7311264                       # Number of instructions committed
system.cpu02.commit.committedOps              7311264                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      2459406                       # Number of memory references committed
system.cpu02.commit.loads                     2000537                       # Number of loads committed
system.cpu02.commit.membars                        11                       # Number of memory barriers committed
system.cpu02.commit.branches                   290255                       # Number of branches committed
system.cpu02.commit.fp_insts                  5232851                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 4398508                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              10000                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        41699      0.57%      0.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1832114     25.06%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           161      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       2000548     27.36%     93.72% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       458870      6.28%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         7311264                       # Class of committed instruction
system.cpu02.commit.bw_lim_events              498717                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   24887028                       # The number of ROB reads
system.cpu02.rob.rob_writes                  14928225                       # The number of ROB writes
system.cpu02.timesIdled                          7093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                        163333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    2397838                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   7269569                       # Number of Instructions Simulated
system.cpu02.committedOps                     7269569                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.494069                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.494069                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.400951                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.400951                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                8548506                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1471995                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 6275176                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                4688710                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  4538                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          313611                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          59.929090                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1450365                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          313672                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            4.623827                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1639055682                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    59.929090                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.936392                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.936392                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         5254519                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        5254519                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1221990                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1221990                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       222983                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       222983                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           13                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           11                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1444973                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1444973                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1444973                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1444973                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       787504                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       787504                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       235872                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       235872                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            3                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data      1023376                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1023376                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data      1023376                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1023376                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data 117246697641                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total 117246697641                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data  53726841540                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total  53726841540                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        20898                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data 170973539181                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total 170973539181                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data 170973539181                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total 170973539181                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2009494                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2009494                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       458855                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       458855                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      2468349                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      2468349                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      2468349                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      2468349                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.391892                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.391892                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.514045                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.514045                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.414599                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.414599                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.414599                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.414599                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 148883.939181                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 148883.939181                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 227779.649725                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 227779.649725                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         8127                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 167068.154013                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 167068.154013                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 167068.154013                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 167068.154013                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      8713374                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          230                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          239867                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    36.325856                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    57.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       216762                       # number of writebacks
system.cpu02.dcache.writebacks::total          216762                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       526862                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       526862                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data       175488                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total       175488                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       702350                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       702350                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       702350                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       702350                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       260642                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       260642                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        60384                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        60384                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       321026                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       321026                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       321026                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       321026                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data  51620952051                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total  51620952051                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data  15102924550                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total  15102924550                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data  66723876601                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total  66723876601                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data  66723876601                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total  66723876601                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.129705                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.129705                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.131597                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.131597                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.130057                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.130057                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.130057                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.130057                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 198053.084503                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 198053.084503                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 250114.675245                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 250114.675245                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 207845.709073                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 207845.709073                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 207845.709073                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 207845.709073                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3315                       # number of replacements
system.cpu02.icache.tags.tagsinuse         465.513828                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            610401                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3827                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          159.498563                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle      6382144710                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   465.513828                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.909207                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.909207                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1233173                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1233173                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       610401                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        610401                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       610401                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         610401                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       610401                       # number of overall hits
system.cpu02.icache.overall_hits::total        610401                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         4272                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         4272                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         4272                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         4272                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         4272                       # number of overall misses
system.cpu02.icache.overall_misses::total         4272                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst    401860361                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total    401860361                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst    401860361                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total    401860361                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst    401860361                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total    401860361                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       614673                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       614673                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       614673                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       614673                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       614673                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       614673                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.006950                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.006950                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.006950                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.006950                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.006950                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.006950                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 94068.436564                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 94068.436564                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 94068.436564                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 94068.436564                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 94068.436564                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 94068.436564                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         3315                       # number of writebacks
system.cpu02.icache.writebacks::total            3315                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          445                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          445                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          445                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          445                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          445                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          445                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3827                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3827                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3827                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3827                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3827                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3827                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst    346485305                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total    346485305                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst    346485305                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total    346485305                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst    346485305                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total    346485305                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006226                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006226                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006226                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006226                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006226                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006226                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 90537.053828                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 90537.053828                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 90537.053828                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 90537.053828                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 90537.053828                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 90537.053828                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                319977                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          286330                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            3366                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             206029                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                159308                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           77.323095                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 12035                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5534563                       # DTB read hits
system.cpu03.dtb.read_misses                     4241                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5538804                       # DTB read accesses
system.cpu03.dtb.write_hits                    461213                       # DTB write hits
system.cpu03.dtb.write_misses                    1173                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                462386                       # DTB write accesses
system.cpu03.dtb.data_hits                    5995776                       # DTB hits
system.cpu03.dtb.data_misses                     5414                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                6001190                       # DTB accesses
system.cpu03.itb.fetch_hits                    614352                       # ITB hits
system.cpu03.itb.fetch_misses                      93                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                614445                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                       18040871                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           117059                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      7625649                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    319977                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           171343                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    17730835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  9061                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.TlbCycles                       29                       # Number of cycles fetch has spent waiting for tlb
system.cpu03.fetch.MiscStallCycles                766                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         4980                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles         2073                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                  614352                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 901                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.rateDist::samples         17860282                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.426961                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.673560                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               16580387     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  89896      0.50%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  95275      0.53%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  94880      0.53%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 117706      0.66%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  79343      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  74170      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  80996      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 647629      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           17860282                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.017736                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.422687                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 273825                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            16639618                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  438511                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              504090                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 4228                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              19554                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 308                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              7494935                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1353                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 4228                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 440397                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles              11400226                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles       406778                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  712212                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             4896431                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              7467960                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                2503                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1449960                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              2765029                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents              1054919                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           6212008                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11355910                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        5050956                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         6304951                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             6096730                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 115278                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts             4506                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts         4530                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3153138                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            2044175                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            474599                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           45932                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          37184                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  7405700                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              4463                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                10867175                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            4592                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        139930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        96973                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          280                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     17860282                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.608455                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.434319                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          14063890     78.74%     78.74% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           1234816      6.91%     85.66% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            688563      3.86%     89.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            371997      2.08%     91.60% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            922814      5.17%     96.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            271124      1.52%     98.28% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            143166      0.80%     99.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             77926      0.44%     99.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             85986      0.48%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      17860282                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5502      0.56%      0.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               55071      5.60%      6.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      6.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult              93841      9.55%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   4      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     15.71% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               819750     83.40%     99.11% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                8735      0.89%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1878827     17.29%     17.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                163      0.00%     17.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     17.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           2124433     19.55%     36.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp            114758      1.06%     37.90% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     37.90% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           736954      6.78%     44.68% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9040      0.08%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.76% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5540440     50.98%     95.74% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            462556      4.26%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             10867175                       # Type of FU issued
system.cpu03.iq.rate                         0.602364                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    982903                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.090447                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23348918                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2213540                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2092623                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          17233209                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          5336756                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      5246986                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2808276                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               9041798                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          14070                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        43521                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        15690                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      3626417                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 4228                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               6882643                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles             3621515                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           7453400                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             792                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             2044175                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             474599                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts             4448                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents               114657                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents             3395276                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1764                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect         1574                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               3338                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            10862704                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5538816                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            4471                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       43237                       # number of nop insts executed
system.cpu03.iew.exec_refs                    6001202                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 300209                       # Number of branches executed
system.cpu03.iew.exec_stores                   462386                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.602116                       # Inst execution rate
system.cpu03.iew.wb_sent                      7345897                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     7339609                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 5174143                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 6359639                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.406832                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.813591                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        138833                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          4183                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            3064                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     17837537                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.409916                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.553483                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     16220476     90.93%     90.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       339143      1.90%     92.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       241632      1.35%     94.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       171167      0.96%     95.15% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       106246      0.60%     95.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        95024      0.53%     96.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        80224      0.45%     96.73% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        74467      0.42%     97.15% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       509158      2.85%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     17837537                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            7311889                       # Number of instructions committed
system.cpu03.commit.committedOps              7311889                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      2459563                       # Number of memory references committed
system.cpu03.commit.loads                     2000654                       # Number of loads committed
system.cpu03.commit.membars                        11                       # Number of memory barriers committed
system.cpu03.commit.branches                   290450                       # Number of branches committed
system.cpu03.commit.fp_insts                  5232852                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 4399094                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              10078                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        41660      0.57%      0.57% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1832621     25.06%     25.63% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           161      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       2000665     27.36%     93.72% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       458910      6.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         7311889                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              509158                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   24766335                       # The number of ROB reads
system.cpu03.rob.rob_writes                  14921506                       # The number of ROB writes
system.cpu03.timesIdled                          7520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                        180589                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    2488531                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   7270233                       # Number of Instructions Simulated
system.cpu03.committedOps                     7270233                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.481471                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.481471                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.402987                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.402987                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                8490628                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1472090                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 6273559                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                4687173                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  7646                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          308158                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          59.755362                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1456252                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          308220                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            4.724716                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1638539037                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    59.755362                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.933678                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.933678                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5250533                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5250533                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1225545                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1225545                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       223288                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       223288                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           13                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           11                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1448833                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1448833                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1448833                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1448833                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       783363                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       783363                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       235607                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       235607                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data      1018970                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1018970                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data      1018970                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1018970                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data 117617149521                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total 117617149521                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data  52784087208                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total  52784087208                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        23220                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        20898                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        20898                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data 170401236729                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total 170401236729                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data 170401236729                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total 170401236729                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      2008908                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2008908                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       458895                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       458895                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2467803                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2467803                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2467803                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2467803                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.389945                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.389945                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.513422                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.513422                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.412906                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.412906                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.412906                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.412906                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 150143.866280                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 150143.866280                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 224034.460810                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 224034.460810                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         7740                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         6966                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 167228.904412                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 167228.904412                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 167228.904412                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 167228.904412                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      8631559                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          280                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          234493                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    36.809453                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          140                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       207460                       # number of writebacks
system.cpu03.dcache.writebacks::total          207460                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       525210                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       525210                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data       175046                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total       175046                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       700256                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       700256                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       700256                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       700256                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       258153                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       258153                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        60561                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        60561                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       318714                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       318714                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       318714                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       318714                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data  51191087157                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total  51191087157                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data  14859909972                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total  14859909972                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        17415                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  66050997129                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  66050997129                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  66050997129                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  66050997129                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.128504                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.128504                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.131971                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.131971                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.129149                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.129149                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.129149                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.129149                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 198297.471488                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 198297.471488                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 245370.947838                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 245370.947838                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         5805                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 207242.220703                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 207242.220703                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 207242.220703                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 207242.220703                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3322                       # number of replacements
system.cpu03.icache.tags.tagsinuse         465.451369                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            610075                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3834                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          159.122327                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle      6383092086                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   465.451369                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.909085                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.909085                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1232496                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1232496                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       610075                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        610075                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       610075                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         610075                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       610075                       # number of overall hits
system.cpu03.icache.overall_hits::total        610075                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         4256                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4256                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         4256                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4256                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         4256                       # number of overall misses
system.cpu03.icache.overall_misses::total         4256                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst    420969261                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total    420969261                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst    420969261                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total    420969261                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst    420969261                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total    420969261                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       614331                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       614331                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       614331                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       614331                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       614331                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       614331                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.006928                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.006928                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.006928                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.006928                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.006928                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.006928                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 98911.950423                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 98911.950423                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 98911.950423                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 98911.950423                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 98911.950423                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 98911.950423                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3322                       # number of writebacks
system.cpu03.icache.writebacks::total            3322                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          422                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          422                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          422                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          422                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          422                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          422                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         3834                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         3834                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         3834                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         3834                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         3834                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         3834                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst    369791220                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total    369791220                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst    369791220                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total    369791220                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst    369791220                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total    369791220                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006241                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006241                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006241                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006241                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006241                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006241                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 96450.500782                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 96450.500782                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 96450.500782                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 96450.500782                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 96450.500782                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 96450.500782                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                317961                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          284348                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            3486                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             193170                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                157302                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           81.431899                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 12060                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    5511223                       # DTB read hits
system.cpu04.dtb.read_misses                     2708                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                5513931                       # DTB read accesses
system.cpu04.dtb.write_hits                    460922                       # DTB write hits
system.cpu04.dtb.write_misses                     474                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                461396                       # DTB write accesses
system.cpu04.dtb.data_hits                    5972145                       # DTB hits
system.cpu04.dtb.data_misses                     3182                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                5975327                       # DTB accesses
system.cpu04.itb.fetch_hits                    611197                       # ITB hits
system.cpu04.itb.fetch_misses                      86                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                611283                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                       18042984                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           151955                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      7602617                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    317961                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           169362                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    17667447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  8799                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       29                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.MiscStallCycles                998                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         5868                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles         2002                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                  611197                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 905                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu04.fetch.rateDist::samples         17832708                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.426330                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.673564                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               16558234     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  91103      0.51%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  94515      0.53%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  93472      0.52%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 114177      0.64%     95.06% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  77916      0.44%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  74905      0.42%     95.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80738      0.45%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 647648      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           17832708                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.017622                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.421361                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 274676                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            16613007                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  445539                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              495370                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 4106                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              19693                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 302                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              7478680                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1284                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 4106                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 439372                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles              11287565                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles       477203                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  710533                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             4913919                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              7452979                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                2389                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1444180                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              2778257                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents              1054921                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           6208574                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11346797                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        5030762                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         6316032                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             6101575                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 106999                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts             4541                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts         4546                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3104903                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            2032820                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            470621                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           45944                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          37719                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  7388968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              4499                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                10839678                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5233                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        123567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        87258                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          326                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     17832708                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.607854                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.438981                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          14065699     78.88%     78.88% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           1216693      6.82%     85.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            684030      3.84%     89.53% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            367016      2.06%     91.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            919239      5.15%     96.75% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            265023      1.49%     98.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            144271      0.81%     99.04% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             79716      0.45%     99.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             91021      0.51%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      17832708                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5745      0.59%      0.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               54919      5.60%      6.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.19% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult              92993      9.48%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   7      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     15.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               817530     83.35%     99.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                9602      0.98%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1871222     17.26%     17.26% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                165      0.00%     17.26% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     17.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           2126958     19.62%     36.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp            114753      1.06%     37.94% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.94% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           740331      6.83%     44.77% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9037      0.08%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.86% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5515626     50.88%     95.74% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            461582      4.26%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             10839678                       # Type of FU issued
system.cpu04.iq.rate                         0.600770                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    980796                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.090482                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23299695                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2192809                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2078004                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          17198398                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          5324438                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      5252189                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2797532                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               9022938                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          14099                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        37376                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores        12209                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      3608315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 4106                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               7259940                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles             3095829                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           7436556                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts            1062                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             2032820                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             470621                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts             4485                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents               117911                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents             2863217                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1805                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect         1695                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               3500                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            10835483                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5513933                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            4195                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       43089                       # number of nop insts executed
system.cpu04.iew.exec_refs                    5975329                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 298506                       # Number of branches executed
system.cpu04.iew.exec_stores                   461396                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.600537                       # Inst execution rate
system.cpu04.iew.wb_sent                      7334454                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     7330193                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5185654                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6376613                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.406263                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.813230                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        123791                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          4173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            3193                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     17812165                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.410482                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.551962                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     16180532     90.84%     90.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       356536      2.00%     92.84% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       238667      1.34%     94.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       168733      0.95%     95.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       114589      0.64%     95.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        92440      0.52%     96.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        81237      0.46%     96.75% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        71930      0.40%     97.15% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       507501      2.85%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     17812165                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            7311565                       # Number of instructions committed
system.cpu04.commit.committedOps              7311565                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      2453856                       # Number of memory references committed
system.cpu04.commit.loads                     1995444                       # Number of loads committed
system.cpu04.commit.membars                        11                       # Number of memory barriers committed
system.cpu04.commit.branches                   289344                       # Number of branches committed
system.cpu04.commit.fp_insts                  5241424                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 4390766                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              10063                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        41669      0.57%      0.57% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1829986     25.03%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           161      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      2123372     29.04%     54.64% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       738833     10.10%     66.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9000      0.12%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1995455     27.29%     93.73% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       458412      6.27%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         7311565                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              507501                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   24730465                       # The number of ROB reads
system.cpu04.rob.rob_writes                  14888813                       # The number of ROB writes
system.cpu04.timesIdled                          8905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                        210276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    2492923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   7269900                       # Number of Instructions Simulated
system.cpu04.committedOps                     7269900                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.481875                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.481875                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.402921                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.402921                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                8457662                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1463708                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 6286346                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                4693797                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  5173                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          306469                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          59.775950                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1463184                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          306531                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.773364                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1638278973                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    59.775950                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.933999                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.933999                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         5228232                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        5228232                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1232013                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1232013                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       223754                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       223754                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           12                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           10                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1455767                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1455767                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1455767                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1455767                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       768050                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       768050                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       234646                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       234646                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data      1002696                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1002696                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data      1002696                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1002696                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data 115271893530                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total 115271893530                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data  51527483563                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total  51527483563                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        16254                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        17415                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data 166799377093                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total 166799377093                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data 166799377093                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total 166799377093                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      2000063                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2000063                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       458400                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       458400                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2458463                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2458463                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2458463                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2458463                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.384013                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.384013                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.511880                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.511880                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.407855                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.407855                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.407855                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.407855                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 150083.840284                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 150083.840284                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 219596.684209                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 219596.684209                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         8127                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  8707.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  8707.500000                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 166350.895080                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 166350.895080                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 166350.895080                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 166350.895080                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      8522696                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          230709                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    36.941324                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       208211                       # number of writebacks
system.cpu04.dcache.writebacks::total          208211                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       513911                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       513911                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data       173759                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total       173759                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       687670                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       687670                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       687670                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       687670                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       254139                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       254139                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        60887                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        60887                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       315026                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       315026                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       315026                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       315026                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data  50530841550                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total  50530841550                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data  14910103181                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total  14910103181                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  65440944731                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  65440944731                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  65440944731                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  65440944731                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.127065                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.127065                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.132825                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.132825                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.128139                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.128139                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.128139                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.128139                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 198831.511692                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 198831.511692                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 244881.554043                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 244881.554043                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  7546.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  7546.500000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 207731.884768                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 207731.884768                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 207731.884768                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 207731.884768                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3912                       # number of replacements
system.cpu04.icache.tags.tagsinuse         464.348754                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            606341                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4424                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          137.057188                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle      6384189231                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   464.348754                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.906931                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.906931                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1226796                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1226796                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       606341                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        606341                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       606341                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         606341                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       606341                       # number of overall hits
system.cpu04.icache.overall_hits::total        606341                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         4845                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4845                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         4845                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4845                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         4845                       # number of overall misses
system.cpu04.icache.overall_misses::total         4845                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst    492296449                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total    492296449                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst    492296449                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total    492296449                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst    492296449                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total    492296449                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       611186                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       611186                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       611186                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       611186                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       611186                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       611186                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.007927                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007927                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.007927                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007927                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.007927                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007927                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 101609.174200                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 101609.174200                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 101609.174200                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 101609.174200                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 101609.174200                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 101609.174200                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3912                       # number of writebacks
system.cpu04.icache.writebacks::total            3912                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          421                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          421                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          421                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          421                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          421                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         4424                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         4424                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         4424                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         4424                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         4424                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         4424                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst    442242256                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total    442242256                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst    442242256                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total    442242256                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst    442242256                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total    442242256                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.007238                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.007238                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.007238                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.007238                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.007238                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.007238                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 99964.343580                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 99964.343580                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 99964.343580                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 99964.343580                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 99964.343580                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 99964.343580                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                323530                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          289692                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            3462                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             215158                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                159214                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           73.998643                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 12183                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5538029                       # DTB read hits
system.cpu05.dtb.read_misses                     5683                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5543712                       # DTB read accesses
system.cpu05.dtb.write_hits                    461294                       # DTB write hits
system.cpu05.dtb.write_misses                     663                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                461957                       # DTB write accesses
system.cpu05.dtb.data_hits                    5999323                       # DTB hits
system.cpu05.dtb.data_misses                     6346                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                6005669                       # DTB accesses
system.cpu05.itb.fetch_hits                    614273                       # ITB hits
system.cpu05.itb.fetch_misses                      97                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                614370                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                       18161598                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           121583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      7625469                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    323530                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           171397                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    17854534                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  9277                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                       61                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                392                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         6530                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles         1496                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                  614273                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 869                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         17989244                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.423890                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.667802                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               16708418     92.88%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  90597      0.50%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  97251      0.54%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  94275      0.52%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 114073      0.63%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  81166      0.45%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  75425      0.42%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  81439      0.45%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 646600      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           17989244                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.017814                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.419868                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 265132                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            16778132                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  439443                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              502198                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 4329                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              19427                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 319                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              7485227                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1384                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 4329                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 431099                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles              11477392                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles       411191                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  710298                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             4954925                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              7456902                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                2175                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1486471                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              2824430                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents              1028540                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           6199727                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11334602                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        5032166                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         6302433                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             6082134                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 117593                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts             4534                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts         4553                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3141738                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            2039094                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            475022                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           45872                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          40469                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  7395600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              4494                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                10866816                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5821                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        143906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        99107                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          320                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     17989244                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.604073                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.429700                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          14177787     78.81%     78.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           1259756      7.00%     85.82% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            684144      3.80%     89.62% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            369801      2.06%     91.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            920808      5.12%     96.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            268266      1.49%     98.28% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            142552      0.79%     99.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             79545      0.44%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             86585      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      17989244                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  4851      0.49%      0.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.49% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               55501      5.64%      6.13% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult              91550      9.30%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                  22      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     15.43% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               822532     83.53%     98.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               10240      1.04%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1873020     17.24%     17.24% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                163      0.00%     17.24% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     17.24% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           2126415     19.57%     36.81% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp            114756      1.06%     37.86% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.86% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           736047      6.77%     44.64% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              9040      0.08%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.72% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5545246     51.03%     95.75% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            462125      4.25%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             10866816                       # Type of FU issued
system.cpu05.iq.rate                         0.598340                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    984696                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.090615                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         23500638                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2205547                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2081210                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          17212755                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          5338637                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      5247016                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2821067                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               9030441                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          13998                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        45344                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        16214                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      3636505                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 4329                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               7251159                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles             3331882                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           7442792                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             821                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             2039094                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             475022                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts             4480                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents               128212                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents             3087954                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1834                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect         1605                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               3439                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            10862901                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5543720                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            3915                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       42698                       # number of nop insts executed
system.cpu05.iew.exec_refs                    6005677                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 302127                       # Number of branches executed
system.cpu05.iew.exec_stores                   461957                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.598125                       # Inst execution rate
system.cpu05.iew.wb_sent                      7335286                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     7328226                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 5183479                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 6378500                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.403501                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.812649                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        143639                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          4174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            3153                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     17965703                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.406189                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.546073                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     16348788     91.00%     91.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       338925      1.89%     92.89% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       244196      1.36%     94.25% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       173092      0.96%     95.21% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       104269      0.58%     95.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        92865      0.52%     96.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        81239      0.45%     96.76% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        76588      0.43%     97.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       505741      2.82%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     17965703                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            7297472                       # Number of instructions committed
system.cpu05.commit.committedOps              7297472                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      2452558                       # Number of memory references committed
system.cpu05.commit.loads                     1993750                       # Number of loads committed
system.cpu05.commit.membars                        11                       # Number of memory barriers committed
system.cpu05.commit.branches                   291572                       # Number of branches committed
system.cpu05.commit.fp_insts                  5233255                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 4386390                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              10031                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        41288      0.57%      0.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1824604     25.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      2121080     29.07%     54.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1993761     27.32%     93.71% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       458808      6.29%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         7297472                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              505741                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   24887774                       # The number of ROB reads
system.cpu05.rob.rob_writes                  14903141                       # The number of ROB writes
system.cpu05.timesIdled                          7716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                        172354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    2373401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   7256188                       # Number of Instructions Simulated
system.cpu05.committedOps                     7256188                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.502912                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.502912                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.399535                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.399535                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                8482706                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1461201                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 6270328                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                4684541                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  5507                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          310633                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.721384                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1449584                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          310695                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.665617                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1638449640                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.721384                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.933147                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.933147                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         5236479                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        5236479                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1221247                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1221247                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       219458                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       219458                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           12                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           11                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1440705                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1440705                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1440705                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1440705                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       780290                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       780290                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data       239338                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       239338                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            1                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data      1019628                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1019628                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data      1019628                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1019628                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data 116257872780                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total 116257872780                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data  52559209614                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total  52559209614                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data 168817082394                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total 168817082394                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data 168817082394                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total 168817082394                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2001537                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2001537                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       458796                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       458796                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2460333                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2460333                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2460333                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2460333                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.389845                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.389845                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.521665                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.521665                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.414427                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.414427                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.414427                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.414427                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 148993.159953                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 148993.159953                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 219602.443465                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 219602.443465                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 165567.326902                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 165567.326902                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 165567.326902                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 165567.326902                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      8749819                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          236928                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    36.930287                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       205012                       # number of writebacks
system.cpu05.dcache.writebacks::total          205012                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       522191                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       522191                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data       177249                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total       177249                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       699440                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       699440                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       699440                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       699440                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       258099                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       258099                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        62089                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        62089                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       320188                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       320188                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       320188                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       320188                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data  51457342770                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total  51457342770                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data  15115490785                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total  15115490785                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data  66572833555                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total  66572833555                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data  66572833555                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total  66572833555                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.128950                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.128950                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.135330                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.135330                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.130140                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.130140                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.130140                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.130140                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 199370.562342                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 199370.562342                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 243448.771683                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 243448.771683                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 207917.953062                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 207917.953062                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 207917.953062                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 207917.953062                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3444                       # number of replacements
system.cpu05.icache.tags.tagsinuse         464.319704                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            609909                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3956                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          154.173155                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle      9639274482                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   464.319704                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.906874                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.906874                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1232482                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1232482                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       609909                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        609909                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       609909                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         609909                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       609909                       # number of overall hits
system.cpu05.icache.overall_hits::total        609909                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         4354                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4354                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         4354                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4354                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         4354                       # number of overall misses
system.cpu05.icache.overall_misses::total         4354                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst    412153788                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total    412153788                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst    412153788                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total    412153788                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst    412153788                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total    412153788                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       614263                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       614263                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       614263                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       614263                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       614263                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       614263                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007088                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007088                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007088                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007088                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007088                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007088                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 94660.952687                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 94660.952687                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 94660.952687                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 94660.952687                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 94660.952687                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 94660.952687                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3444                       # number of writebacks
system.cpu05.icache.writebacks::total            3444                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          398                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          398                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          398                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          398                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          398                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          398                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         3956                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         3956                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         3956                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         3956                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         3956                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         3956                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst    365107746                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total    365107746                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst    365107746                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total    365107746                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst    365107746                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total    365107746                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.006440                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.006440                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.006440                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.006440                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.006440                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.006440                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 92292.150152                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 92292.150152                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 92292.150152                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 92292.150152                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 92292.150152                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 92292.150152                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                333096                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          297671                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            3656                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             227751                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                164729                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           72.328552                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 12430                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5590238                       # DTB read hits
system.cpu06.dtb.read_misses                     8141                       # DTB read misses
system.cpu06.dtb.read_acv                           5                       # DTB read access violations
system.cpu06.dtb.read_accesses                5598379                       # DTB read accesses
system.cpu06.dtb.write_hits                    463021                       # DTB write hits
system.cpu06.dtb.write_misses                     961                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                463982                       # DTB write accesses
system.cpu06.dtb.data_hits                    6053259                       # DTB hits
system.cpu06.dtb.data_misses                     9102                       # DTB misses
system.cpu06.dtb.data_acv                           5                       # DTB access violations
system.cpu06.dtb.data_accesses                6062361                       # DTB accesses
system.cpu06.itb.fetch_hits                    624894                       # ITB hits
system.cpu06.itb.fetch_misses                      90                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                624984                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                       18189396                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           110285                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      7723444                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    333096                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           177159                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    17863599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 10377                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                595                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         4473                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles         1535                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                  624894                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 925                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         17985685                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.429422                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.677169                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               16685839     92.77%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  92502      0.51%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 100798      0.56%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  94663      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 117065      0.65%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  80823      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78095      0.43%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  82788      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 653112      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           17985685                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.018313                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.424612                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 267665                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            16760458                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  444395                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              508255                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 4902                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              20352                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 297                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              7566456                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1135                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 4902                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 437232                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles              11674234                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles       344841                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  717850                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             4806616                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              7534588                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                1949                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1465991                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              2743566                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents               971182                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           6254892                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11439898                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        5127073                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         6312822                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             6112273                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 142619                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts             4511                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts         4532                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3177056                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            2065099                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            482249                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           46180                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          39226                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  7469882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              4453                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                10959664                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            4764                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        178532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       123425                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          453                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     17985685                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.609355                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.435926                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          14150487     78.68%     78.68% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           1255808      6.98%     85.66% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            691530      3.84%     89.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            383689      2.13%     91.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            923126      5.13%     96.77% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            268179      1.49%     98.26% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            144314      0.80%     99.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             77970      0.43%     99.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             90582      0.50%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      17985685                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  6229      0.63%      0.63% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.63% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.63% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               55343      5.58%      6.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult              92422      9.32%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   5      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     15.54% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               828079     83.54%     99.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                9169      0.92%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1907569     17.41%     17.41% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                172      0.00%     17.41% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     17.41% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           2130483     19.44%     36.85% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp            114756      1.05%     37.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           733494      6.69%     44.59% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              9038      0.08%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.67% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5600013     51.10%     95.77% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            464135      4.23%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             10959664                       # Type of FU issued
system.cpu06.iq.rate                         0.602530                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                    991247                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.090445                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23609131                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2276947                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2127819                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          17291893                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          5376105                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      5257308                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2878807                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               9072100                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          13955                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        55164                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores        22357                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      3669859                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 4902                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               7119033                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles             3657567                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           7517217                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             888                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             2065099                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             482249                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts             4439                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents               123525                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents             3422158                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         2013                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect         1646                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               3659                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            10955567                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5598399                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            4097                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       42882                       # number of nop insts executed
system.cpu06.iew.exec_refs                    6062381                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 308806                       # Number of branches executed
system.cpu06.iew.exec_stores                   463982                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.602305                       # Inst execution rate
system.cpu06.iew.wb_sent                      7395297                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     7385127                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5218814                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 6432039                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.406013                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.811378                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        177471                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          4000                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            3370                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     17958281                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.408567                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.547014                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     16321728     90.89%     90.89% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       350037      1.95%     92.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       245410      1.37%     94.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       171461      0.95%     95.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       112009      0.62%     95.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        93625      0.52%     96.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        83466      0.46%     96.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        79390      0.44%     97.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       501155      2.79%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     17958281                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            7337167                       # Number of instructions committed
system.cpu06.commit.committedOps              7337167                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      2469827                       # Number of memory references committed
system.cpu06.commit.loads                     2009935                       # Number of loads committed
system.cpu06.commit.membars                        11                       # Number of memory barriers committed
system.cpu06.commit.branches                   295758                       # Number of branches committed
system.cpu06.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 4424671                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               9683                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        41368      0.56%      0.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1846576     25.17%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           161      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2009946     27.39%     93.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       459892      6.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         7337167                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              501155                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   24953824                       # The number of ROB reads
system.cpu06.rob.rob_writes                  15054431                       # The number of ROB writes
system.cpu06.timesIdled                          6592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                        203711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    2338234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   7295803                       # Number of Instructions Simulated
system.cpu06.committedOps                     7295803                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.493131                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.493131                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.401102                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.401102                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                8591640                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1495721                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 6273090                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                4692294                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  6987                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          315127                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.603737                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1463558                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          315189                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.643430                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1638355599                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.603737                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.931308                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.931308                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5285475                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5285475                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1232425                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1232425                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       224864                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       224864                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           12                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           10                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           10                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1457289                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1457289                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1457289                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1457289                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       789684                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       789684                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       235016                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       235016                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            2                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data      1024700                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1024700                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data      1024700                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1024700                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data 118171045206                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total 118171045206                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data  51785228947                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total  51785228947                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        13932                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data 169956274153                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total 169956274153                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data 169956274153                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total 169956274153                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      2022109                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      2022109                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       459880                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       459880                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2481989                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2481989                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2481989                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2481989                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.390525                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.390525                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.511038                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.511038                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.166667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.166667                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.412854                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.412854                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.412854                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.412854                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 149643.458910                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 149643.458910                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 220347.673975                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 220347.673975                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 165859.543430                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 165859.543430                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 165859.543430                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 165859.543430                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      8710624                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          240300                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    36.248955                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       209194                       # number of writebacks
system.cpu06.dcache.writebacks::total          209194                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       526391                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       526391                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data       173183                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total       173183                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       699574                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       699574                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       699574                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       699574                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       263293                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       263293                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        61833                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        61833                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       325126                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       325126                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       325126                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       325126                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data  51667589421                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total  51667589421                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data  14819480181                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total  14819480181                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  66487069602                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  66487069602                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  66487069602                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  66487069602                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.130207                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.130207                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.134455                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.134455                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.130994                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.130994                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.130994                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.130994                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 196236.092190                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 196236.092190                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 239669.435107                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 239669.435107                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 204496.317126                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 204496.317126                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 204496.317126                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 204496.317126                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3090                       # number of replacements
system.cpu06.icache.tags.tagsinuse         463.497003                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            620843                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3602                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          172.360633                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle     12514222791                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   463.497003                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.905268                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.905268                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1253352                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1253352                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       620843                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        620843                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       620843                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         620843                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       620843                       # number of overall hits
system.cpu06.icache.overall_hits::total        620843                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4032                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4032                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4032                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4032                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4032                       # number of overall misses
system.cpu06.icache.overall_misses::total         4032                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst    456058156                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total    456058156                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst    456058156                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total    456058156                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst    456058156                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total    456058156                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       624875                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       624875                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       624875                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       624875                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       624875                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       624875                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.006452                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006452                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.006452                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006452                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.006452                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006452                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 113109.661706                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 113109.661706                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 113109.661706                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 113109.661706                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 113109.661706                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 113109.661706                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3090                       # number of writebacks
system.cpu06.icache.writebacks::total            3090                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          430                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          430                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          430                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          430                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          430                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          430                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         3602                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         3602                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         3602                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         3602                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         3602                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         3602                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst    401519020                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total    401519020                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst    401519020                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total    401519020                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst    401519020                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total    401519020                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.005764                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.005764                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.005764                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.005764                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.005764                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.005764                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 111471.132704                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 111471.132704                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 111471.132704                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 111471.132704                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 111471.132704                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 111471.132704                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                332841                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          297456                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            3648                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             242860                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                164776                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           67.848143                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 12440                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    5586479                       # DTB read hits
system.cpu07.dtb.read_misses                     8143                       # DTB read misses
system.cpu07.dtb.read_acv                           4                       # DTB read access violations
system.cpu07.dtb.read_accesses                5594622                       # DTB read accesses
system.cpu07.dtb.write_hits                    462639                       # DTB write hits
system.cpu07.dtb.write_misses                    1062                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                463701                       # DTB write accesses
system.cpu07.dtb.data_hits                    6049118                       # DTB hits
system.cpu07.dtb.data_misses                     9205                       # DTB misses
system.cpu07.dtb.data_acv                           4                       # DTB access violations
system.cpu07.dtb.data_accesses                6058323                       # DTB accesses
system.cpu07.itb.fetch_hits                    624482                       # ITB hits
system.cpu07.itb.fetch_misses                      91                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                624573                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                       18127764                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           106493                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      7719421                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    332841                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           177216                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    17805468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 10353                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.TlbCycles                        2                       # Number of cycles fetch has spent waiting for tlb
system.cpu07.fetch.MiscStallCycles                611                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         4221                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles         1842                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                  624482                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 909                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu07.fetch.rateDist::samples         17923823                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.430679                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.679476                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               16624543     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  93017      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  99761      0.56%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  94421      0.53%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 118670      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  80983      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  75855      0.42%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  83690      0.47%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 652883      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           17923823                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.018361                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.425834                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 266362                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            16700754                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  442980                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              508824                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 4893                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              20444                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 294                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              7561827                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1088                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 4893                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 434547                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles              11506779                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles       354331                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  718031                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             4905232                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              7530703                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                2364                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1507308                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              2820093                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents               998669                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           6251626                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11433610                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        5123479                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         6310128                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             6113221                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 138405                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             4575                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts         4599                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3180162                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            2064408                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            482143                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           45807                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          38888                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  7467940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              4526                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                10955991                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            4660                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        175320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       120946                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          447                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     17923823                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.611253                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.437069                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          14094150     78.63%     78.63% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           1250881      6.98%     85.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            690245      3.85%     89.46% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            373726      2.09%     91.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            932842      5.20%     96.75% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            271848      1.52%     98.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            145161      0.81%     99.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             77892      0.43%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             87078      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      17923823                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5046      0.51%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               55552      5.61%      6.12% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult              91789      9.27%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   4      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     15.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               828575     83.66%     99.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                9499      0.96%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1907626     17.41%     17.41% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                172      0.00%     17.41% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     17.41% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           2130409     19.45%     36.86% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp            114752      1.05%     37.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.91% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           733812      6.70%     44.60% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9037      0.08%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.69% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5596322     51.08%     95.77% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            463857      4.23%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             10955991                       # Type of FU issued
system.cpu07.iq.rate                         0.604376                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                    990465                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.090404                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         23536234                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2274894                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2128013                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          17294696                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          5373085                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      5256480                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2872469                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               9073983                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          13966                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        54236                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores        22172                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      3666548                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 4893                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               7018763                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles             3568438                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           7515199                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts            1010                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             2064408                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             482143                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts             4512                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents               114632                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents             3341570                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         2033                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect         1594                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               3627                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            10951340                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5594658                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            4651                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       42733                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6058359                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 308736                       # Number of branches executed
system.cpu07.iew.exec_stores                   463701                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.604120                       # Inst execution rate
system.cpu07.iew.wb_sent                      7394691                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     7384493                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 5199826                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 6400151                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.407358                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.812454                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        174297                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          4079                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            3365                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     17896588                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.410046                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.552710                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     16269154     90.91%     90.91% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       344401      1.92%     92.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       243279      1.36%     94.19% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       171346      0.96%     95.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       107807      0.60%     95.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        94695      0.53%     96.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        81993      0.46%     96.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        74531      0.42%     97.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       509382      2.85%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     17896588                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            7338431                       # Number of instructions committed
system.cpu07.commit.committedOps              7338431                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      2470143                       # Number of memory references committed
system.cpu07.commit.loads                     2010172                       # Number of loads committed
system.cpu07.commit.membars                        11                       # Number of memory barriers committed
system.cpu07.commit.branches                   296153                       # Number of branches committed
system.cpu07.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 4425856                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               9841                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        41289      0.56%      0.56% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1847603     25.18%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2010183     27.39%     93.73% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       459971      6.27%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         7338431                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              509382                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   24882202                       # The number of ROB reads
system.cpu07.rob.rob_writes                  15050255                       # The number of ROB writes
system.cpu07.timesIdled                          6784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                        203941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    2398804                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   7297146                       # Number of Instructions Simulated
system.cpu07.committedOps                     7297146                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.484227                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.484227                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.402540                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.402540                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                8586940                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1496357                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 6272714                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                4691717                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  7825                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          311563                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.612915                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1462538                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          311625                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.693263                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1639073097                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.612915                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.931452                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.931452                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5281514                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5281514                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1232343                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1232343                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       221854                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       221854                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           11                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1454197                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1454197                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1454197                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1454197                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       789169                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       789169                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       238105                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       238105                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            1                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data      1027274                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1027274                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data      1027274                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1027274                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data 118380209805                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total 118380209805                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data  51716531115                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total  51716531115                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data         8127                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total         8127                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data 170096740920                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total 170096740920                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data 170096740920                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total 170096740920                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2021512                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2021512                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       459959                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       459959                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2481471                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2481471                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2481471                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2481471                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.390386                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.390386                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.517666                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.517666                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.413978                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.413978                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.413978                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.413978                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 150006.158130                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 150006.158130                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 217200.525461                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 217200.525461                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         9288                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         8127                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         8127                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 165580.693096                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 165580.693096                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 165580.693096                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 165580.693096                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      8687836                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          237968                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    36.508421                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       205662                       # number of writebacks
system.cpu07.dcache.writebacks::total          205662                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       528124                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       528124                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data       176116                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total       176116                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       704240                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       704240                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       704240                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       704240                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       261045                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       261045                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        61989                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        61989                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       323034                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       323034                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       323034                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       323034                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data  51455024253                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total  51455024253                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data  14775401484                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total  14775401484                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  66230425737                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  66230425737                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  66230425737                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  66230425737                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.129134                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.129134                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.134771                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.134771                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.130178                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.130178                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.130178                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.130178                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 197111.702017                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 197111.702017                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 238355.215990                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 238355.215990                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         6966                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         6966                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 205026.175997                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 205026.175997                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 205026.175997                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 205026.175997                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3077                       # number of replacements
system.cpu07.icache.tags.tagsinuse         463.386750                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            620465                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3589                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          172.879632                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle     12514222791                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   463.386750                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.905052                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.905052                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1252505                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1252505                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       620465                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        620465                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       620465                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         620465                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       620465                       # number of overall hits
system.cpu07.icache.overall_hits::total        620465                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         3993                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         3993                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         3993                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         3993                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         3993                       # number of overall misses
system.cpu07.icache.overall_misses::total         3993                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst    448753148                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total    448753148                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst    448753148                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total    448753148                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst    448753148                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total    448753148                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       624458                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       624458                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       624458                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       624458                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       624458                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       624458                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006394                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006394                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006394                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006394                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006394                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006394                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 112384.960681                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 112384.960681                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 112384.960681                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 112384.960681                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 112384.960681                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 112384.960681                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3077                       # number of writebacks
system.cpu07.icache.writebacks::total            3077                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          404                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          404                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          404                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          404                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          404                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          404                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         3589                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         3589                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         3589                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         3589                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         3589                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         3589                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst    397007378                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total    397007378                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst    397007378                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total    397007378                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst    397007378                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total    397007378                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.005747                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.005747                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.005747                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.005747                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.005747                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.005747                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 110617.826135                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 110617.826135                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 110617.826135                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 110617.826135                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 110617.826135                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 110617.826135                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                328549                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          293200                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            3696                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             224162                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                161196                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           71.910493                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 12377                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    5545022                       # DTB read hits
system.cpu08.dtb.read_misses                     5495                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                5550517                       # DTB read accesses
system.cpu08.dtb.write_hits                    461515                       # DTB write hits
system.cpu08.dtb.write_misses                     606                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                462121                       # DTB write accesses
system.cpu08.dtb.data_hits                    6006537                       # DTB hits
system.cpu08.dtb.data_misses                     6101                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                6012638                       # DTB accesses
system.cpu08.itb.fetch_hits                    619197                       # ITB hits
system.cpu08.itb.fetch_misses                      95                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                619292                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                       18203894                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           129713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      7681693                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    328549                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           173573                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    17870509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  9837                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.TlbCycles                       13                       # Number of cycles fetch has spent waiting for tlb
system.cpu08.fetch.MiscStallCycles                427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         6169                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles         1044                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                  619197                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 888                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu08.fetch.rateDist::samples         18012803                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.426457                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.673488                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               16722922     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  93389      0.52%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  97911      0.54%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  94589      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 112138      0.62%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  80295      0.45%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  75476      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82832      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 653251      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           18012803                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.018048                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.421981                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 270231                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            16789616                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  448914                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              499407                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 4625                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              20615                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 303                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              7536217                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1202                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 4625                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 436399                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles              11493118                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles       430260                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  716196                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             4932195                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              7507019                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                2005                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1481146                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              2791964                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents              1048158                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           6244657                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11414048                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        5090968                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         6323077                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             6118323                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 126334                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts             4585                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts         4595                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3131205                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2051337                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            475310                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           45901                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          37850                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  7442511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              4547                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                10904219                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            6065                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        149907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       108772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          391                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     18012803                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.605359                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.435016                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          14209736     78.89%     78.89% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           1240646      6.89%     85.77% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            687504      3.82%     89.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            371369      2.06%     91.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            920277      5.11%     96.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            268651      1.49%     98.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            143915      0.80%     99.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             79035      0.44%     99.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             91670      0.51%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      18012803                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5745      0.59%      0.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               55408      5.65%      6.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      6.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      6.24% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult              91260      9.31%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     15.54% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               818410     83.45%     98.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                9937      1.01%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1895679     17.38%     17.38% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                172      0.00%     17.39% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     17.39% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           2132820     19.56%     36.95% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp            114751      1.05%     38.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     38.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           737115      6.76%     44.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9038      0.08%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.84% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            5552338     50.92%     95.76% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            462302      4.24%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             10904219                       # Type of FU issued
system.cpu08.iq.rate                         0.599005                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    980760                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.089943                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         23581862                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2239984                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2108047                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          17226204                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          5357168                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      5261239                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2850031                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               9034944                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          14026                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        46326                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores        16024                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      3630958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 4625                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               7405790                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles             3155598                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           7489773                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts            1189                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2051337                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             475310                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts             4533                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents               122700                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents             2916679                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         1992                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect         1674                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               3666                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            10899854                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             5550528                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            4365                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       42715                       # number of nop insts executed
system.cpu08.iew.exec_refs                    6012649                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 305892                       # Number of branches executed
system.cpu08.iew.exec_stores                   462121                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.598765                       # Inst execution rate
system.cpu08.iew.wb_sent                      7376423                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     7369286                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5208024                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6403734                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.404819                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813279                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        149270                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          4156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            3403                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     17988883                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.407943                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.547954                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     16351715     90.90%     90.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       357564      1.99%     92.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       241954      1.35%     94.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       167134      0.93%     95.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       113689      0.63%     95.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        92415      0.51%     96.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        82446      0.46%     96.76% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        71663      0.40%     97.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       510303      2.84%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     17988883                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            7338446                       # Number of instructions committed
system.cpu08.commit.committedOps              7338446                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      2464297                       # Number of memory references committed
system.cpu08.commit.loads                     2005011                       # Number of loads committed
system.cpu08.commit.membars                        11                       # Number of memory barriers committed
system.cpu08.commit.branches                   295403                       # Number of branches committed
system.cpu08.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 4417976                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               9996                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        41299      0.56%      0.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1845723     25.15%     25.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      2127820     29.00%     54.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp       114677      1.56%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2005022     27.32%     93.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       459286      6.26%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         7338446                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              510303                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   24952412                       # The number of ROB reads
system.cpu08.rob.rob_writes                  14996865                       # The number of ROB writes
system.cpu08.timesIdled                          7908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                        191091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    2331644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   7297151                       # Number of Instructions Simulated
system.cpu08.committedOps                     7297151                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.494658                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.494658                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.400857                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.400857                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                8527823                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1483739                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 6285843                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                4699111                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  5511                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          310869                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.606077                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1464451                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          310931                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            4.709891                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1639010403                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.606077                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931345                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931345                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         5260015                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        5260015                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1235456                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1235456                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       220461                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       220461                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           12                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           11                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1455917                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1455917                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1455917                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1455917                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       777274                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       777274                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data       238813                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       238813                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            1                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data      1016087                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1016087                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data      1016087                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1016087                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data 117251943039                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total 117251943039                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data  51690053702                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total  51690053702                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        18576                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data 168941996741                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total 168941996741                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data 168941996741                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total 168941996741                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2012730                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2012730                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       459274                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       459274                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2472004                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2472004                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2472004                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2472004                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.386179                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.386179                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.519979                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.519979                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.411038                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.411038                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.411038                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.411038                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 150850.206026                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 150850.206026                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 216445.728256                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 216445.728256                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         9288                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 166267.255403                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 166267.255403                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 166267.255403                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 166267.255403                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      8750851                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          236214                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    37.046284                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       199690                       # number of writebacks
system.cpu08.dcache.writebacks::total          199690                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       519436                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       519436                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data       176533                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total       176533                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       695969                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       695969                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       695969                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       695969                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       257838                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       257838                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        62280                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        62280                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       320118                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       320118                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       320118                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       320118                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data  51343164225                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total  51343164225                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data  15118625744                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total  15118625744                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  66461789969                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  66461789969                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  66461789969                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  66461789969                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.128104                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.128104                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.135605                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.135605                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.129497                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.129497                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.129497                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.129497                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 199129.547332                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 199129.547332                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 242752.500706                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 242752.500706                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 207616.535056                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 207616.535056                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 207616.535056                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 207616.535056                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3613                       # number of replacements
system.cpu08.icache.tags.tagsinuse         462.628029                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            614665                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4125                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          149.009697                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle     17823750948                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   462.628029                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.903570                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.903570                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1242497                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1242497                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       614665                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        614665                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       614665                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         614665                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       614665                       # number of overall hits
system.cpu08.icache.overall_hits::total        614665                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4521                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4521                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4521                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4521                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4521                       # number of overall misses
system.cpu08.icache.overall_misses::total         4521                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst    443896710                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total    443896710                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst    443896710                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total    443896710                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst    443896710                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total    443896710                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       619186                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       619186                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       619186                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       619186                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       619186                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       619186                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.007302                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007302                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.007302                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007302                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.007302                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007302                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 98185.514267                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 98185.514267                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 98185.514267                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 98185.514267                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 98185.514267                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 98185.514267                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3613                       # number of writebacks
system.cpu08.icache.writebacks::total            3613                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          396                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          396                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          396                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          396                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          396                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          396                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         4125                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         4125                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         4125                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         4125                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         4125                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         4125                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst    397629699                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total    397629699                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst    397629699                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total    397629699                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst    397629699                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total    397629699                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006662                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006662                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006662                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006662                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006662                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006662                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 96395.078545                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 96395.078545                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 96395.078545                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 96395.078545                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 96395.078545                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 96395.078545                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                323346                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          289413                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            3463                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             215484                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                159000                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           73.787381                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 12201                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5503760                       # DTB read hits
system.cpu09.dtb.read_misses                     5679                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5509439                       # DTB read accesses
system.cpu09.dtb.write_hits                    461708                       # DTB write hits
system.cpu09.dtb.write_misses                     593                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                462301                       # DTB write accesses
system.cpu09.dtb.data_hits                    5965468                       # DTB hits
system.cpu09.dtb.data_misses                     6272                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                5971740                       # DTB accesses
system.cpu09.itb.fetch_hits                    614297                       # ITB hits
system.cpu09.itb.fetch_misses                     101                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                614398                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                       18065424                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           126950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      7624089                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    323346                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           171201                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    17751519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  9317                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                      618                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.MiscStallCycles                774                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         6018                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles         2740                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                  614297                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 902                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         17893287                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.426087                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.672099                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               16613840     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  89764      0.50%     93.35% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  96739      0.54%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  94495      0.53%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 113621      0.63%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  81554      0.46%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  74711      0.42%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  81662      0.46%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 646901      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           17893287                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.017899                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.422027                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 266679                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            16680602                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  442887                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              498754                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 4355                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              19498                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 314                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              7484461                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1323                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 4355                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 432455                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles              11407392                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles       429748                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  711919                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             4907408                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              7455822                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                2890                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1471509                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              2830918                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents               982753                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           6198744                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11332529                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        5031683                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         6300843                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             6082338                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 116406                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts             4570                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts         4582                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3115250                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2038626                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            475123                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           45267                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          37081                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  7394401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              4524                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                10832957                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5465                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        142428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        97001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          333                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     17893287                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.605420                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.434335                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          14107457     78.84%     78.84% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           1247300      6.97%     85.81% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            676102      3.78%     89.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            368194      2.06%     91.65% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            911398      5.09%     96.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            271003      1.51%     98.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            143212      0.80%     99.06% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             79976      0.45%     99.50% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             88645      0.50%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      17893287                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  5442      0.56%      0.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               55911      5.71%      6.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult              90918      9.28%     15.54% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                  36      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     15.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               816965     83.39%     98.94% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               10374      1.06%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1873549     17.29%     17.29% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                171      0.00%     17.30% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     17.30% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           2126072     19.63%     36.92% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp            114759      1.06%     37.98% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     37.98% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           735752      6.79%     44.77% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              9040      0.08%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.86% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5511148     50.87%     95.73% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            462462      4.27%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             10832957                       # Type of FU issued
system.cpu09.iq.rate                         0.599651                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    979646                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.090432                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23380438                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2205861                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2082015                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          17163874                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          5335675                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      5246132                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2808038                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               9004561                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          13988                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        44825                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores        16278                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          850                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      3601502                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 4355                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               7230457                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles             3281249                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           7441733                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             707                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2038626                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             475123                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts             4510                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents               124616                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents             3041338                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1808                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1651                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               3459                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            10828696                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5509449                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            4261                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       42808                       # number of nop insts executed
system.cpu09.iew.exec_refs                    5971750                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 302210                       # Number of branches executed
system.cpu09.iew.exec_stores                   462301                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.599416                       # Inst execution rate
system.cpu09.iew.wb_sent                      7335202                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     7328147                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 5186908                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 6382820                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.405645                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.812636                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        141765                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          4191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            3160                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     17870015                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.408380                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.551682                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16257409     90.98%     90.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       338079      1.89%     92.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       242198      1.36%     94.22% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       171949      0.96%     95.19% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       102039      0.57%     95.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        92408      0.52%     96.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        81256      0.45%     96.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        75706      0.42%     97.15% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       508971      2.85%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     17870015                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            7297764                       # Number of instructions committed
system.cpu09.commit.committedOps              7297764                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2452646                       # Number of memory references committed
system.cpu09.commit.loads                     1993801                       # Number of loads committed
system.cpu09.commit.membars                        11                       # Number of memory barriers committed
system.cpu09.commit.branches                   291657                       # Number of branches committed
system.cpu09.commit.fp_insts                  5233275                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 4386665                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              10065                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        41271      0.57%      0.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1824825     25.01%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      2121080     29.06%     54.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1993812     27.32%     93.71% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       458845      6.29%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         7297764                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              508971                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   24787053                       # The number of ROB reads
system.cpu09.rob.rob_writes                  14899712                       # The number of ROB writes
system.cpu09.timesIdled                          7761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                        172137                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    2469211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   7256497                       # Number of Instructions Simulated
system.cpu09.committedOps                     7256497                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.489552                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.489552                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.401679                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.401679                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                8449502                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1461928                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 6269122                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                4683529                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  6278                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          307762                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.457274                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1451323                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          307823                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.714797                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1638962802                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.457274                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.929020                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.929020                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5233619                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5233619                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1221250                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1221250                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       221403                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       221403                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           12                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           11                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1442653                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1442653                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1442653                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1442653                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       779889                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       779889                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       237430                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       237430                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            1                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data      1017319                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1017319                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data      1017319                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1017319                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data 117258329700                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total 117258329700                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data  51452495391                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total  51452495391                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        16254                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data 168710825091                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total 168710825091                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data 168710825091                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total 168710825091                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2001139                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2001139                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       458833                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       458833                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      2459972                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2459972                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      2459972                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2459972                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.389723                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.389723                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.517465                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.517465                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.413549                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.413549                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.413549                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.413549                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 150352.588253                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 150352.588253                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 216705.957086                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 216705.957086                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         8127                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 165838.665248                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 165838.665248                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 165838.665248                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 165838.665248                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      8714049                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          235361                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    37.024184                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       195126                       # number of writebacks
system.cpu09.dcache.writebacks::total          195126                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       523712                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       523712                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data       175853                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total       175853                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       699565                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       699565                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       699565                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       699565                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       256177                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       256177                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        61577                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        61577                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       317754                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       317754                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       317754                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       317754                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data  51362040924                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total  51362040924                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data  14797405379                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total  14797405379                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  66159446303                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  66159446303                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  66159446303                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  66159446303                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.128016                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.128016                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.134204                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.134204                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.129170                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.129170                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.129170                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.129170                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 200494.349313                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 200494.349313                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 240307.344934                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 240307.344934                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 208209.641115                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 208209.641115                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 208209.641115                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 208209.641115                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3465                       # number of replacements
system.cpu09.icache.tags.tagsinuse         463.046087                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            609888                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3977                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          153.353784                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle      9638864649                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   463.046087                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.904387                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.904387                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1232535                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1232535                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       609888                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        609888                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       609888                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         609888                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       609888                       # number of overall hits
system.cpu09.icache.overall_hits::total        609888                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         4391                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4391                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         4391                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4391                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         4391                       # number of overall misses
system.cpu09.icache.overall_misses::total         4391                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst    424207253                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total    424207253                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst    424207253                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total    424207253                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst    424207253                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total    424207253                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       614279                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       614279                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       614279                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       614279                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       614279                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       614279                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.007148                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007148                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.007148                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007148                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.007148                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007148                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 96608.347301                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 96608.347301                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 96608.347301                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 96608.347301                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 96608.347301                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 96608.347301                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3465                       # number of writebacks
system.cpu09.icache.writebacks::total            3465                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          414                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          414                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          414                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          414                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         3977                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         3977                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         3977                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         3977                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         3977                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         3977                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst    373902284                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total    373902284                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst    373902284                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total    373902284                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst    373902284                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total    373902284                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.006474                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.006474                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.006474                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.006474                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.006474                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.006474                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 94016.163943                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 94016.163943                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 94016.163943                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 94016.163943                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 94016.163943                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 94016.163943                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                333674                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          297969                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            3622                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             236503                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165044                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           69.785161                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 12540                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    5553351                       # DTB read hits
system.cpu10.dtb.read_misses                     8540                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                5561891                       # DTB read accesses
system.cpu10.dtb.write_hits                    462873                       # DTB write hits
system.cpu10.dtb.write_misses                    1042                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                463915                       # DTB write accesses
system.cpu10.dtb.data_hits                    6016224                       # DTB hits
system.cpu10.dtb.data_misses                     9582                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                6025806                       # DTB accesses
system.cpu10.itb.fetch_hits                    625510                       # ITB hits
system.cpu10.itb.fetch_misses                      92                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                625602                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                       18159783                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           107739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      7730544                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    333674                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           177584                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    17853485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 10411                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                467                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         4506                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles         2503                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                  625510                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 947                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         17973915                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.430098                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.678331                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               16672336     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  92734      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 101745      0.57%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  94411      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 117454      0.65%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  80341      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78542      0.44%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  82502      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 653850      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           17973915                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.018374                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.425696                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 266754                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            16748661                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  444789                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              508781                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 4920                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              20671                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 296                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              7574786                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1100                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 4920                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 436024                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles              11665001                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles       346448                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  719485                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             4802027                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              7542968                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                2678                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1459631                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              2739747                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents               979326                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           6261900                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11450951                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        5133814                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         6317134                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             6113761                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 148139                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts             4611                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts         4637                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3168536                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            2067400                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            482415                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46245                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          39114                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  7478054                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              4555                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                10927134                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            4568                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        184698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       128000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          431                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     17973915                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.607944                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.434587                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          14150985     78.73%     78.73% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           1251415      6.96%     85.69% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            688292      3.83%     89.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            386111      2.15%     91.67% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            913875      5.08%     96.76% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            270346      1.50%     98.26% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            146089      0.81%     99.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             77378      0.43%     99.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             89424      0.50%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      17973915                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  6110      0.62%      0.62% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.62% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.62% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               56274      5.73%      6.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      6.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      6.35% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult              89950      9.16%     15.51% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                  30      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     15.52% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               820502     83.56%     99.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                9067      0.92%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1910754     17.49%     17.49% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                174      0.00%     17.49% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     17.49% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           2130978     19.50%     36.99% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp            114751      1.05%     38.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     38.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           733756      6.71%     44.75% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              9042      0.08%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.84% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5563634     50.92%     95.75% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            464041      4.25%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             10927134                       # Type of FU issued
system.cpu10.iq.rate                         0.601722                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    981933                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.089862                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         23571893                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2284355                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2131867                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          17242791                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          5383143                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      5258670                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2864405                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               9044658                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          13984                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        57093                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          194                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        22399                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      3630612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 4920                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               7046768                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles             3729724                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           7525386                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             817                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             2067400                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             482415                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts             4541                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents               122664                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents             3495382                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          194                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         2030                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect         1599                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               3629                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            10922898                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5561911                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            4236                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       42777                       # number of nop insts executed
system.cpu10.iew.exec_refs                    6025826                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 309699                       # Number of branches executed
system.cpu10.iew.exec_stores                   463915                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.601488                       # Inst execution rate
system.cpu10.iew.wb_sent                      7401327                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     7390537                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5216481                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 6426030                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.406973                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.811774                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        183490                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          4124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            3337                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     17945630                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.408966                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.548458                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     16309776     90.88%     90.88% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       349886      1.95%     92.83% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       245471      1.37%     94.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       171661      0.96%     95.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       111706      0.62%     95.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        92104      0.51%     96.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        82492      0.46%     96.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        79228      0.44%     97.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       503306      2.80%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     17945630                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            7339151                       # Number of instructions committed
system.cpu10.commit.committedOps              7339151                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2470323                       # Number of memory references committed
system.cpu10.commit.loads                     2010307                       # Number of loads committed
system.cpu10.commit.membars                        11                       # Number of memory barriers committed
system.cpu10.commit.branches                   296378                       # Number of branches committed
system.cpu10.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 4426531                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               9931                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        41244      0.56%      0.56% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1848188     25.18%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           161      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2010318     27.39%     93.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       460016      6.27%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         7339151                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              503306                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   24946505                       # The number of ROB reads
system.cpu10.rob.rob_writes                  15071114                       # The number of ROB writes
system.cpu10.timesIdled                          6698                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                        185868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    2368379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   7297911                       # Number of Instructions Simulated
system.cpu10.committedOps                     7297911                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.488354                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.488354                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.401872                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.401872                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                8558915                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1499105                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 6274335                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                4693933                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  7705                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          312545                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.413022                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1469617                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          312606                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.701180                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1639020852                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.413022                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.928328                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.928328                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5286651                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5286651                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1237082                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1237082                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       225893                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       225893                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           12                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           11                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1462975                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1462975                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1462975                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1462975                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       786554                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       786554                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       234111                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       234111                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            1                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data      1020665                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1020665                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data      1020665                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1020665                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data 118483744302                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 118483744302                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data  51961212171                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  51961212171                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        17415                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        17415                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data 170444956473                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 170444956473                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data 170444956473                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 170444956473                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      2023636                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      2023636                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       460004                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       460004                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2483640                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2483640                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2483640                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2483640                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.388684                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.388684                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.508933                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.508933                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.410955                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.410955                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.410955                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.410955                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 150636.503409                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 150636.503409                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 221951.177736                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 221951.177736                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  8707.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  8707.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 166994.024947                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 166994.024947                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 166994.024947                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 166994.024947                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      8703728                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          238520                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    36.490558                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       200876                       # number of writebacks
system.cpu10.dcache.writebacks::total          200876                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       524809                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       524809                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data       172528                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       172528                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       697337                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       697337                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       697337                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       697337                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       261745                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       261745                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        61583                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        61583                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       323328                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       323328                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       323328                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       323328                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data  51520219047                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  51520219047                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data  14831205470                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  14831205470                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  66351424517                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  66351424517                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  66351424517                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  66351424517                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.129344                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.129344                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.133875                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.133875                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.130183                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.130183                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.130183                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.130183                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 196833.632150                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 196833.632150                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 240832.786159                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 240832.786159                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 205213.976262                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 205213.976262                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 205213.976262                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 205213.976262                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3090                       # number of replacements
system.cpu10.icache.tags.tagsinuse         462.426420                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            621464                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3602                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          172.533037                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle     12514222791                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   462.426420                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.903177                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.903177                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1254588                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1254588                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       621464                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        621464                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       621464                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         621464                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       621464                       # number of overall hits
system.cpu10.icache.overall_hits::total        621464                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4029                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4029                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4029                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4029                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4029                       # number of overall misses
system.cpu10.icache.overall_misses::total         4029                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst    431320700                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total    431320700                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst    431320700                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total    431320700                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst    431320700                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total    431320700                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       625493                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       625493                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       625493                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       625493                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       625493                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       625493                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.006441                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006441                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.006441                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006441                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.006441                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006441                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 107054.033259                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 107054.033259                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 107054.033259                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 107054.033259                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 107054.033259                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 107054.033259                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3090                       # number of writebacks
system.cpu10.icache.writebacks::total            3090                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          427                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          427                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          427                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          427                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          427                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          427                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         3602                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         3602                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         3602                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         3602                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         3602                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         3602                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst    375673970                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total    375673970                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst    375673970                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total    375673970                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst    375673970                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total    375673970                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.005759                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.005759                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.005759                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.005759                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.005759                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.005759                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 104295.938368                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 104295.938368                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 104295.938368                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 104295.938368                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 104295.938368                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 104295.938368                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                333260                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          297717                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            3615                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             243416                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165060                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           67.809840                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 12519                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    5572106                       # DTB read hits
system.cpu11.dtb.read_misses                     8020                       # DTB read misses
system.cpu11.dtb.read_acv                           8                       # DTB read access violations
system.cpu11.dtb.read_accesses                5580126                       # DTB read accesses
system.cpu11.dtb.write_hits                    462833                       # DTB write hits
system.cpu11.dtb.write_misses                    1135                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                463968                       # DTB write accesses
system.cpu11.dtb.data_hits                    6034939                       # DTB hits
system.cpu11.dtb.data_misses                     9155                       # DTB misses
system.cpu11.dtb.data_acv                           8                       # DTB access violations
system.cpu11.dtb.data_accesses                6044094                       # DTB accesses
system.cpu11.itb.fetch_hits                    625136                       # ITB hits
system.cpu11.itb.fetch_misses                      89                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                625225                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                       18101885                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           107288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      7723938                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    333260                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           177579                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    17787951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 10389                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                       33                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.MiscStallCycles                557                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         4249                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles         2108                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                  625136                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 914                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.rateDist::samples         17907390                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.431327                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.681115                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               16608775     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  92259      0.52%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  99733      0.56%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  94112      0.53%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 118187      0.66%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  80719      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  76082      0.42%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  83142      0.46%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 654381      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           17907390                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.018410                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.426692                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 264187                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            16686018                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  445337                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              506929                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 4909                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              20444                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 294                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              7565923                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1153                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 4909                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 432192                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles              11525194                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles       354867                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  718149                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             4872069                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              7534482                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                1509                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1476400                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              2776251                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents              1006510                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           6253832                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11438584                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        5127394                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         6311187                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             6113137                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 140695                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts             4584                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts         4605                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3175307                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2065258                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            482889                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           46282                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          42316                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  7471403                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              4545                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                10943085                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            4705                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        178921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       123571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          473                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     17907390                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.611093                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.436624                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          14078256     78.62%     78.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           1254402      7.00%     85.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            690053      3.85%     89.48% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            372996      2.08%     91.56% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            929896      5.19%     96.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            272722      1.52%     98.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            144936      0.81%     99.08% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             76253      0.43%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             87876      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      17907390                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  5061      0.51%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               55801      5.65%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult              91055      9.23%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   2      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     15.39% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               825880     83.67%     99.07% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                9220      0.93%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1908976     17.44%     17.44% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                174      0.00%     17.45% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     17.45% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           2130453     19.47%     36.91% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp            114751      1.05%     37.96% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     37.96% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           733819      6.71%     44.67% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              9036      0.08%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.75% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            5581763     51.01%     95.76% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            464109      4.24%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             10943085                       # Type of FU issued
system.cpu11.iq.rate                         0.604527                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    987019                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.090196                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         23505783                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2278107                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2129168                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          17279501                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          5376959                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      5256806                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2864907                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               9065193                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          13974                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        55107                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores        22925                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      3651832                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 4909                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles               6950293                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles             3647077                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           7518688                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts            1034                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2065258                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             482889                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts             4531                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents               115574                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents             3418906                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         2021                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect         1576                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               3597                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            10938463                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             5580161                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            4622                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       42740                       # number of nop insts executed
system.cpu11.iew.exec_refs                    6044129                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 309096                       # Number of branches executed
system.cpu11.iew.exec_stores                   463968                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.604272                       # Inst execution rate
system.cpu11.iew.wb_sent                      7396086                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     7385974                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 5200422                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 6402835                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.408022                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.812206                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        177412                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          4072                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            3330                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     17879830                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.410424                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.553084                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     16250756     90.89%     90.89% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       345082      1.93%     92.82% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       244619      1.37%     94.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       172244      0.96%     95.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       107001      0.60%     95.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        94821      0.53%     96.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        81368      0.46%     96.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        74562      0.42%     97.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       509377      2.85%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     17879830                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7338319                       # Number of instructions committed
system.cpu11.commit.committedOps              7338319                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      2470115                       # Number of memory references committed
system.cpu11.commit.loads                     2010151                       # Number of loads committed
system.cpu11.commit.membars                        11                       # Number of memory barriers committed
system.cpu11.commit.branches                   296118                       # Number of branches committed
system.cpu11.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 4425751                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               9827                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        41296      0.56%      0.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1847512     25.18%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       2010162     27.39%     93.73% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       459964      6.27%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7338319                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              509377                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   24867841                       # The number of ROB reads
system.cpu11.rob.rob_writes                  15056596                       # The number of ROB writes
system.cpu11.timesIdled                          6714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                        194495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    2425278                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7297027                       # Number of Instructions Simulated
system.cpu11.committedOps                     7297027                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.480721                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.480721                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.403109                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.403109                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                8574376                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1496941                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 6272887                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                4691705                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  7844                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          312079                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.448990                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1463774                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          312141                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.689464                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1638694611                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.448990                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.928890                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.928890                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5282435                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5282435                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1234123                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1234123                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       220616                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       220616                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           12                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           11                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1454739                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1454739                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1454739                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1454739                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       787666                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       787666                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       239336                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       239336                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            1                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data      1027002                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1027002                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data      1027002                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1027002                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data 117854669223                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 117854669223                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data  52352443916                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  52352443916                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        16254                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data 170207113139                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 170207113139                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data 170207113139                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 170207113139                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2021789                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2021789                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       459952                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       459952                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2481741                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2481741                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2481741                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2481741                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.389589                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.389589                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.520350                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.520350                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.413823                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.413823                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.413823                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.413823                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 149625.182784                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 149625.182784                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 218740.364659                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 218740.364659                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         8127                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 165732.017210                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 165732.017210                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 165732.017210                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 165732.017210                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      8630919                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          237654                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    36.317163                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       203943                       # number of writebacks
system.cpu11.dcache.writebacks::total          203943                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       526160                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       526160                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data       177223                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       177223                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       703383                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       703383                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       703383                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       703383                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       261506                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       261506                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        62113                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        62113                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       323619                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       323619                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       323619                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       323619                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data  51286764006                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  51286764006                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data  14971476122                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  14971476122                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  66258240128                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  66258240128                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  66258240128                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  66258240128                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.129344                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.129344                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.135042                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.135042                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.130400                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.130400                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.130400                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.130400                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 196120.792663                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 196120.792663                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 241036.113567                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 241036.113567                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 204741.501976                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 204741.501976                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 204741.501976                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 204741.501976                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3052                       # number of replacements
system.cpu11.icache.tags.tagsinuse         461.988311                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            621145                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3564                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          174.283109                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle     12514222791                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   461.988311                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.902321                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.902321                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1253800                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1253800                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       621145                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        621145                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       621145                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         621145                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       621145                       # number of overall hits
system.cpu11.icache.overall_hits::total        621145                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         3973                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3973                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         3973                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3973                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         3973                       # number of overall misses
system.cpu11.icache.overall_misses::total         3973                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst    438001345                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total    438001345                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst    438001345                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total    438001345                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst    438001345                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total    438001345                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       625118                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       625118                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       625118                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       625118                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       625118                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       625118                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.006356                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006356                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.006356                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006356                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.006356                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006356                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 110244.486534                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 110244.486534                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 110244.486534                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 110244.486534                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 110244.486534                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 110244.486534                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3052                       # number of writebacks
system.cpu11.icache.writebacks::total            3052                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          409                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          409                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          409                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          409                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          409                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          409                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         3564                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         3564                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         3564                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         3564                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         3564                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         3564                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst    386430886                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total    386430886                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst    386430886                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total    386430886                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst    386430886                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total    386430886                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.005701                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.005701                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.005701                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.005701                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.005701                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.005701                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 108426.174523                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 108426.174523                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 108426.174523                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 108426.174523                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 108426.174523                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 108426.174523                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                328194                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          293238                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            3632                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             201603                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                161018                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           79.868851                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 12171                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    5555359                       # DTB read hits
system.cpu12.dtb.read_misses                     5513                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                5560872                       # DTB read accesses
system.cpu12.dtb.write_hits                    461555                       # DTB write hits
system.cpu12.dtb.write_misses                     458                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                462013                       # DTB write accesses
system.cpu12.dtb.data_hits                    6016914                       # DTB hits
system.cpu12.dtb.data_misses                     5971                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                6022885                       # DTB accesses
system.cpu12.itb.fetch_hits                    618645                       # ITB hits
system.cpu12.itb.fetch_misses                      94                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                618739                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                       18143106                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           123612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      7679892                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    328194                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           173189                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    17825459                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  9723                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                       19                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.MiscStallCycles                318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         6218                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles         1823                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                  618645                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 884                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.rateDist::samples         17962320                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.427556                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.675640                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               16673290     92.82%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  92738      0.52%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  97881      0.54%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  94536      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 112561      0.63%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  80318      0.45%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  75059      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81900      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 654037      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           17962320                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.018089                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.423295                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 267005                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            16742450                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  450494                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              497792                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 4569                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              20567                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 304                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              7537402                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1126                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 4569                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 433589                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles              11479025                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles       448529                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  717073                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             4879525                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              7508614                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                2723                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1461168                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              2727250                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents              1070409                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           6245544                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11415244                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        5093836                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         6321405                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             6118719                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 126825                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts             4552                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts         4559                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3122797                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2051808                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            475524                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           45780                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          37929                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  7444169                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              4504                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                10915379                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5528                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        150960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       109208                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          315                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     17962320                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.607682                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.437191                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          14158474     78.82%     78.82% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           1236421      6.88%     85.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            689231      3.84%     89.54% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            371800      2.07%     91.61% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            922624      5.14%     96.75% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            269328      1.50%     98.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            144592      0.80%     99.05% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             78392      0.44%     99.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             91458      0.51%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      17962320                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  5407      0.55%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.55% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               56168      5.71%      6.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.26% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult              89572      9.11%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   1      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     15.38% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               822247     83.64%     99.02% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                9663      0.98%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1896626     17.38%     17.38% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                172      0.00%     17.38% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     17.38% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           2132885     19.54%     36.92% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp            114750      1.05%     37.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     37.97% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           736924      6.75%     44.72% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9036      0.08%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.80% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            5562784     50.96%     95.77% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            462198      4.23%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             10915379                       # Type of FU issued
system.cpu12.iq.rate                         0.601627                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    983058                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.090062                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         23512821                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2243913                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2108872                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          17268843                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          5355905                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      5261267                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2839677                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               9058756                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          14008                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        46698                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          187                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores        16204                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          843                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      3640746                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 4569                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               7321980                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles             3212486                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           7491325                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts            1254                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2051808                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             475524                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts             4490                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents               121634                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents             2975808                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          187                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1943                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect         1681                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               3624                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            10910697                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             5560877                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            4682                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       42652                       # number of nop insts executed
system.cpu12.iew.exec_refs                    6022890                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 306114                       # Number of branches executed
system.cpu12.iew.exec_stores                   462013                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.601369                       # Inst execution rate
system.cpu12.iew.wb_sent                      7377366                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7370139                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 5208094                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 6399840                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.406223                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.813785                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        150656                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          4189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            3340                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     17938008                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.409130                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.550623                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     16301694     90.88%     90.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       356875      1.99%     92.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       242476      1.35%     94.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       166838      0.93%     95.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       114689      0.64%     95.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        90646      0.51%     96.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        81179      0.45%     96.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        71314      0.40%     97.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       512297      2.86%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     17938008                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            7338975                       # Number of instructions committed
system.cpu12.commit.committedOps              7338975                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2464430                       # Number of memory references committed
system.cpu12.commit.loads                     2005110                       # Number of loads committed
system.cpu12.commit.membars                        11                       # Number of memory barriers committed
system.cpu12.commit.branches                   295568                       # Number of branches committed
system.cpu12.commit.fp_insts                  5248617                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 4418472                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              10062                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        41266      0.56%      0.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1846152     25.16%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      2127820     28.99%     54.71% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp       114677      1.56%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       2005121     27.32%     93.74% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       459320      6.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         7338975                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              512297                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   24901367                       # The number of ROB reads
system.cpu12.rob.rob_writes                  15000982                       # The number of ROB writes
system.cpu12.timesIdled                          7725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                        180786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    2392261                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   7297713                       # Number of Instructions Simulated
system.cpu12.committedOps                     7297713                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.486136                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.486136                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.402231                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.402231                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8538966                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1484635                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 6285479                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                4698991                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  5851                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          310774                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.419060                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1465588                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          310836                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.714988                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1639116054                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.419060                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.928423                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.928423                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5260936                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5260936                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1239093                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1239093                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       219017                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       219017                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           11                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1458110                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1458110                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1458110                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1458110                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       773951                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       773951                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       240291                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       240291                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            1                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data      1014242                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1014242                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data      1014242                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1014242                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data 117120407544                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 117120407544                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data  52680771624                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  52680771624                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        17415                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        17415                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data 169801179168                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 169801179168                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data 169801179168                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 169801179168                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2013044                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2013044                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       459308                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       459308                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      2472352                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2472352                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      2472352                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2472352                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.384468                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.384468                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.523159                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.523159                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.410234                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.410234                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.410234                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.410234                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 151327.936192                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 151327.936192                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 219237.389765                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 219237.389765                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  8707.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  8707.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 167416.828694                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 167416.828694                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 167416.828694                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 167416.828694                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      8741166                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           45                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          236361                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    36.982269                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           45                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       201075                       # number of writebacks
system.cpu12.dcache.writebacks::total          201075                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       516087                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       516087                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data       177896                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       177896                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       693983                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       693983                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       693983                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       693983                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       257864                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       257864                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        62395                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        62395                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       320259                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       320259                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       320259                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       320259                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data  51172451946                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  51172451946                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data  15225034591                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  15225034591                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        15093                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  66397486537                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  66397486537                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  66397486537                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  66397486537                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.128097                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.128097                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.135846                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.135846                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.129536                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.129536                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.129536                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.129536                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 198447.444955                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 198447.444955                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 244010.491081                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 244010.491081                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7546.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 207324.342289                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 207324.342289                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 207324.342289                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 207324.342289                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3603                       # number of replacements
system.cpu12.icache.tags.tagsinuse         462.485061                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            614118                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4115                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          149.238882                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle     12514221630                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   462.485061                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.903291                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.903291                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1241383                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1241383                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       614118                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        614118                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       614118                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         614118                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       614118                       # number of overall hits
system.cpu12.icache.overall_hits::total        614118                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4516                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4516                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4516                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4516                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4516                       # number of overall misses
system.cpu12.icache.overall_misses::total         4516                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst    421101611                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total    421101611                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst    421101611                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total    421101611                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst    421101611                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total    421101611                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       618634                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       618634                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       618634                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       618634                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       618634                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       618634                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.007300                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007300                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.007300                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007300                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.007300                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007300                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 93246.592338                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 93246.592338                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 93246.592338                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 93246.592338                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 93246.592338                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 93246.592338                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3603                       # number of writebacks
system.cpu12.icache.writebacks::total            3603                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          401                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          401                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          401                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          401                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          401                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          401                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         4115                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         4115                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         4115                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         4115                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         4115                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         4115                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst    375432515                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total    375432515                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst    375432515                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total    375432515                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst    375432515                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total    375432515                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.006652                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.006652                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.006652                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.006652                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.006652                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.006652                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 91235.119077                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 91235.119077                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 91235.119077                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 91235.119077                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 91235.119077                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 91235.119077                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                320661                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          286463                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            3516                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             215257                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                158793                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           73.769030                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 12390                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    5470955                       # DTB read hits
system.cpu13.dtb.read_misses                     4604                       # DTB read misses
system.cpu13.dtb.read_acv                           4                       # DTB read access violations
system.cpu13.dtb.read_accesses                5475559                       # DTB read accesses
system.cpu13.dtb.write_hits                    461506                       # DTB write hits
system.cpu13.dtb.write_misses                     474                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                461980                       # DTB write accesses
system.cpu13.dtb.data_hits                    5932461                       # DTB hits
system.cpu13.dtb.data_misses                     5078                       # DTB misses
system.cpu13.dtb.data_acv                           4                       # DTB access violations
system.cpu13.dtb.data_accesses                5937539                       # DTB accesses
system.cpu13.itb.fetch_hits                    614692                       # ITB hits
system.cpu13.itb.fetch_misses                      93                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                614785                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                       17905996                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           152529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      7607625                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    320661                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           171183                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    17524835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  9053                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                        3                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.MiscStallCycles                392                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         6445                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles         2256                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                  614692                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 977                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         17690996                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.430028                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.679766                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               16415064     92.79%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  89543      0.51%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  96712      0.55%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  93277      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 114035      0.64%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  80110      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  74826      0.42%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  80251      0.45%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 647178      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           17690996                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.017908                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.424865                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 280425                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            16465753                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  446066                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              494527                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 4215                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              19565                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 320                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              7474291                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1300                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 4215                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 444756                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles              11258438                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles       459080                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  712400                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             4812097                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              7446683                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                2605                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1437416                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              2763145                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents               975362                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           6197553                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11329099                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        5016567                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         6312529                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             6090579                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 106974                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts             4622                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts         4634                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3095190                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            2032119                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            472706                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           47859                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          36662                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7384922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              4583                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                10798463                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            4481                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        130333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        86993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          423                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     17690996                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.610393                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.441210                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          13929795     78.74%     78.74% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           1229548      6.95%     85.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            674232      3.81%     89.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            367544      2.08%     91.58% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            904223      5.11%     96.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            270996      1.53%     98.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            145911      0.82%     99.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             79495      0.45%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             89252      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      17690996                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  5725      0.59%      0.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               56392      5.79%      6.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      6.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      6.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult              89577      9.19%     15.57% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                 140      0.01%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     15.58% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               812923     83.42%     99.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                9712      1.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1867624     17.30%     17.30% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                173      0.00%     17.30% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     17.30% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           2127143     19.70%     37.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp            114752      1.06%     38.06% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     38.06% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           740371      6.86%     44.91% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              9040      0.08%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     45.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            5477178     50.72%     95.72% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            462178      4.28%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             10798463                       # Type of FU issued
system.cpu13.iq.rate                         0.603064                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    974469                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.090241                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23109078                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2191615                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2073988                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          17157794                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          5328440                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      5252359                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2771301                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               9001627                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          14077                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        37957                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores        14381                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          849                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      3568931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 4215                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles               7060020                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles             3326092                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7433101                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             687                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             2032119                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             472706                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts             4569                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents               125272                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents             3087294                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          218                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1801                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect         1638                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               3439                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            10794376                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             5475569                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            4087                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       43596                       # number of nop insts executed
system.cpu13.iew.exec_refs                    5937549                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 299959                       # Number of branches executed
system.cpu13.iew.exec_stores                   461980                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.602836                       # Inst execution rate
system.cpu13.iew.wb_sent                      7332134                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     7326347                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 5187854                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 6382242                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.409156                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.812858                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        129654                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          4160                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            3205                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     17669540                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.413200                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.561209                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     16058137     90.88%     90.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       338039      1.91%     92.79% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       241255      1.37%     94.16% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       172290      0.98%     95.13% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       101251      0.57%     95.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        92098      0.52%     96.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        79068      0.45%     96.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        75485      0.43%     97.10% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       511917      2.90%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     17669540                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            7301052                       # Number of instructions committed
system.cpu13.commit.committedOps              7301052                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      2452487                       # Number of memory references committed
system.cpu13.commit.loads                     1994162                       # Number of loads committed
system.cpu13.commit.membars                        11                       # Number of memory barriers committed
system.cpu13.commit.branches                   289684                       # Number of branches committed
system.cpu13.commit.fp_insts                  5241454                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 4380258                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              10035                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        41884      0.57%      0.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1820487     24.93%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           161      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      2123554     29.09%     54.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp       114677      1.57%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       738791     10.12%     66.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         9000      0.12%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1994173     27.31%     93.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       458325      6.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         7301052                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              511917                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   24577604                       # The number of ROB reads
system.cpu13.rob.rob_writes                  14880520                       # The number of ROB writes
system.cpu13.timesIdled                          8851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                        215000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    2630639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   7259172                       # Number of Instructions Simulated
system.cpu13.committedOps                     7259172                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.466672                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.466672                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.405405                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.405405                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                8408684                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1457826                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 6284591                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                4692272                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  5554                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          305675                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.303519                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1459583                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          305737                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.773982                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1639466676                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.303519                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.926617                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.926617                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5225769                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5225769                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1230501                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1230501                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       220637                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       220637                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           12                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           11                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1451138                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1451138                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1451138                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1451138                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       768679                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       768679                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       237676                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       237676                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data      1006355                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1006355                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data      1006355                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1006355                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data 114617045412                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 114617045412                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data  52322942082                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  52322942082                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        18576                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data 166939987494                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 166939987494                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data 166939987494                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 166939987494                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1999180                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1999180                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       458313                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       458313                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      2457493                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2457493                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      2457493                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2457493                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.384497                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.384497                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.518589                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.518589                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.409505                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.409505                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.409505                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.409505                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 149109.115004                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 149109.115004                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 220143.986275                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 220143.986275                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         9288                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 165885.783341                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 165885.783341                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 165885.783341                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 165885.783341                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      8550617                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          232713                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    36.743186                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    26.666667                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       196449                       # number of writebacks
system.cpu13.dcache.writebacks::total          196449                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       515150                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       515150                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data       176761                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       176761                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       691911                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       691911                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       691911                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       691911                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       253529                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       253529                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        60915                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        60915                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       314444                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       314444                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       314444                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       314444                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data  50483212686                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  50483212686                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data  14916512565                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  14916512565                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data  65399725251                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  65399725251                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data  65399725251                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  65399725251                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.126816                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.126816                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.132911                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.132911                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.127953                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.127953                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.127953                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.127953                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 199122.043971                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 199122.043971                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 244874.211032                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 244874.211032                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 207985.285936                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 207985.285936                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 207985.285936                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 207985.285936                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3739                       # number of replacements
system.cpu13.icache.tags.tagsinuse         462.233485                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            609961                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4251                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          143.486474                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle      9633900213                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   462.233485                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.902800                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.902800                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1233613                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1233613                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       609961                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        609961                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       609961                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         609961                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       609961                       # number of overall hits
system.cpu13.icache.overall_hits::total        609961                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4720                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4720                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4720                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4720                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4720                       # number of overall misses
system.cpu13.icache.overall_misses::total         4720                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst    514447155                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total    514447155                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst    514447155                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total    514447155                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst    514447155                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total    514447155                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       614681                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       614681                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       614681                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       614681                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       614681                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       614681                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.007679                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007679                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.007679                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007679                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.007679                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007679                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 108993.041314                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 108993.041314                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 108993.041314                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 108993.041314                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 108993.041314                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 108993.041314                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3739                       # number of writebacks
system.cpu13.icache.writebacks::total            3739                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          469                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          469                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          469                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          469                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          469                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          469                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         4251                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         4251                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         4251                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         4251                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         4251                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         4251                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst    454609215                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total    454609215                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst    454609215                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total    454609215                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst    454609215                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total    454609215                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006916                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006916                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006916                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006916                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006916                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006916                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 106941.711362                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 106941.711362                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 106941.711362                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 106941.711362                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 106941.711362                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 106941.711362                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                328713                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          292816                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            3527                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             215370                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                163255                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           75.802108                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 12201                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    5584322                       # DTB read hits
system.cpu14.dtb.read_misses                     6546                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                5590868                       # DTB read accesses
system.cpu14.dtb.write_hits                    461663                       # DTB write hits
system.cpu14.dtb.write_misses                    1041                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                462704                       # DTB write accesses
system.cpu14.dtb.data_hits                    6045985                       # DTB hits
system.cpu14.dtb.data_misses                     7587                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                6053572                       # DTB accesses
system.cpu14.itb.fetch_hits                    622093                       # ITB hits
system.cpu14.itb.fetch_misses                      89                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                622182                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                       18217942                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           117657                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      7690202                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    328713                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           175456                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    17921785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  9699                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         4473                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles         1151                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                  622093                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                1026                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         18050253                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.426044                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.671139                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               16757546     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  90080      0.50%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 100531      0.56%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  93647      0.52%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 117880      0.65%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  80199      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  78003      0.43%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  81350      0.45%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 651017      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           18050253                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.018043                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.422122                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 274357                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            16821027                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  443292                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              507016                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 4551                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              21454                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 312                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              7552041                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1213                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 4551                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 443606                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles              11736484                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles       357134                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  716734                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             4791734                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              7522398                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                2312                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1464823                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              2695696                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents              1010358                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           6254751                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11431676                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        5102433                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         6329240                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             6122332                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 132419                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts             4510                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts         4538                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3166160                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            2059508                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            477494                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           46363                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          38514                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  7456991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              4463                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                10949708                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            4504                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        160162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       110794                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          279                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     18050253                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.606624                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.432470                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          14217390     78.77%     78.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           1256420      6.96%     85.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            689351      3.82%     89.55% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            381497      2.11%     91.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            922684      5.11%     96.77% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            271625      1.50%     98.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            146791      0.81%     99.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             75472      0.42%     99.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             89023      0.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      18050253                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  5893      0.60%      0.60% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               56351      5.70%      6.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult              89249      9.04%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                  53      0.01%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     15.34% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               827352     83.76%     99.10% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                8910      0.90%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1899143     17.34%     17.34% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                172      0.00%     17.35% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     17.35% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           2132579     19.48%     36.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp            114750      1.05%     37.87% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.87% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           738462      6.74%     44.61% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              9037      0.08%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.70% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            5592668     51.08%     95.77% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            462893      4.23%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             10949708                       # Type of FU issued
system.cpu14.iq.rate                         0.601040                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    987808                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.090213                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         23559423                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2251338                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2116928                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          17382558                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          5370487                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      5265548                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2816765                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               9120747                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          14071                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        48754                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores        18080                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      3663289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 4551                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               7001352                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles             3829988                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           7504779                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             933                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             2059508                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             477494                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts             4449                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents               119310                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents             3597642                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1946                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect         1590                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               3536                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            10945458                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             5590923                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            4250                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       43325                       # number of nop insts executed
system.cpu14.iew.exec_refs                    6053627                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 306697                       # Number of branches executed
system.cpu14.iew.exec_stores                   462704                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.600807                       # Inst execution rate
system.cpu14.iew.wb_sent                      7391239                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     7382476                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 5219555                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 6423414                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.405231                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.812583                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        159763                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          4184                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            3229                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     18024872                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.407384                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.546036                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     16387503     90.92%     90.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       351673      1.95%     92.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       245911      1.36%     94.23% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       171840      0.95%     95.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       110159      0.61%     95.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        92125      0.51%     96.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        81455      0.45%     96.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        79607      0.44%     97.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       504599      2.80%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     18024872                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            7343047                       # Number of instructions committed
system.cpu14.commit.committedOps              7343047                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      2470168                       # Number of memory references committed
system.cpu14.commit.loads                     2010754                       # Number of loads committed
system.cpu14.commit.membars                        11                       # Number of memory barriers committed
system.cpu14.commit.branches                   294954                       # Number of branches committed
system.cpu14.commit.fp_insts                  5248377                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 4420667                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              10083                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        41759      0.57%      0.57% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1844791     25.12%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           161      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      2126371     28.96%     54.65% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp       114677      1.56%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       736109     10.02%     66.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       2010765     27.38%     93.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       459414      6.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         7343047                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              504599                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   25008198                       # The number of ROB reads
system.cpu14.rob.rob_writes                  15028391                       # The number of ROB writes
system.cpu14.timesIdled                          7243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                        167689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    2311935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   7301292                       # Number of Instructions Simulated
system.cpu14.committedOps                     7301292                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.495167                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.495167                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.400775                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.400775                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                8570347                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1489312                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 6291595                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                4704645                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  5220                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          314849                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          59.409165                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1464031                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          314911                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.649031                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1639578132                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    59.409165                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.928268                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.928268                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5280958                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5280958                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1235430                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1235430                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       223052                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       223052                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           12                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           11                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1458482                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1458482                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1458482                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1458482                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       785887                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       785887                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       236350                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       236350                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            1                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data      1022237                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1022237                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data      1022237                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1022237                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data 118492268364                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 118492268364                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data  54109828722                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  54109828722                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        18576                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data         8127                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total         8127                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data 172602097086                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 172602097086                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data 172602097086                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 172602097086                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2021317                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2021317                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       459402                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       459402                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      2480719                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2480719                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      2480719                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2480719                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.388799                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.388799                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.514473                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.514473                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.412073                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.412073                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.412073                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.412073                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 150775.198424                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 150775.198424                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 228939.406482                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 228939.406482                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         8127                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         8127                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 168847.436637                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 168847.436637                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 168847.436637                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 168847.436637                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      8724444                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          271                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          240311                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             4                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    36.304805                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    67.750000                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       202414                       # number of writebacks
system.cpu14.dcache.writebacks::total          202414                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       523679                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       523679                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data       175592                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       175592                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       699271                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       699271                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       699271                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       699271                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       262208                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       262208                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        60758                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        60758                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       322966                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       322966                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       322966                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       322966                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data  51876073674                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  51876073674                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data  15128845129                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  15128845129                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         6966                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  67004918803                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  67004918803                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  67004918803                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  67004918803                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.129721                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.129721                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.132255                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.132255                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.130190                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.130190                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.130190                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.130190                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 197843.214829                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 197843.214829                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 249001.697373                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 249001.697373                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         6966                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         6966                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 207467.407724                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 207467.407724                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 207467.407724                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 207467.407724                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3422                       # number of replacements
system.cpu14.icache.tags.tagsinuse         461.239219                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            617643                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3934                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          157.001271                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle     23735522313                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   461.239219                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.900858                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.900858                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1248098                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1248098                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       617643                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        617643                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       617643                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         617643                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       617643                       # number of overall hits
system.cpu14.icache.overall_hits::total        617643                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         4439                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4439                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         4439                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4439                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         4439                       # number of overall misses
system.cpu14.icache.overall_misses::total         4439                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst    415554370                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total    415554370                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst    415554370                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total    415554370                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst    415554370                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total    415554370                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       622082                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       622082                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       622082                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       622082                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       622082                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       622082                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007136                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007136                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007136                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007136                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007136                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007136                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 93614.410903                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 93614.410903                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 93614.410903                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 93614.410903                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 93614.410903                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 93614.410903                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3422                       # number of writebacks
system.cpu14.icache.writebacks::total            3422                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          505                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          505                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          505                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          505                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          505                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          505                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         3934                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         3934                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         3934                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         3934                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         3934                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         3934                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst    357925813                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total    357925813                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst    357925813                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total    357925813                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst    357925813                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total    357925813                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006324                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006324                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006324                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006324                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006324                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006324                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 90982.667260                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 90982.667260                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 90982.667260                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 90982.667260                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 90982.667260                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 90982.667260                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                326532                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          290462                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            3723                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             243303                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                161753                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           66.482123                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 12326                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    5527128                       # DTB read hits
system.cpu15.dtb.read_misses                     4658                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                5531786                       # DTB read accesses
system.cpu15.dtb.write_hits                    461224                       # DTB write hits
system.cpu15.dtb.write_misses                     345                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                461569                       # DTB write accesses
system.cpu15.dtb.data_hits                    5988352                       # DTB hits
system.cpu15.dtb.data_misses                     5003                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                5993355                       # DTB accesses
system.cpu15.itb.fetch_hits                    620023                       # ITB hits
system.cpu15.itb.fetch_misses                      95                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                620118                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                       17931089                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           157581                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      7662193                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    326532                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           174079                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    17538851                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  9495                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.TlbCycles                       41                       # Number of cycles fetch has spent waiting for tlb
system.cpu15.fetch.MiscStallCycles               1401                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         6051                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles         2637                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                  620023                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 940                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu15.fetch.rateDist::samples         17711319                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.432616                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.684081                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               16424385     92.73%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  91841      0.52%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  97256      0.55%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  94618      0.53%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 115061      0.65%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  80798      0.46%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  74459      0.42%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  82210      0.46%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 650691      3.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           17711319                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.018210                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.427313                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 284069                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            16475546                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  450457                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              496790                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 4447                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              21307                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 308                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              7522988                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1227                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 4447                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 450879                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles              11257738                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles       457420                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  716974                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             4823851                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              7495026                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                1971                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1449532                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              2714732                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents              1042124                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           6240461                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11403815                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        5069556                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         6334256                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             6125971                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 114490                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts             4529                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts         4544                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3107400                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            2045709                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            473012                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           47798                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          38568                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  7430984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              4501                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                10884390                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            4659                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        136353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        93178                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          433                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     17711319                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.614544                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.445683                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          13929711     78.65%     78.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           1222740      6.90%     85.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            683990      3.86%     89.41% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            370330      2.09%     91.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            918045      5.18%     96.69% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            269767      1.52%     98.21% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            146618      0.83%     99.04% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             78987      0.45%     99.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             91131      0.51%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      17711319                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  6076      0.62%      0.62% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.62% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.62% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               55695      5.68%      6.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      6.30% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult              89822      9.16%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     15.47% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               819029     83.56%     99.03% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                9543      0.97%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1888991     17.36%     17.36% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                172      0.00%     17.36% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     17.36% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           2134181     19.61%     36.96% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp            114749      1.05%     38.02% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     38.02% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           741986      6.82%     44.84% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              9037      0.08%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.92% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5533495     50.84%     95.76% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            461775      4.24%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             10884390                       # Type of FU issued
system.cpu15.iq.rate                         0.607012                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    980165                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.090052                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         23237277                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2222351                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2099955                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          17227646                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          5349698                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      5268011                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2828118                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               9036433                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          14098                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        40390                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores        14231                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      3612954                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 4447                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles               7151488                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles             3176794                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           7478967                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts            1000                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             2045709                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             473012                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts             4487                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents               116438                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents             2946542                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1967                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect         1750                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               3717                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            10880216                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5531858                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            4174                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       43482                       # number of nop insts executed
system.cpu15.iew.exec_refs                    5993427                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 304473                       # Number of branches executed
system.cpu15.iew.exec_stores                   461569                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.606779                       # Inst execution rate
system.cpu15.iew.wb_sent                      7374093                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     7367966                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5211092                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 6406980                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.410905                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.813346                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        135104                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          4068                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            3423                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     17689419                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.415000                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.560835                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     16052972     90.75%     90.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       356796      2.02%     92.77% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       240938      1.36%     94.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       168608      0.95%     95.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       114322      0.65%     95.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        90992      0.51%     96.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        81215      0.46%     96.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        71528      0.40%     97.11% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       512048      2.89%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     17689419                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            7341114                       # Number of instructions committed
system.cpu15.commit.committedOps              7341114                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      2464100                       # Number of memory references committed
system.cpu15.commit.loads                     2005319                       # Number of loads committed
system.cpu15.commit.membars                        11                       # Number of memory barriers committed
system.cpu15.commit.branches                   293258                       # Number of branches committed
system.cpu15.commit.fp_insts                  5256924                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 4410728                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               9853                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        41986      0.57%      0.57% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1840688     25.07%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           161      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      2130314     29.02%     54.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp       114677      1.56%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       740177     10.08%     66.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         9000      0.12%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       2005330     27.32%     93.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       458781      6.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         7341114                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              512048                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   24642565                       # The number of ROB reads
system.cpu15.rob.rob_writes                  14972162                       # The number of ROB writes
system.cpu15.timesIdled                          8931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                        219770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    2605178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   7299132                       # Number of Instructions Simulated
system.cpu15.committedOps                     7299132                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.456606                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.456606                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.407066                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.407066                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                8499518                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1478941                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 6302354                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                4708461                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                 10065                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   25                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          307417                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.339768                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1471845                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          307479                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.786815                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1636430661                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.339768                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.927184                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.927184                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5251814                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5251814                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1245072                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1245072                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       220464                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       220464                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           12                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           11                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1465536                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1465536                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1465536                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1465536                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       766095                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       766095                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       238305                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       238305                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            1                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data      1004400                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1004400                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data      1004400                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1004400                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data 114690389265                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 114690389265                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data  52317456680                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  52317456680                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data 167007845945                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 167007845945                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data 167007845945                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 167007845945                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2011167                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2011167                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       458769                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       458769                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      2469936                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2469936                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      2469936                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2469936                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.380921                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.380921                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.519444                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.519444                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.406650                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.406650                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.406650                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.406650                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 149707.789850                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 149707.789850                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 219539.903401                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 219539.903401                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 166276.230531                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 166276.230531                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 166276.230531                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 166276.230531                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      8500347                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          231583                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    36.705402                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       205004                       # number of writebacks
system.cpu15.dcache.writebacks::total          205004                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       511429                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       511429                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data       177793                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       177793                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       689222                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       689222                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       689222                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       689222                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       254666                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       254666                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        60512                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        60512                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       315178                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       315178                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       315178                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       315178                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data  50354460108                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  50354460108                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data  14948236408                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  14948236408                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  65302696516                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  65302696516                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  65302696516                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  65302696516                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.126626                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.126626                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.131901                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.131901                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.127606                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.127606                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.127606                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.127606                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 197727.455208                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 197727.455208                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 247029.290190                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 247029.290190                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 207193.067143                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 207193.067143                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 207193.067143                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 207193.067143                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3956                       # number of replacements
system.cpu15.icache.tags.tagsinuse         461.215434                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            615106                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4468                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          137.669203                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle     23735516508                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   461.215434                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.900811                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.900811                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1244468                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1244468                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       615106                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        615106                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       615106                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         615106                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       615106                       # number of overall hits
system.cpu15.icache.overall_hits::total        615106                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         4894                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4894                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         4894                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4894                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         4894                       # number of overall misses
system.cpu15.icache.overall_misses::total         4894                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst    511732760                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total    511732760                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst    511732760                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total    511732760                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst    511732760                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total    511732760                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       620000                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       620000                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       620000                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       620000                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       620000                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       620000                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.007894                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007894                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.007894                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007894                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.007894                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007894                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 104563.293829                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 104563.293829                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 104563.293829                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 104563.293829                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 104563.293829                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 104563.293829                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3956                       # number of writebacks
system.cpu15.icache.writebacks::total            3956                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          426                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          426                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          426                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          426                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          426                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          426                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         4468                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         4468                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         4468                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         4468                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         4468                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         4468                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst    460670819                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total    460670819                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst    460670819                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total    460670819                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst    460670819                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total    460670819                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.007206                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.007206                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.007206                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.007206                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.007206                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.007206                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 103104.480528                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 103104.480528                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 103104.480528                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 103104.480528                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 103104.480528                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 103104.480528                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    714583                       # number of replacements
system.l2.tags.tagsinuse                 15348.209905                       # Cycle average of tags in use
system.l2.tags.total_refs                     7867352                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730944                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.763276                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5828207229                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9646.961461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      136.984397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      402.854011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       33.646283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      276.344461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        5.926464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      243.856263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        5.451181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      254.936897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       11.270510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      309.738912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        5.841894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      307.894758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        7.455011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      300.542903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        6.582693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      316.156419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        8.012698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      381.036797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        5.883864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      357.226245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        3.693298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      349.234308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        4.629685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      362.945761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.956445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      393.544071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       18.256335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      398.818687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        7.226347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      386.632712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       18.873397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      373.794736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.588804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.008361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.024588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.002054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.016867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.014884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.015560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.018905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.018792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.018344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.019297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.023257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.021803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.021316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.022152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.024020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.024342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.023598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.001152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.022815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.936780                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998596                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78235865                       # Number of tag accesses
system.l2.tags.data_accesses                 78235865                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3285084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3285084                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11241                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11241                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data            1117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data             512                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data             800                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data             847                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data             486                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data             905                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data             767                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data            1117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data             819                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data             610                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data             780                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data            1315                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data             685                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data             453                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data             823                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data             218                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12254                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            36109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            32891                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            32280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            32169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            33811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            34257                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            34449                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            34110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            35578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            34905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            32937                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            32382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            34324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            33542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            32605                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            34103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                540452                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          8633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst          2816                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          2827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          2749                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          3113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          2881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          2330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          2383                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          2912                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          2881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          2434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          2392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          3020                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          2843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          2859                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          3055                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50128                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       240620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data       227380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data       227310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data       225833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data       223828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data       224930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data       225550                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data       224081                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data       223148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data       221542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data       221835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data       223524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data       222853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data       220504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data       222558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data       224327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3599823                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                8633                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              276729                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                2816                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data              260271                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                2827                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data              259590                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                2749                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data              258002                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                3113                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data              257639                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                2881                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data              259187                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2330                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data              259999                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2383                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data              258191                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2912                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data              258726                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2881                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data              256447                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2434                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data              254772                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2392                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data              255906                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                3020                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data              257177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                2843                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data              254046                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                2859                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data              255163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                3055                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data              258430                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4190403                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               8633                       # number of overall hits
system.l2.overall_hits::cpu00.data             276729                       # number of overall hits
system.l2.overall_hits::cpu01.inst               2816                       # number of overall hits
system.l2.overall_hits::cpu01.data             260271                       # number of overall hits
system.l2.overall_hits::cpu02.inst               2827                       # number of overall hits
system.l2.overall_hits::cpu02.data             259590                       # number of overall hits
system.l2.overall_hits::cpu03.inst               2749                       # number of overall hits
system.l2.overall_hits::cpu03.data             258002                       # number of overall hits
system.l2.overall_hits::cpu04.inst               3113                       # number of overall hits
system.l2.overall_hits::cpu04.data             257639                       # number of overall hits
system.l2.overall_hits::cpu05.inst               2881                       # number of overall hits
system.l2.overall_hits::cpu05.data             259187                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2330                       # number of overall hits
system.l2.overall_hits::cpu06.data             259999                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2383                       # number of overall hits
system.l2.overall_hits::cpu07.data             258191                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2912                       # number of overall hits
system.l2.overall_hits::cpu08.data             258726                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2881                       # number of overall hits
system.l2.overall_hits::cpu09.data             256447                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2434                       # number of overall hits
system.l2.overall_hits::cpu10.data             254772                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2392                       # number of overall hits
system.l2.overall_hits::cpu11.data             255906                       # number of overall hits
system.l2.overall_hits::cpu12.inst               3020                       # number of overall hits
system.l2.overall_hits::cpu12.data             257177                       # number of overall hits
system.l2.overall_hits::cpu13.inst               2843                       # number of overall hits
system.l2.overall_hits::cpu13.data             254046                       # number of overall hits
system.l2.overall_hits::cpu14.inst               2859                       # number of overall hits
system.l2.overall_hits::cpu14.data             255163                       # number of overall hits
system.l2.overall_hits::cpu15.inst               3055                       # number of overall hits
system.l2.overall_hits::cpu15.data             258430                       # number of overall hits
system.l2.overall_hits::total                 4190403                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data          2054                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          1955                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          1225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          1763                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          1239                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          2221                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          1860                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          2141                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          1570                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          2392                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          2129                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          2102                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          1309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          2340                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          1464                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          1532                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29296                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          30509                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data          23580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data          22739                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data          23029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data          23427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data          22588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data          21197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data          21236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data          22398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data          21756                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data          22364                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data          23056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data          23886                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data          23306                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data          22567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data          22960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              370598                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         3609                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst         1587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst         1000                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst         1085                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst         1311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst         1075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst         1272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst         1206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst         1213                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst         1096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst         1168                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst         1172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst         1095                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst         1408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst         1075                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst         1413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21785                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        22913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        20674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        18823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        20928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        22675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        22362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        21784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        22831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        24743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        24397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        23543                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        23455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        24462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        23754                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        22879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        22650                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          362873                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              3609                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             53422                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst              1587                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             44254                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst              1000                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             41562                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst              1085                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             43957                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst              1311                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             46102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst              1075                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             44950                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst              1272                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             42981                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst              1206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             44067                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst              1213                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             47141                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst              1096                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             46153                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst              1168                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             45907                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst              1172                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             46511                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst              1095                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             48348                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst              1408                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             47060                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst              1075                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             45446                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst              1413                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             45610                       # number of demand (read+write) misses
system.l2.demand_misses::total                 755256                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             3609                       # number of overall misses
system.l2.overall_misses::cpu00.data            53422                       # number of overall misses
system.l2.overall_misses::cpu01.inst             1587                       # number of overall misses
system.l2.overall_misses::cpu01.data            44254                       # number of overall misses
system.l2.overall_misses::cpu02.inst             1000                       # number of overall misses
system.l2.overall_misses::cpu02.data            41562                       # number of overall misses
system.l2.overall_misses::cpu03.inst             1085                       # number of overall misses
system.l2.overall_misses::cpu03.data            43957                       # number of overall misses
system.l2.overall_misses::cpu04.inst             1311                       # number of overall misses
system.l2.overall_misses::cpu04.data            46102                       # number of overall misses
system.l2.overall_misses::cpu05.inst             1075                       # number of overall misses
system.l2.overall_misses::cpu05.data            44950                       # number of overall misses
system.l2.overall_misses::cpu06.inst             1272                       # number of overall misses
system.l2.overall_misses::cpu06.data            42981                       # number of overall misses
system.l2.overall_misses::cpu07.inst             1206                       # number of overall misses
system.l2.overall_misses::cpu07.data            44067                       # number of overall misses
system.l2.overall_misses::cpu08.inst             1213                       # number of overall misses
system.l2.overall_misses::cpu08.data            47141                       # number of overall misses
system.l2.overall_misses::cpu09.inst             1096                       # number of overall misses
system.l2.overall_misses::cpu09.data            46153                       # number of overall misses
system.l2.overall_misses::cpu10.inst             1168                       # number of overall misses
system.l2.overall_misses::cpu10.data            45907                       # number of overall misses
system.l2.overall_misses::cpu11.inst             1172                       # number of overall misses
system.l2.overall_misses::cpu11.data            46511                       # number of overall misses
system.l2.overall_misses::cpu12.inst             1095                       # number of overall misses
system.l2.overall_misses::cpu12.data            48348                       # number of overall misses
system.l2.overall_misses::cpu13.inst             1408                       # number of overall misses
system.l2.overall_misses::cpu13.data            47060                       # number of overall misses
system.l2.overall_misses::cpu14.inst             1075                       # number of overall misses
system.l2.overall_misses::cpu14.data            45446                       # number of overall misses
system.l2.overall_misses::cpu15.inst             1413                       # number of overall misses
system.l2.overall_misses::cpu15.data            45610                       # number of overall misses
system.l2.overall_misses::total                755256                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data     16430472                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data     21356595                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data      6748893                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data     13315509                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data      9585216                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data     25488594                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data     12330981                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data     13209858                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data     16930002                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data     28245969                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data     14281461                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data     13481532                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data     12863880                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data     27959202                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data      9607275                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data     12781449                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    254616888                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   6566060614                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   5084219302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   4941623548                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   4904854191                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   5027573186                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   4905904463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   4491416306                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   4478403456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   4799806809                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   4688845242                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   4682197421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   4804616674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   5132602633                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   5044784898                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   4857075528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   4945976091                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   79355960362                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    750011058                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst    313091618                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst    180441281                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst    200175639                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst    244800438                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst    195131159                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst    240252100                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst    227056602                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst    227667714                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst    200921240                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst    216180675                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst    222669433                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst    201178018                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst    270886535                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst    196717833                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst    269880352                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4157061695                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data   5031302742                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   4548842492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   4131563479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   4593287115                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   4986864798                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   4906158596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   4793924153                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   5019954868                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   5438368287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   5360810311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   5180282998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   5158600988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   5382656686                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   5226332001                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   5022937782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4985920379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79767807675                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    750011058                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  11597363356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst    313091618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   9633061794                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst    180441281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   9073187027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst    200175639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   9498141306                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst    244800438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data  10014437984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst    195131159                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   9812063059                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst    240252100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   9285340459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst    227056602                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   9498358324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst    227667714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data  10238175096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst    200921240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data  10049655553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst    216180675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   9862480419                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst    222669433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   9963217662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst    201178018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data  10515259319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst    270886535                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data  10271116899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst    196717833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   9880013310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst    269880352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   9931896470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     163280829732                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    750011058                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  11597363356                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst    313091618                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   9633061794                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst    180441281                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   9073187027                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst    200175639                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   9498141306                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst    244800438                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data  10014437984                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst    195131159                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   9812063059                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst    240252100                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   9285340459                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst    227056602                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   9498358324                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst    227667714                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data  10238175096                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst    200921240                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data  10049655553                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst    216180675                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   9862480419                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst    222669433                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   9963217662                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst    201178018                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data  10515259319                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst    270886535                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data  10271116899                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst    196717833                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   9880013310                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst    269880352                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   9931896470                       # number of overall miss cycles
system.l2.overall_miss_latency::total    163280829732                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3285084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3285084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11241                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11241                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data         3171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         2467                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         2025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         2610                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         1725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         3126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         2627                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         3258                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         2389                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         3002                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         2909                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         3417                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         1994                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         2793                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         2287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         1750                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            41550                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        66618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        56471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        55019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        55198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        57238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        56845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        55646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        55346                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        57976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        56661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        55301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        55438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        58210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        56848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        55172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        57063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            911050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst        12242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         4403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         3827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         3834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         4424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         3956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         3602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         3589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         4125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         3977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         3602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         3564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         4115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         4251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         3934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         4468                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       263533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data       248054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data       246133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data       246761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data       246503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data       247292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data       247334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data       246912                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       247891                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data       245939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data       245378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       246979                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       247315                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data       244258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data       245437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       246977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3962696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst           12242                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          330151                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            4403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data          304525                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3827                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data          301152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            3834                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data          301959                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            4424                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data          303741                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            3956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data          304137                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            3602                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data          302980                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            3589                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data          302258                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            4125                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          305867                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            3977                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data          302600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            3602                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          300679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            3564                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          302417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            4115                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          305525                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            4251                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data          301106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            3934                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          300609                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            4468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          304040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4945659                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst          12242                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         330151                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           4403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data         304525                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3827                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data         301152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           3834                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data         301959                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           4424                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data         303741                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           3956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data         304137                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           3602                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data         302980                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           3589                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data         302258                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           4125                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         305867                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           3977                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data         302600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           3602                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         300679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           3564                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         302417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           4115                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         305525                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           4251                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data         301106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           3934                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         300609                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           4468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         304040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4945659                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.647745                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.792460                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.604938                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.675479                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.718261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.710493                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.708032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.657152                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.657179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.796802                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.731867                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.615159                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.656469                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.837809                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.640140                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.875429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.705078                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.457969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.417559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.413294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.417207                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.409291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.397361                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.380926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.383695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.386332                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.383968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.404405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.415888                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.410342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.409970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.409030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.402362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.406781                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.294805                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.360436                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.261301                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.282994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.296338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.271739                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.353137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.336027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.294061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.275585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.324264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.328844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.266100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.331216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.273259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.316249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.302935                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.086945                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.083345                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.076475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.084811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.091987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.090428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.088075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.092466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.099814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.099199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.095946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.094968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.098910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.097250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.093217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.091709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091572                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.294805                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.161811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.360436                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.145321                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.261301                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.138010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.282994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.145573                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.296338                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.151781                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.271739                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.147795                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.353137                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.141861                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.336027                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.145793                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.294061                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.154123                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.275585                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.152521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.324264                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.152678                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.328844                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.153798                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.266100                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.158246                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.331216                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.156290                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.273259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.151180                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.316249                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.150013                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152711                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.294805                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.161811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.360436                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.145321                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.261301                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.138010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.282994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.145573                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.296338                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.151781                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.271739                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.147795                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.353137                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.141861                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.336027                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.145793                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.294061                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.154123                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.275585                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.152521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.324264                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.152678                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.328844                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.153798                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.266100                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.158246                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.331216                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.156290                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.273259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.151180                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.316249                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.150013                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152711                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  7999.256086                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data 10924.089514                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  5509.300408                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  7552.756098                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data  7736.251816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 11476.179199                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  6629.559677                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  6169.947688                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 10783.440764                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data 11808.515468                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  6708.060592                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  6413.668887                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  9827.257448                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 11948.376923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  6562.346311                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  8342.982376                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8691.182687                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 215217.169163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 215615.746480                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 217319.299354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 212985.982500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 214605.932727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 217190.741234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 211889.244044                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 210887.335468                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 214296.223279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 215519.637893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 209363.147067                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 208388.995229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 214879.118856                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 216458.632884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 215229.118979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 215417.077134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 214129.488993                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 207816.862843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 197285.203529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 180441.281000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 184493.676498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 186728.022883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 181517.357209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 188877.437107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 188272.472637                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 187689.788953                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 183322.299270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 185086.194349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 189990.983788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 183724.217352                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 192391.004972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 182993.333023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 190998.125973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 190822.203121                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 219582.889277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 220027.207700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 219495.483132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 219480.462299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 219927.885248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 219397.128879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 220066.294207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 219874.506942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 219794.216021                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 219732.356888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 220034.957227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 219936.089874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 220041.561851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 220019.028416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 219543.589405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 220128.935055                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219822.934401                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 207816.862843                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 217089.651380                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 197285.203529                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217676.634745                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 180441.281000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 218304.870483                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 184493.676498                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 216078.015015                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 186728.022883                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 217223.504056                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 181517.357209                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 218288.388409                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 188877.437107                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 216033.606919                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 188272.472637                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 215543.566024                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 187689.788953                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 217181.966781                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 183322.299270                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 217746.529001                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 185086.194349                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 214836.090770                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 189990.983788                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 214212.071596                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 183724.217352                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 217491.092062                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 192391.004972                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 218255.777709                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 182993.333023                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 217401.164239                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 190998.125973                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 217756.993422                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216192.694572                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 207816.862843                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 217089.651380                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 197285.203529                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217676.634745                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 180441.281000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 218304.870483                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 184493.676498                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 216078.015015                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 186728.022883                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 217223.504056                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 181517.357209                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 218288.388409                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 188877.437107                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 216033.606919                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 188272.472637                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 215543.566024                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 187689.788953                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 217181.966781                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 183322.299270                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 217746.529001                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 185086.194349                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 214836.090770                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 189990.983788                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 214212.071596                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 183724.217352                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 217491.092062                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 192391.004972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 218255.777709                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 182993.333023                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 217401.164239                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 190998.125973                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 217756.993422                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216192.694572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2048390                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            48370                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    232648                       # number of cycles access was blocked
system.l2.blocked::no_targets                     438                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.804675                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   110.433790                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               509337                       # number of writebacks
system.l2.writebacks::total                    509337                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu00.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu01.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu02.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu03.data            9                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu04.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu05.data           41                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu06.data           39                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu07.data           12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu08.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu09.data           35                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu10.data           83                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data           22                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu12.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu13.data           19                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu14.data           23                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu15.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              347                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst          793                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst          700                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst          825                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst          802                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst          880                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst          793                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst          931                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst          941                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst          814                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst          822                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst          995                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst          940                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst          905                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst          778                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst          829                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst          847                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13595                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data          219                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          126                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          295                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          150                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data          259                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data          239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data          204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          196                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data          200                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data          170                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          217                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data          177                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3387                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst            793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data            239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst            700                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            141                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst            825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            259                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst            802                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst            880                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst            793                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            336                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst            931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst            941                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst            814                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data            242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst            822                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data            239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst            995                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            279                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst            940                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data            222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst            905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data            178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst            778                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst            829                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst            847                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data            183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17329                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst           793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data           239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst           700                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           141                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst           825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           259                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst           802                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst           880                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst           793                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           336                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst           931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           189                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst           941                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst           814                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data           242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst           822                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data           239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst           995                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           279                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst           940                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data           222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst           905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data           178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst           778                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst           829                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst           847                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data           183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17329                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1702                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1702                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data         2054                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         1955                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         1225                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         1763                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         1239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         2221                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         1860                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         2141                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         1570                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         2392                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         2129                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         2102                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         1309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         2340                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         1464                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         1532                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29296                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        30489                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data        23565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data        22728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data        23020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data        23426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data        22547                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data        21158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data        21224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data        22395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data        21721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data        22281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data        23034                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data        23878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data        23287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data        22544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data        22954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         370251                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst          175                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst          283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst          341                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst          265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst          399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst          274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst          173                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst          232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst          190                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst          630                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst          246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst          566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8190                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        22694                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        20548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        18575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        20680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        22423                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        22067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        21634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        22572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        24504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        24193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        23347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        23255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        24292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        23567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        22662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        22473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       359486                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        53183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        44113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst          175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        41303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst          283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        43700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst          431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        45849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst          282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        44614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst          341                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        42792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst          265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        43796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst          399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        46899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst          274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        45914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst          173                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        45628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst          232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        46289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst          190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        48170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst          630                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        46854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst          246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        45206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst          566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        45427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            737927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        53183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        44113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst          175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        41303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst          283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        43700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst          431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        45849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst          282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        44614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst          341                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        42792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        43796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst          399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        46899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        45914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst          173                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        45628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        46289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst          190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        48170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst          630                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        46854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst          246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        45206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst          566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        45427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           737927                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data     27170719                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data     25192108                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data     16423692                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data     23566744                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data     16400792                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data     29060576                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data     25087770                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data     28957938                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data     20710402                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data     31355761                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data     28681147                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data     28241326                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data     17409916                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data     30342283                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data     19733090                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data     20172324                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    388506588                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        14293                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        12899                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        27192                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   6439267358                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   4986942254                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   4847875523                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   4810209918                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   4931896709                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   4808788996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   4401582027                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   4390627472                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   4708102657                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   4596528656                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   4581941898                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   4708041167                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   5034434265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   4947769017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   4762367803                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   4851780858                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  77808156578                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    604373143                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst    191471293                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     37855713                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     61348758                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     93192989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst     61093433                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     73910020                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     57375501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     86310546                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     59365592                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     37406193                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst     50236236                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     41081252                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst    136144013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     53131563                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst    122383031                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1766679276                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data   4915872768                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   4448952379                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   4025086729                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   4479609813                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   4855019152                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   4777983952                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   4687268045                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   4889507240                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   5305962728                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   5237092423                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   5060176435                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   5038967047                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   5261020109                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   5102847043                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   4908279869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4865727142                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77859372874                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    604373143                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  11355140126                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst    191471293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   9435894633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     37855713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   8872962252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     61348758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   9289819731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     93192989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   9786915861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst     61093433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   9586772948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     73910020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   9088850072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     57375501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   9280134712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     86310546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data  10014065385                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     59365592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   9833621079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     37406193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   9642118333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst     50236236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   9747008214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     41081252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data  10295454374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst    136144013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data  10050616060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     53131563                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   9670647672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst    122383031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   9717508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 157434208728                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    604373143                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  11355140126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst    191471293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   9435894633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     37855713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   8872962252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     61348758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   9289819731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     93192989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   9786915861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst     61093433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   9586772948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     73910020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   9088850072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     57375501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   9280134712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     86310546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data  10014065385                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     59365592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   9833621079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     37406193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   9642118333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst     50236236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   9747008214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     41081252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data  10295454374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst    136144013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data  10050616060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     53131563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   9670647672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst    122383031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   9717508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 157434208728                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.647745                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.792460                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.604938                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.675479                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.718261                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.710493                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.708032                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.657152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.657179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.796802                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.731867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.615159                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.656469                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.837809                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.640140                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.875429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.705078                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.457669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.417294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.413094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.417044                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.409274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.396640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.380225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.383478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.386281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.383350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.402904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.415491                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.410204                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.409636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.408613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.402257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406400                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.230028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.201454                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.045728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.073813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.097423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.071284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.094670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.073837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.096727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.068896                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.048029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.065095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.046173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.148200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.062532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.126679                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.086114                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.082837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.075467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.083806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.090964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.089235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.087469                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.091417                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.098850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.098370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.095147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.094158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.098223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.096484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.092333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.090992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.090718                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.230028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.161087                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.201454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.144858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.045728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.137150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.073813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.144722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.097423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.150948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.071284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.146690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.094670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.141237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.073837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.144896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.096727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.153331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.068896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.151732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.048029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.151750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.065095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.153063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.046173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.157663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.148200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.155606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.062532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.150381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.126679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.149411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.230028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.161087                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.201454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.144858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.045728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.137150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.073813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.144722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.097423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.150948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.071284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.146690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.094670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.141237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.073837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.144896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.096727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.153331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.068896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.151732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.048029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.151750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.065095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.153063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.046173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.157663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.148200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.155606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.062532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.150381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.126679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.149411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149207                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13228.198150                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12885.988747                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 13407.095510                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 13367.410096                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13237.120258                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 13084.455651                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13488.048387                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 13525.426436                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13191.338854                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 13108.595736                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 13471.651949                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 13435.454805                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13300.165011                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 12966.787607                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 13478.886612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 13167.313316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13261.420945                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        14293                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12899                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13596                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 211199.690315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 211624.963038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 213299.697422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 208957.859166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 210530.893409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 213278.440413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 208033.936431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 206870.875989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 210230.080688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 211616.806593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 205643.458462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 204395.292481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 210839.863682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 212469.146605                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 211247.684661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 211369.733293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 210149.754026                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214621.144531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215863.915445                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 216318.360000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 216780.063604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 216225.032483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 216643.379433                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 216744.926686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 216511.324528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216317.157895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 216662.744526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216220.768786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 216535.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 216217.115789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216101.607937                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215981.963415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216224.436396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215711.755311                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216615.526923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 216515.105071                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 216693.767376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 216615.561557                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216519.607189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 216521.681787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216662.108024                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216618.254475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216534.554685                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216471.393502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216737.757956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216683.166932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216574.185287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216525.100479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216586.350234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216514.356873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216585.271399                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214621.144531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213510.710678                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215863.915445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213902.809444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 216318.360000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214826.096216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 216780.063604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 212581.687208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 216225.032483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 213459.745273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 216643.379433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214882.614157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 216744.926686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 212396.010282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 216511.324528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 211894.572838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216317.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 213524.070556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 216662.744526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214174.785011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216220.768786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 211320.205422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 216535.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 210568.563028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 216217.115789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 213731.666473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216101.607937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214509.242754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215981.963415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213923.985135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216224.436396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 213914.808374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 213346.589470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214621.144531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213510.710678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215863.915445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213902.809444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 216318.360000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214826.096216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 216780.063604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 212581.687208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 216225.032483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 213459.745273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 216643.379433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214882.614157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 216744.926686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 212396.010282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 216511.324528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 211894.572838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216317.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 213524.070556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 216662.744526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214174.785011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216220.768786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 211320.205422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 216535.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 210568.563028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 216217.115789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 213731.666473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216101.607937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214509.242754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215981.963415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213923.985135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216224.436396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 213914.808374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 213346.589470                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             367662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       509337                       # Transaction distribution
system.membus.trans_dist::CleanEvict           197981                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            62378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::ReadExReq            362074                       # Transaction distribution
system.membus.trans_dist::ReadExResp           358467                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        367663                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2225586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2225586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     79069824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79069824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24914                       # Total snoops (count)
system.membus.snoop_fanout::samples           1963121                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1963121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1963121                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4533998772                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3630645000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10480787                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4897898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       962197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9005                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5697                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4222699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3794421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63720                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1905651                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           62835                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62862                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           932280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          932280                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4150787                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        36212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1019261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        12697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       930991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        10969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       937459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        10990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       930596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       926809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        11356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       937802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        10294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       945311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        10255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       939321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        11863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       938986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        11419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       930851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        10294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       938687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        10180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       940584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        11833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       938312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       923616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        11290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       940167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        12892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       927966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15254264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      1534080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     35341632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       530816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     32840384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       457088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     33141824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       457984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     32580096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       533504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     32758720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       473600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     32579136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       428288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     32768896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       426624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     32488576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       495232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     32348800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       476288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     31850752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       428288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     32090496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       423424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     32378944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       493952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     32409344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       511360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     31834752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       470784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     32188032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       539136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     32564736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              530845568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          945211                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6048177                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.546045                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.221483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5345428     88.38%     88.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 313029      5.18%     93.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  79638      1.32%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  34136      0.56%     95.44% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24087      0.40%     95.84% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  21676      0.36%     96.19% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  20652      0.34%     96.54% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  21133      0.35%     96.89% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  19815      0.33%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  19922      0.33%     97.54% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 20943      0.35%     97.89% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 21615      0.36%     98.25% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 20649      0.34%     98.59% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 21278      0.35%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 24447      0.40%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 36042      0.60%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3687      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6048177                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20061964237                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             83.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44018162                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1222558484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16388480                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1109584445                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14386699                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1127486381                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14431084                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1118353404                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          16668772                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1106320008                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         14843723                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy       1122125399                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         13718805                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1141237408                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         13696997                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1132420298                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         15485011                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1123149448                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         14948480                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1114284361                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         13793595                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1134489284                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy         13587646                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy       1134437414                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         15489873                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1124024757                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         15981683                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy       1104232193                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         14788081                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1133832776                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         16786924                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy       1108308277                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            4.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
