Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr  4 02:00:39 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.022        0.000                      0                 1550        0.046        0.000                      0                 1550       54.305        0.000                       0                   571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.022        0.000                      0                 1546        0.046        0.000                      0                 1546       54.305        0.000                       0                   571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.699        0.000                      0                    4        0.683        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.220ns  (logic 60.233ns (57.794%)  route 43.987ns (42.206%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=25 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=115, routed)         1.494     7.062    sm/D_states_q_reg[1]_rep_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I0_O)        0.325     7.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           1.009     8.396    sm/ram_reg_i_174_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.722 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.151     8.873    sm/ram_reg_i_148_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.538    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.662 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.852    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.976 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.914    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.038 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.038    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.551 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.551    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.668    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.785    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.019 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.028    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.145 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.262 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.262    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.379 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.379    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.633 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.830    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.197 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.197    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.598 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.598    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.712 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.712    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.826 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.826    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.940 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.940    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.054    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.168    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.291    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.405    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.562 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.542    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.871 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.871    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.404 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.404    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.521 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.521    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.638 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.755 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.872 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.989 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.106 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.223 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.232    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.389 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.448    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.780 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.780    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.330 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.330    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.444 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.444    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.558 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.558    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.672 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.672    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.786 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.786    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.900 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.014 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.128 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.137    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.294 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.447    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.776 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.776    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.326 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.440 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.440    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.554 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.554    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.668 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.668    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.782 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.782    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.896 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.905    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.019 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.019    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.176 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.142    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.471 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.471    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.004 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.004    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.355 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.355    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.472 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.589 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.598    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.715 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.715    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.832 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.832    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.989 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.193    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.525 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.525    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.075 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.189 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.303 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.303    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.417 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.417    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.531 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.531    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.645 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.645    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.759 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.768    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.207    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.992 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.992    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.220 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.220    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.334 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.334    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.448 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.448    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.562 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.562    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.676 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.685    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.799 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.799    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.956 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.991    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.776 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.776    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.890 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.890    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.118    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.232    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.346    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.469    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.740 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.669    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.998 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.998    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.548 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.548    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.662 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.776 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.776    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.890 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.890    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.004 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.004    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.118 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.118    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.232 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.241    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.355 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.355    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.512 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.600    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.929 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.462 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.462    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.579 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.579    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.696 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.696    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.813 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.813    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.930 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.930    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.047 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.047    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.164 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.461    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.793 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.793    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.343 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.343    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.457    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.571    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.685    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.036    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.307 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.513    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.298 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.298    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.412 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.412    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.526 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.526    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.754    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.868 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.868    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.982 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.262 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.110    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.439 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.439    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.989 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.989    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.103 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.103    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.217 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.217    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.331 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.331    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.445 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.445    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.559 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.559    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.673 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.682    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.796 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.796    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.953 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.033    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.362 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.912 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.912    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.026 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.026    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.140 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.140    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.254 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.254    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.368 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.368    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.482 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.482    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.596 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.605    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.719 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.719    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.876 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.035    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.820 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.820    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.934 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.513    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.627 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.627    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.784 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.901    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.230 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.230    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.786    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.574 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.688    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.802    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.916    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.030    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.144 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.258 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.267    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.381 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.381    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.538 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.474    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.803 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.803    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.353 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.467 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.467    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.581 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.581    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.695 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.695    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.809 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.809    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.923 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.923    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.037 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.046    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.160 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.160    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.317 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.424    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.753 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.303 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.303    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.417 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.417    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.531 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.531    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.645 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.645    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.759 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.759    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.873 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.873    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.987 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.987    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.101 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.258 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.486    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.271 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.385    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.499    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.613    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.727    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.841    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.955    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.069 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.540    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.869 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.869    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.402 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.402    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.519 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.636 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.636    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.753 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.753    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.870 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.987 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.987    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.104 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.104    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.221 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.378 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.434    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.766 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.766    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.316 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.316    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.430 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.271 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.365    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.694 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.694    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.227 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.812 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.812    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.929 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.929    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.046 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.046    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.203 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.151    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.483 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.483    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.016 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.016    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.133 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.133    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.250 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.250    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.367 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.367    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.601 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.601    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.718 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.718    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.835 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.835    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.992 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.021    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.353 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.886 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.886    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.003 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.003    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.120 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.120    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.237 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.354 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.471 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.471    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.588 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.588    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.705 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.705    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.862 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.920    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.252 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.802 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.802    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.916 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.916    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.030 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.030    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.144 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.144    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.258 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.258    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.372 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.372    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.486 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.486    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.600 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.600    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.757 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.895    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.680 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.680    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.794 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.794    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.908 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.908    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.022 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.022    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.136 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.136    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.250 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.250    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.364 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.364    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.478 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.478    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.635 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.683    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.012 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.562 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.562    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.676 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.790 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.790    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.904 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.904    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.018 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.018    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.132 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.132    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.246 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.517 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.646    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.975 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.525 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.298    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.627 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.627    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.177 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.177    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.291 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.291    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.405 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.405    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.519 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.519    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.633 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.747 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.747    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.861 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.861    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.975 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.975    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.132 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.135    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.464 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.464    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.997 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.997    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.114 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.114    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.231 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.231    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.348 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.348    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.465 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.465    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.582 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.582    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.699 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.699    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.816 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.816    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.973 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.640    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.972 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.441    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.565 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.068    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.192 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.076   107.269    sm/M_alum_out[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I4_O)        0.118   107.387 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.957   108.343    sm/brams/override_address[0]
    SLICE_X46Y5          LUT4 (Prop_lut4_I2_O)        0.352   108.695 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.673   109.369    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.770   115.391    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.391    
                         arrival time                        -109.369    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.348ns  (logic 60.207ns (57.698%)  route 44.141ns (42.302%))
  Logic Levels:           322  (CARRY4=287 LUT2=2 LUT3=25 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=115, routed)         1.494     7.062    sm/D_states_q_reg[1]_rep_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I0_O)        0.325     7.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           1.009     8.396    sm/ram_reg_i_174_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.722 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.151     8.873    sm/ram_reg_i_148_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.538    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.662 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.852    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.976 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.914    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.038 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.038    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.551 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.551    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.668    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.785    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.019 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.028    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.145 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.262 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.262    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.379 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.379    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.633 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.830    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.197 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.197    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.598 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.598    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.712 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.712    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.826 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.826    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.940 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.940    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.054    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.168    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.291    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.405    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.562 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.542    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.871 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.871    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.404 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.404    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.521 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.521    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.638 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.755 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.872 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.989 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.106 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.223 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.232    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.389 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.448    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.780 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.780    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.330 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.330    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.444 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.444    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.558 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.558    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.672 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.672    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.786 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.786    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.900 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.014 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.128 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.137    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.294 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.447    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.776 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.776    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.326 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.440 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.440    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.554 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.554    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.668 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.668    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.782 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.782    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.896 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.905    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.019 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.019    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.176 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.142    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.471 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.471    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.004 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.004    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.355 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.355    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.472 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.589 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.598    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.715 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.715    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.832 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.832    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.989 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.193    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.525 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.525    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.075 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.189 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.303 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.303    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.417 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.417    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.531 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.531    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.645 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.645    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.759 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.768    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.207    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.992 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.992    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.220 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.220    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.334 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.334    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.448 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.448    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.562 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.562    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.676 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.685    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.799 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.799    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.956 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.991    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.776 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.776    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.890 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.890    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.118    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.232    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.346    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.469    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.740 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.669    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.998 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.998    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.548 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.548    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.662 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.776 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.776    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.890 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.890    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.004 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.004    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.118 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.118    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.232 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.241    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.355 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.355    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.512 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.600    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.929 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.462 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.462    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.579 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.579    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.696 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.696    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.813 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.813    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.930 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.930    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.047 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.047    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.164 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.461    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.793 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.793    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.343 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.343    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.457    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.571    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.685    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.036    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.307 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.513    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.298 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.298    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.412 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.412    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.526 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.526    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.754    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.868 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.868    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.982 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.262 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.110    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.439 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.439    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.989 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.989    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.103 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.103    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.217 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.217    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.331 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.331    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.445 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.445    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.559 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.559    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.673 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.682    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.796 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.796    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.953 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.033    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.362 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.912 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.912    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.026 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.026    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.140 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.140    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.254 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.254    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.368 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.368    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.482 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.482    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.596 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.605    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.719 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.719    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.876 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.035    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.820 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.820    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.934 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.513    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.627 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.627    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.784 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.901    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.230 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.230    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.786    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.574 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.688    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.802    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.916    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.030    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.144 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.258 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.267    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.381 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.381    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.538 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.474    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.803 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.803    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.353 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.467 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.467    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.581 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.581    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.695 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.695    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.809 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.809    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.923 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.923    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.037 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.046    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.160 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.160    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.317 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.424    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.753 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.303 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.303    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.417 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.417    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.531 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.531    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.645 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.645    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.759 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.759    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.873 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.873    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.987 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.987    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.101 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.258 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.486    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.271 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.385    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.499    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.613    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.727    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.841    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.955    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.069 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.540    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.869 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.869    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.402 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.402    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.519 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.636 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.636    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.753 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.753    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.870 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.987 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.987    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.104 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.104    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.221 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.378 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.434    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.766 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.766    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.316 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.316    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.430 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.271 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.365    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.694 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.694    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.227 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.812 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.812    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.929 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.929    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.046 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.046    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.203 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.151    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.483 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.483    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.016 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.016    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.133 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.133    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.250 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.250    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.367 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.367    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.601 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.601    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.718 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.718    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.835 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.835    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.992 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.021    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.353 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.886 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.886    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.003 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.003    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.120 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.120    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.237 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.354 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.471 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.471    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.588 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.588    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.705 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.705    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.862 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.920    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.252 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.802 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.802    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.916 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.916    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.030 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.030    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.144 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.144    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.258 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.258    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.372 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.372    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.486 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.486    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.600 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.600    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.757 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.895    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.680 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.680    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.794 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.794    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.908 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.908    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.022 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.022    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.136 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.136    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.250 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.250    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.364 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.364    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.478 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.478    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.635 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.683    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.012 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.562 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.562    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.676 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.790 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.790    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.904 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.904    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.018 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.018    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.132 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.132    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.246 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.517 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.646    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.975 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.525 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.298    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.627 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.627    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.177 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.177    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.291 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.291    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.405 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.405    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.519 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.519    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.633 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.747 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.747    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.861 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.861    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.975 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.975    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.132 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.135    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.464 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.464    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.997 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.997    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.114 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.114    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.231 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.231    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.348 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.348    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.465 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.465    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.582 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.582    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.699 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.699    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.816 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.816    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.973 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.640    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.972 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.441    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.565 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.068    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.192 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.076   107.269    sm/M_alum_out[0]
    SLICE_X45Y6          LUT5 (Prop_lut5_I4_O)        0.118   107.387 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.957   108.343    sm/brams/override_address[0]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.326   108.669 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.827   109.496    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -109.497    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.566ns  (logic 60.331ns (57.697%)  route 44.235ns (42.304%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=115, routed)         1.494     7.062    sm/D_states_q_reg[1]_rep_0
    SLICE_X45Y4          LUT2 (Prop_lut2_I0_O)        0.325     7.387 r  sm/ram_reg_i_174/O
                         net (fo=1, routed)           1.009     8.396    sm/ram_reg_i_174_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I2_O)        0.326     8.722 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.151     8.873    sm/ram_reg_i_148_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.997 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.538    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.662 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.852    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.976 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.914    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.038 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.038    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.551 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.551    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.668 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.668    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.785 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.785    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.902 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.902    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.019 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.028    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.145 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.145    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.262 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.262    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.379 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.379    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.633 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.830    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.197 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.197    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.598 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.598    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.712 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.712    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.826 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.826    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.940 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.940    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.054 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.054    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.168 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.168    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.282 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.291    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.405 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.405    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.562 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.542    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.871 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.871    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.404 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.404    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.521 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.521    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.638 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.638    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.755 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.755    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.872 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.872    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.989 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.989    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.106 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.106    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.223 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.232    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.389 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.448    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.780 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.780    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.330 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.330    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.444 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.444    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.558 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.558    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.672 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.672    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.786 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.786    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.900 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.900    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.014 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.014    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.128 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.137    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.294 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.447    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.776 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.776    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.326 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.440 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.440    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.554 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.554    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.668 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.668    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.782 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.782    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.896 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.905    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.019 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.019    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.176 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.142    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.471 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.471    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.004 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.004    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.121 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.121    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.238 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.238    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.355 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.355    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.472 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.472    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.589 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.598    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.715 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.715    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.832 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.832    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.989 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.193    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.525 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.525    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.075 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.075    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.189 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.189    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.303 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.303    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.417 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.417    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.531 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.531    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.645 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.645    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.759 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.768    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.882 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.882    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.039 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.207    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.992 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.992    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.106 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.106    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.220 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.220    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.334 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.334    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.448 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.448    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.562 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.562    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.676 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.685    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.799 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.799    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.956 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.991    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.776 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.776    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.890 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.890    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.004 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.004    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.118 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.118    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.232 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.232    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.346 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.346    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.460 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.469    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.583 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.583    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.740 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.669    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.998 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.998    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.548 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.548    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.662 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.662    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.776 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.776    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.890 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.890    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.004 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.004    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.118 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.118    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.232 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.241    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.355 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.355    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.512 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.600    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.929 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.929    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.462 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.462    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.579 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.579    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.696 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.696    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.813 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.813    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.930 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.930    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.047 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.047    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.164 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.173    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.290 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.290    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.447 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.461    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.793 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.793    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.343 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.343    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.457 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.457    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.571 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.571    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.685 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.685    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.799 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.799    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.913 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.913    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.027 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.036    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.150 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.150    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.307 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.513    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.298 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.298    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.412 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.412    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.526 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.526    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.640 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.640    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.754 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.754    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.868 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.868    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.982 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.991    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.105 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.105    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.262 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.110    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.439 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.439    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.989 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.989    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.103 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.103    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.217 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.217    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.331 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.331    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.445 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.445    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.559 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.559    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.673 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.682    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.796 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.796    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.953 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.033    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.362 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.362    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.912 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.912    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.026 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.026    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.140 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.140    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.254 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.254    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.368 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.368    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.482 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.482    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.596 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.605    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.719 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.719    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.876 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.035    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.820 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.820    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.934 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.934    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.048 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.048    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.162 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.162    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.276 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.276    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.390 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.390    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.504 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.513    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.627 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.627    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.784 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.901    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.230 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.230    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.474    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.591 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.591    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.748 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.786    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.574 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.574    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.688 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.688    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.802 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.802    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.916 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.916    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.030 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.030    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.144 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.144    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.258 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.267    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.381 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.381    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.538 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.474    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.803 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.803    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.353 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.353    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.467 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.467    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.581 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.581    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.695 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.695    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.809 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.809    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.923 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.923    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.037 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.046    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.160 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.160    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.317 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.424    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.753 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.303 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.303    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.417 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.417    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.531 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.531    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.645 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.645    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.759 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.759    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.873 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.873    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.987 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.987    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.101 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.101    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.258 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.486    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.271 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.271    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.385 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.385    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.499 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.499    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.613 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.613    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.727 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.727    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.841 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.841    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.955 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.955    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.069 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.069    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.226 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.540    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.869 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.869    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.402 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.402    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.519 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.519    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.636 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.636    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.753 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.753    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.870 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.870    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.987 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.987    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.104 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.104    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.221 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.221    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.378 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.434    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.766 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.766    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.316 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.316    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.430 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.271 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.365    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.694 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.694    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.227 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.227    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.344 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.344    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.461 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.461    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.578 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.578    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.695 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.695    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.812 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.812    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.929 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.929    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.046 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.046    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.203 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.151    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.483 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.483    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.016 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.016    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.133 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.133    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.250 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.250    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.367 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.367    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.484 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.484    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.601 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.601    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.718 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.718    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.835 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.835    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.992 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.021    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.353 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.353    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.886 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.886    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.003 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.003    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.120 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.120    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.237 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.237    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.354 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.354    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.471 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.471    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.588 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.588    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.705 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.705    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.862 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.920    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.252 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.252    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.802 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.802    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.916 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.916    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.030 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.030    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.144 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.144    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.258 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.258    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.372 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.372    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.486 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.486    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.600 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.600    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.757 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.895    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.680 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.680    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.794 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.794    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.908 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.908    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.022 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.022    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.136 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.136    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.250 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.250    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.364 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.364    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.478 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.478    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.635 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.683    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.012 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.012    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.562 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.562    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.676 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.676    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.790 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.790    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.904 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.904    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.018 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.018    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.132 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.132    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.246 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.246    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.360 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.360    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.517 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.646    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.975 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.975    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.525 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.525    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.639 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.639    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.298    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.627 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.627    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.177 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.177    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.291 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.291    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.405 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.405    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.519 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.519    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.633 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.633    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.747 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.747    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.861 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.861    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.975 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.975    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.132 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.135    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.464 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.464    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.997 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.997    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.114 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.114    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.231 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.231    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.348 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.348    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.465 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.465    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.582 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.582    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.699 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.699    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.816 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.816    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.973 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.640    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.972 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.441    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.565 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.068    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.192 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.328   107.520    sm/M_alum_out[0]
    SLICE_X34Y8          LUT5 (Prop_lut5_I2_O)        0.116   107.636 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.360   107.997    sm/D_states_q[4]_i_13_n_0
    SLICE_X35Y8          LUT6 (Prop_lut6_I0_O)        0.328   108.325 f  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.711   109.036    sm/D_states_q[4]_i_5_n_0
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124   109.160 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.554   109.714    sm/D_states_d__0[4]
    SLICE_X36Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk
    SLICE_X36Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X36Y7          FDSE (Setup_fdse_C_D)       -0.067   116.045    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -109.715    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.383ns  (logic 60.005ns (57.486%)  route 44.378ns (42.515%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=25 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.125     6.729    sm/D_states_q[6]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.152     6.881 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.710     7.591    sm/D_states_q[7]_i_6_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.946     8.869    sm/ram_reg_i_145_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.993 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.534    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.848    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.972 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.910    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.547 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.664 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.781 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.781    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.898    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.024    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.141 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.141    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.258 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.258    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.375 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.375    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.629 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.826    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.193 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.594 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.708    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.936    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.164    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.287    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.558 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.538    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.867 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.867    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.400 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.400    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.517 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.517    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.634 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.751 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.751    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.868 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.868    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.985 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.985    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.102 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.102    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.219 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.228    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.385 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.444    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.776 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.776    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.326 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.010 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.010    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.133    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.290 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.443    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.772 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.772    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.322 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.322    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.436 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.436    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.550 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.550    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.664    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.778    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.892 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.901    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.015    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.172 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.138    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.467 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.467    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.000 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.000    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.117 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.117    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.234 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.351 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.351    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.585 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.594    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.711 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.828 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.828    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.985 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.189    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.521 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.071 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.071    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.764    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.035 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.204    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.331    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.444 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.444    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.558 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.558    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.672 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.682    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.953 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.987    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.772 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.772    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.886 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.886    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.000 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.000    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.114 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.114    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.228 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.465    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.579 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.579    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.736 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.665    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.994 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.994    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.544 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.886 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.886    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.000 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.000    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.237    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.351 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.351    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.508 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.596    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.925 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.925    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.458 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.458    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.575 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.692 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.809 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.809    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.926 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.043 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.043    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.160 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.169    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.457    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.789 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.789    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.339 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.339    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.453 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.453    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.567 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.567    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.681 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.681    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.795 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.909 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.909    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.023 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.032    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.303 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.509    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.294 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.294    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.408 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.408    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.522 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.522    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.750 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.750    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.864 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.864    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.978 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.987    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.101 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.101    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.258 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.106    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.435 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.435    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.985 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.985    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.099 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.099    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.213 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.213    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.327 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.327    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.441    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.555    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.678    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.792    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.949 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.029    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.358 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.358    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.908 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.715 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.715    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.872 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.031    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.816 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.816    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.044 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.044    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.158 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.158    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.272 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.272    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.386 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.386    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.500 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.509    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.623    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.780 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.897    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.226 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.759 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.993 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.993    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.110 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.227 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.344 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.344    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.470    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.587 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.587    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.744 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.782    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.570 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.570    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.684 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.684    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.798 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.798    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.912 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.912    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.026 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.026    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.140 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.140    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.254 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.263    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.377 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.377    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.534 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.470    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.799 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.349 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.349    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.463 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.577 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.577    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.691 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.691    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.805 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.805    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.919 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.919    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.033 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.042    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.156 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.156    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.313 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.420    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.749 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.749    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.299 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.299    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.413 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.413    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.527 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.527    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.641    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.755 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.755    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.869 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.869    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.983 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.983    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.097 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.097    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.254 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.482    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.267 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.837    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.065 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.065    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.222 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.537    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.866 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.866    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.399 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.399    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.516 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.516    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.632 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.632    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.749 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.749    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.866 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.866    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.983 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.983    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.100 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.217 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.217    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.374 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.430    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.762 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.762    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.312 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.996 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.996    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.110 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.110    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.267 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.361    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.690 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.690    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.223 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.340 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.340    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.457 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.457    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.574 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.574    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.691 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.691    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.808 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.808    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.925 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.925    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.042 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.042    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.199 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.147    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.479 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.479    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.012 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.012    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.129 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.129    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.246 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.246    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.363 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.363    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.480 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.480    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.597 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.597    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.714 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.714    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.831 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.831    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.988 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.017    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.349 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.349    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.882 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.999 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.999    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.116    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.233    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.350    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.584 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.701 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.701    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.858 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.916    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.248 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.248    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.798 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.798    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.912 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.912    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.140 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.753 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.891    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.676 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.676    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.790 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.790    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.904 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.904    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.018 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.018    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.132 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.132    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.246 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.246    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.360 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.360    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.474 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.474    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.631 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.679    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.008 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.008    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.558 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.558    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.672 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.672    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.786 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.786    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.900 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.014 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.014    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.128 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.242 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.356 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.356    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.513 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.642    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.971 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.971    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.521 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.521    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.635 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.635    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.749 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.749    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.863 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.863    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.977 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.977    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.091 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.091    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.205 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.205    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.319 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.319    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.476 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.294    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.623 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.623    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.173 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.287 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.287    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.401 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.401    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.515 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.515    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.629 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.629    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.743 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.743    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.857 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.857    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.971 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.971    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.128 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.131    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.460 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.460    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.993 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.993    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.110 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.110    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.227 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.344 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.344    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.461 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.461    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.578 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.578    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.695 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.695    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.812 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.969 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.636    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.968 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.437    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.561 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.065    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.189 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.328   107.516    sm/M_alum_out[0]
    SLICE_X34Y8          LUT5 (Prop_lut5_I4_O)        0.124   107.640 f  sm/D_states_q[3]_i_18/O
                         net (fo=1, routed)           0.502   108.142    sm/D_states_q[3]_i_18_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.124   108.266 f  sm/D_states_q[3]_i_6/O
                         net (fo=1, routed)           0.670   108.936    sm/D_states_q[3]_i_6_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124   109.060 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.471   109.531    sm/D_states_d__0[3]
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.443   115.959    sm/clk
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X34Y7          FDSE (Setup_fdse_C_D)       -0.031   116.080    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.080    
                         arrival time                        -109.531    
  -------------------------------------------------------------------
                         slack                                  6.549    

Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.330ns  (logic 60.005ns (57.515%)  route 44.325ns (42.485%))
  Logic Levels:           323  (CARRY4=287 LUT2=2 LUT3=26 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.125     6.729    sm/D_states_q[6]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.152     6.881 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.710     7.591    sm/D_states_q[7]_i_6_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.946     8.869    sm/ram_reg_i_145_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.993 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.534    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.848    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.972 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.910    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.547 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.664 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.781 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.781    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.898    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.024    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.141 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.141    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.258 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.258    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.375 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.375    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.629 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.826    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.193 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.594 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.708    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.936    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.164    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.287    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.558 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.538    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.867 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.867    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.400 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.400    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.517 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.517    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.634 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.751 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.751    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.868 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.868    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.985 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.985    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.102 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.102    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.219 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.228    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.385 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.444    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.776 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.776    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.326 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.010 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.010    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.133    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.290 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.443    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.772 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.772    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.322 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.322    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.436 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.436    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.550 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.550    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.664    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.778    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.892 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.901    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.015    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.172 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.138    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.467 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.467    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.000 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.000    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.117 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.117    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.234 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.351 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.351    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.585 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.594    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.711 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.828 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.828    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.985 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.189    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.521 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.071 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.071    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.764    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.035 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.204    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.331    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.444 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.444    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.558 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.558    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.672 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.682    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.953 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.987    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.772 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.772    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.886 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.886    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.000 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.000    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.114 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.114    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.228 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.465    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.579 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.579    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.736 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.665    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.994 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.994    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.544 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.886 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.886    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.000 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.000    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.237    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.351 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.351    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.508 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.596    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.925 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.925    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.458 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.458    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.575 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.692 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.809 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.809    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.926 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.043 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.043    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.160 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.169    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.457    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.789 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.789    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.339 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.339    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.453 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.453    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.567 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.567    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.681 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.681    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.795 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.909 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.909    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.023 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.032    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.303 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.509    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.294 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.294    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.408 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.408    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.522 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.522    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.750 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.750    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.864 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.864    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.978 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.987    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.101 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.101    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.258 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.106    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.435 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.435    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.985 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.985    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.099 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.099    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.213 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.213    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.327 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.327    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.441    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.555    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.678    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.792    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.949 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.029    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.358 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.358    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.908 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.715 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.715    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.872 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.031    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.816 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.816    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.044 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.044    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.158 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.158    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.272 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.272    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.386 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.386    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.500 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.509    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.623    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.780 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.897    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.226 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.759 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.993 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.993    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.110 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.227 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.344 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.344    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.470    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.587 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.587    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.744 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.782    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.570 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.570    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.684 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.684    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.798 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.798    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.912 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.912    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.026 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.026    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.140 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.140    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.254 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.263    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.377 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.377    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.534 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.470    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.799 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.349 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.349    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.463 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.577 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.577    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.691 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.691    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.805 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.805    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.919 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.919    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.033 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.042    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.156 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.156    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.313 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.420    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.749 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.749    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.299 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.299    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.413 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.413    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.527 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.527    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.641    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.755 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.755    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.869 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.869    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.983 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.983    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.097 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.097    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.254 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.482    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.267 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.837    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.065 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.065    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.222 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.537    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.866 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.866    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.399 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.399    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.516 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.516    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.632 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.632    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.749 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.749    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.866 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.866    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.983 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.983    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.100 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.217 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.217    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.374 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.430    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.762 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.762    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.312 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.996 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.996    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.110 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.110    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.267 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.361    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.690 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.690    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.223 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.340 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.340    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.457 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.457    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.574 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.574    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.691 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.691    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.808 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.808    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.925 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.925    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.042 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.042    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.199 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.147    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.479 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.479    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.012 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.012    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.129 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.129    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.246 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.246    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.363 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.363    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.480 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.480    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.597 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.597    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.714 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.714    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.831 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.831    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.988 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.017    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.349 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.349    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.882 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.999 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.999    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.116    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.233    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.350    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.584 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.701 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.701    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.858 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.916    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.248 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.248    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.798 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.798    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.912 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.912    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.140 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.753 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.891    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.676 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.676    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.790 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.790    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.904 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.904    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.018 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.018    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.132 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.132    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.246 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.246    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.360 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.360    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.474 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.474    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.631 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.679    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.008 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.008    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.558 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.558    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.672 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.672    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.786 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.786    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.900 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.014 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.014    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.128 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.242 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.356 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.356    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.513 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.642    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.971 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.971    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.521 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.521    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.635 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.635    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.749 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.749    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.863 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.863    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.977 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.977    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.091 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.091    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.205 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.205    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.319 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.319    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.476 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.294    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.623 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.623    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.173 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.287 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.287    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.401 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.401    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.515 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.515    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.629 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.629    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.743 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.743    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.857 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.857    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.971 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.971    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.128 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.131    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.460 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.460    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.993 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.993    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.110 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.110    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.227 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.344 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.344    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.461 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.461    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.578 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.578    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.695 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.695    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.812 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.969 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.636    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.968 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.437    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.561 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.065    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.189 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.143   107.332    sm/M_alum_out[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.456 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.465   107.921    sm/D_states_q[1]_i_16_n_0
    SLICE_X36Y6          LUT3 (Prop_lut3_I2_O)        0.124   108.045 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.969   109.014    sm/D_states_q[1]_i_4_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I2_O)        0.124   109.138 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.340   109.478    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)       -0.047   116.065    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.065    
                         arrival time                        -109.478    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.000ns  (logic 60.208ns (57.892%)  route 43.793ns (42.108%))
  Logic Levels:           323  (CARRY4=287 LUT2=3 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.125     6.729    sm/D_states_q[6]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.152     6.881 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.710     7.591    sm/D_states_q[7]_i_6_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.946     8.869    sm/ram_reg_i_145_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.993 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.534    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.848    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.972 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.910    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.547 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.664 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.781 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.781    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.898    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.024    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.141 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.141    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.258 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.258    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.375 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.375    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.629 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.826    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.193 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.594 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.708    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.936    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.164    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.287    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.558 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.538    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.867 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.867    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.400 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.400    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.517 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.517    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.634 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.751 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.751    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.868 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.868    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.985 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.985    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.102 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.102    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.219 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.228    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.385 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.444    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.776 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.776    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.326 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.010 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.010    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.133    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.290 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.443    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.772 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.772    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.322 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.322    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.436 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.436    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.550 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.550    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.664    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.778    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.892 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.901    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.015    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.172 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.138    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.467 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.467    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.000 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.000    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.117 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.117    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.234 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.351 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.351    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.585 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.594    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.711 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.828 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.828    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.985 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.189    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.521 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.071 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.071    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.764    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.035 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.204    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.331    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.444 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.444    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.558 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.558    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.672 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.682    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.953 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.987    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.772 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.772    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.886 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.886    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.000 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.000    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.114 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.114    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.228 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.465    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.579 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.579    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.736 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.665    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.994 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.994    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.544 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.886 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.886    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.000 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.000    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.237    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.351 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.351    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.508 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.596    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.925 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.925    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.458 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.458    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.575 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.692 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.809 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.809    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.926 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.043 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.043    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.160 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.169    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.457    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.789 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.789    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.339 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.339    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.453 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.453    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.567 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.567    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.681 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.681    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.795 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.909 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.909    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.023 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.032    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.303 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.509    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.294 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.294    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.408 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.408    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.522 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.522    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.750 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.750    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.864 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.864    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.978 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.987    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.101 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.101    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.258 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.106    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.435 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.435    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.985 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.985    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.099 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.099    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.213 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.213    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.327 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.327    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.441    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.555    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.678    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.792    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.949 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.029    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.358 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.358    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.908 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.715 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.715    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.872 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.031    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.816 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.816    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.044 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.044    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.158 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.158    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.272 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.272    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.386 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.386    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.500 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.509    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.623    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.780 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.897    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.226 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.759 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.993 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.993    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.110 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.227 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.344 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.344    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.470    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.587 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.587    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.744 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.782    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.570 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.570    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.684 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.684    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.798 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.798    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.912 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.912    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.026 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.026    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.140 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.140    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.254 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.263    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.377 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.377    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.534 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.470    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.799 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.349 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.349    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.463 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.577 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.577    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.691 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.691    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.805 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.805    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.919 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.919    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.033 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.042    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.156 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.156    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.313 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.420    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.749 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.749    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.299 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.299    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.413 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.413    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.527 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.527    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.641    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.755 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.755    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.869 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.869    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.983 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.983    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.097 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.097    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.254 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.482    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.267 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.837    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.065 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.065    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.222 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.537    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.866 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.866    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.399 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.399    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.516 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.516    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.632 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.632    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.749 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.749    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.866 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.866    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.983 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.983    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.100 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.217 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.217    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.374 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.430    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.762 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.762    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.312 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.996 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.996    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.110 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.110    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.267 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.361    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.690 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.690    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.223 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.340 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.340    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.457 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.457    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.574 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.574    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.691 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.691    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.808 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.808    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.925 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.925    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.042 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.042    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.199 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.147    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.479 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.479    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.012 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.012    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.129 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.129    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.246 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.246    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.363 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.363    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.480 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.480    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.597 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.597    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.714 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.714    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.831 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.831    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.988 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.017    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.349 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.349    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.882 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.999 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.999    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.116    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.233    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.350    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.584 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.701 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.701    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.858 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.916    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.248 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.248    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.798 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.798    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.912 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.912    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.140 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.753 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.891    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.676 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.676    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.790 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.790    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.904 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.904    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.018 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.018    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.132 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.132    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.246 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.246    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.360 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.360    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.474 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.474    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.631 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.679    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.008 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.008    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.558 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.558    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.672 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.672    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.786 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.786    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.900 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.014 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.014    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.128 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.242 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.356 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.356    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.513 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.642    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.971 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.971    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.521 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.521    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.635 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.635    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.749 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.749    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.863 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.863    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.977 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.977    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.091 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.091    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.205 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.205    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.319 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.319    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.476 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.294    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.623 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.623    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.173 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.287 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.287    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.401 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.401    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.515 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.515    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.629 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.629    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.743 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.743    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.857 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.857    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.971 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.971    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.128 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.131    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.460 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.460    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.993 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.993    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.110 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.110    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.227 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.344 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.344    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.461 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.461    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.578 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.578    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.695 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.695    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.812 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.969 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.636    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.968 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.437    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.561 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.065    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.189 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.266   107.455    sm/M_alum_out[0]
    SLICE_X35Y8          LUT2 (Prop_lut2_I1_O)        0.119   107.574 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.694   108.268    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I1_O)        0.332   108.600 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.425   109.025    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124   109.149 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   109.149    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.031   116.143    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.143    
                         arrival time                        -109.149    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.996ns  (logic 60.208ns (57.894%)  route 43.789ns (42.106%))
  Logic Levels:           323  (CARRY4=287 LUT2=3 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.125     6.729    sm/D_states_q[6]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.152     6.881 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.710     7.591    sm/D_states_q[7]_i_6_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.946     8.869    sm/ram_reg_i_145_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.993 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.534    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.848    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.972 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.910    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.547 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.664 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.781 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.781    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.898    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.024    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.141 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.141    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.258 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.258    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.375 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.375    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.629 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.826    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.193 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.594 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.708    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.936    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.164    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.287    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.558 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.538    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.867 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.867    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.400 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.400    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.517 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.517    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.634 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.751 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.751    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.868 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.868    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.985 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.985    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.102 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.102    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.219 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.228    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.385 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.444    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.776 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.776    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.326 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.010 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.010    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.133    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.290 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.443    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.772 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.772    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.322 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.322    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.436 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.436    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.550 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.550    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.664    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.778    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.892 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.901    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.015    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.172 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.138    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.467 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.467    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.000 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.000    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.117 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.117    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.234 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.351 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.351    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.585 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.594    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.711 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.828 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.828    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.985 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.189    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.521 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.071 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.071    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.764    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.035 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.204    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.331    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.444 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.444    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.558 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.558    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.672 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.682    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.953 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.987    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.772 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.772    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.886 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.886    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.000 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.000    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.114 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.114    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.228 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.465    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.579 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.579    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.736 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.665    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.994 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.994    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.544 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.886 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.886    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.000 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.000    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.237    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.351 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.351    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.508 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.596    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.925 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.925    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.458 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.458    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.575 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.692 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.809 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.809    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.926 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.043 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.043    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.160 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.169    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.457    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.789 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.789    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.339 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.339    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.453 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.453    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.567 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.567    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.681 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.681    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.795 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.909 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.909    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.023 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.032    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.303 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.509    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.294 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.294    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.408 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.408    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.522 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.522    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.750 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.750    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.864 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.864    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.978 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.987    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.101 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.101    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.258 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.106    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.435 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.435    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.985 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.985    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.099 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.099    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.213 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.213    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.327 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.327    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.441    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.555    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.678    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.792    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.949 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.029    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.358 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.358    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.908 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.715 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.715    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.872 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.031    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.816 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.816    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.044 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.044    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.158 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.158    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.272 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.272    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.386 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.386    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.500 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.509    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.623    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.780 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.897    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.226 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.759 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.993 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.993    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.110 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.227 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.344 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.344    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.470    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.587 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.587    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.744 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.782    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.570 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.570    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.684 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.684    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.798 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.798    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.912 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.912    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.026 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.026    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.140 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.140    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.254 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.263    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.377 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.377    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.534 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.470    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.799 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.349 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.349    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.463 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.577 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.577    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.691 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.691    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.805 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.805    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.919 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.919    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.033 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.042    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.156 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.156    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.313 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.420    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.749 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.749    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.299 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.299    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.413 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.413    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.527 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.527    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.641    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.755 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.755    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.869 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.869    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.983 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.983    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.097 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.097    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.254 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.482    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.267 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.837    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.065 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.065    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.222 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.537    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.866 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.866    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.399 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.399    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.516 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.516    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.632 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.632    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.749 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.749    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.866 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.866    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.983 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.983    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.100 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.217 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.217    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.374 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.430    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.762 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.762    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.312 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.996 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.996    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.110 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.110    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.267 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.361    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.690 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.690    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.223 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.340 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.340    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.457 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.457    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.574 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.574    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.691 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.691    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.808 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.808    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.925 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.925    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.042 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.042    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.199 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.147    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.479 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.479    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.012 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.012    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.129 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.129    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.246 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.246    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.363 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.363    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.480 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.480    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.597 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.597    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.714 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.714    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.831 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.831    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.988 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.017    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.349 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.349    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.882 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.999 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.999    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.116    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.233    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.350    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.584 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.701 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.701    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.858 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.916    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.248 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.248    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.798 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.798    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.912 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.912    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.140 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.753 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.891    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.676 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.676    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.790 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.790    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.904 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.904    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.018 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.018    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.132 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.132    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.246 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.246    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.360 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.360    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.474 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.474    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.631 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.679    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.008 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.008    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.558 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.558    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.672 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.672    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.786 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.786    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.900 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.014 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.014    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.128 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.242 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.356 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.356    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.513 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.642    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.971 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.971    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.521 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.521    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.635 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.635    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.749 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.749    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.863 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.863    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.977 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.977    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.091 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.091    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.205 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.205    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.319 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.319    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.476 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.294    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.623 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.623    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.173 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.287 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.287    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.401 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.401    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.515 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.515    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.629 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.629    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.743 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.743    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.857 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.857    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.971 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.971    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.128 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.131    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.460 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.460    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.993 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.993    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.110 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.110    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.227 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.344 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.344    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.461 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.461    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.578 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.578    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.695 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.695    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.812 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.969 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.636    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.968 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.437    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.561 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.065    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.189 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.266   107.455    sm/M_alum_out[0]
    SLICE_X35Y8          LUT2 (Prop_lut2_I1_O)        0.119   107.574 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.694   108.268    sm/D_states_q[4]_i_8_n_0
    SLICE_X32Y7          LUT6 (Prop_lut6_I1_O)        0.332   108.600 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.421   109.021    sm/D_states_q[1]_i_5_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I3_O)        0.124   109.145 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   109.145    sm/D_states_d__0[1]
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk
    SLICE_X33Y7          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.029   116.141    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.141    
                         arrival time                        -109.145    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.066ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.976ns  (logic 60.208ns (57.905%)  route 43.768ns (42.095%))
  Logic Levels:           323  (CARRY4=287 LUT2=3 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.125     6.729    sm/D_states_q[6]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.152     6.881 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.710     7.591    sm/D_states_q[7]_i_6_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.946     8.869    sm/ram_reg_i_145_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.993 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.534    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.848    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.972 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.910    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.547 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.664 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.781 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.781    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.898    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.024    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.141 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.141    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.258 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.258    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.375 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.375    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.629 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.826    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.193 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.594 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.708    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.936    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.164    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.287    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.558 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.538    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.867 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.867    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.400 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.400    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.517 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.517    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.634 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.751 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.751    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.868 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.868    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.985 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.985    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.102 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.102    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.219 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.228    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.385 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.444    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.776 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.776    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.326 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.010 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.010    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.133    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.290 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.443    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.772 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.772    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.322 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.322    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.436 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.436    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.550 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.550    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.664    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.778    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.892 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.901    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.015    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.172 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.138    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.467 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.467    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.000 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.000    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.117 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.117    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.234 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.351 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.351    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.585 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.594    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.711 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.828 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.828    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.985 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.189    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.521 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.071 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.071    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.764    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.035 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.204    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.331    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.444 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.444    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.558 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.558    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.672 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.682    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.953 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.987    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.772 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.772    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.886 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.886    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.000 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.000    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.114 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.114    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.228 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.465    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.579 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.579    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.736 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.665    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.994 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.994    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.544 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.886 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.886    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.000 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.000    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.237    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.351 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.351    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.508 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.596    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.925 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.925    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.458 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.458    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.575 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.692 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.809 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.809    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.926 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.043 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.043    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.160 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.169    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.457    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.789 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.789    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.339 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.339    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.453 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.453    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.567 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.567    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.681 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.681    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.795 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.909 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.909    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.023 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.032    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.303 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.509    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.294 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.294    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.408 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.408    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.522 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.522    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.750 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.750    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.864 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.864    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.978 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.987    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.101 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.101    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.258 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.106    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.435 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.435    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.985 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.985    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.099 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.099    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.213 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.213    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.327 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.327    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.441    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.555    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.678    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.792    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.949 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.029    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.358 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.358    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.908 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.715 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.715    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.872 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.031    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.816 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.816    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.044 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.044    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.158 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.158    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.272 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.272    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.386 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.386    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.500 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.509    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.623    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.780 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.897    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.226 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.759 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.993 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.993    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.110 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.227 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.344 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.344    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.470    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.587 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.587    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.744 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.782    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.570 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.570    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.684 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.684    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.798 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.798    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.912 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.912    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.026 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.026    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.140 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.140    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.254 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.263    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.377 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.377    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.534 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.470    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.799 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.349 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.349    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.463 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.577 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.577    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.691 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.691    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.805 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.805    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.919 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.919    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.033 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.042    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.156 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.156    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.313 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.420    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.749 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.749    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.299 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.299    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.413 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.413    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.527 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.527    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.641    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.755 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.755    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.869 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.869    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.983 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.983    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.097 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.097    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.254 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.482    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.267 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.837    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.065 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.065    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.222 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.537    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.866 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.866    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.399 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.399    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.516 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.516    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.632 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.632    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.749 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.749    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.866 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.866    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.983 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.983    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.100 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.217 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.217    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.374 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.430    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.762 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.762    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.312 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.996 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.996    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.110 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.110    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.267 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.361    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.690 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.690    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.223 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.340 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.340    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.457 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.457    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.574 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.574    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.691 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.691    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.808 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.808    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.925 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.925    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.042 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.042    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.199 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.147    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.479 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.479    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.012 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.012    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.129 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.129    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.246 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.246    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.363 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.363    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.480 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.480    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.597 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.597    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.714 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.714    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.831 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.831    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.988 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.017    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.349 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.349    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.882 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.999 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.999    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.116    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.233    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.350    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.584 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.701 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.701    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.858 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.916    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.248 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.248    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.798 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.798    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.912 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.912    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.140 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.753 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.891    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.676 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.676    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.790 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.790    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.904 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.904    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.018 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.018    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.132 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.132    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.246 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.246    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.360 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.360    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.474 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.474    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.631 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.679    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.008 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.008    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.558 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.558    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.672 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.672    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.786 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.786    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.900 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.014 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.014    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.128 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.242 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.356 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.356    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.513 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.642    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.971 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.971    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.521 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.521    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.635 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.635    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.749 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.749    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.863 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.863    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.977 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.977    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.091 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.091    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.205 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.205    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.319 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.319    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.476 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.294    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.623 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.623    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.173 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.287 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.287    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.401 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.401    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.515 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.515    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.629 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.629    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.743 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.743    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.857 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.857    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.971 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.971    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.128 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.131    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.460 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.460    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.993 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.993    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.110 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.110    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.227 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.344 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.344    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.461 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.461    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.578 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.578    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.695 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.695    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.812 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.969 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.636    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.968 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.437    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.561 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.065    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.189 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.266   107.455    sm/M_alum_out[0]
    SLICE_X35Y8          LUT2 (Prop_lut2_I1_O)        0.119   107.574 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.595   108.169    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332   108.501 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.499   109.001    sm/D_states_q[2]_i_4_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I3_O)        0.124   109.125 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   109.125    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.079   116.191    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.191    
                         arrival time                        -109.125    
  -------------------------------------------------------------------
                         slack                                  7.066    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.972ns  (logic 60.208ns (57.908%)  route 43.764ns (42.092%))
  Logic Levels:           323  (CARRY4=287 LUT2=3 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.125     6.729    sm/D_states_q[6]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.152     6.881 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.710     7.591    sm/D_states_q[7]_i_6_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.946     8.869    sm/ram_reg_i_145_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.993 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.534    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.848    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.972 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.910    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.547 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.664 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.781 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.781    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.898    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.024    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.141 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.141    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.258 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.258    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.375 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.375    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.629 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.826    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.193 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.594 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.708    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.936    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.164    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.287    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.558 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.538    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.867 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.867    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.400 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.400    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.517 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.517    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.634 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.751 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.751    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.868 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.868    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.985 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.985    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.102 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.102    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.219 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.228    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.385 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.444    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.776 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.776    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.326 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.010 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.010    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.133    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.290 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.443    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.772 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.772    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.322 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.322    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.436 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.436    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.550 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.550    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.664    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.778    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.892 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.901    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.015    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.172 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.138    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.467 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.467    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.000 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.000    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.117 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.117    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.234 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.351 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.351    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.585 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.594    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.711 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.828 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.828    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.985 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.189    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.521 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.071 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.071    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.764    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.035 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.204    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.331    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.444 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.444    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.558 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.558    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.672 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.682    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.953 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.987    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.772 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.772    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.886 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.886    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.000 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.000    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.114 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.114    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.228 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.465    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.579 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.579    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.736 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.665    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.994 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.994    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.544 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.886 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.886    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.000 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.000    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.237    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.351 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.351    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.508 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.596    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.925 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.925    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.458 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.458    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.575 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.692 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.809 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.809    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.926 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.043 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.043    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.160 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.169    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.457    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.789 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.789    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.339 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.339    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.453 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.453    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.567 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.567    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.681 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.681    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.795 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.909 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.909    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.023 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.032    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.303 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.509    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.294 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.294    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.408 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.408    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.522 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.522    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.750 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.750    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.864 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.864    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.978 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.987    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.101 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.101    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.258 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.106    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.435 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.435    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.985 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.985    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.099 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.099    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.213 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.213    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.327 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.327    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.441    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.555    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.678    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.792    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.949 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.029    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.358 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.358    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.908 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.715 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.715    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.872 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.031    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.816 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.816    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.044 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.044    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.158 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.158    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.272 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.272    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.386 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.386    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.500 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.509    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.623    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.780 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.897    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.226 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.759 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.993 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.993    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.110 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.227 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.344 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.344    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.470    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.587 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.587    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.744 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.782    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.570 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.570    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.684 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.684    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.798 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.798    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.912 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.912    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.026 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.026    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.140 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.140    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.254 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.263    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.377 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.377    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.534 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.470    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.799 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.349 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.349    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.463 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.577 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.577    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.691 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.691    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.805 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.805    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.919 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.919    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.033 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.042    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.156 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.156    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.313 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.420    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.749 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.749    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.299 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.299    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.413 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.413    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.527 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.527    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.641    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.755 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.755    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.869 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.869    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.983 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.983    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.097 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.097    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.254 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.482    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.267 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.837    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.065 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.065    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.222 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.537    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.866 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.866    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.399 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.399    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.516 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.516    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.632 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.632    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.749 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.749    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.866 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.866    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.983 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.983    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.100 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.217 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.217    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.374 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.430    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.762 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.762    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.312 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.996 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.996    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.110 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.110    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.267 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.361    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.690 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.690    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.223 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.340 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.340    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.457 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.457    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.574 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.574    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.691 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.691    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.808 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.808    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.925 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.925    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.042 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.042    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.199 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.147    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.479 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.479    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.012 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.012    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.129 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.129    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.246 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.246    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.363 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.363    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.480 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.480    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.597 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.597    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.714 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.714    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.831 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.831    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.988 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.017    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.349 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.349    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.882 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.999 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.999    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.116    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.233    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.350    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.584 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.701 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.701    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.858 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.916    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.248 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.248    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.798 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.798    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.912 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.912    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.140 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.753 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.891    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.676 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.676    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.790 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.790    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.904 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.904    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.018 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.018    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.132 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.132    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.246 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.246    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.360 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.360    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.474 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.474    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.631 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.679    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.008 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.008    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.558 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.558    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.672 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.672    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.786 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.786    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.900 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.014 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.014    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.128 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.242 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.356 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.356    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.513 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.642    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.971 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.971    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.521 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.521    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.635 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.635    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.749 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.749    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.863 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.863    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.977 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.977    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.091 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.091    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.205 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.205    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.319 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.319    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.476 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.294    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.623 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.623    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.173 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.287 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.287    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.401 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.401    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.515 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.515    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.629 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.629    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.743 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.743    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.857 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.857    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.971 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.971    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.128 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.131    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.460 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.460    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.993 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.993    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.110 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.110    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.227 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.344 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.344    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.461 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.461    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.578 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.578    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.695 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.695    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.812 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.969 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.636    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.968 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.437    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.561 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.065    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.189 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.266   107.455    sm/M_alum_out[0]
    SLICE_X35Y8          LUT2 (Prop_lut2_I1_O)        0.119   107.574 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.595   108.169    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332   108.501 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.495   108.997    sm/D_states_q[2]_i_4_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I3_O)        0.124   109.121 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   109.121    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.079   116.191    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.191    
                         arrival time                        -109.121    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.933ns  (logic 60.208ns (57.929%)  route 43.726ns (42.071%))
  Logic Levels:           323  (CARRY4=287 LUT2=3 LUT3=25 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.564     5.148    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         1.125     6.729    sm/D_states_q[6]
    SLICE_X32Y3          LUT2 (Prop_lut2_I0_O)        0.152     6.881 r  sm/D_states_q[7]_i_6/O
                         net (fo=12, routed)          0.710     7.591    sm/D_states_q[7]_i_6_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I1_O)        0.332     7.923 r  sm/ram_reg_i_145/O
                         net (fo=1, routed)           0.946     8.869    sm/ram_reg_i_145_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.993 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.541    10.534    L_reg/M_sm_ra1[0]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.658 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.190    11.848    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X51Y11         LUT3 (Prop_lut3_I0_O)        0.124    11.972 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.938    12.910    sm/M_alum_a[31]
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.124    13.034 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    13.034    alum/S[0]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.547 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.664 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.781 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.781    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.898 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.898    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.015 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.009    14.024    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.141 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    14.141    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.258 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    14.258    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.375 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    14.375    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.629 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.197    15.826    alum/temp_out0[31]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.367    16.193 r  alum/D_registers_q[7][30]_i_63/O
                         net (fo=1, routed)           0.000    16.193    alum/D_registers_q[7][30]_i_63_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.594 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.594    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.708 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.708    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.822 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.822    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.936    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.050    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.164    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.278 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.287    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.401 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.401    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.558 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.980    18.538    alum/temp_out0[30]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.867 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.867    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.400 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.400    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.517 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    19.517    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.634 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.634    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.751 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.751    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.868 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.868    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.985 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.985    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.102 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.102    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.219 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.009    20.228    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.385 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.059    21.444    alum/temp_out0[29]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    21.776 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.776    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.326 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.010 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.010    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.124 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.133    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.290 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.153    24.443    alum/temp_out0[28]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.772 r  alum/D_registers_q[7][27]_i_50/O
                         net (fo=1, routed)           0.000    24.772    alum/D_registers_q[7][27]_i_50_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.322 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.322    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.436 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.436    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.550 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.550    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.664 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.664    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.778 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.778    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.892 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.009    25.901    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.015    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.172 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.966    27.138    alum/temp_out0[27]
    SLICE_X42Y19         LUT3 (Prop_lut3_I0_O)        0.329    27.467 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.467    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.000 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.000    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.117 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.117    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.234 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.234    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.351 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.351    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.468 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.585 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    28.594    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.711 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.711    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.828 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.828    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.985 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.204    30.189    alum/temp_out0[26]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    30.521 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    30.521    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.071 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    31.071    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    31.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    31.299    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.413    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.527 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    31.527    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.641 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.755 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.009    31.764    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.878 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.878    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.035 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.168    33.204    alum/temp_out0[25]
    SLICE_X45Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.989 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.989    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.103 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.103    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.217 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.217    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.331 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.331    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.444 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.444    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.558 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.558    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.672 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.009    34.682    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.796 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.796    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.953 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.035    35.987    alum/temp_out0[24]
    SLICE_X41Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.772 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.772    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.886 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.886    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.000 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.000    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.114 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.114    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.228 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.228    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.342 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.342    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.456 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.465    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.579 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.579    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.736 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.929    38.665    alum/temp_out0[23]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    38.994 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.994    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.544 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.544    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.658 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.658    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.772 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.772    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.886 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.886    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.000 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.000    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.114 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.114    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.228 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.237    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.351 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.351    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.508 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.088    41.596    alum/temp_out0[22]
    SLICE_X38Y18         LUT3 (Prop_lut3_I0_O)        0.329    41.925 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.925    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.458 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.458    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.575 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.575    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.692 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.692    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.809 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.809    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.926 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.926    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.043 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.043    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.160 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.169    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.286 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.286    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.443 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.013    44.457    alum/temp_out0[21]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.332    44.789 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.789    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.339 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.339    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.453 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.453    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.567 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.567    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.681 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.681    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.795 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.795    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.909 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.909    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.023 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.009    46.032    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.146 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.146    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.303 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.206    47.509    alum/temp_out0[20]
    SLICE_X28Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.294 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.294    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.408 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.408    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.522 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.522    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.636 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.636    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.750 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.750    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.864 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.864    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.978 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.009    48.987    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.101 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.101    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.258 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.848    50.106    alum/temp_out0[19]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.329    50.435 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.435    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.985 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.985    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.099 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.099    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.213 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.213    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.327 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.327    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.441 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.441    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.555 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.555    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.669 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.009    51.678    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.792 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.792    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.949 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.079    53.029    alum/temp_out0[18]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    53.358 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.358    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.908 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.908    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.022 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.022    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.136 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.136    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.250 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.250    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.364 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.364    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.478 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.478    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.592 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.009    54.601    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.715 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.715    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.872 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.159    56.031    alum/temp_out0[17]
    SLICE_X32Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    56.816 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.816    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.044 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.044    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.158 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.158    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.272 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.272    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.386 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.386    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.500 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.009    57.509    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.623 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.623    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.780 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.117    58.897    alum/temp_out0[16]
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.329    59.226 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.226    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.759 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.876 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.876    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.993 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.993    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.110 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.110    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.227 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.227    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.344 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.344    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.461 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    60.470    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.587 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.587    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.744 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.038    61.782    alum/temp_out0[15]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    62.570 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.570    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.684 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.684    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.798 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.798    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.912 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.912    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.026 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.026    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.140 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.140    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.254 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    63.263    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.377 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.377    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.534 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.936    64.470    alum/temp_out0[14]
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.329    64.799 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.799    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.349 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.349    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.463 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.463    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.577 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.577    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.691 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.691    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.805 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.805    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.919 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.919    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.033 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.009    66.042    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.156 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.156    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.313 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.107    67.420    alum/temp_out0[13]
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.329    67.749 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.749    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.299 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.299    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.413 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.413    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.527 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.527    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.641 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.641    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.755 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.755    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.869 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.869    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.983 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.983    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.097 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.097    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.254 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.228    70.482    alum/temp_out0[12]
    SLICE_X43Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    71.267 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.267    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.381 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.381    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.495 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.495    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.609 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.609    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.723 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.723    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.837 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.837    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.951 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.951    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.065 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.065    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.222 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.314    73.537    alum/temp_out0[11]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    73.866 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.866    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.399 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.399    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.516 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.516    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.632 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.632    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.749 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.749    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.866 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.866    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.983 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.983    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.100 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.100    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.217 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.217    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.374 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.056    76.430    alum/temp_out0[10]
    SLICE_X47Y10         LUT3 (Prop_lut3_I0_O)        0.332    76.762 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.762    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.312 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.312    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.426 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.426    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.540 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.540    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.654 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.654    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.768 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.768    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.882 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.882    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.996 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.996    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.110 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.110    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.267 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.094    79.361    alum/temp_out0[9]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.329    79.690 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.690    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X46Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.223 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.223    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.340 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.340    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.457 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.457    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.574 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.574    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.691 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.691    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.808 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.808    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.925 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.925    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.042 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.042    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.199 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.947    82.147    alum/temp_out0[8]
    SLICE_X38Y9          LUT3 (Prop_lut3_I0_O)        0.332    82.479 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.479    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.012 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.012    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.129 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.129    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.246 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.246    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.363 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.363    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.480 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.480    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.597 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.597    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.714 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.714    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.831 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.831    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.988 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.029    85.017    alum/temp_out0[7]
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.332    85.349 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.349    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.882 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.882    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.999 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.999    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.116 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.116    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.233 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.233    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.350 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.350    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.467 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.467    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.584 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    86.584    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.701 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.701    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.858 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.058    87.916    alum/temp_out0[6]
    SLICE_X35Y10         LUT3 (Prop_lut3_I0_O)        0.332    88.248 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.248    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.798 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.798    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.912 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    88.912    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.026 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.026    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.140 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.140    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.254 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.254    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.368 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.368    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.482 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.482    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.596 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.596    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.753 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.138    90.891    alum/temp_out0[5]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    91.676 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.676    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.790 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.790    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.904 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.904    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.018 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.018    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.132 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.132    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.246 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.246    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.360 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.360    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.474 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.474    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.631 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.048    93.679    alum/temp_out0[4]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.008 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.008    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.558 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.558    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.672 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.672    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.786 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.786    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.900 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.900    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.014 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.014    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.128 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    95.128    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.242 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.356 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.356    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.513 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.129    96.642    alum/temp_out0[3]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    96.971 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.971    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.521 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.521    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.635 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.635    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.749 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    97.749    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.863 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    97.863    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.977 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.977    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.091 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.091    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.205 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.205    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.319 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.319    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.476 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.818    99.294    alum/temp_out0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329    99.623 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.623    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.173 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.173    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.287 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.287    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.401 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.401    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.515 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.515    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.629 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.629    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.743 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.743    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.857 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.857    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.971 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.971    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.128 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.003   102.131    alum/temp_out0[1]
    SLICE_X42Y7          LUT3 (Prop_lut3_I0_O)        0.329   102.460 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   102.460    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   102.993 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   102.993    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.110 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   103.110    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.227 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   103.227    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.344 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   103.344    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.461 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   103.461    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.578 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   103.578    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.695 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   103.695    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   103.812 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   103.812    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.969 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.667   104.636    sm/temp_out0[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.332   104.968 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.469   105.437    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X49Y17         LUT4 (Prop_lut4_I1_O)        0.124   105.561 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.503   106.065    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.189 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.266   107.455    sm/M_alum_out[0]
    SLICE_X35Y8          LUT2 (Prop_lut2_I1_O)        0.119   107.574 f  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.595   108.169    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.332   108.501 r  sm/D_states_q[2]_i_4/O
                         net (fo=4, routed)           0.457   108.958    sm/D_states_q[2]_i_4_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I3_O)        0.124   109.082 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   109.082    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.444   115.960    sm/clk
    SLICE_X30Y7          FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X30Y7          FDRE (Setup_fdre_C_D)        0.081   116.193    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.193    
                         arrival time                        -109.082    
  -------------------------------------------------------------------
                         slack                                  7.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr3/clk
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr3/clk
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr3/clk
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr3/clk
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.877    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr1/clk
    SLICE_X28Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr1/clk
    SLICE_X28Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr1/clk
    SLICE_X28Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.656%)  route 0.278ns (66.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr1/clk
    SLICE_X28Y2          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.927    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y1          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr3/clk
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.927    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.564     1.508    sr3/clk
    SLICE_X31Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.927    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X28Y10   D_pixeldata_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X28Y10   D_pixeldata_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y9    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y9    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y9    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y12   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y1    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y3    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.699ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.994ns (16.621%)  route 4.986ns (83.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDSE (Prop_fdse_C_Q)         0.518     5.665 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         3.469     9.134    sm/D_states_q[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.150     9.284 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.924    10.208    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.593    11.128    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                104.699    

Slack (MET) :             104.699ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.994ns (16.621%)  route 4.986ns (83.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDSE (Prop_fdse_C_Q)         0.518     5.665 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         3.469     9.134    sm/D_states_q[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.150     9.284 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.924    10.208    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.593    11.128    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                104.699    

Slack (MET) :             104.699ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.994ns (16.621%)  route 4.986ns (83.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDSE (Prop_fdse_C_Q)         0.518     5.665 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         3.469     9.134    sm/D_states_q[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.150     9.284 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.924    10.208    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.593    11.128    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                104.699    

Slack (MET) :             104.699ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 0.994ns (16.621%)  route 4.986ns (83.379%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.563     5.147    sm/clk
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDSE (Prop_fdse_C_Q)         0.518     5.665 f  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         3.469     9.134    sm/D_states_q[3]
    SLICE_X39Y3          LUT2 (Prop_lut2_I0_O)        0.150     9.284 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.924    10.208    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y2          LUT6 (Prop_lut6_I4_O)        0.326    10.534 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.593    11.128    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                104.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.776%)  route 0.668ns (78.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.472     2.118    sm/D_states_q[6]
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.163 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.196     2.360    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.776%)  route 0.668ns (78.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.472     2.118    sm/D_states_q[6]
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.163 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.196     2.360    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.776%)  route 0.668ns (78.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.472     2.118    sm/D_states_q[6]
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.163 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.196     2.360    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.776%)  route 0.668ns (78.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    sm/clk
    SLICE_X37Y7          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=181, routed)         0.472     2.118    sm/D_states_q[6]
    SLICE_X32Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.163 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.196     2.360    fifo_reset_cond/AS[0]
    SLICE_X32Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.683    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.917ns  (logic 11.858ns (31.273%)  route 26.060ns (68.727%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.057     7.729    L_reg/M_sm_timer[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.853 f  L_reg/L_65c19465_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.881    L_reg/L_65c19465_remainder0_carry_i_25__1_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.005 f  L_reg/L_65c19465_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.278    10.282    L_reg/L_65c19465_remainder0_carry_i_12__1_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.152    10.434 f  L_reg/L_65c19465_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.424    L_reg/L_65c19465_remainder0_carry_i_20__1_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.360    11.784 r  L_reg/L_65c19465_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.655    L_reg/L_65c19465_remainder0_carry_i_10__1_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.981 r  L_reg/L_65c19465_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.981    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.561 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    14.363    L_reg/L_65c19465_remainder0_3[2]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.330    14.693 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.718    16.411    L_reg/i__carry_i_13__4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.326    16.737 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.150    17.320 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.974    18.294    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.348    18.642 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.117    19.759    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    20.115 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.819    20.934    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    21.282 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    21.850    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.357 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.357    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.471    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.784 f  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.612    23.396    L_reg/L_65c19465_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.306    23.702 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.135    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.259 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.106    25.365    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.489 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.983    26.472    L_reg/i__carry_i_13__3_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.596 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.649    27.245    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.124    27.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.187    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    28.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    29.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.332    29.534 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.084 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.084    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.198 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.312 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.312    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.534 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.355    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    31.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    32.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.352 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.610    32.962    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.086 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    33.768    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.892 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.564    35.456    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.152    35.608 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.691    39.299    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    43.072 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.072    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.774ns  (logic 11.842ns (31.349%)  route 25.932ns (68.651%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.057     7.729    L_reg/M_sm_timer[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.853 f  L_reg/L_65c19465_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.881    L_reg/L_65c19465_remainder0_carry_i_25__1_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.005 f  L_reg/L_65c19465_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.278    10.282    L_reg/L_65c19465_remainder0_carry_i_12__1_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.152    10.434 f  L_reg/L_65c19465_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.424    L_reg/L_65c19465_remainder0_carry_i_20__1_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.360    11.784 r  L_reg/L_65c19465_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.655    L_reg/L_65c19465_remainder0_carry_i_10__1_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.981 r  L_reg/L_65c19465_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.981    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.561 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    14.363    L_reg/L_65c19465_remainder0_3[2]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.330    14.693 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.718    16.411    L_reg/i__carry_i_13__4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.326    16.737 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.150    17.320 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.974    18.294    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.348    18.642 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.117    19.759    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    20.115 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.819    20.934    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    21.282 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    21.850    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.357 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.357    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.471    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.784 f  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.612    23.396    L_reg/L_65c19465_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.306    23.702 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.135    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.259 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.106    25.365    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.489 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.983    26.472    L_reg/i__carry_i_13__3_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.596 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.649    27.245    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.124    27.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.187    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    28.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    29.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.332    29.534 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.084 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.084    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.198 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.312 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.312    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.534 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.355    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    31.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    32.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.352 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.610    32.962    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.086 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    33.768    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.892 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.572    35.464    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.146    35.610 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.556    39.165    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.928 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.928    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.745ns  (logic 11.613ns (30.765%)  route 26.133ns (69.235%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.057     7.729    L_reg/M_sm_timer[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.853 f  L_reg/L_65c19465_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.881    L_reg/L_65c19465_remainder0_carry_i_25__1_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.005 f  L_reg/L_65c19465_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.278    10.282    L_reg/L_65c19465_remainder0_carry_i_12__1_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.152    10.434 f  L_reg/L_65c19465_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.424    L_reg/L_65c19465_remainder0_carry_i_20__1_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.360    11.784 r  L_reg/L_65c19465_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.655    L_reg/L_65c19465_remainder0_carry_i_10__1_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.981 r  L_reg/L_65c19465_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.981    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.561 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    14.363    L_reg/L_65c19465_remainder0_3[2]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.330    14.693 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.718    16.411    L_reg/i__carry_i_13__4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.326    16.737 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.150    17.320 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.974    18.294    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.348    18.642 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.117    19.759    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    20.115 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.819    20.934    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    21.282 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    21.850    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.357 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.357    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.471    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.784 f  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.612    23.396    L_reg/L_65c19465_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.306    23.702 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.135    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.259 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.106    25.365    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.489 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.983    26.472    L_reg/i__carry_i_13__3_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.596 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.649    27.245    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.124    27.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.187    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    28.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    29.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.332    29.534 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.084 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.084    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.198 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.312 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.312    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.534 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.355    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    31.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    32.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.352 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.610    32.962    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.086 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    33.768    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.892 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.629    35.521    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.124    35.645 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.700    39.344    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.900 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.900    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.718ns  (logic 11.610ns (30.782%)  route 26.107ns (69.218%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.057     7.729    L_reg/M_sm_timer[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.853 f  L_reg/L_65c19465_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.881    L_reg/L_65c19465_remainder0_carry_i_25__1_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.005 f  L_reg/L_65c19465_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.278    10.282    L_reg/L_65c19465_remainder0_carry_i_12__1_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.152    10.434 f  L_reg/L_65c19465_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.424    L_reg/L_65c19465_remainder0_carry_i_20__1_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.360    11.784 r  L_reg/L_65c19465_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.655    L_reg/L_65c19465_remainder0_carry_i_10__1_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.981 r  L_reg/L_65c19465_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.981    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.561 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    14.363    L_reg/L_65c19465_remainder0_3[2]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.330    14.693 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.718    16.411    L_reg/i__carry_i_13__4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.326    16.737 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.150    17.320 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.974    18.294    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.348    18.642 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.117    19.759    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    20.115 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.819    20.934    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    21.282 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    21.850    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.357 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.357    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.471    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.784 f  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.612    23.396    L_reg/L_65c19465_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.306    23.702 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.135    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.259 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.106    25.365    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.489 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.983    26.472    L_reg/i__carry_i_13__3_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.596 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.649    27.245    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.124    27.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.187    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    28.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    29.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.332    29.534 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.084 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.084    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.198 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.312 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.312    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.534 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.355    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    31.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    32.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.352 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.610    32.962    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.086 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    33.768    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.892 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.638    35.530    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y25         LUT3 (Prop_lut3_I1_O)        0.124    35.654 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.665    39.319    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.872 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.872    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.443ns  (logic 11.608ns (31.001%)  route 25.836ns (68.999%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.057     7.729    L_reg/M_sm_timer[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.853 f  L_reg/L_65c19465_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.881    L_reg/L_65c19465_remainder0_carry_i_25__1_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.005 f  L_reg/L_65c19465_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.278    10.282    L_reg/L_65c19465_remainder0_carry_i_12__1_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.152    10.434 f  L_reg/L_65c19465_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.424    L_reg/L_65c19465_remainder0_carry_i_20__1_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.360    11.784 r  L_reg/L_65c19465_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.655    L_reg/L_65c19465_remainder0_carry_i_10__1_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.981 r  L_reg/L_65c19465_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.981    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.561 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    14.363    L_reg/L_65c19465_remainder0_3[2]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.330    14.693 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.718    16.411    L_reg/i__carry_i_13__4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.326    16.737 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.150    17.320 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.974    18.294    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.348    18.642 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.117    19.759    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    20.115 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.819    20.934    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    21.282 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    21.850    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.357 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.357    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.471    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.784 f  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.612    23.396    L_reg/L_65c19465_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.306    23.702 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.135    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.259 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.106    25.365    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.489 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.983    26.472    L_reg/i__carry_i_13__3_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.596 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.649    27.245    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.124    27.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.187    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    28.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    29.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.332    29.534 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.084 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.084    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.198 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.312 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.312    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.534 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.355    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    31.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    32.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.352 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.610    32.962    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.086 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    33.768    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.892 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.572    35.464    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.124    35.588 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.459    39.047    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.598 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.598    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.431ns  (logic 11.601ns (30.993%)  route 25.830ns (69.007%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.057     7.729    L_reg/M_sm_timer[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.853 f  L_reg/L_65c19465_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.881    L_reg/L_65c19465_remainder0_carry_i_25__1_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.005 f  L_reg/L_65c19465_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.278    10.282    L_reg/L_65c19465_remainder0_carry_i_12__1_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.152    10.434 f  L_reg/L_65c19465_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.424    L_reg/L_65c19465_remainder0_carry_i_20__1_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.360    11.784 r  L_reg/L_65c19465_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.655    L_reg/L_65c19465_remainder0_carry_i_10__1_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.981 r  L_reg/L_65c19465_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.981    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.561 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    14.363    L_reg/L_65c19465_remainder0_3[2]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.330    14.693 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.718    16.411    L_reg/i__carry_i_13__4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.326    16.737 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.150    17.320 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.974    18.294    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.348    18.642 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.117    19.759    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    20.115 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.819    20.934    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    21.282 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    21.850    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.357 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.357    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.471    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.784 f  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.612    23.396    L_reg/L_65c19465_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.306    23.702 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.135    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.259 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.106    25.365    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.489 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.983    26.472    L_reg/i__carry_i_13__3_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.596 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.649    27.245    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.124    27.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.187    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    28.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    29.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.332    29.534 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.084 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.084    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.198 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.312 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.312    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.534 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.355    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    31.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    32.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.352 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.610    32.962    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.086 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    33.768    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.892 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.564    35.456    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124    35.580 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.461    39.041    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.585 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.585    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.192ns  (logic 11.840ns (31.836%)  route 25.351ns (68.164%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          2.057     7.729    L_reg/M_sm_timer[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.853 f  L_reg/L_65c19465_remainder0_carry_i_25__1/O
                         net (fo=1, routed)           1.027     8.881    L_reg/L_65c19465_remainder0_carry_i_25__1_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.124     9.005 f  L_reg/L_65c19465_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.278    10.282    L_reg/L_65c19465_remainder0_carry_i_12__1_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I0_O)        0.152    10.434 f  L_reg/L_65c19465_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.990    11.424    L_reg/L_65c19465_remainder0_carry_i_20__1_n_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I4_O)        0.360    11.784 r  L_reg/L_65c19465_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    12.655    L_reg/L_65c19465_remainder0_carry_i_10__1_n_0
    SLICE_X58Y10         LUT4 (Prop_lut4_I1_O)        0.326    12.981 r  L_reg/L_65c19465_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.981    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.561 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_carry/O[2]
                         net (fo=1, routed)           0.802    14.363    L_reg/L_65c19465_remainder0_3[2]
    SLICE_X59Y9          LUT4 (Prop_lut4_I1_O)        0.330    14.693 f  L_reg/i__carry_i_13__4/O
                         net (fo=12, routed)          1.718    16.411    L_reg/i__carry_i_13__4_n_0
    SLICE_X59Y14         LUT6 (Prop_lut6_I2_O)        0.326    16.737 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    17.170    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.150    17.320 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.974    18.294    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X60Y13         LUT5 (Prop_lut5_I4_O)        0.348    18.642 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           1.117    19.759    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y13         LUT3 (Prop_lut3_I0_O)        0.356    20.115 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.819    20.934    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y11         LUT2 (Prop_lut2_I1_O)        0.348    21.282 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.568    21.850    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    22.357 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.357    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.471 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.471    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.784 f  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.612    23.396    L_reg/L_65c19465_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.306    23.702 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    24.135    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X62Y12         LUT5 (Prop_lut5_I0_O)        0.124    24.259 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.106    25.365    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.489 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.983    26.472    L_reg/i__carry_i_13__3_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.124    26.596 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.649    27.245    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I4_O)        0.124    27.369 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.187    L_reg/i__carry_i_13__3_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    28.339 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.864    29.202    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y10         LUT5 (Prop_lut5_I0_O)        0.332    29.534 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.534    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.084 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.084    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.198 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.198    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.312 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.312    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.534 r  timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    31.355    timerseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.299    31.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    32.228    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y11         LUT6 (Prop_lut6_I1_O)        0.124    32.352 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.610    32.962    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y11         LUT3 (Prop_lut3_I1_O)        0.124    33.086 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.682    33.768    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124    33.892 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.629    35.521    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.153    35.674 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.918    38.592    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.346 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.346    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.463ns  (logic 11.492ns (31.516%)  route 24.972ns (68.484%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=6 LUT4=4 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.515     7.186    L_reg/M_sm_pac[8]
    SLICE_X51Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.310 f  L_reg/L_65c19465_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.822     8.131    L_reg/L_65c19465_remainder0_carry_i_24_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.255 f  L_reg/L_65c19465_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.863     9.118    L_reg/L_65c19465_remainder0_carry_i_12_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.268 f  L_reg/L_65c19465_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    10.114    L_reg/L_65c19465_remainder0_carry_i_20_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.356    10.470 r  L_reg/L_65c19465_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.996    11.466    L_reg/L_65c19465_remainder0_carry__0_i_10_n_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I1_O)        0.348    11.814 r  L_reg/L_65c19465_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.814    aseg_driver/decimal_renderer/S[0]
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.361 f  aseg_driver/decimal_renderer/L_65c19465_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.349    13.710    L_reg/L_65c19465_remainder0[10]
    SLICE_X47Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.012 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.615    14.627    L_reg/i__carry__1_i_10_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I0_O)        0.124    14.751 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.025    15.776    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    15.900 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.000    16.900    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.048 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.719    17.767    L_reg/i__carry_i_20__0_n_0
    SLICE_X47Y1          LUT3 (Prop_lut3_I1_O)        0.356    18.123 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.334    19.457    L_reg/i__carry_i_11_n_0
    SLICE_X52Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.789 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.495    20.284    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.791 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.791    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.013 f  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.578    21.591    L_reg/L_65c19465_remainder0_inferred__1/i__carry__1[0]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.325    21.916 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.654    23.571    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I2_O)        0.354    23.925 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.699    24.624    L_reg/i__carry_i_25_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.326    24.950 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.651    25.601    L_reg/i__carry_i_20_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.725 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.689    26.414    L_reg/i__carry_i_13_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.567 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.613    27.180    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.331    27.511 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.511    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.782    29.292    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.591 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.038    30.630    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.754 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.312    32.065    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.189 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.860    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.984 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.819    33.803    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I3_O)        0.146    33.949 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.887    37.836    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.616 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.616    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.011ns  (logic 11.263ns (31.277%)  route 24.748ns (68.723%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=7 LUT4=3 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.515     7.186    L_reg/M_sm_pac[8]
    SLICE_X51Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.310 f  L_reg/L_65c19465_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.822     8.131    L_reg/L_65c19465_remainder0_carry_i_24_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.255 f  L_reg/L_65c19465_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.863     9.118    L_reg/L_65c19465_remainder0_carry_i_12_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.268 f  L_reg/L_65c19465_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    10.114    L_reg/L_65c19465_remainder0_carry_i_20_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.356    10.470 r  L_reg/L_65c19465_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.996    11.466    L_reg/L_65c19465_remainder0_carry__0_i_10_n_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I1_O)        0.348    11.814 r  L_reg/L_65c19465_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.814    aseg_driver/decimal_renderer/S[0]
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.361 f  aseg_driver/decimal_renderer/L_65c19465_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.349    13.710    L_reg/L_65c19465_remainder0[10]
    SLICE_X47Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.012 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.615    14.627    L_reg/i__carry__1_i_10_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I0_O)        0.124    14.751 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.025    15.776    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    15.900 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.000    16.900    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.048 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.719    17.767    L_reg/i__carry_i_20__0_n_0
    SLICE_X47Y1          LUT3 (Prop_lut3_I1_O)        0.356    18.123 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.334    19.457    L_reg/i__carry_i_11_n_0
    SLICE_X52Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.789 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.495    20.284    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.791 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.791    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.013 f  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.578    21.591    L_reg/L_65c19465_remainder0_inferred__1/i__carry__1[0]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.325    21.916 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.654    23.571    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I2_O)        0.354    23.925 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.699    24.624    L_reg/i__carry_i_25_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.326    24.950 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.651    25.601    L_reg/i__carry_i_20_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.725 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.689    26.414    L_reg/i__carry_i_13_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.567 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.613    27.180    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.331    27.511 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.511    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 f  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.782    29.292    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.591 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.038    30.630    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.754 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.312    32.065    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.189 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.860    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.984 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.876    33.860    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I2_O)        0.124    33.984 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.607    37.590    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.163 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.163    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.947ns  (logic 11.456ns (31.870%)  route 24.491ns (68.130%))
  Logic Levels:           30  (CARRY4=7 LUT2=1 LUT3=6 LUT4=4 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.515     7.186    L_reg/M_sm_pac[8]
    SLICE_X51Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.310 f  L_reg/L_65c19465_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.822     8.131    L_reg/L_65c19465_remainder0_carry_i_24_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.124     8.255 f  L_reg/L_65c19465_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.863     9.118    L_reg/L_65c19465_remainder0_carry_i_12_n_0
    SLICE_X50Y2          LUT3 (Prop_lut3_I0_O)        0.150     9.268 f  L_reg/L_65c19465_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.845    10.114    L_reg/L_65c19465_remainder0_carry_i_20_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.356    10.470 r  L_reg/L_65c19465_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.996    11.466    L_reg/L_65c19465_remainder0_carry__0_i_10_n_0
    SLICE_X49Y4          LUT4 (Prop_lut4_I1_O)        0.348    11.814 r  L_reg/L_65c19465_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.814    aseg_driver/decimal_renderer/S[0]
    SLICE_X49Y4          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.361 f  aseg_driver/decimal_renderer/L_65c19465_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.349    13.710    L_reg/L_65c19465_remainder0[10]
    SLICE_X47Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.012 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.615    14.627    L_reg/i__carry__1_i_10_n_0
    SLICE_X47Y2          LUT4 (Prop_lut4_I0_O)        0.124    14.751 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.025    15.776    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I0_O)        0.124    15.900 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.000    16.900    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I2_O)        0.148    17.048 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.719    17.767    L_reg/i__carry_i_20__0_n_0
    SLICE_X47Y1          LUT3 (Prop_lut3_I1_O)        0.356    18.123 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.334    19.457    L_reg/i__carry_i_11_n_0
    SLICE_X52Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.789 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.495    20.284    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X48Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.791 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.791    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.013 f  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.578    21.591    L_reg/L_65c19465_remainder0_inferred__1/i__carry__1[0]
    SLICE_X49Y0          LUT3 (Prop_lut3_I2_O)        0.325    21.916 f  L_reg/i__carry__0_i_9/O
                         net (fo=11, routed)          1.654    23.571    L_reg/D_registers_q_reg[2][6]_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I2_O)        0.354    23.925 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.699    24.624    L_reg/i__carry_i_25_n_0
    SLICE_X55Y0          LUT6 (Prop_lut6_I0_O)        0.326    24.950 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.651    25.601    L_reg/i__carry_i_20_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I2_O)        0.124    25.725 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.689    26.414    L_reg/i__carry_i_13_n_0
    SLICE_X54Y0          LUT3 (Prop_lut3_I1_O)        0.153    26.567 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.613    27.180    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X53Y0          LUT5 (Prop_lut5_I0_O)        0.331    27.511 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.511    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.061 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.061    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.175 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.175    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.289 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.289    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.511 r  aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.782    29.292    aseg_driver/decimal_renderer/L_65c19465_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.299    29.591 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.038    30.630    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.754 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.312    32.065    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.189 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.670    32.860    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X54Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.984 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.024    34.008    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X55Y3          LUT4 (Prop_lut4_I2_O)        0.152    34.160 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.202    37.361    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    41.100 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.100    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.409ns (65.778%)  route 0.733ns (34.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk
    SLICE_X28Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.733     2.380    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.648 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.648    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.407ns (65.310%)  route 0.748ns (34.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.505    display/clk
    SLICE_X28Y11         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.748     2.393    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.660 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.660    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.408ns (64.495%)  route 0.775ns (35.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk
    SLICE_X28Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.775     2.422    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.689 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.689    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.407ns (63.882%)  route 0.796ns (36.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.561     1.505    display/clk
    SLICE_X28Y11         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.796     2.441    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.707 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.707    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.432ns (63.886%)  route 0.810ns (36.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk
    SLICE_X29Y9          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.810     2.456    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.747 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.747    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.420ns (62.166%)  route 0.864ns (37.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.562     1.506    display/clk
    SLICE_X28Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.864     2.511    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.790 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.790    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.409ns (60.473%)  route 0.921ns (39.527%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.121     1.801    aseg_driver/ctr/S[0]
    SLICE_X63Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.846 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.646    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.869 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.869    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.433ns (60.032%)  route 0.954ns (39.968%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.253     1.932    bseg_driver/ctr/S[0]
    SLICE_X64Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.977 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.701     2.679    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.926 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.926    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.431ns (59.600%)  route 0.970ns (40.400%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.595     1.539    bseg_driver/ctr/clk
    SLICE_X65Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y4          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.249     1.928    bseg_driver/ctr/S[0]
    SLICE_X64Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.973 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.721     2.695    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.940 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.940    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.038ns  (logic 1.643ns (27.208%)  route 4.395ns (72.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.842    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.966 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.072     6.038    reset_cond/M_reset_cond_in
    SLICE_X60Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.518     4.923    reset_cond/clk
    SLICE_X60Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.038ns  (logic 1.643ns (27.208%)  route 4.395ns (72.792%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.842    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.966 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.072     6.038    reset_cond/M_reset_cond_in
    SLICE_X60Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.518     4.923    reset_cond/clk
    SLICE_X60Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.604ns  (logic 1.643ns (29.317%)  route 3.961ns (70.683%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.842    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.966 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.637     5.604    reset_cond/M_reset_cond_in
    SLICE_X55Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.451     4.856    reset_cond/clk
    SLICE_X55Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.521ns  (logic 1.643ns (29.756%)  route 3.878ns (70.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.323     4.842    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.966 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.555     5.521    reset_cond/M_reset_cond_in
    SLICE_X51Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.449     4.854    reset_cond/clk
    SLICE_X51Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.474ns (36.908%)  route 2.519ns (63.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.519     3.993    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.430     4.834    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.923ns  (logic 1.658ns (42.271%)  route 2.265ns (57.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.265     3.799    forLoop_idx_0_818915742[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.923 r  forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.923    forLoop_idx_0_818915742[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y23         FDRE                                         r  forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.429     4.834    forLoop_idx_0_818915742[2].cond_butt_dirs/sync/clk
    SLICE_X34Y23         FDRE                                         r  forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.653ns (43.543%)  route 2.143ns (56.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.143     3.672    forLoop_idx_0_818915742[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.796 r  forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.796    forLoop_idx_0_818915742[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X35Y26         FDRE                                         r  forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.429     4.834    forLoop_idx_0_818915742[3].cond_butt_dirs/sync/clk
    SLICE_X35Y26         FDRE                                         r  forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.641ns (43.406%)  route 2.140ns (56.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.658    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.124     3.782 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.782    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X10Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.452     4.857    cond_butt_next_play/sync/clk
    SLICE_X10Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.753ns  (logic 1.639ns (43.664%)  route 2.114ns (56.336%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.114     3.629    forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.753 r  forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.753    forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.437     4.842    forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.599ns  (logic 1.640ns (45.575%)  route 1.959ns (54.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.959     3.475    forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.599 r  forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.599    forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         1.433     4.838    forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_818915742[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.319ns (30.286%)  route 0.734ns (69.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.734     1.008    forLoop_idx_0_818915742[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.053 r  forLoop_idx_0_818915742[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.053    forLoop_idx_0_818915742[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_818915742[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.824     2.014    forLoop_idx_0_818915742[0].cond_butt_dirs/sync/clk
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_818915742[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_818915742[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.313ns (28.598%)  route 0.781ns (71.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.781     1.049    forLoop_idx_0_818915742[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.094 r  forLoop_idx_0_818915742[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.094    forLoop_idx_0_818915742[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_818915742[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.826     2.016    forLoop_idx_0_818915742[1].cond_butt_dirs/sync/clk
    SLICE_X32Y15         FDRE                                         r  forLoop_idx_0_818915742[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.329ns (27.608%)  route 0.862ns (72.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.862     1.145    forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.190 r  forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.190    forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.820     2.010    forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y20         FDRE                                         r  forLoop_idx_0_1757432609[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.330ns (27.173%)  route 0.884ns (72.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.884     1.169    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X10Y2          LUT1 (Prop_lut1_I0_O)        0.045     1.214 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.214    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X10Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.837     2.027    cond_butt_next_play/sync/clk
    SLICE_X10Y2          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.327ns (26.435%)  route 0.910ns (73.565%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.910     1.192    forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.237 r  forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.237    forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.824     2.014    forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/clk
    SLICE_X30Y17         FDRE                                         r  forLoop_idx_0_1757432609[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.341ns (26.308%)  route 0.956ns (73.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.956     1.253    forLoop_idx_0_818915742[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.298 r  forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.298    forLoop_idx_0_818915742[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X35Y26         FDRE                                         r  forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.816     2.006    forLoop_idx_0_818915742[3].cond_butt_dirs/sync/clk
    SLICE_X35Y26         FDRE                                         r  forLoop_idx_0_818915742[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.347ns (26.434%)  route 0.965ns (73.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.965     1.267    forLoop_idx_0_818915742[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X34Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.312 r  forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.312    forLoop_idx_0_818915742[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X34Y23         FDRE                                         r  forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.816     2.006    forLoop_idx_0_818915742[2].cond_butt_dirs/sync/clk
    SLICE_X34Y23         FDRE                                         r  forLoop_idx_0_818915742[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.331ns (16.300%)  route 1.701ns (83.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.773    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.818 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.215     2.033    reset_cond/M_reset_cond_in
    SLICE_X51Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.835     2.025    reset_cond/clk
    SLICE_X51Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.331ns (16.192%)  route 1.715ns (83.808%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.486     1.773    reset_cond/butt_reset_IBUF
    SLICE_X54Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.818 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.228     2.046    reset_cond/M_reset_cond_in
    SLICE_X55Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=570, routed)         0.836     2.026    reset_cond/clk
    SLICE_X55Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





