#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Dec 12 23:19:44 2023
# Process ID: 354520
# Current directory: /home/sims0702/DDC_project/lab3.runs/design_1_Debounce_Switch_0_2_synth_1
# Command line: vivado -log design_1_Debounce_Switch_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Debounce_Switch_0_2.tcl
# Log file: /home/sims0702/DDC_project/lab3.runs/design_1_Debounce_Switch_0_2_synth_1/design_1_Debounce_Switch_0_2.vds
# Journal file: /home/sims0702/DDC_project/lab3.runs/design_1_Debounce_Switch_0_2_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_Debounce_Switch_0_2.tcl -notrace
Command: synth_design -top design_1_Debounce_Switch_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_Debounce_Switch_0_2' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 354850
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2079.086 ; gain = 0.000 ; free physical = 3010 ; free virtual = 8476
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Debounce_Switch_0_2' [/home/sims0702/DDC_project/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_2/synth/design_1_Debounce_Switch_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'Debounce_Switch' [/home/sims0702/DDC_project/lab3.srcs/sources_1/imports/Downloads/Debounce_Switch.v:8]
	Parameter c_DEBOUNCE_LIMIT bound to: 250000 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [/home/sims0702/DDC_project/lab3.srcs/sources_1/imports/Downloads/Debounce_Switch.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Debounce_Switch' (1#1) [/home/sims0702/DDC_project/lab3.srcs/sources_1/imports/Downloads/Debounce_Switch.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Debounce_Switch_0_2' (2#1) [/home/sims0702/DDC_project/lab3.srcs/sources_1/bd/design_1/ip/design_1_Debounce_Switch_0_2/synth/design_1_Debounce_Switch_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2079.086 ; gain = 0.000 ; free physical = 3290 ; free virtual = 8760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.086 ; gain = 0.000 ; free physical = 3319 ; free virtual = 8792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2079.086 ; gain = 0.000 ; free physical = 3319 ; free virtual = 8792
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2079.086 ; gain = 0.000 ; free physical = 3313 ; free virtual = 8786
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.980 ; gain = 0.000 ; free physical = 3034 ; free virtual = 8516
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2142.980 ; gain = 0.000 ; free physical = 3034 ; free virtual = 8516
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 3161 ; free virtual = 8651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 3161 ; free virtual = 8652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 3161 ; free virtual = 8653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 3185 ; free virtual = 8679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 3103 ; free virtual = 8614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2451 ; free virtual = 7962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2450 ; free virtual = 7961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2442 ; free virtual = 7953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2619 ; free virtual = 8130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2619 ; free virtual = 8130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2619 ; free virtual = 8130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2618 ; free virtual = 8129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2618 ; free virtual = 8129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2618 ; free virtual = 8129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT3   |     1|
|4     |LUT4   |     2|
|5     |LUT5   |     2|
|6     |LUT6   |     3|
|7     |FDRE   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2617 ; free virtual = 8128
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2142.980 ; gain = 0.000 ; free physical = 2731 ; free virtual = 8242
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2142.980 ; gain = 63.895 ; free physical = 2731 ; free virtual = 8242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.980 ; gain = 0.000 ; free physical = 2864 ; free virtual = 8376
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2142.980 ; gain = 0.000 ; free physical = 3128 ; free virtual = 8640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2142.980 ; gain = 64.031 ; free physical = 3346 ; free virtual = 8858
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project/lab3.runs/design_1_Debounce_Switch_0_2_synth_1/design_1_Debounce_Switch_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/sims0702/DDC_project/lab3.runs/design_1_Debounce_Switch_0_2_synth_1/design_1_Debounce_Switch_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Debounce_Switch_0_2_utilization_synth.rpt -pb design_1_Debounce_Switch_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 23:20:22 2023...
