

================================================================
== Vivado HLS Report for 'reshape_2D_to_3D'
================================================================
* Date:           Mon Nov 25 13:05:44 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.687 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.180 us | 0.180 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESHAPE_2D_TO_3D_LOOP_2_RESHAPE_2D_TO_3D_LOOP_3  |       16|       16|         2|          1|          1|    16|    yes   |
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%output_V315_1 = alloca i32"   --->   Operation 5 'alloca' 'output_V315_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%output_V314_1 = alloca i32"   --->   Operation 6 'alloca' 'output_V314_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_V_1 = alloca i32"   --->   Operation 7 'alloca' 'output_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%output_V313_1 = alloca i32"   --->   Operation 8 'alloca' 'output_V313_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_V31247_1 = alloca i32"   --->   Operation 9 'alloca' 'output_V31247_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_V16_1 = alloca i32"   --->   Operation 10 'alloca' 'output_V16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_V211_1 = alloca i32"   --->   Operation 11 'alloca' 'output_V211_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_V210_1 = alloca i32"   --->   Operation 12 'alloca' 'output_V210_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_V2_1 = alloca i32"   --->   Operation 13 'alloca' 'output_V2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_V2936_1 = alloca i32"   --->   Operation 14 'alloca' 'output_V2936_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_V28_1 = alloca i32"   --->   Operation 15 'alloca' 'output_V28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_V3_1 = alloca i32"   --->   Operation 16 'alloca' 'output_V3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_V17_1 = alloca i32"   --->   Operation 17 'alloca' 'output_V17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_V1625_1 = alloca i32"   --->   Operation 18 'alloca' 'output_V1625_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_V14_1 = alloca i32"   --->   Operation 19 'alloca' 'output_V14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_V1520_1 = alloca i32"   --->   Operation 20 'alloca' 'output_V1520_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str53)" [./layer.h:178]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:178]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.68>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %RESHAPE_2D_TO_3D_LOOP_1_begin ], [ %add_ln178_1, %RESHAPE_2D_TO_3D_LOOP_3_end ]" [./layer.h:178]   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0_0 = phi i3 [ 0, %RESHAPE_2D_TO_3D_LOOP_1_begin ], [ %select_ln178_1, %RESHAPE_2D_TO_3D_LOOP_3_end ]" [./layer.h:178]   --->   Operation 24 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %RESHAPE_2D_TO_3D_LOOP_1_begin ], [ %add_ln179, %RESHAPE_2D_TO_3D_LOOP_3_end ]" [./layer.h:179]   --->   Operation 25 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.36ns)   --->   "%icmp_ln178 = icmp eq i5 %indvar_flatten, -16" [./layer.h:178]   --->   Operation 26 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln178_1 = add i5 %indvar_flatten, 1" [./layer.h:178]   --->   Operation 27 'add' 'add_ln178_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %RESHAPE_2D_TO_3D_LOOP_1_end, label %RESHAPE_2D_TO_3D_LOOP_3_begin" [./layer.h:178]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.65ns)   --->   "%add_ln178 = add i3 1, %i_0_0" [./layer.h:178]   --->   Operation 29 'add' 'add_ln178' <Predicate = (!icmp_ln178)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln179 = icmp eq i3 %k_0_0, -4" [./layer.h:179]   --->   Operation 30 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln178)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.98ns)   --->   "%select_ln178 = select i1 %icmp_ln179, i3 0, i3 %k_0_0" [./layer.h:178]   --->   Operation 31 'select' 'select_ln178' <Predicate = (!icmp_ln178)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.98ns)   --->   "%select_ln178_1 = select i1 %icmp_ln179, i3 %add_ln178, i3 %i_0_0" [./layer.h:178]   --->   Operation 32 'select' 'select_ln178_1' <Predicate = (!icmp_ln178)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i3 %select_ln178_1 to i2" [./layer.h:178]   --->   Operation 33 'trunc' 'trunc_ln178' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln180_mid2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln178, i2 0)" [./layer.h:178]   --->   Operation 34 'bitconcatenate' 'shl_ln180_mid2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i3 %select_ln178 to i4" [./layer.h:179]   --->   Operation 35 'zext' 'zext_ln179' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln180 = add i4 %zext_ln179, %shl_ln180_mid2" [./layer.h:180]   --->   Operation 36 'add' 'add_ln180' <Predicate = (!icmp_ln178)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i4 %add_ln180 to i64" [./layer.h:180]   --->   Operation 37 'zext' 'zext_ln180' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [16 x i32]* %input_0_V, i64 0, i64 %zext_ln180" [./layer.h:180]   --->   Operation 38 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr, align 4" [./layer.h:180]   --->   Operation 39 'load' 'input_0_V_load' <Predicate = (!icmp_ln178)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i3 %select_ln178 to i2" [./layer.h:180]   --->   Operation 40 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./layer.h:180]   --->   Operation 41 'switch' <Predicate = (!icmp_ln178)> <Delay = 1.30>
ST_2 : Operation 42 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln178, label %branch11 [
    i2 0, label %branch2.RESHAPE_2D_TO_3D_LOOP_3_end_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [./layer.h:180]   --->   Operation 42 'switch' <Predicate = (!icmp_ln178 & trunc_ln203 == 2)> <Delay = 1.30>
ST_2 : Operation 43 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln178, label %branch7 [
    i2 0, label %branch1.RESHAPE_2D_TO_3D_LOOP_3_end_crit_edge
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [./layer.h:180]   --->   Operation 43 'switch' <Predicate = (!icmp_ln178 & trunc_ln203 == 1)> <Delay = 1.30>
ST_2 : Operation 44 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln178, label %branch324 [
    i2 0, label %branch0.RESHAPE_2D_TO_3D_LOOP_3_end_crit_edge
    i2 1, label %branch122
    i2 -2, label %branch223
  ]" [./layer.h:180]   --->   Operation 44 'switch' <Predicate = (!icmp_ln178 & trunc_ln203 == 0)> <Delay = 1.30>
ST_2 : Operation 45 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln178, label %branch15 [
    i2 0, label %branch3.RESHAPE_2D_TO_3D_LOOP_3_end_crit_edge
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [./layer.h:180]   --->   Operation 45 'switch' <Predicate = (!icmp_ln178 & trunc_ln203 == 3)> <Delay = 1.30>
ST_2 : Operation 46 [1/1] (1.65ns)   --->   "%add_ln179 = add i3 %select_ln178, 1" [./layer.h:179]   --->   Operation 46 'add' 'add_ln179' <Predicate = (!icmp_ln178)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([48 x i8]* @RESHAPE_2D_TO_3D_LOO)"   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 48 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str55) nounwind" [./layer.h:180]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str55)" [./layer.h:180]   --->   Operation 50 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind" [./layer.h:180]   --->   Operation 51 'specpipeline' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%input_0_V_load = load i32* %input_0_V_addr, align 4" [./layer.h:180]   --->   Operation 52 'load' 'input_0_V_load' <Predicate = (!icmp_ln178)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V210_1" [./layer.h:180]   --->   Operation 53 'store' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 54 'br' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V2936_1" [./layer.h:180]   --->   Operation 55 'store' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 56 'br' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V28_1" [./layer.h:180]   --->   Operation 57 'store' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 58 'br' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V211_1" [./layer.h:180]   --->   Operation 59 'store' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 60 'br' <Predicate = (trunc_ln203 == 2 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V1625_1" [./layer.h:180]   --->   Operation 61 'store' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 62 'br' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V1520_1" [./layer.h:180]   --->   Operation 63 'store' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 64 'br' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V14_1" [./layer.h:180]   --->   Operation 65 'store' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 66 'br' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V17_1" [./layer.h:180]   --->   Operation 67 'store' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 68 'br' <Predicate = (trunc_ln203 == 1 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V2_1" [./layer.h:180]   --->   Operation 69 'store' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 70 'br' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V16_1" [./layer.h:180]   --->   Operation 71 'store' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 72 'br' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V_1" [./layer.h:180]   --->   Operation 73 'store' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 74 'br' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V3_1" [./layer.h:180]   --->   Operation 75 'store' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 76 'br' <Predicate = (trunc_ln203 == 0 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V314_1" [./layer.h:180]   --->   Operation 77 'store' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 78 'br' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 2)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V313_1" [./layer.h:180]   --->   Operation 79 'store' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 80 'br' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V31247_1" [./layer.h:180]   --->   Operation 81 'store' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 82 'br' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 0)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %input_0_V_load, i32* %output_V315_1" [./layer.h:180]   --->   Operation 83 'store' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %RESHAPE_2D_TO_3D_LOOP_3_end" [./layer.h:180]   --->   Operation 84 'br' <Predicate = (trunc_ln203 == 3 & trunc_ln178 == 3)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str55, i32 %tmp_1)" [./layer.h:180]   --->   Operation 85 'specregionend' 'empty_57' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 86 'br' <Predicate = (!icmp_ln178)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%output_V315_1_load = load i32* %output_V315_1" [./layer.h:181]   --->   Operation 87 'load' 'output_V315_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%output_V314_1_load = load i32* %output_V314_1" [./layer.h:181]   --->   Operation 88 'load' 'output_V314_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%output_V_1_load = load i32* %output_V_1" [./layer.h:181]   --->   Operation 89 'load' 'output_V_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%output_V313_1_load = load i32* %output_V313_1" [./layer.h:181]   --->   Operation 90 'load' 'output_V313_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%output_V31247_1_load = load i32* %output_V31247_1" [./layer.h:181]   --->   Operation 91 'load' 'output_V31247_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%output_V16_1_load = load i32* %output_V16_1" [./layer.h:181]   --->   Operation 92 'load' 'output_V16_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%output_V211_1_load = load i32* %output_V211_1" [./layer.h:181]   --->   Operation 93 'load' 'output_V211_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%output_V210_1_load = load i32* %output_V210_1" [./layer.h:181]   --->   Operation 94 'load' 'output_V210_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%output_V2_1_load = load i32* %output_V2_1" [./layer.h:181]   --->   Operation 95 'load' 'output_V2_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%output_V2936_1_load = load i32* %output_V2936_1" [./layer.h:181]   --->   Operation 96 'load' 'output_V2936_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%output_V28_1_load = load i32* %output_V28_1" [./layer.h:181]   --->   Operation 97 'load' 'output_V28_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%output_V3_1_load = load i32* %output_V3_1" [./layer.h:181]   --->   Operation 98 'load' 'output_V3_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%output_V17_1_load = load i32* %output_V17_1" [./layer.h:181]   --->   Operation 99 'load' 'output_V17_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%output_V1625_1_load = load i32* %output_V1625_1" [./layer.h:181]   --->   Operation 100 'load' 'output_V1625_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%output_V14_1_load = load i32* %output_V14_1" [./layer.h:181]   --->   Operation 101 'load' 'output_V14_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%output_V1520_1_load = load i32* %output_V1520_1" [./layer.h:181]   --->   Operation 102 'load' 'output_V1520_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str53, i32 %tmp)" [./layer.h:180]   --->   Operation 103 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %output_V_1_load, 0" [./layer.h:181]   --->   Operation 104 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %output_V16_1_load, 1" [./layer.h:181]   --->   Operation 105 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %output_V2_1_load, 2" [./layer.h:181]   --->   Operation 106 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %output_V3_1_load, 3" [./layer.h:181]   --->   Operation 107 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %output_V14_1_load, 4" [./layer.h:181]   --->   Operation 108 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %output_V1520_1_load, 5" [./layer.h:181]   --->   Operation 109 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %output_V1625_1_load, 6" [./layer.h:181]   --->   Operation 110 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %output_V17_1_load, 7" [./layer.h:181]   --->   Operation 111 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %output_V28_1_load, 8" [./layer.h:181]   --->   Operation 112 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %output_V2936_1_load, 9" [./layer.h:181]   --->   Operation 113 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %output_V210_1_load, 10" [./layer.h:181]   --->   Operation 114 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %output_V211_1_load, 11" [./layer.h:181]   --->   Operation 115 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %output_V31247_1_load, 12" [./layer.h:181]   --->   Operation 116 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %output_V313_1_load, 13" [./layer.h:181]   --->   Operation 117 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %output_V314_1_load, 14" [./layer.h:181]   --->   Operation 118 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %output_V315_1_load, 15" [./layer.h:181]   --->   Operation 119 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_14" [./layer.h:181]   --->   Operation 120 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ./layer.h:178) with incoming values : ('add_ln178_1', ./layer.h:178) [21]  (1.77 ns)

 <State 2>: 6.69ns
The critical path consists of the following:
	'phi' operation ('i_0_0', ./layer.h:178) with incoming values : ('select_ln178_1', ./layer.h:178) [22]  (0 ns)
	'add' operation ('add_ln178', ./layer.h:178) [28]  (1.65 ns)
	'select' operation ('select_ln178_1', ./layer.h:178) [33]  (0.98 ns)
	'add' operation ('add_ln180', ./layer.h:180) [40]  (1.74 ns)
	'getelementptr' operation ('input_0_V_addr', ./layer.h:180) [42]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:180) on array 'input_0_V' [43]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:180) on array 'input_0_V' [43]  (2.32 ns)
	'store' operation ('store_ln180', ./layer.h:180) of variable 'input_0_V_load', ./layer.h:180 on local variable 'output_V14_1' [69]  (0 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
