// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cordic,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.183450,HLS_SYN_LAT=790,HLS_SYN_TPT=none,HLS_SYN_MEM=26,HLS_SYN_DSP=62,HLS_SYN_FF=20222,HLS_SYN_LUT=15751}" *)

module cordic (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_pp0_stage0 = 7'd2;
parameter    ap_ST_fsm_pp0_stage1 = 7'd4;
parameter    ap_ST_fsm_pp0_stage2 = 7'd8;
parameter    ap_ST_fsm_pp0_stage3 = 7'd16;
parameter    ap_ST_fsm_pp0_stage4 = 7'd32;
parameter    ap_ST_fsm_state346 = 7'd64;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] theta;
wire   [63:0] s;
wire   [63:0] c;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter66;
wire    ap_block_pp0_stage3;
reg   [0:0] exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter66_exitcond1_reg_1064;
reg    gmem_blk_n_W;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg    gmem_blk_n_B;
reg    ap_enable_reg_pp0_iter67;
reg   [0:0] ap_reg_pp0_iter67_exitcond1_reg_1064;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    ap_enable_reg_pp0_iter68;
reg   [0:0] ap_reg_pp0_iter68_exitcond1_reg_1064;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [63:0] gmem_WDATA;
wire    gmem_ARREADY;
wire    gmem_RVALID;
wire   [63:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [6:0] i1_reg_210;
wire   [61:0] tmp_4_cast_fu_313_p1;
reg   [61:0] tmp_4_cast_reg_1049;
wire   [61:0] tmp_5_cast_fu_327_p1;
reg   [61:0] tmp_5_cast_reg_1054;
wire   [61:0] tmp_6_cast_fu_341_p1;
reg   [61:0] tmp_6_cast_reg_1059;
wire   [0:0] exitcond1_fu_345_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state17_pp0_stage0_iter3;
wire    ap_block_state22_pp0_stage0_iter4;
wire    ap_block_state27_pp0_stage0_iter5;
wire    ap_block_state32_pp0_stage0_iter6;
wire    ap_block_state37_pp0_stage0_iter7;
wire    ap_block_state42_pp0_stage0_iter8;
wire    ap_block_state47_pp0_stage0_iter9;
wire    ap_block_state52_pp0_stage0_iter10;
wire    ap_block_state57_pp0_stage0_iter11;
wire    ap_block_state62_pp0_stage0_iter12;
wire    ap_block_state67_pp0_stage0_iter13;
wire    ap_block_state72_pp0_stage0_iter14;
wire    ap_block_state77_pp0_stage0_iter15;
wire    ap_block_state82_pp0_stage0_iter16;
wire    ap_block_state87_pp0_stage0_iter17;
wire    ap_block_state92_pp0_stage0_iter18;
wire    ap_block_state97_pp0_stage0_iter19;
wire    ap_block_state102_pp0_stage0_iter20;
wire    ap_block_state107_pp0_stage0_iter21;
wire    ap_block_state112_pp0_stage0_iter22;
wire    ap_block_state117_pp0_stage0_iter23;
wire    ap_block_state122_pp0_stage0_iter24;
wire    ap_block_state127_pp0_stage0_iter25;
wire    ap_block_state132_pp0_stage0_iter26;
wire    ap_block_state137_pp0_stage0_iter27;
wire    ap_block_state142_pp0_stage0_iter28;
wire    ap_block_state147_pp0_stage0_iter29;
wire    ap_block_state152_pp0_stage0_iter30;
wire    ap_block_state157_pp0_stage0_iter31;
wire    ap_block_state162_pp0_stage0_iter32;
wire    ap_block_state167_pp0_stage0_iter33;
wire    ap_block_state172_pp0_stage0_iter34;
wire    ap_block_state177_pp0_stage0_iter35;
wire    ap_block_state182_pp0_stage0_iter36;
wire    ap_block_state187_pp0_stage0_iter37;
wire    ap_block_state192_pp0_stage0_iter38;
wire    ap_block_state197_pp0_stage0_iter39;
wire    ap_block_state202_pp0_stage0_iter40;
wire    ap_block_state207_pp0_stage0_iter41;
wire    ap_block_state212_pp0_stage0_iter42;
wire    ap_block_state217_pp0_stage0_iter43;
wire    ap_block_state222_pp0_stage0_iter44;
wire    ap_block_state227_pp0_stage0_iter45;
wire    ap_block_state232_pp0_stage0_iter46;
wire    ap_block_state237_pp0_stage0_iter47;
wire    ap_block_state242_pp0_stage0_iter48;
wire    ap_block_state247_pp0_stage0_iter49;
wire    ap_block_state252_pp0_stage0_iter50;
wire    ap_block_state257_pp0_stage0_iter51;
wire    ap_block_state262_pp0_stage0_iter52;
wire    ap_block_state267_pp0_stage0_iter53;
wire    ap_block_state272_pp0_stage0_iter54;
wire    ap_block_state277_pp0_stage0_iter55;
wire    ap_block_state282_pp0_stage0_iter56;
wire    ap_block_state287_pp0_stage0_iter57;
wire    ap_block_state292_pp0_stage0_iter58;
wire    ap_block_state297_pp0_stage0_iter59;
wire    ap_block_state302_pp0_stage0_iter60;
wire    ap_block_state307_pp0_stage0_iter61;
wire    ap_block_state312_pp0_stage0_iter62;
wire    ap_block_state317_pp0_stage0_iter63;
wire    ap_block_state322_pp0_stage0_iter64;
wire    ap_block_state327_pp0_stage0_iter65;
wire    ap_block_state332_pp0_stage0_iter66;
wire    ap_block_state337_pp0_stage0_iter67;
reg    ap_sig_ioackin_gmem_AWREADY;
reg    ap_block_state337_io;
wire    ap_block_state342_pp0_stage0_iter68;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter2_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter3_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter4_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter5_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter6_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter7_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter8_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter9_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter10_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter11_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter12_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter13_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter14_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter15_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter16_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter17_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter18_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter19_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter20_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter21_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter22_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter23_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter24_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter25_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter26_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter27_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter28_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter29_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter30_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter31_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter32_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter33_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter34_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter35_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter36_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter37_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter38_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter39_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter40_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter41_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter42_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter43_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter44_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter45_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter46_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter47_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter48_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter49_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter50_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter51_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter52_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter53_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter54_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter55_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter56_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter57_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter58_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter59_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter60_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter61_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter62_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter63_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter64_exitcond1_reg_1064;
reg   [0:0] ap_reg_pp0_iter65_exitcond1_reg_1064;
wire   [6:0] tmp_2_fu_356_p2;
reg   [6:0] tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter1_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter2_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter3_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter4_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter5_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter6_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter7_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter8_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter9_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter10_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter11_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter12_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter13_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter14_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter15_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter16_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter17_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter18_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter19_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter20_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter21_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter22_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter23_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter24_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter25_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter26_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter27_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter28_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter29_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter30_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter31_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter32_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter33_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter34_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter35_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter36_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter37_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter38_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter39_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter40_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter41_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter42_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter43_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter44_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter45_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter46_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter47_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter48_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter49_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter50_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter51_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter52_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter53_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter54_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter55_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter56_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter57_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter58_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter59_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter60_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter61_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter62_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter63_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter64_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter65_tmp_2_reg_1073;
reg   [6:0] ap_reg_pp0_iter66_tmp_2_reg_1073;
wire   [6:0] i_fu_362_p2;
reg   [6:0] i_reg_1078;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] grp_fu_293_p1;
reg   [63:0] tmp_reg_1083;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state14_pp0_stage2_iter2;
wire    ap_block_state19_pp0_stage2_iter3;
wire    ap_block_state24_pp0_stage2_iter4;
wire    ap_block_state29_pp0_stage2_iter5;
wire    ap_block_state34_pp0_stage2_iter6;
wire    ap_block_state39_pp0_stage2_iter7;
wire    ap_block_state44_pp0_stage2_iter8;
wire    ap_block_state49_pp0_stage2_iter9;
wire    ap_block_state54_pp0_stage2_iter10;
wire    ap_block_state59_pp0_stage2_iter11;
wire    ap_block_state64_pp0_stage2_iter12;
wire    ap_block_state69_pp0_stage2_iter13;
wire    ap_block_state74_pp0_stage2_iter14;
wire    ap_block_state79_pp0_stage2_iter15;
wire    ap_block_state84_pp0_stage2_iter16;
wire    ap_block_state89_pp0_stage2_iter17;
wire    ap_block_state94_pp0_stage2_iter18;
wire    ap_block_state99_pp0_stage2_iter19;
wire    ap_block_state104_pp0_stage2_iter20;
wire    ap_block_state109_pp0_stage2_iter21;
wire    ap_block_state114_pp0_stage2_iter22;
wire    ap_block_state119_pp0_stage2_iter23;
wire    ap_block_state124_pp0_stage2_iter24;
wire    ap_block_state129_pp0_stage2_iter25;
wire    ap_block_state134_pp0_stage2_iter26;
wire    ap_block_state139_pp0_stage2_iter27;
wire    ap_block_state144_pp0_stage2_iter28;
wire    ap_block_state149_pp0_stage2_iter29;
wire    ap_block_state154_pp0_stage2_iter30;
wire    ap_block_state159_pp0_stage2_iter31;
wire    ap_block_state164_pp0_stage2_iter32;
wire    ap_block_state169_pp0_stage2_iter33;
wire    ap_block_state174_pp0_stage2_iter34;
wire    ap_block_state179_pp0_stage2_iter35;
wire    ap_block_state184_pp0_stage2_iter36;
wire    ap_block_state189_pp0_stage2_iter37;
wire    ap_block_state194_pp0_stage2_iter38;
wire    ap_block_state199_pp0_stage2_iter39;
wire    ap_block_state204_pp0_stage2_iter40;
wire    ap_block_state209_pp0_stage2_iter41;
wire    ap_block_state214_pp0_stage2_iter42;
wire    ap_block_state219_pp0_stage2_iter43;
wire    ap_block_state224_pp0_stage2_iter44;
wire    ap_block_state229_pp0_stage2_iter45;
wire    ap_block_state234_pp0_stage2_iter46;
wire    ap_block_state239_pp0_stage2_iter47;
wire    ap_block_state244_pp0_stage2_iter48;
wire    ap_block_state249_pp0_stage2_iter49;
wire    ap_block_state254_pp0_stage2_iter50;
wire    ap_block_state259_pp0_stage2_iter51;
wire    ap_block_state264_pp0_stage2_iter52;
wire    ap_block_state269_pp0_stage2_iter53;
wire    ap_block_state274_pp0_stage2_iter54;
wire    ap_block_state279_pp0_stage2_iter55;
wire    ap_block_state284_pp0_stage2_iter56;
wire    ap_block_state289_pp0_stage2_iter57;
wire    ap_block_state294_pp0_stage2_iter58;
wire    ap_block_state299_pp0_stage2_iter59;
wire    ap_block_state304_pp0_stage2_iter60;
wire    ap_block_state309_pp0_stage2_iter61;
wire    ap_block_state314_pp0_stage2_iter62;
wire    ap_block_state319_pp0_stage2_iter63;
wire    ap_block_state324_pp0_stage2_iter64;
wire    ap_block_state329_pp0_stage2_iter65;
wire    ap_block_state334_pp0_stage2_iter66;
wire    ap_block_state339_pp0_stage2_iter67;
reg    ap_block_state339_io;
wire    ap_block_state344_pp0_stage2_iter68;
reg    ap_block_pp0_stage2_11001;
wire   [63:0] grp_fu_247_p2;
reg   [63:0] tmp_1_reg_1088;
reg    ap_enable_reg_pp0_iter4;
wire   [63:0] grp_fu_279_p2;
reg   [63:0] radian_reg_1093;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state13_pp0_stage1_iter2;
wire    ap_block_state18_pp0_stage1_iter3;
wire    ap_block_state23_pp0_stage1_iter4;
wire    ap_block_state28_pp0_stage1_iter5;
wire    ap_block_state33_pp0_stage1_iter6;
wire    ap_block_state38_pp0_stage1_iter7;
wire    ap_block_state43_pp0_stage1_iter8;
wire    ap_block_state48_pp0_stage1_iter9;
wire    ap_block_state53_pp0_stage1_iter10;
wire    ap_block_state58_pp0_stage1_iter11;
wire    ap_block_state63_pp0_stage1_iter12;
wire    ap_block_state68_pp0_stage1_iter13;
wire    ap_block_state73_pp0_stage1_iter14;
wire    ap_block_state78_pp0_stage1_iter15;
wire    ap_block_state83_pp0_stage1_iter16;
wire    ap_block_state88_pp0_stage1_iter17;
wire    ap_block_state93_pp0_stage1_iter18;
wire    ap_block_state98_pp0_stage1_iter19;
wire    ap_block_state103_pp0_stage1_iter20;
wire    ap_block_state108_pp0_stage1_iter21;
wire    ap_block_state113_pp0_stage1_iter22;
wire    ap_block_state118_pp0_stage1_iter23;
wire    ap_block_state123_pp0_stage1_iter24;
wire    ap_block_state128_pp0_stage1_iter25;
wire    ap_block_state133_pp0_stage1_iter26;
wire    ap_block_state138_pp0_stage1_iter27;
wire    ap_block_state143_pp0_stage1_iter28;
wire    ap_block_state148_pp0_stage1_iter29;
wire    ap_block_state153_pp0_stage1_iter30;
wire    ap_block_state158_pp0_stage1_iter31;
wire    ap_block_state163_pp0_stage1_iter32;
wire    ap_block_state168_pp0_stage1_iter33;
wire    ap_block_state173_pp0_stage1_iter34;
wire    ap_block_state178_pp0_stage1_iter35;
wire    ap_block_state183_pp0_stage1_iter36;
wire    ap_block_state188_pp0_stage1_iter37;
wire    ap_block_state193_pp0_stage1_iter38;
wire    ap_block_state198_pp0_stage1_iter39;
wire    ap_block_state203_pp0_stage1_iter40;
wire    ap_block_state208_pp0_stage1_iter41;
wire    ap_block_state213_pp0_stage1_iter42;
wire    ap_block_state218_pp0_stage1_iter43;
wire    ap_block_state223_pp0_stage1_iter44;
wire    ap_block_state228_pp0_stage1_iter45;
wire    ap_block_state233_pp0_stage1_iter46;
wire    ap_block_state238_pp0_stage1_iter47;
wire    ap_block_state243_pp0_stage1_iter48;
wire    ap_block_state248_pp0_stage1_iter49;
wire    ap_block_state253_pp0_stage1_iter50;
wire    ap_block_state258_pp0_stage1_iter51;
wire    ap_block_state263_pp0_stage1_iter52;
wire    ap_block_state268_pp0_stage1_iter53;
wire    ap_block_state273_pp0_stage1_iter54;
wire    ap_block_state278_pp0_stage1_iter55;
wire    ap_block_state283_pp0_stage1_iter56;
wire    ap_block_state288_pp0_stage1_iter57;
wire    ap_block_state293_pp0_stage1_iter58;
wire    ap_block_state298_pp0_stage1_iter59;
wire    ap_block_state303_pp0_stage1_iter60;
wire    ap_block_state308_pp0_stage1_iter61;
wire    ap_block_state313_pp0_stage1_iter62;
wire    ap_block_state318_pp0_stage1_iter63;
wire    ap_block_state323_pp0_stage1_iter64;
wire    ap_block_state328_pp0_stage1_iter65;
wire    ap_block_state333_pp0_stage1_iter66;
wire    ap_block_state338_pp0_stage1_iter67;
reg    ap_sig_ioackin_gmem_WREADY;
reg    ap_block_state338_io;
reg    ap_block_state343_pp0_stage1_iter68;
reg    ap_block_pp0_stage1_11001;
reg   [63:0] ap_reg_pp0_iter17_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter18_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter19_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter20_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter21_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter22_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter23_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter24_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter25_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter26_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter27_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter28_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter29_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter30_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter31_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter32_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter33_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter34_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter35_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter36_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter37_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter38_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter39_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter40_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter41_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter42_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter43_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter44_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter45_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter46_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter47_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter48_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter49_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter50_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter51_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter52_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter53_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter54_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter55_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter56_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter57_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter58_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter59_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter60_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter61_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter62_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter63_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter64_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter65_radian_reg_1093;
reg   [63:0] ap_reg_pp0_iter66_radian_reg_1093;
wire   [0:0] grp_fu_284_p2;
reg   [0:0] tmp_9_reg_1101;
reg    ap_enable_reg_pp0_iter16;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state15_pp0_stage3_iter2;
wire    ap_block_state20_pp0_stage3_iter3;
wire    ap_block_state25_pp0_stage3_iter4;
wire    ap_block_state30_pp0_stage3_iter5;
wire    ap_block_state35_pp0_stage3_iter6;
wire    ap_block_state40_pp0_stage3_iter7;
wire    ap_block_state45_pp0_stage3_iter8;
wire    ap_block_state50_pp0_stage3_iter9;
wire    ap_block_state55_pp0_stage3_iter10;
wire    ap_block_state60_pp0_stage3_iter11;
wire    ap_block_state65_pp0_stage3_iter12;
wire    ap_block_state70_pp0_stage3_iter13;
wire    ap_block_state75_pp0_stage3_iter14;
wire    ap_block_state80_pp0_stage3_iter15;
wire    ap_block_state85_pp0_stage3_iter16;
wire    ap_block_state90_pp0_stage3_iter17;
wire    ap_block_state95_pp0_stage3_iter18;
wire    ap_block_state100_pp0_stage3_iter19;
wire    ap_block_state105_pp0_stage3_iter20;
wire    ap_block_state110_pp0_stage3_iter21;
wire    ap_block_state115_pp0_stage3_iter22;
wire    ap_block_state120_pp0_stage3_iter23;
wire    ap_block_state125_pp0_stage3_iter24;
wire    ap_block_state130_pp0_stage3_iter25;
wire    ap_block_state135_pp0_stage3_iter26;
wire    ap_block_state140_pp0_stage3_iter27;
wire    ap_block_state145_pp0_stage3_iter28;
wire    ap_block_state150_pp0_stage3_iter29;
wire    ap_block_state155_pp0_stage3_iter30;
wire    ap_block_state160_pp0_stage3_iter31;
wire    ap_block_state165_pp0_stage3_iter32;
wire    ap_block_state170_pp0_stage3_iter33;
wire    ap_block_state175_pp0_stage3_iter34;
wire    ap_block_state180_pp0_stage3_iter35;
wire    ap_block_state185_pp0_stage3_iter36;
wire    ap_block_state190_pp0_stage3_iter37;
wire    ap_block_state195_pp0_stage3_iter38;
wire    ap_block_state200_pp0_stage3_iter39;
wire    ap_block_state205_pp0_stage3_iter40;
wire    ap_block_state210_pp0_stage3_iter41;
wire    ap_block_state215_pp0_stage3_iter42;
wire    ap_block_state220_pp0_stage3_iter43;
wire    ap_block_state225_pp0_stage3_iter44;
wire    ap_block_state230_pp0_stage3_iter45;
wire    ap_block_state235_pp0_stage3_iter46;
wire    ap_block_state240_pp0_stage3_iter47;
wire    ap_block_state245_pp0_stage3_iter48;
wire    ap_block_state250_pp0_stage3_iter49;
wire    ap_block_state255_pp0_stage3_iter50;
wire    ap_block_state260_pp0_stage3_iter51;
wire    ap_block_state265_pp0_stage3_iter52;
wire    ap_block_state270_pp0_stage3_iter53;
wire    ap_block_state275_pp0_stage3_iter54;
wire    ap_block_state280_pp0_stage3_iter55;
wire    ap_block_state285_pp0_stage3_iter56;
wire    ap_block_state290_pp0_stage3_iter57;
wire    ap_block_state295_pp0_stage3_iter58;
wire    ap_block_state300_pp0_stage3_iter59;
wire    ap_block_state305_pp0_stage3_iter60;
wire    ap_block_state310_pp0_stage3_iter61;
wire    ap_block_state315_pp0_stage3_iter62;
wire    ap_block_state320_pp0_stage3_iter63;
wire    ap_block_state325_pp0_stage3_iter64;
wire    ap_block_state330_pp0_stage3_iter65;
wire    ap_block_state335_pp0_stage3_iter66;
reg    ap_block_state335_io;
wire    ap_block_state340_pp0_stage3_iter67;
reg    ap_block_state340_io;
reg    ap_block_state345_pp0_stage3_iter68;
reg    ap_block_pp0_stage3_11001;
wire   [0:0] tmp_8_fu_397_p2;
reg   [0:0] tmp_8_reg_1106;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state16_pp0_stage4_iter2;
wire    ap_block_state21_pp0_stage4_iter3;
wire    ap_block_state26_pp0_stage4_iter4;
wire    ap_block_state31_pp0_stage4_iter5;
wire    ap_block_state36_pp0_stage4_iter6;
wire    ap_block_state41_pp0_stage4_iter7;
wire    ap_block_state46_pp0_stage4_iter8;
wire    ap_block_state51_pp0_stage4_iter9;
wire    ap_block_state56_pp0_stage4_iter10;
wire    ap_block_state61_pp0_stage4_iter11;
wire    ap_block_state66_pp0_stage4_iter12;
wire    ap_block_state71_pp0_stage4_iter13;
wire    ap_block_state76_pp0_stage4_iter14;
wire    ap_block_state81_pp0_stage4_iter15;
wire    ap_block_state86_pp0_stage4_iter16;
wire    ap_block_state91_pp0_stage4_iter17;
wire    ap_block_state96_pp0_stage4_iter18;
wire    ap_block_state101_pp0_stage4_iter19;
wire    ap_block_state106_pp0_stage4_iter20;
wire    ap_block_state111_pp0_stage4_iter21;
wire    ap_block_state116_pp0_stage4_iter22;
wire    ap_block_state121_pp0_stage4_iter23;
wire    ap_block_state126_pp0_stage4_iter24;
wire    ap_block_state131_pp0_stage4_iter25;
wire    ap_block_state136_pp0_stage4_iter26;
wire    ap_block_state141_pp0_stage4_iter27;
wire    ap_block_state146_pp0_stage4_iter28;
wire    ap_block_state151_pp0_stage4_iter29;
wire    ap_block_state156_pp0_stage4_iter30;
wire    ap_block_state161_pp0_stage4_iter31;
wire    ap_block_state166_pp0_stage4_iter32;
wire    ap_block_state171_pp0_stage4_iter33;
wire    ap_block_state176_pp0_stage4_iter34;
wire    ap_block_state181_pp0_stage4_iter35;
wire    ap_block_state186_pp0_stage4_iter36;
wire    ap_block_state191_pp0_stage4_iter37;
wire    ap_block_state196_pp0_stage4_iter38;
wire    ap_block_state201_pp0_stage4_iter39;
wire    ap_block_state206_pp0_stage4_iter40;
wire    ap_block_state211_pp0_stage4_iter41;
wire    ap_block_state216_pp0_stage4_iter42;
wire    ap_block_state221_pp0_stage4_iter43;
wire    ap_block_state226_pp0_stage4_iter44;
wire    ap_block_state231_pp0_stage4_iter45;
wire    ap_block_state236_pp0_stage4_iter46;
wire    ap_block_state241_pp0_stage4_iter47;
wire    ap_block_state246_pp0_stage4_iter48;
wire    ap_block_state251_pp0_stage4_iter49;
wire    ap_block_state256_pp0_stage4_iter50;
wire    ap_block_state261_pp0_stage4_iter51;
wire    ap_block_state266_pp0_stage4_iter52;
wire    ap_block_state271_pp0_stage4_iter53;
wire    ap_block_state276_pp0_stage4_iter54;
wire    ap_block_state281_pp0_stage4_iter55;
wire    ap_block_state286_pp0_stage4_iter56;
wire    ap_block_state291_pp0_stage4_iter57;
wire    ap_block_state296_pp0_stage4_iter58;
wire    ap_block_state301_pp0_stage4_iter59;
wire    ap_block_state306_pp0_stage4_iter60;
wire    ap_block_state311_pp0_stage4_iter61;
wire    ap_block_state316_pp0_stage4_iter62;
wire    ap_block_state321_pp0_stage4_iter63;
wire    ap_block_state326_pp0_stage4_iter64;
wire    ap_block_state331_pp0_stage4_iter65;
wire    ap_block_state336_pp0_stage4_iter66;
reg    ap_block_state336_io;
reg    ap_block_state341_pp0_stage4_iter67;
reg    ap_block_pp0_stage4_11001;
reg   [0:0] ap_reg_pp0_iter17_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter18_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter19_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter20_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter21_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter22_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter23_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter24_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter25_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter26_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter27_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter28_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter29_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter30_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter31_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter32_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter33_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter34_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter35_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter36_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter37_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter38_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter39_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter40_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter41_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter42_tmp_8_reg_1106;
reg   [0:0] ap_reg_pp0_iter43_tmp_8_reg_1106;
wire   [63:0] current_1_fu_408_p3;
reg   [63:0] current_1_reg_1119;
wire   [63:0] Y_1_fu_416_p3;
reg   [63:0] Y_1_reg_1126;
reg   [0:0] tmp_14_reg_1132;
reg    ap_enable_reg_pp0_iter17;
wire   [0:0] tmp_15_fu_464_p2;
reg   [0:0] tmp_15_reg_1137;
reg   [0:0] ap_reg_pp0_iter18_tmp_15_reg_1137;
reg   [0:0] ap_reg_pp0_iter19_tmp_15_reg_1137;
reg   [0:0] ap_reg_pp0_iter20_tmp_15_reg_1137;
reg   [0:0] ap_reg_pp0_iter21_tmp_15_reg_1137;
wire   [63:0] current_1_1_v_fu_469_p3;
wire   [63:0] Y_1_1_v_fu_477_p3;
reg   [63:0] tmp_9_1_reg_1154;
reg    ap_enable_reg_pp0_iter19;
wire   [63:0] grp_fu_221_p2;
reg   [63:0] current_1_1_reg_1160;
reg    ap_enable_reg_pp0_iter20;
wire   [63:0] grp_fu_225_p2;
reg   [63:0] Y_1_1_reg_1167;
reg   [63:0] ap_reg_pp0_iter21_Y_1_1_reg_1167;
reg   [63:0] ap_reg_pp0_iter22_Y_1_1_reg_1167;
reg   [63:0] ap_reg_pp0_iter23_Y_1_1_reg_1167;
reg   [63:0] ap_reg_pp0_iter24_Y_1_1_reg_1167;
reg   [63:0] ap_reg_pp0_iter25_Y_1_1_reg_1167;
reg   [0:0] tmp_20_reg_1174;
wire   [0:0] tmp_21_fu_525_p2;
reg   [0:0] tmp_21_reg_1179;
reg   [0:0] ap_reg_pp0_iter21_tmp_21_reg_1179;
reg   [0:0] ap_reg_pp0_iter22_tmp_21_reg_1179;
reg   [0:0] ap_reg_pp0_iter23_tmp_21_reg_1179;
reg   [0:0] ap_reg_pp0_iter24_tmp_21_reg_1179;
reg   [0:0] ap_reg_pp0_iter25_tmp_21_reg_1179;
reg   [0:0] ap_reg_pp0_iter26_tmp_21_reg_1179;
reg   [0:0] ap_reg_pp0_iter27_tmp_21_reg_1179;
wire   [63:0] current_1_2_v_fu_530_p3;
wire   [63:0] X_1_1_fu_538_p3;
reg   [63:0] X_1_1_reg_1191;
reg   [63:0] tmp_9_2_reg_1197;
reg    ap_enable_reg_pp0_iter23;
reg   [63:0] current_1_2_reg_1202;
wire   [0:0] grp_fu_289_p2;
reg   [0:0] tmp_26_reg_1209;
wire   [0:0] tmp_27_fu_585_p2;
reg   [0:0] tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter24_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter25_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter26_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter27_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter28_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter29_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter30_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter31_tmp_27_reg_1214;
reg   [0:0] ap_reg_pp0_iter32_tmp_27_reg_1214;
wire   [63:0] current_1_3_v_fu_590_p3;
wire   [63:0] grp_fu_254_p2;
reg   [63:0] tmp_2_4_reg_1226;
reg    ap_enable_reg_pp0_iter25;
wire   [63:0] X_1_2_fu_598_p3;
reg   [63:0] X_1_2_reg_1232;
reg   [63:0] ap_reg_pp0_iter26_X_1_2_reg_1232;
reg   [63:0] ap_reg_pp0_iter27_X_1_2_reg_1232;
reg   [63:0] ap_reg_pp0_iter28_X_1_2_reg_1232;
reg   [63:0] ap_reg_pp0_iter29_X_1_2_reg_1232;
reg   [63:0] ap_reg_pp0_iter30_X_1_2_reg_1232;
reg   [63:0] current_1_3_reg_1238;
reg    ap_enable_reg_pp0_iter26;
reg   [0:0] tmp_32_reg_1245;
wire   [0:0] tmp_33_fu_645_p2;
reg   [0:0] tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter28_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter29_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter30_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter31_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter32_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter33_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter34_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter35_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter36_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter37_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter38_tmp_33_reg_1250;
reg   [0:0] ap_reg_pp0_iter39_tmp_33_reg_1250;
wire   [63:0] current_1_4_v_fu_650_p3;
wire   [63:0] Y_1_2_fu_658_p3;
reg   [63:0] Y_1_2_reg_1262;
reg   [63:0] tmp_3_5_reg_1269;
reg    ap_enable_reg_pp0_iter28;
reg   [63:0] current_1_4_reg_1275;
reg    ap_enable_reg_pp0_iter29;
reg   [0:0] tmp_38_reg_1282;
reg    ap_enable_reg_pp0_iter30;
wire   [0:0] tmp_39_fu_705_p2;
reg   [0:0] tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter31_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter32_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter33_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter34_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter35_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter36_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter37_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter38_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter39_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter40_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter41_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter42_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter43_tmp_39_reg_1287;
reg   [0:0] ap_reg_pp0_iter44_tmp_39_reg_1287;
wire   [63:0] current_1_5_v_fu_710_p3;
reg   [63:0] tmp_9_3_reg_1299;
reg    ap_enable_reg_pp0_iter31;
wire   [63:0] Y_1_3_fu_718_p3;
reg   [63:0] Y_1_3_reg_1304;
reg   [63:0] ap_reg_pp0_iter32_Y_1_3_reg_1304;
reg   [63:0] ap_reg_pp0_iter33_Y_1_3_reg_1304;
reg   [63:0] ap_reg_pp0_iter34_Y_1_3_reg_1304;
reg   [63:0] ap_reg_pp0_iter35_Y_1_3_reg_1304;
reg   [63:0] ap_reg_pp0_iter36_Y_1_3_reg_1304;
reg   [63:0] current_1_5_reg_1311;
reg    ap_enable_reg_pp0_iter32;
reg   [0:0] tmp_44_reg_1318;
reg    ap_enable_reg_pp0_iter33;
wire   [0:0] tmp_45_fu_765_p2;
reg   [0:0] tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter34_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter35_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter36_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter37_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter38_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter39_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter40_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter41_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter42_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter43_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter44_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter45_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter46_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter47_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter48_tmp_45_reg_1323;
reg   [0:0] ap_reg_pp0_iter49_tmp_45_reg_1323;
wire   [63:0] X_1_3_fu_770_p3;
reg   [63:0] X_1_3_reg_1330;
wire   [63:0] current_1_6_v_fu_777_p3;
reg   [63:0] tmp_9_4_reg_1341;
reg    ap_enable_reg_pp0_iter34;
wire   [63:0] grp_fu_235_p2;
reg   [63:0] current_1_6_reg_1346;
reg    ap_enable_reg_pp0_iter36;
reg   [0:0] tmp_50_reg_1353;
reg   [63:0] tmp_4_6_reg_1358;
wire   [0:0] tmp_51_fu_825_p2;
reg   [0:0] tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter37_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter38_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter39_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter40_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter41_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter42_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter43_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter44_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter45_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter46_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter47_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter48_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter49_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter50_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter51_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter52_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter53_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter54_tmp_51_reg_1364;
reg   [0:0] ap_reg_pp0_iter55_tmp_51_reg_1364;
wire   [63:0] X_1_4_fu_830_p3;
reg   [63:0] X_1_4_reg_1371;
reg   [63:0] ap_reg_pp0_iter37_X_1_4_reg_1371;
reg   [63:0] ap_reg_pp0_iter38_X_1_4_reg_1371;
reg   [63:0] ap_reg_pp0_iter39_X_1_4_reg_1371;
reg   [63:0] ap_reg_pp0_iter40_X_1_4_reg_1371;
reg   [63:0] ap_reg_pp0_iter41_X_1_4_reg_1371;
wire   [63:0] current_1_7_v_fu_837_p3;
wire   [63:0] Y_1_4_fu_845_p3;
reg   [63:0] Y_1_4_reg_1382;
reg   [63:0] current_1_7_reg_1389;
reg    ap_enable_reg_pp0_iter39;
reg   [63:0] ap_reg_pp0_iter40_current_1_7_reg_1389;
reg   [63:0] tmp_5_7_reg_1396;
reg   [0:0] tmp_56_reg_1402;
wire   [0:0] tmp_57_fu_892_p2;
reg   [0:0] tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter41_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter42_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter43_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter44_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter45_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter46_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter47_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter48_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter49_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter50_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter51_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter52_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter53_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter54_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter55_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter56_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter57_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter58_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter59_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter60_tmp_57_reg_1407;
reg   [0:0] ap_reg_pp0_iter61_tmp_57_reg_1407;
wire   [63:0] current_1_8_v_fu_897_p3;
reg   [63:0] tmp_9_5_reg_1418;
reg    ap_enable_reg_pp0_iter42;
wire   [63:0] Y_1_5_fu_905_p3;
reg   [63:0] Y_1_5_reg_1423;
reg   [63:0] ap_reg_pp0_iter43_Y_1_5_reg_1423;
reg   [63:0] ap_reg_pp0_iter44_Y_1_5_reg_1423;
reg   [63:0] ap_reg_pp0_iter45_Y_1_5_reg_1423;
reg   [63:0] ap_reg_pp0_iter46_Y_1_5_reg_1423;
reg   [63:0] ap_reg_pp0_iter47_Y_1_5_reg_1423;
wire   [63:0] grp_fu_231_p2;
reg   [63:0] current_1_8_reg_1430;
wire   [0:0] notlhs9_fu_929_p2;
reg   [0:0] notlhs9_reg_1436;
wire   [0:0] notrhs9_fu_935_p2;
reg   [0:0] notrhs9_reg_1441;
reg   [0:0] tmp_62_reg_1446;
reg    ap_enable_reg_pp0_iter44;
wire   [0:0] tmp_63_fu_950_p2;
reg   [0:0] tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter45_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter46_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter47_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter48_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter49_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter50_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter51_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter52_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter53_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter54_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter55_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter56_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter57_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter58_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter59_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter60_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter61_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter62_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter63_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter64_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter65_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter66_tmp_63_reg_1451;
reg   [0:0] ap_reg_pp0_iter67_tmp_63_reg_1451;
wire   [63:0] X_1_5_fu_955_p3;
reg   [63:0] X_1_5_reg_1457;
wire   [63:0] grp_fu_264_p2;
reg   [63:0] tmp_9_6_reg_1463;
reg    ap_enable_reg_pp0_iter45;
reg   [63:0] tmp_6_8_reg_1468;
reg    ap_enable_reg_pp0_iter47;
wire   [63:0] X_1_6_fu_962_p3;
reg   [63:0] X_1_6_reg_1474;
reg   [63:0] ap_reg_pp0_iter49_X_1_6_reg_1474;
reg   [63:0] ap_reg_pp0_iter50_X_1_6_reg_1474;
reg   [63:0] ap_reg_pp0_iter51_X_1_6_reg_1474;
reg   [63:0] ap_reg_pp0_iter52_X_1_6_reg_1474;
reg   [63:0] ap_reg_pp0_iter53_X_1_6_reg_1474;
wire   [63:0] Y_1_6_fu_969_p3;
reg   [63:0] Y_1_6_reg_1480;
reg   [63:0] tmp_7_9_reg_1487;
reg    ap_enable_reg_pp0_iter51;
wire   [63:0] grp_fu_270_p2;
reg   [63:0] tmp_9_7_reg_1493;
reg    ap_enable_reg_pp0_iter53;
wire   [63:0] Y_1_7_fu_976_p3;
reg   [63:0] Y_1_7_reg_1498;
reg   [63:0] ap_reg_pp0_iter54_Y_1_7_reg_1498;
reg   [63:0] ap_reg_pp0_iter55_Y_1_7_reg_1498;
reg   [63:0] ap_reg_pp0_iter56_Y_1_7_reg_1498;
reg   [63:0] ap_reg_pp0_iter57_Y_1_7_reg_1498;
reg   [63:0] ap_reg_pp0_iter58_Y_1_7_reg_1498;
wire   [63:0] X_1_7_fu_983_p3;
reg   [63:0] X_1_7_reg_1505;
reg   [63:0] tmp_9_8_reg_1511;
reg    ap_enable_reg_pp0_iter56;
reg   [63:0] tmp_8_10_reg_1516;
reg    ap_enable_reg_pp0_iter59;
wire   [63:0] grp_fu_296_p3;
reg   [63:0] X_1_8_reg_1522;
reg   [63:0] ap_reg_pp0_iter60_X_1_8_reg_1522;
reg   [63:0] ap_reg_pp0_iter61_X_1_8_reg_1522;
reg   [63:0] ap_reg_pp0_iter62_X_1_8_reg_1522;
reg   [63:0] ap_reg_pp0_iter63_X_1_8_reg_1522;
reg   [63:0] ap_reg_pp0_iter64_X_1_8_reg_1522;
reg   [63:0] Y_1_8_reg_1529;
reg    ap_enable_reg_pp0_iter61;
reg   [63:0] tmp_9_11_reg_1536;
reg    ap_enable_reg_pp0_iter62;
reg   [63:0] tmp_9_9_reg_1542;
reg    ap_enable_reg_pp0_iter64;
wire   [63:0] Y_1_9_fu_990_p3;
reg   [63:0] Y_1_9_reg_1548;
reg   [63:0] ap_reg_pp0_iter65_Y_1_9_reg_1548;
reg   [63:0] ap_reg_pp0_iter66_Y_1_9_reg_1548;
wire   [61:0] tmp_3_cast_fu_997_p1;
reg   [61:0] tmp_3_cast_reg_1553;
wire   [61:0] theta2_sum_fu_1000_p2;
reg   [61:0] theta2_sum_reg_1559;
wire   [61:0] s4_sum_fu_1015_p2;
reg   [61:0] s4_sum_reg_1570;
wire   [61:0] c6_sum_fu_1019_p2;
reg   [61:0] c6_sum_reg_1575;
wire   [63:0] grp_fu_243_p2;
reg   [63:0] T_9_reg_1586;
wire   [63:0] X_1_9_fu_1033_p3;
reg   [63:0] X_1_9_reg_1591;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter65;
reg   [6:0] i1_phi_fu_214_p4;
wire   [63:0] theta2_sum_cast_fu_1005_p1;
wire   [63:0] s4_sum_cast_fu_1023_p1;
wire   [63:0] c6_sum_cast_fu_1039_p1;
reg    ap_reg_ioackin_gmem_AWREADY;
reg    ap_block_pp0_stage3_01001;
reg    ap_reg_ioackin_gmem_WREADY;
reg    ap_block_pp0_stage4_01001;
wire    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage2_01001;
reg   [63:0] grp_fu_221_p0;
reg   [63:0] grp_fu_221_p1;
reg   [63:0] grp_fu_225_p0;
reg   [63:0] grp_fu_225_p1;
reg   [63:0] grp_fu_231_p0;
reg   [63:0] grp_fu_231_p1;
reg   [63:0] grp_fu_235_p0;
reg   [63:0] grp_fu_235_p1;
reg   [63:0] grp_fu_239_p0;
reg   [63:0] grp_fu_239_p1;
reg   [63:0] grp_fu_243_p0;
reg   [63:0] grp_fu_243_p1;
reg   [63:0] grp_fu_247_p0;
reg   [63:0] grp_fu_247_p1;
reg   [63:0] grp_fu_254_p0;
reg   [63:0] grp_fu_254_p1;
reg   [63:0] grp_fu_264_p0;
reg   [63:0] grp_fu_264_p1;
reg   [63:0] grp_fu_270_p0;
reg   [63:0] grp_fu_270_p1;
reg   [63:0] grp_fu_284_p0;
reg   [63:0] grp_fu_284_p1;
reg   [63:0] grp_fu_289_p0;
reg   [63:0] grp_fu_289_p1;
wire   [31:0] grp_fu_293_p0;
reg   [0:0] grp_fu_296_p0;
wire   [63:0] grp_fu_239_p2;
wire   [60:0] tmp_3_fu_303_p4;
wire   [60:0] tmp_4_fu_317_p4;
wire   [60:0] tmp_5_fu_331_p4;
wire   [63:0] radian_to_int_fu_368_p1;
wire   [10:0] tmp_s_fu_371_p4;
wire   [51:0] tmp_6_fu_381_p1;
wire   [0:0] notrhs_fu_391_p2;
wire   [0:0] notlhs_fu_385_p2;
wire   [0:0] tmp_7_fu_403_p2;
wire   [63:0] current_1_to_int_fu_424_p1;
wire   [10:0] tmp_10_fu_427_p4;
wire   [51:0] tmp_11_fu_437_p1;
wire   [0:0] notrhs2_fu_447_p2;
wire   [0:0] notlhs2_fu_441_p2;
wire   [0:0] tmp_12_fu_453_p2;
wire   [0:0] tmp_13_fu_459_p2;
wire   [63:0] current_1_1_to_int_fu_485_p1;
wire   [10:0] tmp_16_fu_488_p4;
wire   [51:0] tmp_17_fu_498_p1;
wire   [0:0] notrhs4_fu_508_p2;
wire   [0:0] notlhs4_fu_502_p2;
wire   [0:0] tmp_18_fu_514_p2;
wire   [0:0] tmp_19_fu_520_p2;
wire   [63:0] current_1_2_to_int_fu_545_p1;
wire   [10:0] tmp_22_fu_548_p4;
wire   [51:0] tmp_23_fu_558_p1;
wire   [0:0] notrhs6_fu_568_p2;
wire   [0:0] notlhs6_fu_562_p2;
wire   [0:0] tmp_24_fu_574_p2;
wire   [0:0] tmp_25_fu_580_p2;
wire   [63:0] current_1_3_to_int_fu_605_p1;
wire   [10:0] tmp_28_fu_608_p4;
wire   [51:0] tmp_29_fu_618_p1;
wire   [0:0] notrhs8_fu_628_p2;
wire   [0:0] notlhs8_fu_622_p2;
wire   [0:0] tmp_30_fu_634_p2;
wire   [0:0] tmp_31_fu_640_p2;
wire   [63:0] current_1_4_to_int_fu_665_p1;
wire   [10:0] tmp_34_fu_668_p4;
wire   [51:0] tmp_35_fu_678_p1;
wire   [0:0] notrhs1_fu_688_p2;
wire   [0:0] notlhs1_fu_682_p2;
wire   [0:0] tmp_36_fu_694_p2;
wire   [0:0] tmp_37_fu_700_p2;
wire   [63:0] current_1_5_to_int_fu_725_p1;
wire   [10:0] tmp_40_fu_728_p4;
wire   [51:0] tmp_41_fu_738_p1;
wire   [0:0] notrhs3_fu_748_p2;
wire   [0:0] notlhs3_fu_742_p2;
wire   [0:0] tmp_42_fu_754_p2;
wire   [0:0] tmp_43_fu_760_p2;
wire   [63:0] current_1_6_to_int_fu_785_p1;
wire   [10:0] tmp_46_fu_788_p4;
wire   [51:0] tmp_47_fu_798_p1;
wire   [0:0] notrhs5_fu_808_p2;
wire   [0:0] notlhs5_fu_802_p2;
wire   [0:0] tmp_48_fu_814_p2;
wire   [0:0] tmp_49_fu_820_p2;
wire   [63:0] current_1_7_to_int_fu_852_p1;
wire   [10:0] tmp_52_fu_855_p4;
wire   [51:0] tmp_53_fu_865_p1;
wire   [0:0] notrhs7_fu_875_p2;
wire   [0:0] notlhs7_fu_869_p2;
wire   [0:0] tmp_54_fu_881_p2;
wire   [0:0] tmp_55_fu_887_p2;
wire   [63:0] current_1_8_to_int_fu_912_p1;
wire   [10:0] tmp_58_fu_915_p4;
wire   [51:0] tmp_59_fu_925_p1;
wire   [0:0] tmp_60_fu_941_p2;
wire   [0:0] tmp_61_fu_945_p2;
reg   [1:0] grp_fu_221_opcode;
reg    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage4_00001;
reg    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
reg    grp_fu_221_ce;
reg   [1:0] grp_fu_225_opcode;
reg    grp_fu_225_ce;
reg   [1:0] grp_fu_231_opcode;
reg    grp_fu_231_ce;
reg   [1:0] grp_fu_235_opcode;
reg    grp_fu_235_ce;
reg   [1:0] grp_fu_239_opcode;
reg    grp_fu_239_ce;
reg   [1:0] grp_fu_243_opcode;
reg    grp_fu_243_ce;
reg    grp_fu_247_ce;
reg    grp_fu_254_ce;
reg    grp_fu_264_ce;
reg    grp_fu_270_ce;
reg    grp_fu_279_ce;
reg    grp_fu_284_ce;
reg    grp_fu_289_ce;
reg    grp_fu_293_ce;
wire    ap_CS_fsm_state346;
reg   [6:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1761;
reg    ap_condition_1791;
reg    ap_condition_1817;
reg    ap_condition_1779;
reg    ap_condition_1806;
reg    ap_condition_1829;

// power-on initialization
initial begin
#0 ap_rst_n_inv = 1'b1;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_reg_ioackin_gmem_AWREADY = 1'b0;
#0 ap_reg_ioackin_gmem_WREADY = 1'b0;
end

cordic_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
cordic_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .theta(theta),
    .s(s),
    .c(c)
);

cordic_gmem_m_axi #(
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
cordic_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(8'd255),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

cordic_dadddsub_64ns_64ns_64_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dadddsub_64ns_64ns_64_13_full_dsp_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .opcode(grp_fu_221_opcode),
    .ce(grp_fu_221_ce),
    .dout(grp_fu_221_p2)
);

cordic_dadddsub_64ns_64ns_64_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dadddsub_64ns_64ns_64_13_full_dsp_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_225_p0),
    .din1(grp_fu_225_p1),
    .opcode(grp_fu_225_opcode),
    .ce(grp_fu_225_ce),
    .dout(grp_fu_225_p2)
);

cordic_dadddsub_64ns_64ns_64_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dadddsub_64ns_64ns_64_13_full_dsp_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_231_p0),
    .din1(grp_fu_231_p1),
    .opcode(grp_fu_231_opcode),
    .ce(grp_fu_231_ce),
    .dout(grp_fu_231_p2)
);

cordic_dadddsub_64ns_64ns_64_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dadddsub_64ns_64ns_64_13_full_dsp_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_235_p0),
    .din1(grp_fu_235_p1),
    .opcode(grp_fu_235_opcode),
    .ce(grp_fu_235_ce),
    .dout(grp_fu_235_p2)
);

cordic_dadddsub_64ns_64ns_64_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dadddsub_64ns_64ns_64_13_full_dsp_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_239_p0),
    .din1(grp_fu_239_p1),
    .opcode(grp_fu_239_opcode),
    .ce(grp_fu_239_ce),
    .dout(grp_fu_239_p2)
);

cordic_dadddsub_64ns_64ns_64_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dadddsub_64ns_64ns_64_13_full_dsp_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_243_p0),
    .din1(grp_fu_243_p1),
    .opcode(grp_fu_243_opcode),
    .ce(grp_fu_243_ce),
    .dout(grp_fu_243_p2)
);

cordic_dmul_64ns_64ns_64_15_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dmul_64ns_64ns_64_15_max_dsp_U7(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_247_p0),
    .din1(grp_fu_247_p1),
    .ce(grp_fu_247_ce),
    .dout(grp_fu_247_p2)
);

cordic_dmul_64ns_64ns_64_15_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dmul_64ns_64ns_64_15_max_dsp_U8(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_254_p0),
    .din1(grp_fu_254_p1),
    .ce(grp_fu_254_ce),
    .dout(grp_fu_254_p2)
);

cordic_dmul_64ns_64ns_64_15_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dmul_64ns_64ns_64_15_max_dsp_U9(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_264_p0),
    .din1(grp_fu_264_p1),
    .ce(grp_fu_264_ce),
    .dout(grp_fu_264_p2)
);

cordic_dmul_64ns_64ns_64_15_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_dmul_64ns_64ns_64_15_max_dsp_U10(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_270_p0),
    .din1(grp_fu_270_p1),
    .ce(grp_fu_270_ce),
    .dout(grp_fu_270_p2)
);

cordic_ddiv_64ns_64ns_64_59 #(
    .ID( 1 ),
    .NUM_STAGE( 59 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
cordic_ddiv_64ns_64ns_64_59_U11(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_1_reg_1088),
    .din1(64'd4640537203540230144),
    .ce(grp_fu_279_ce),
    .dout(grp_fu_279_p2)
);

cordic_dcmp_64ns_64ns_1_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
cordic_dcmp_64ns_64ns_1_2_U12(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_284_p0),
    .din1(grp_fu_284_p1),
    .ce(grp_fu_284_ce),
    .opcode(5'd2),
    .dout(grp_fu_284_p2)
);

cordic_dcmp_64ns_64ns_1_2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
cordic_dcmp_64ns_64ns_1_2_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_289_p0),
    .din1(grp_fu_289_p1),
    .ce(grp_fu_289_ce),
    .opcode(5'd2),
    .dout(grp_fu_289_p2)
);

cordic_sitodp_32ns_64_8 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cordic_sitodp_32ns_64_8_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_293_p0),
    .ce(grp_fu_293_ce),
    .dout(grp_fu_293_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_subdone == 1'b0)))) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter68 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_AWREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)))) begin
            ap_reg_ioackin_gmem_AWREADY <= 1'b0;
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == gmem_AWREADY) & (ap_block_pp0_stage3_01001 == 1'b0)) | ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == gmem_AWREADY) & (ap_block_pp0_stage0_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == gmem_AWREADY) & (ap_block_pp0_stage2_01001 == 1'b0)))) begin
            ap_reg_ioackin_gmem_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_WREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
            ap_reg_ioackin_gmem_WREADY <= 1'b0;
        end else if ((((1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage4_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage1_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (ap_block_pp0_stage3_01001 == 1'b0) & (1'b1 == gmem_WREADY)))) begin
            ap_reg_ioackin_gmem_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond1_reg_1064 == 1'd0))) begin
        i1_reg_210 <= i_reg_1078;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i1_reg_210 <= 7'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (ap_reg_pp0_iter66_tmp_63_reg_1451 == 1'd1))) begin
        T_9_reg_1586 <= grp_fu_243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter22_exitcond1_reg_1064))) begin
        X_1_1_reg_1191 <= X_1_1_fu_538_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064))) begin
        X_1_2_reg_1232 <= X_1_2_fu_598_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter33_exitcond1_reg_1064))) begin
        X_1_3_reg_1330 <= X_1_3_fu_770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064))) begin
        X_1_4_reg_1371 <= X_1_4_fu_830_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter44_exitcond1_reg_1064))) begin
        X_1_5_reg_1457 <= X_1_5_fu_955_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064))) begin
        X_1_6_reg_1474 <= X_1_6_fu_962_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter55_exitcond1_reg_1064))) begin
        X_1_7_reg_1505 <= X_1_7_fu_983_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter59_exitcond1_reg_1064))) begin
        X_1_8_reg_1522 <= grp_fu_296_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0))) begin
        X_1_9_reg_1591 <= X_1_9_fu_1033_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        Y_1_1_reg_1167 <= grp_fu_225_p2;
        current_1_1_reg_1160 <= grp_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter27_exitcond1_reg_1064))) begin
        Y_1_2_reg_1262 <= Y_1_2_fu_658_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter31_exitcond1_reg_1064))) begin
        Y_1_3_reg_1304 <= Y_1_3_fu_718_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064))) begin
        Y_1_4_reg_1382 <= Y_1_4_fu_845_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064))) begin
        Y_1_5_reg_1423 <= Y_1_5_fu_905_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter50_exitcond1_reg_1064))) begin
        Y_1_6_reg_1480 <= Y_1_6_fu_969_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064))) begin
        Y_1_7_reg_1498 <= Y_1_7_fu_976_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter61) & (1'd0 == ap_reg_pp0_iter61_exitcond1_reg_1064))) begin
        Y_1_8_reg_1529 <= grp_fu_296_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter64_exitcond1_reg_1064))) begin
        Y_1_9_reg_1548 <= Y_1_9_fu_990_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'd0 == ap_reg_pp0_iter16_exitcond1_reg_1064) & (ap_block_pp0_stage4_11001 == 1'b0))) begin
        Y_1_reg_1126[63] <= Y_1_fu_416_p3[63];
        current_1_reg_1119[63] <= current_1_fu_408_p3[63];
        tmp_8_reg_1106 <= tmp_8_fu_397_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter10_exitcond1_reg_1064 <= ap_reg_pp0_iter9_exitcond1_reg_1064;
        ap_reg_pp0_iter10_tmp_2_reg_1073 <= ap_reg_pp0_iter9_tmp_2_reg_1073;
        ap_reg_pp0_iter11_exitcond1_reg_1064 <= ap_reg_pp0_iter10_exitcond1_reg_1064;
        ap_reg_pp0_iter11_tmp_2_reg_1073 <= ap_reg_pp0_iter10_tmp_2_reg_1073;
        ap_reg_pp0_iter12_exitcond1_reg_1064 <= ap_reg_pp0_iter11_exitcond1_reg_1064;
        ap_reg_pp0_iter12_tmp_2_reg_1073 <= ap_reg_pp0_iter11_tmp_2_reg_1073;
        ap_reg_pp0_iter13_exitcond1_reg_1064 <= ap_reg_pp0_iter12_exitcond1_reg_1064;
        ap_reg_pp0_iter13_tmp_2_reg_1073 <= ap_reg_pp0_iter12_tmp_2_reg_1073;
        ap_reg_pp0_iter14_exitcond1_reg_1064 <= ap_reg_pp0_iter13_exitcond1_reg_1064;
        ap_reg_pp0_iter14_tmp_2_reg_1073 <= ap_reg_pp0_iter13_tmp_2_reg_1073;
        ap_reg_pp0_iter15_exitcond1_reg_1064 <= ap_reg_pp0_iter14_exitcond1_reg_1064;
        ap_reg_pp0_iter15_tmp_2_reg_1073 <= ap_reg_pp0_iter14_tmp_2_reg_1073;
        ap_reg_pp0_iter16_exitcond1_reg_1064 <= ap_reg_pp0_iter15_exitcond1_reg_1064;
        ap_reg_pp0_iter16_tmp_2_reg_1073 <= ap_reg_pp0_iter15_tmp_2_reg_1073;
        ap_reg_pp0_iter17_exitcond1_reg_1064 <= ap_reg_pp0_iter16_exitcond1_reg_1064;
        ap_reg_pp0_iter17_tmp_2_reg_1073 <= ap_reg_pp0_iter16_tmp_2_reg_1073;
        ap_reg_pp0_iter18_exitcond1_reg_1064 <= ap_reg_pp0_iter17_exitcond1_reg_1064;
        ap_reg_pp0_iter18_tmp_2_reg_1073 <= ap_reg_pp0_iter17_tmp_2_reg_1073;
        ap_reg_pp0_iter19_exitcond1_reg_1064 <= ap_reg_pp0_iter18_exitcond1_reg_1064;
        ap_reg_pp0_iter19_tmp_2_reg_1073 <= ap_reg_pp0_iter18_tmp_2_reg_1073;
        ap_reg_pp0_iter1_exitcond1_reg_1064 <= exitcond1_reg_1064;
        ap_reg_pp0_iter1_tmp_2_reg_1073 <= tmp_2_reg_1073;
        ap_reg_pp0_iter20_exitcond1_reg_1064 <= ap_reg_pp0_iter19_exitcond1_reg_1064;
        ap_reg_pp0_iter20_tmp_2_reg_1073 <= ap_reg_pp0_iter19_tmp_2_reg_1073;
        ap_reg_pp0_iter21_Y_1_1_reg_1167 <= Y_1_1_reg_1167;
        ap_reg_pp0_iter21_exitcond1_reg_1064 <= ap_reg_pp0_iter20_exitcond1_reg_1064;
        ap_reg_pp0_iter21_tmp_2_reg_1073 <= ap_reg_pp0_iter20_tmp_2_reg_1073;
        ap_reg_pp0_iter22_Y_1_1_reg_1167 <= ap_reg_pp0_iter21_Y_1_1_reg_1167;
        ap_reg_pp0_iter22_exitcond1_reg_1064 <= ap_reg_pp0_iter21_exitcond1_reg_1064;
        ap_reg_pp0_iter22_tmp_2_reg_1073 <= ap_reg_pp0_iter21_tmp_2_reg_1073;
        ap_reg_pp0_iter23_Y_1_1_reg_1167 <= ap_reg_pp0_iter22_Y_1_1_reg_1167;
        ap_reg_pp0_iter23_exitcond1_reg_1064 <= ap_reg_pp0_iter22_exitcond1_reg_1064;
        ap_reg_pp0_iter23_tmp_2_reg_1073 <= ap_reg_pp0_iter22_tmp_2_reg_1073;
        ap_reg_pp0_iter24_Y_1_1_reg_1167 <= ap_reg_pp0_iter23_Y_1_1_reg_1167;
        ap_reg_pp0_iter24_exitcond1_reg_1064 <= ap_reg_pp0_iter23_exitcond1_reg_1064;
        ap_reg_pp0_iter24_tmp_2_reg_1073 <= ap_reg_pp0_iter23_tmp_2_reg_1073;
        ap_reg_pp0_iter25_Y_1_1_reg_1167 <= ap_reg_pp0_iter24_Y_1_1_reg_1167;
        ap_reg_pp0_iter25_exitcond1_reg_1064 <= ap_reg_pp0_iter24_exitcond1_reg_1064;
        ap_reg_pp0_iter25_tmp_2_reg_1073 <= ap_reg_pp0_iter24_tmp_2_reg_1073;
        ap_reg_pp0_iter26_exitcond1_reg_1064 <= ap_reg_pp0_iter25_exitcond1_reg_1064;
        ap_reg_pp0_iter26_tmp_2_reg_1073 <= ap_reg_pp0_iter25_tmp_2_reg_1073;
        ap_reg_pp0_iter27_exitcond1_reg_1064 <= ap_reg_pp0_iter26_exitcond1_reg_1064;
        ap_reg_pp0_iter27_tmp_2_reg_1073 <= ap_reg_pp0_iter26_tmp_2_reg_1073;
        ap_reg_pp0_iter28_exitcond1_reg_1064 <= ap_reg_pp0_iter27_exitcond1_reg_1064;
        ap_reg_pp0_iter28_tmp_2_reg_1073 <= ap_reg_pp0_iter27_tmp_2_reg_1073;
        ap_reg_pp0_iter28_tmp_33_reg_1250 <= tmp_33_reg_1250;
        ap_reg_pp0_iter29_exitcond1_reg_1064 <= ap_reg_pp0_iter28_exitcond1_reg_1064;
        ap_reg_pp0_iter29_tmp_2_reg_1073 <= ap_reg_pp0_iter28_tmp_2_reg_1073;
        ap_reg_pp0_iter29_tmp_33_reg_1250 <= ap_reg_pp0_iter28_tmp_33_reg_1250;
        ap_reg_pp0_iter2_exitcond1_reg_1064 <= ap_reg_pp0_iter1_exitcond1_reg_1064;
        ap_reg_pp0_iter2_tmp_2_reg_1073 <= ap_reg_pp0_iter1_tmp_2_reg_1073;
        ap_reg_pp0_iter30_exitcond1_reg_1064 <= ap_reg_pp0_iter29_exitcond1_reg_1064;
        ap_reg_pp0_iter30_tmp_2_reg_1073 <= ap_reg_pp0_iter29_tmp_2_reg_1073;
        ap_reg_pp0_iter30_tmp_33_reg_1250 <= ap_reg_pp0_iter29_tmp_33_reg_1250;
        ap_reg_pp0_iter31_exitcond1_reg_1064 <= ap_reg_pp0_iter30_exitcond1_reg_1064;
        ap_reg_pp0_iter31_tmp_2_reg_1073 <= ap_reg_pp0_iter30_tmp_2_reg_1073;
        ap_reg_pp0_iter31_tmp_33_reg_1250 <= ap_reg_pp0_iter30_tmp_33_reg_1250;
        ap_reg_pp0_iter32_exitcond1_reg_1064 <= ap_reg_pp0_iter31_exitcond1_reg_1064;
        ap_reg_pp0_iter32_tmp_2_reg_1073 <= ap_reg_pp0_iter31_tmp_2_reg_1073;
        ap_reg_pp0_iter32_tmp_33_reg_1250 <= ap_reg_pp0_iter31_tmp_33_reg_1250;
        ap_reg_pp0_iter33_exitcond1_reg_1064 <= ap_reg_pp0_iter32_exitcond1_reg_1064;
        ap_reg_pp0_iter33_tmp_2_reg_1073 <= ap_reg_pp0_iter32_tmp_2_reg_1073;
        ap_reg_pp0_iter33_tmp_33_reg_1250 <= ap_reg_pp0_iter32_tmp_33_reg_1250;
        ap_reg_pp0_iter34_exitcond1_reg_1064 <= ap_reg_pp0_iter33_exitcond1_reg_1064;
        ap_reg_pp0_iter34_tmp_2_reg_1073 <= ap_reg_pp0_iter33_tmp_2_reg_1073;
        ap_reg_pp0_iter34_tmp_33_reg_1250 <= ap_reg_pp0_iter33_tmp_33_reg_1250;
        ap_reg_pp0_iter35_exitcond1_reg_1064 <= ap_reg_pp0_iter34_exitcond1_reg_1064;
        ap_reg_pp0_iter35_tmp_2_reg_1073 <= ap_reg_pp0_iter34_tmp_2_reg_1073;
        ap_reg_pp0_iter35_tmp_33_reg_1250 <= ap_reg_pp0_iter34_tmp_33_reg_1250;
        ap_reg_pp0_iter36_exitcond1_reg_1064 <= ap_reg_pp0_iter35_exitcond1_reg_1064;
        ap_reg_pp0_iter36_tmp_2_reg_1073 <= ap_reg_pp0_iter35_tmp_2_reg_1073;
        ap_reg_pp0_iter36_tmp_33_reg_1250 <= ap_reg_pp0_iter35_tmp_33_reg_1250;
        ap_reg_pp0_iter37_exitcond1_reg_1064 <= ap_reg_pp0_iter36_exitcond1_reg_1064;
        ap_reg_pp0_iter37_tmp_2_reg_1073 <= ap_reg_pp0_iter36_tmp_2_reg_1073;
        ap_reg_pp0_iter37_tmp_33_reg_1250 <= ap_reg_pp0_iter36_tmp_33_reg_1250;
        ap_reg_pp0_iter38_exitcond1_reg_1064 <= ap_reg_pp0_iter37_exitcond1_reg_1064;
        ap_reg_pp0_iter38_tmp_2_reg_1073 <= ap_reg_pp0_iter37_tmp_2_reg_1073;
        ap_reg_pp0_iter38_tmp_33_reg_1250 <= ap_reg_pp0_iter37_tmp_33_reg_1250;
        ap_reg_pp0_iter39_exitcond1_reg_1064 <= ap_reg_pp0_iter38_exitcond1_reg_1064;
        ap_reg_pp0_iter39_tmp_2_reg_1073 <= ap_reg_pp0_iter38_tmp_2_reg_1073;
        ap_reg_pp0_iter39_tmp_33_reg_1250 <= ap_reg_pp0_iter38_tmp_33_reg_1250;
        ap_reg_pp0_iter3_exitcond1_reg_1064 <= ap_reg_pp0_iter2_exitcond1_reg_1064;
        ap_reg_pp0_iter3_tmp_2_reg_1073 <= ap_reg_pp0_iter2_tmp_2_reg_1073;
        ap_reg_pp0_iter40_exitcond1_reg_1064 <= ap_reg_pp0_iter39_exitcond1_reg_1064;
        ap_reg_pp0_iter40_tmp_2_reg_1073 <= ap_reg_pp0_iter39_tmp_2_reg_1073;
        ap_reg_pp0_iter41_exitcond1_reg_1064 <= ap_reg_pp0_iter40_exitcond1_reg_1064;
        ap_reg_pp0_iter41_tmp_2_reg_1073 <= ap_reg_pp0_iter40_tmp_2_reg_1073;
        ap_reg_pp0_iter42_exitcond1_reg_1064 <= ap_reg_pp0_iter41_exitcond1_reg_1064;
        ap_reg_pp0_iter42_tmp_2_reg_1073 <= ap_reg_pp0_iter41_tmp_2_reg_1073;
        ap_reg_pp0_iter43_exitcond1_reg_1064 <= ap_reg_pp0_iter42_exitcond1_reg_1064;
        ap_reg_pp0_iter43_tmp_2_reg_1073 <= ap_reg_pp0_iter42_tmp_2_reg_1073;
        ap_reg_pp0_iter44_exitcond1_reg_1064 <= ap_reg_pp0_iter43_exitcond1_reg_1064;
        ap_reg_pp0_iter44_tmp_2_reg_1073 <= ap_reg_pp0_iter43_tmp_2_reg_1073;
        ap_reg_pp0_iter45_exitcond1_reg_1064 <= ap_reg_pp0_iter44_exitcond1_reg_1064;
        ap_reg_pp0_iter45_tmp_2_reg_1073 <= ap_reg_pp0_iter44_tmp_2_reg_1073;
        ap_reg_pp0_iter46_exitcond1_reg_1064 <= ap_reg_pp0_iter45_exitcond1_reg_1064;
        ap_reg_pp0_iter46_tmp_2_reg_1073 <= ap_reg_pp0_iter45_tmp_2_reg_1073;
        ap_reg_pp0_iter47_exitcond1_reg_1064 <= ap_reg_pp0_iter46_exitcond1_reg_1064;
        ap_reg_pp0_iter47_tmp_2_reg_1073 <= ap_reg_pp0_iter46_tmp_2_reg_1073;
        ap_reg_pp0_iter48_exitcond1_reg_1064 <= ap_reg_pp0_iter47_exitcond1_reg_1064;
        ap_reg_pp0_iter48_tmp_2_reg_1073 <= ap_reg_pp0_iter47_tmp_2_reg_1073;
        ap_reg_pp0_iter49_X_1_6_reg_1474 <= X_1_6_reg_1474;
        ap_reg_pp0_iter49_exitcond1_reg_1064 <= ap_reg_pp0_iter48_exitcond1_reg_1064;
        ap_reg_pp0_iter49_tmp_2_reg_1073 <= ap_reg_pp0_iter48_tmp_2_reg_1073;
        ap_reg_pp0_iter4_exitcond1_reg_1064 <= ap_reg_pp0_iter3_exitcond1_reg_1064;
        ap_reg_pp0_iter4_tmp_2_reg_1073 <= ap_reg_pp0_iter3_tmp_2_reg_1073;
        ap_reg_pp0_iter50_X_1_6_reg_1474 <= ap_reg_pp0_iter49_X_1_6_reg_1474;
        ap_reg_pp0_iter50_exitcond1_reg_1064 <= ap_reg_pp0_iter49_exitcond1_reg_1064;
        ap_reg_pp0_iter50_tmp_2_reg_1073 <= ap_reg_pp0_iter49_tmp_2_reg_1073;
        ap_reg_pp0_iter51_X_1_6_reg_1474 <= ap_reg_pp0_iter50_X_1_6_reg_1474;
        ap_reg_pp0_iter51_exitcond1_reg_1064 <= ap_reg_pp0_iter50_exitcond1_reg_1064;
        ap_reg_pp0_iter51_tmp_2_reg_1073 <= ap_reg_pp0_iter50_tmp_2_reg_1073;
        ap_reg_pp0_iter52_X_1_6_reg_1474 <= ap_reg_pp0_iter51_X_1_6_reg_1474;
        ap_reg_pp0_iter52_exitcond1_reg_1064 <= ap_reg_pp0_iter51_exitcond1_reg_1064;
        ap_reg_pp0_iter52_tmp_2_reg_1073 <= ap_reg_pp0_iter51_tmp_2_reg_1073;
        ap_reg_pp0_iter53_X_1_6_reg_1474 <= ap_reg_pp0_iter52_X_1_6_reg_1474;
        ap_reg_pp0_iter53_exitcond1_reg_1064 <= ap_reg_pp0_iter52_exitcond1_reg_1064;
        ap_reg_pp0_iter53_tmp_2_reg_1073 <= ap_reg_pp0_iter52_tmp_2_reg_1073;
        ap_reg_pp0_iter54_exitcond1_reg_1064 <= ap_reg_pp0_iter53_exitcond1_reg_1064;
        ap_reg_pp0_iter54_tmp_2_reg_1073 <= ap_reg_pp0_iter53_tmp_2_reg_1073;
        ap_reg_pp0_iter55_exitcond1_reg_1064 <= ap_reg_pp0_iter54_exitcond1_reg_1064;
        ap_reg_pp0_iter55_tmp_2_reg_1073 <= ap_reg_pp0_iter54_tmp_2_reg_1073;
        ap_reg_pp0_iter56_exitcond1_reg_1064 <= ap_reg_pp0_iter55_exitcond1_reg_1064;
        ap_reg_pp0_iter56_tmp_2_reg_1073 <= ap_reg_pp0_iter55_tmp_2_reg_1073;
        ap_reg_pp0_iter57_exitcond1_reg_1064 <= ap_reg_pp0_iter56_exitcond1_reg_1064;
        ap_reg_pp0_iter57_tmp_2_reg_1073 <= ap_reg_pp0_iter56_tmp_2_reg_1073;
        ap_reg_pp0_iter58_exitcond1_reg_1064 <= ap_reg_pp0_iter57_exitcond1_reg_1064;
        ap_reg_pp0_iter58_tmp_2_reg_1073 <= ap_reg_pp0_iter57_tmp_2_reg_1073;
        ap_reg_pp0_iter59_exitcond1_reg_1064 <= ap_reg_pp0_iter58_exitcond1_reg_1064;
        ap_reg_pp0_iter59_tmp_2_reg_1073 <= ap_reg_pp0_iter58_tmp_2_reg_1073;
        ap_reg_pp0_iter5_exitcond1_reg_1064 <= ap_reg_pp0_iter4_exitcond1_reg_1064;
        ap_reg_pp0_iter5_tmp_2_reg_1073 <= ap_reg_pp0_iter4_tmp_2_reg_1073;
        ap_reg_pp0_iter60_exitcond1_reg_1064 <= ap_reg_pp0_iter59_exitcond1_reg_1064;
        ap_reg_pp0_iter60_tmp_2_reg_1073 <= ap_reg_pp0_iter59_tmp_2_reg_1073;
        ap_reg_pp0_iter61_exitcond1_reg_1064 <= ap_reg_pp0_iter60_exitcond1_reg_1064;
        ap_reg_pp0_iter61_tmp_2_reg_1073 <= ap_reg_pp0_iter60_tmp_2_reg_1073;
        ap_reg_pp0_iter62_exitcond1_reg_1064 <= ap_reg_pp0_iter61_exitcond1_reg_1064;
        ap_reg_pp0_iter62_tmp_2_reg_1073 <= ap_reg_pp0_iter61_tmp_2_reg_1073;
        ap_reg_pp0_iter63_exitcond1_reg_1064 <= ap_reg_pp0_iter62_exitcond1_reg_1064;
        ap_reg_pp0_iter63_tmp_2_reg_1073 <= ap_reg_pp0_iter62_tmp_2_reg_1073;
        ap_reg_pp0_iter64_exitcond1_reg_1064 <= ap_reg_pp0_iter63_exitcond1_reg_1064;
        ap_reg_pp0_iter64_tmp_2_reg_1073 <= ap_reg_pp0_iter63_tmp_2_reg_1073;
        ap_reg_pp0_iter65_exitcond1_reg_1064 <= ap_reg_pp0_iter64_exitcond1_reg_1064;
        ap_reg_pp0_iter65_tmp_2_reg_1073 <= ap_reg_pp0_iter64_tmp_2_reg_1073;
        ap_reg_pp0_iter66_exitcond1_reg_1064 <= ap_reg_pp0_iter65_exitcond1_reg_1064;
        ap_reg_pp0_iter66_tmp_2_reg_1073 <= ap_reg_pp0_iter65_tmp_2_reg_1073;
        ap_reg_pp0_iter67_exitcond1_reg_1064 <= ap_reg_pp0_iter66_exitcond1_reg_1064;
        ap_reg_pp0_iter68_exitcond1_reg_1064 <= ap_reg_pp0_iter67_exitcond1_reg_1064;
        ap_reg_pp0_iter6_exitcond1_reg_1064 <= ap_reg_pp0_iter5_exitcond1_reg_1064;
        ap_reg_pp0_iter6_tmp_2_reg_1073 <= ap_reg_pp0_iter5_tmp_2_reg_1073;
        ap_reg_pp0_iter7_exitcond1_reg_1064 <= ap_reg_pp0_iter6_exitcond1_reg_1064;
        ap_reg_pp0_iter7_tmp_2_reg_1073 <= ap_reg_pp0_iter6_tmp_2_reg_1073;
        ap_reg_pp0_iter8_exitcond1_reg_1064 <= ap_reg_pp0_iter7_exitcond1_reg_1064;
        ap_reg_pp0_iter8_tmp_2_reg_1073 <= ap_reg_pp0_iter7_tmp_2_reg_1073;
        ap_reg_pp0_iter9_exitcond1_reg_1064 <= ap_reg_pp0_iter8_exitcond1_reg_1064;
        ap_reg_pp0_iter9_tmp_2_reg_1073 <= ap_reg_pp0_iter8_tmp_2_reg_1073;
        exitcond1_reg_1064 <= exitcond1_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0))) begin
        ap_reg_pp0_iter17_radian_reg_1093 <= radian_reg_1093;
        ap_reg_pp0_iter18_radian_reg_1093 <= ap_reg_pp0_iter17_radian_reg_1093;
        ap_reg_pp0_iter19_radian_reg_1093 <= ap_reg_pp0_iter18_radian_reg_1093;
        ap_reg_pp0_iter20_radian_reg_1093 <= ap_reg_pp0_iter19_radian_reg_1093;
        ap_reg_pp0_iter21_radian_reg_1093 <= ap_reg_pp0_iter20_radian_reg_1093;
        ap_reg_pp0_iter22_radian_reg_1093 <= ap_reg_pp0_iter21_radian_reg_1093;
        ap_reg_pp0_iter23_radian_reg_1093 <= ap_reg_pp0_iter22_radian_reg_1093;
        ap_reg_pp0_iter24_radian_reg_1093 <= ap_reg_pp0_iter23_radian_reg_1093;
        ap_reg_pp0_iter25_radian_reg_1093 <= ap_reg_pp0_iter24_radian_reg_1093;
        ap_reg_pp0_iter26_radian_reg_1093 <= ap_reg_pp0_iter25_radian_reg_1093;
        ap_reg_pp0_iter27_radian_reg_1093 <= ap_reg_pp0_iter26_radian_reg_1093;
        ap_reg_pp0_iter28_radian_reg_1093 <= ap_reg_pp0_iter27_radian_reg_1093;
        ap_reg_pp0_iter29_radian_reg_1093 <= ap_reg_pp0_iter28_radian_reg_1093;
        ap_reg_pp0_iter30_radian_reg_1093 <= ap_reg_pp0_iter29_radian_reg_1093;
        ap_reg_pp0_iter31_radian_reg_1093 <= ap_reg_pp0_iter30_radian_reg_1093;
        ap_reg_pp0_iter31_tmp_39_reg_1287 <= tmp_39_reg_1287;
        ap_reg_pp0_iter32_Y_1_3_reg_1304 <= Y_1_3_reg_1304;
        ap_reg_pp0_iter32_radian_reg_1093 <= ap_reg_pp0_iter31_radian_reg_1093;
        ap_reg_pp0_iter32_tmp_39_reg_1287 <= ap_reg_pp0_iter31_tmp_39_reg_1287;
        ap_reg_pp0_iter33_Y_1_3_reg_1304 <= ap_reg_pp0_iter32_Y_1_3_reg_1304;
        ap_reg_pp0_iter33_radian_reg_1093 <= ap_reg_pp0_iter32_radian_reg_1093;
        ap_reg_pp0_iter33_tmp_39_reg_1287 <= ap_reg_pp0_iter32_tmp_39_reg_1287;
        ap_reg_pp0_iter34_Y_1_3_reg_1304 <= ap_reg_pp0_iter33_Y_1_3_reg_1304;
        ap_reg_pp0_iter34_radian_reg_1093 <= ap_reg_pp0_iter33_radian_reg_1093;
        ap_reg_pp0_iter34_tmp_39_reg_1287 <= ap_reg_pp0_iter33_tmp_39_reg_1287;
        ap_reg_pp0_iter35_Y_1_3_reg_1304 <= ap_reg_pp0_iter34_Y_1_3_reg_1304;
        ap_reg_pp0_iter35_radian_reg_1093 <= ap_reg_pp0_iter34_radian_reg_1093;
        ap_reg_pp0_iter35_tmp_39_reg_1287 <= ap_reg_pp0_iter34_tmp_39_reg_1287;
        ap_reg_pp0_iter36_Y_1_3_reg_1304 <= ap_reg_pp0_iter35_Y_1_3_reg_1304;
        ap_reg_pp0_iter36_radian_reg_1093 <= ap_reg_pp0_iter35_radian_reg_1093;
        ap_reg_pp0_iter36_tmp_39_reg_1287 <= ap_reg_pp0_iter35_tmp_39_reg_1287;
        ap_reg_pp0_iter37_radian_reg_1093 <= ap_reg_pp0_iter36_radian_reg_1093;
        ap_reg_pp0_iter37_tmp_39_reg_1287 <= ap_reg_pp0_iter36_tmp_39_reg_1287;
        ap_reg_pp0_iter38_radian_reg_1093 <= ap_reg_pp0_iter37_radian_reg_1093;
        ap_reg_pp0_iter38_tmp_39_reg_1287 <= ap_reg_pp0_iter37_tmp_39_reg_1287;
        ap_reg_pp0_iter39_radian_reg_1093 <= ap_reg_pp0_iter38_radian_reg_1093;
        ap_reg_pp0_iter39_tmp_39_reg_1287 <= ap_reg_pp0_iter38_tmp_39_reg_1287;
        ap_reg_pp0_iter40_current_1_7_reg_1389 <= current_1_7_reg_1389;
        ap_reg_pp0_iter40_radian_reg_1093 <= ap_reg_pp0_iter39_radian_reg_1093;
        ap_reg_pp0_iter40_tmp_39_reg_1287 <= ap_reg_pp0_iter39_tmp_39_reg_1287;
        ap_reg_pp0_iter41_radian_reg_1093 <= ap_reg_pp0_iter40_radian_reg_1093;
        ap_reg_pp0_iter41_tmp_39_reg_1287 <= ap_reg_pp0_iter40_tmp_39_reg_1287;
        ap_reg_pp0_iter41_tmp_57_reg_1407 <= tmp_57_reg_1407;
        ap_reg_pp0_iter42_radian_reg_1093 <= ap_reg_pp0_iter41_radian_reg_1093;
        ap_reg_pp0_iter42_tmp_39_reg_1287 <= ap_reg_pp0_iter41_tmp_39_reg_1287;
        ap_reg_pp0_iter42_tmp_57_reg_1407 <= ap_reg_pp0_iter41_tmp_57_reg_1407;
        ap_reg_pp0_iter43_radian_reg_1093 <= ap_reg_pp0_iter42_radian_reg_1093;
        ap_reg_pp0_iter43_tmp_39_reg_1287 <= ap_reg_pp0_iter42_tmp_39_reg_1287;
        ap_reg_pp0_iter43_tmp_57_reg_1407 <= ap_reg_pp0_iter42_tmp_57_reg_1407;
        ap_reg_pp0_iter44_radian_reg_1093 <= ap_reg_pp0_iter43_radian_reg_1093;
        ap_reg_pp0_iter44_tmp_39_reg_1287 <= ap_reg_pp0_iter43_tmp_39_reg_1287;
        ap_reg_pp0_iter44_tmp_57_reg_1407 <= ap_reg_pp0_iter43_tmp_57_reg_1407;
        ap_reg_pp0_iter45_radian_reg_1093 <= ap_reg_pp0_iter44_radian_reg_1093;
        ap_reg_pp0_iter45_tmp_57_reg_1407 <= ap_reg_pp0_iter44_tmp_57_reg_1407;
        ap_reg_pp0_iter45_tmp_63_reg_1451 <= tmp_63_reg_1451;
        ap_reg_pp0_iter46_radian_reg_1093 <= ap_reg_pp0_iter45_radian_reg_1093;
        ap_reg_pp0_iter46_tmp_57_reg_1407 <= ap_reg_pp0_iter45_tmp_57_reg_1407;
        ap_reg_pp0_iter46_tmp_63_reg_1451 <= ap_reg_pp0_iter45_tmp_63_reg_1451;
        ap_reg_pp0_iter47_radian_reg_1093 <= ap_reg_pp0_iter46_radian_reg_1093;
        ap_reg_pp0_iter47_tmp_57_reg_1407 <= ap_reg_pp0_iter46_tmp_57_reg_1407;
        ap_reg_pp0_iter47_tmp_63_reg_1451 <= ap_reg_pp0_iter46_tmp_63_reg_1451;
        ap_reg_pp0_iter48_radian_reg_1093 <= ap_reg_pp0_iter47_radian_reg_1093;
        ap_reg_pp0_iter48_tmp_57_reg_1407 <= ap_reg_pp0_iter47_tmp_57_reg_1407;
        ap_reg_pp0_iter48_tmp_63_reg_1451 <= ap_reg_pp0_iter47_tmp_63_reg_1451;
        ap_reg_pp0_iter49_radian_reg_1093 <= ap_reg_pp0_iter48_radian_reg_1093;
        ap_reg_pp0_iter49_tmp_57_reg_1407 <= ap_reg_pp0_iter48_tmp_57_reg_1407;
        ap_reg_pp0_iter49_tmp_63_reg_1451 <= ap_reg_pp0_iter48_tmp_63_reg_1451;
        ap_reg_pp0_iter50_radian_reg_1093 <= ap_reg_pp0_iter49_radian_reg_1093;
        ap_reg_pp0_iter50_tmp_57_reg_1407 <= ap_reg_pp0_iter49_tmp_57_reg_1407;
        ap_reg_pp0_iter50_tmp_63_reg_1451 <= ap_reg_pp0_iter49_tmp_63_reg_1451;
        ap_reg_pp0_iter51_radian_reg_1093 <= ap_reg_pp0_iter50_radian_reg_1093;
        ap_reg_pp0_iter51_tmp_57_reg_1407 <= ap_reg_pp0_iter50_tmp_57_reg_1407;
        ap_reg_pp0_iter51_tmp_63_reg_1451 <= ap_reg_pp0_iter50_tmp_63_reg_1451;
        ap_reg_pp0_iter52_radian_reg_1093 <= ap_reg_pp0_iter51_radian_reg_1093;
        ap_reg_pp0_iter52_tmp_57_reg_1407 <= ap_reg_pp0_iter51_tmp_57_reg_1407;
        ap_reg_pp0_iter52_tmp_63_reg_1451 <= ap_reg_pp0_iter51_tmp_63_reg_1451;
        ap_reg_pp0_iter53_radian_reg_1093 <= ap_reg_pp0_iter52_radian_reg_1093;
        ap_reg_pp0_iter53_tmp_57_reg_1407 <= ap_reg_pp0_iter52_tmp_57_reg_1407;
        ap_reg_pp0_iter53_tmp_63_reg_1451 <= ap_reg_pp0_iter52_tmp_63_reg_1451;
        ap_reg_pp0_iter54_radian_reg_1093 <= ap_reg_pp0_iter53_radian_reg_1093;
        ap_reg_pp0_iter54_tmp_57_reg_1407 <= ap_reg_pp0_iter53_tmp_57_reg_1407;
        ap_reg_pp0_iter54_tmp_63_reg_1451 <= ap_reg_pp0_iter53_tmp_63_reg_1451;
        ap_reg_pp0_iter55_radian_reg_1093 <= ap_reg_pp0_iter54_radian_reg_1093;
        ap_reg_pp0_iter55_tmp_57_reg_1407 <= ap_reg_pp0_iter54_tmp_57_reg_1407;
        ap_reg_pp0_iter55_tmp_63_reg_1451 <= ap_reg_pp0_iter54_tmp_63_reg_1451;
        ap_reg_pp0_iter56_radian_reg_1093 <= ap_reg_pp0_iter55_radian_reg_1093;
        ap_reg_pp0_iter56_tmp_57_reg_1407 <= ap_reg_pp0_iter55_tmp_57_reg_1407;
        ap_reg_pp0_iter56_tmp_63_reg_1451 <= ap_reg_pp0_iter55_tmp_63_reg_1451;
        ap_reg_pp0_iter57_radian_reg_1093 <= ap_reg_pp0_iter56_radian_reg_1093;
        ap_reg_pp0_iter57_tmp_57_reg_1407 <= ap_reg_pp0_iter56_tmp_57_reg_1407;
        ap_reg_pp0_iter57_tmp_63_reg_1451 <= ap_reg_pp0_iter56_tmp_63_reg_1451;
        ap_reg_pp0_iter58_radian_reg_1093 <= ap_reg_pp0_iter57_radian_reg_1093;
        ap_reg_pp0_iter58_tmp_57_reg_1407 <= ap_reg_pp0_iter57_tmp_57_reg_1407;
        ap_reg_pp0_iter58_tmp_63_reg_1451 <= ap_reg_pp0_iter57_tmp_63_reg_1451;
        ap_reg_pp0_iter59_radian_reg_1093 <= ap_reg_pp0_iter58_radian_reg_1093;
        ap_reg_pp0_iter59_tmp_57_reg_1407 <= ap_reg_pp0_iter58_tmp_57_reg_1407;
        ap_reg_pp0_iter59_tmp_63_reg_1451 <= ap_reg_pp0_iter58_tmp_63_reg_1451;
        ap_reg_pp0_iter60_X_1_8_reg_1522 <= X_1_8_reg_1522;
        ap_reg_pp0_iter60_radian_reg_1093 <= ap_reg_pp0_iter59_radian_reg_1093;
        ap_reg_pp0_iter60_tmp_57_reg_1407 <= ap_reg_pp0_iter59_tmp_57_reg_1407;
        ap_reg_pp0_iter60_tmp_63_reg_1451 <= ap_reg_pp0_iter59_tmp_63_reg_1451;
        ap_reg_pp0_iter61_X_1_8_reg_1522 <= ap_reg_pp0_iter60_X_1_8_reg_1522;
        ap_reg_pp0_iter61_radian_reg_1093 <= ap_reg_pp0_iter60_radian_reg_1093;
        ap_reg_pp0_iter61_tmp_57_reg_1407 <= ap_reg_pp0_iter60_tmp_57_reg_1407;
        ap_reg_pp0_iter61_tmp_63_reg_1451 <= ap_reg_pp0_iter60_tmp_63_reg_1451;
        ap_reg_pp0_iter62_X_1_8_reg_1522 <= ap_reg_pp0_iter61_X_1_8_reg_1522;
        ap_reg_pp0_iter62_radian_reg_1093 <= ap_reg_pp0_iter61_radian_reg_1093;
        ap_reg_pp0_iter62_tmp_63_reg_1451 <= ap_reg_pp0_iter61_tmp_63_reg_1451;
        ap_reg_pp0_iter63_X_1_8_reg_1522 <= ap_reg_pp0_iter62_X_1_8_reg_1522;
        ap_reg_pp0_iter63_radian_reg_1093 <= ap_reg_pp0_iter62_radian_reg_1093;
        ap_reg_pp0_iter63_tmp_63_reg_1451 <= ap_reg_pp0_iter62_tmp_63_reg_1451;
        ap_reg_pp0_iter64_X_1_8_reg_1522 <= ap_reg_pp0_iter63_X_1_8_reg_1522;
        ap_reg_pp0_iter64_radian_reg_1093 <= ap_reg_pp0_iter63_radian_reg_1093;
        ap_reg_pp0_iter64_tmp_63_reg_1451 <= ap_reg_pp0_iter63_tmp_63_reg_1451;
        ap_reg_pp0_iter65_radian_reg_1093 <= ap_reg_pp0_iter64_radian_reg_1093;
        ap_reg_pp0_iter65_tmp_63_reg_1451 <= ap_reg_pp0_iter64_tmp_63_reg_1451;
        ap_reg_pp0_iter66_radian_reg_1093 <= ap_reg_pp0_iter65_radian_reg_1093;
        ap_reg_pp0_iter66_tmp_63_reg_1451 <= ap_reg_pp0_iter65_tmp_63_reg_1451;
        ap_reg_pp0_iter67_tmp_63_reg_1451 <= ap_reg_pp0_iter66_tmp_63_reg_1451;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0))) begin
        ap_reg_pp0_iter17_tmp_8_reg_1106 <= tmp_8_reg_1106;
        ap_reg_pp0_iter18_tmp_8_reg_1106 <= ap_reg_pp0_iter17_tmp_8_reg_1106;
        ap_reg_pp0_iter19_tmp_8_reg_1106 <= ap_reg_pp0_iter18_tmp_8_reg_1106;
        ap_reg_pp0_iter20_tmp_8_reg_1106 <= ap_reg_pp0_iter19_tmp_8_reg_1106;
        ap_reg_pp0_iter21_tmp_8_reg_1106 <= ap_reg_pp0_iter20_tmp_8_reg_1106;
        ap_reg_pp0_iter22_tmp_8_reg_1106 <= ap_reg_pp0_iter21_tmp_8_reg_1106;
        ap_reg_pp0_iter23_tmp_8_reg_1106 <= ap_reg_pp0_iter22_tmp_8_reg_1106;
        ap_reg_pp0_iter24_tmp_27_reg_1214 <= tmp_27_reg_1214;
        ap_reg_pp0_iter24_tmp_8_reg_1106 <= ap_reg_pp0_iter23_tmp_8_reg_1106;
        ap_reg_pp0_iter25_tmp_27_reg_1214 <= ap_reg_pp0_iter24_tmp_27_reg_1214;
        ap_reg_pp0_iter25_tmp_8_reg_1106 <= ap_reg_pp0_iter24_tmp_8_reg_1106;
        ap_reg_pp0_iter26_tmp_27_reg_1214 <= ap_reg_pp0_iter25_tmp_27_reg_1214;
        ap_reg_pp0_iter26_tmp_8_reg_1106 <= ap_reg_pp0_iter25_tmp_8_reg_1106;
        ap_reg_pp0_iter27_tmp_27_reg_1214 <= ap_reg_pp0_iter26_tmp_27_reg_1214;
        ap_reg_pp0_iter27_tmp_8_reg_1106 <= ap_reg_pp0_iter26_tmp_8_reg_1106;
        ap_reg_pp0_iter28_tmp_27_reg_1214 <= ap_reg_pp0_iter27_tmp_27_reg_1214;
        ap_reg_pp0_iter28_tmp_8_reg_1106 <= ap_reg_pp0_iter27_tmp_8_reg_1106;
        ap_reg_pp0_iter29_tmp_27_reg_1214 <= ap_reg_pp0_iter28_tmp_27_reg_1214;
        ap_reg_pp0_iter29_tmp_8_reg_1106 <= ap_reg_pp0_iter28_tmp_8_reg_1106;
        ap_reg_pp0_iter30_tmp_27_reg_1214 <= ap_reg_pp0_iter29_tmp_27_reg_1214;
        ap_reg_pp0_iter30_tmp_8_reg_1106 <= ap_reg_pp0_iter29_tmp_8_reg_1106;
        ap_reg_pp0_iter31_tmp_27_reg_1214 <= ap_reg_pp0_iter30_tmp_27_reg_1214;
        ap_reg_pp0_iter31_tmp_8_reg_1106 <= ap_reg_pp0_iter30_tmp_8_reg_1106;
        ap_reg_pp0_iter32_tmp_27_reg_1214 <= ap_reg_pp0_iter31_tmp_27_reg_1214;
        ap_reg_pp0_iter32_tmp_8_reg_1106 <= ap_reg_pp0_iter31_tmp_8_reg_1106;
        ap_reg_pp0_iter33_tmp_8_reg_1106 <= ap_reg_pp0_iter32_tmp_8_reg_1106;
        ap_reg_pp0_iter34_tmp_8_reg_1106 <= ap_reg_pp0_iter33_tmp_8_reg_1106;
        ap_reg_pp0_iter35_tmp_8_reg_1106 <= ap_reg_pp0_iter34_tmp_8_reg_1106;
        ap_reg_pp0_iter36_tmp_8_reg_1106 <= ap_reg_pp0_iter35_tmp_8_reg_1106;
        ap_reg_pp0_iter37_X_1_4_reg_1371 <= X_1_4_reg_1371;
        ap_reg_pp0_iter37_tmp_8_reg_1106 <= ap_reg_pp0_iter36_tmp_8_reg_1106;
        ap_reg_pp0_iter38_X_1_4_reg_1371 <= ap_reg_pp0_iter37_X_1_4_reg_1371;
        ap_reg_pp0_iter38_tmp_8_reg_1106 <= ap_reg_pp0_iter37_tmp_8_reg_1106;
        ap_reg_pp0_iter39_X_1_4_reg_1371 <= ap_reg_pp0_iter38_X_1_4_reg_1371;
        ap_reg_pp0_iter39_tmp_8_reg_1106 <= ap_reg_pp0_iter38_tmp_8_reg_1106;
        ap_reg_pp0_iter40_X_1_4_reg_1371 <= ap_reg_pp0_iter39_X_1_4_reg_1371;
        ap_reg_pp0_iter40_tmp_8_reg_1106 <= ap_reg_pp0_iter39_tmp_8_reg_1106;
        ap_reg_pp0_iter41_X_1_4_reg_1371 <= ap_reg_pp0_iter40_X_1_4_reg_1371;
        ap_reg_pp0_iter41_tmp_8_reg_1106 <= ap_reg_pp0_iter40_tmp_8_reg_1106;
        ap_reg_pp0_iter42_tmp_8_reg_1106 <= ap_reg_pp0_iter41_tmp_8_reg_1106;
        ap_reg_pp0_iter43_tmp_8_reg_1106 <= ap_reg_pp0_iter42_tmp_8_reg_1106;
        ap_reg_pp0_iter65_Y_1_9_reg_1548 <= Y_1_9_reg_1548;
        ap_reg_pp0_iter66_Y_1_9_reg_1548 <= ap_reg_pp0_iter65_Y_1_9_reg_1548;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0))) begin
        ap_reg_pp0_iter18_tmp_15_reg_1137 <= tmp_15_reg_1137;
        ap_reg_pp0_iter19_tmp_15_reg_1137 <= ap_reg_pp0_iter18_tmp_15_reg_1137;
        ap_reg_pp0_iter20_tmp_15_reg_1137 <= ap_reg_pp0_iter19_tmp_15_reg_1137;
        ap_reg_pp0_iter21_tmp_15_reg_1137 <= ap_reg_pp0_iter20_tmp_15_reg_1137;
        ap_reg_pp0_iter34_tmp_45_reg_1323 <= tmp_45_reg_1323;
        ap_reg_pp0_iter35_tmp_45_reg_1323 <= ap_reg_pp0_iter34_tmp_45_reg_1323;
        ap_reg_pp0_iter36_tmp_45_reg_1323 <= ap_reg_pp0_iter35_tmp_45_reg_1323;
        ap_reg_pp0_iter37_tmp_45_reg_1323 <= ap_reg_pp0_iter36_tmp_45_reg_1323;
        ap_reg_pp0_iter38_tmp_45_reg_1323 <= ap_reg_pp0_iter37_tmp_45_reg_1323;
        ap_reg_pp0_iter39_tmp_45_reg_1323 <= ap_reg_pp0_iter38_tmp_45_reg_1323;
        ap_reg_pp0_iter40_tmp_45_reg_1323 <= ap_reg_pp0_iter39_tmp_45_reg_1323;
        ap_reg_pp0_iter41_tmp_45_reg_1323 <= ap_reg_pp0_iter40_tmp_45_reg_1323;
        ap_reg_pp0_iter42_tmp_45_reg_1323 <= ap_reg_pp0_iter41_tmp_45_reg_1323;
        ap_reg_pp0_iter43_Y_1_5_reg_1423 <= Y_1_5_reg_1423;
        ap_reg_pp0_iter43_tmp_45_reg_1323 <= ap_reg_pp0_iter42_tmp_45_reg_1323;
        ap_reg_pp0_iter44_Y_1_5_reg_1423 <= ap_reg_pp0_iter43_Y_1_5_reg_1423;
        ap_reg_pp0_iter44_tmp_45_reg_1323 <= ap_reg_pp0_iter43_tmp_45_reg_1323;
        ap_reg_pp0_iter45_Y_1_5_reg_1423 <= ap_reg_pp0_iter44_Y_1_5_reg_1423;
        ap_reg_pp0_iter45_tmp_45_reg_1323 <= ap_reg_pp0_iter44_tmp_45_reg_1323;
        ap_reg_pp0_iter46_Y_1_5_reg_1423 <= ap_reg_pp0_iter45_Y_1_5_reg_1423;
        ap_reg_pp0_iter46_tmp_45_reg_1323 <= ap_reg_pp0_iter45_tmp_45_reg_1323;
        ap_reg_pp0_iter47_Y_1_5_reg_1423 <= ap_reg_pp0_iter46_Y_1_5_reg_1423;
        ap_reg_pp0_iter47_tmp_45_reg_1323 <= ap_reg_pp0_iter46_tmp_45_reg_1323;
        ap_reg_pp0_iter48_tmp_45_reg_1323 <= ap_reg_pp0_iter47_tmp_45_reg_1323;
        ap_reg_pp0_iter49_tmp_45_reg_1323 <= ap_reg_pp0_iter48_tmp_45_reg_1323;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0))) begin
        ap_reg_pp0_iter21_tmp_21_reg_1179 <= tmp_21_reg_1179;
        ap_reg_pp0_iter22_tmp_21_reg_1179 <= ap_reg_pp0_iter21_tmp_21_reg_1179;
        ap_reg_pp0_iter23_tmp_21_reg_1179 <= ap_reg_pp0_iter22_tmp_21_reg_1179;
        ap_reg_pp0_iter24_tmp_21_reg_1179 <= ap_reg_pp0_iter23_tmp_21_reg_1179;
        ap_reg_pp0_iter25_tmp_21_reg_1179 <= ap_reg_pp0_iter24_tmp_21_reg_1179;
        ap_reg_pp0_iter26_X_1_2_reg_1232 <= X_1_2_reg_1232;
        ap_reg_pp0_iter26_tmp_21_reg_1179 <= ap_reg_pp0_iter25_tmp_21_reg_1179;
        ap_reg_pp0_iter27_X_1_2_reg_1232 <= ap_reg_pp0_iter26_X_1_2_reg_1232;
        ap_reg_pp0_iter27_tmp_21_reg_1179 <= ap_reg_pp0_iter26_tmp_21_reg_1179;
        ap_reg_pp0_iter28_X_1_2_reg_1232 <= ap_reg_pp0_iter27_X_1_2_reg_1232;
        ap_reg_pp0_iter29_X_1_2_reg_1232 <= ap_reg_pp0_iter28_X_1_2_reg_1232;
        ap_reg_pp0_iter30_X_1_2_reg_1232 <= ap_reg_pp0_iter29_X_1_2_reg_1232;
        ap_reg_pp0_iter37_tmp_51_reg_1364 <= tmp_51_reg_1364;
        ap_reg_pp0_iter38_tmp_51_reg_1364 <= ap_reg_pp0_iter37_tmp_51_reg_1364;
        ap_reg_pp0_iter39_tmp_51_reg_1364 <= ap_reg_pp0_iter38_tmp_51_reg_1364;
        ap_reg_pp0_iter40_tmp_51_reg_1364 <= ap_reg_pp0_iter39_tmp_51_reg_1364;
        ap_reg_pp0_iter41_tmp_51_reg_1364 <= ap_reg_pp0_iter40_tmp_51_reg_1364;
        ap_reg_pp0_iter42_tmp_51_reg_1364 <= ap_reg_pp0_iter41_tmp_51_reg_1364;
        ap_reg_pp0_iter43_tmp_51_reg_1364 <= ap_reg_pp0_iter42_tmp_51_reg_1364;
        ap_reg_pp0_iter44_tmp_51_reg_1364 <= ap_reg_pp0_iter43_tmp_51_reg_1364;
        ap_reg_pp0_iter45_tmp_51_reg_1364 <= ap_reg_pp0_iter44_tmp_51_reg_1364;
        ap_reg_pp0_iter46_tmp_51_reg_1364 <= ap_reg_pp0_iter45_tmp_51_reg_1364;
        ap_reg_pp0_iter47_tmp_51_reg_1364 <= ap_reg_pp0_iter46_tmp_51_reg_1364;
        ap_reg_pp0_iter48_tmp_51_reg_1364 <= ap_reg_pp0_iter47_tmp_51_reg_1364;
        ap_reg_pp0_iter49_tmp_51_reg_1364 <= ap_reg_pp0_iter48_tmp_51_reg_1364;
        ap_reg_pp0_iter50_tmp_51_reg_1364 <= ap_reg_pp0_iter49_tmp_51_reg_1364;
        ap_reg_pp0_iter51_tmp_51_reg_1364 <= ap_reg_pp0_iter50_tmp_51_reg_1364;
        ap_reg_pp0_iter52_tmp_51_reg_1364 <= ap_reg_pp0_iter51_tmp_51_reg_1364;
        ap_reg_pp0_iter53_tmp_51_reg_1364 <= ap_reg_pp0_iter52_tmp_51_reg_1364;
        ap_reg_pp0_iter54_Y_1_7_reg_1498 <= Y_1_7_reg_1498;
        ap_reg_pp0_iter54_tmp_51_reg_1364 <= ap_reg_pp0_iter53_tmp_51_reg_1364;
        ap_reg_pp0_iter55_Y_1_7_reg_1498 <= ap_reg_pp0_iter54_Y_1_7_reg_1498;
        ap_reg_pp0_iter55_tmp_51_reg_1364 <= ap_reg_pp0_iter54_tmp_51_reg_1364;
        ap_reg_pp0_iter56_Y_1_7_reg_1498 <= ap_reg_pp0_iter55_Y_1_7_reg_1498;
        ap_reg_pp0_iter57_Y_1_7_reg_1498 <= ap_reg_pp0_iter56_Y_1_7_reg_1498;
        ap_reg_pp0_iter58_Y_1_7_reg_1498 <= ap_reg_pp0_iter57_Y_1_7_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0))) begin
        c6_sum_reg_1575 <= c6_sum_fu_1019_p2;
        s4_sum_reg_1570 <= s4_sum_fu_1015_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064))) begin
        current_1_2_reg_1202 <= grp_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter26) & (1'd0 == ap_reg_pp0_iter26_exitcond1_reg_1064))) begin
        current_1_3_reg_1238 <= grp_fu_225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter29) & (1'd0 == ap_reg_pp0_iter29_exitcond1_reg_1064))) begin
        current_1_4_reg_1275 <= grp_fu_225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter32) & (1'd0 == ap_reg_pp0_iter32_exitcond1_reg_1064))) begin
        current_1_5_reg_1311 <= grp_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter35_exitcond1_reg_1064))) begin
        current_1_6_reg_1346 <= grp_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter39))) begin
        current_1_7_reg_1389 <= grp_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064))) begin
        current_1_8_reg_1430 <= grp_fu_231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_fu_345_p2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        i_reg_1078 <= i_fu_362_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter43_exitcond1_reg_1064))) begin
        notlhs9_reg_1436 <= notlhs9_fu_929_p2;
        notrhs9_reg_1441 <= notrhs9_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter16_exitcond1_reg_1064))) begin
        radian_reg_1093 <= grp_fu_279_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0))) begin
        theta2_sum_reg_1559 <= theta2_sum_fu_1000_p2;
        tmp_3_cast_reg_1553[6 : 0] <= tmp_3_cast_fu_997_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17) & (1'd0 == ap_reg_pp0_iter17_exitcond1_reg_1064))) begin
        tmp_14_reg_1132 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter17_exitcond1_reg_1064))) begin
        tmp_15_reg_1137 <= tmp_15_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_1064))) begin
        tmp_1_reg_1088 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'd0 == ap_reg_pp0_iter20_exitcond1_reg_1064))) begin
        tmp_20_reg_1174 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter20_exitcond1_reg_1064))) begin
        tmp_21_reg_1179 <= tmp_21_fu_525_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064))) begin
        tmp_26_reg_1209 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064))) begin
        tmp_27_reg_1214 <= tmp_27_fu_585_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064))) begin
        tmp_2_4_reg_1226 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_fu_345_p2))) begin
        tmp_2_reg_1073 <= tmp_2_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter26) & (1'd0 == ap_reg_pp0_iter26_exitcond1_reg_1064))) begin
        tmp_32_reg_1245 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter26_exitcond1_reg_1064))) begin
        tmp_33_reg_1250 <= tmp_33_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter29_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter30))) begin
        tmp_38_reg_1282 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter30_exitcond1_reg_1064))) begin
        tmp_39_reg_1287 <= tmp_39_fu_705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28) & (1'd0 == ap_reg_pp0_iter28_exitcond1_reg_1064))) begin
        tmp_3_5_reg_1269 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33) & (1'd0 == ap_reg_pp0_iter33_exitcond1_reg_1064))) begin
        tmp_44_reg_1318 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter33_exitcond1_reg_1064))) begin
        tmp_45_reg_1323 <= tmp_45_fu_765_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064))) begin
        tmp_4_6_reg_1358 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_4_cast_reg_1049[60 : 0] <= tmp_4_cast_fu_313_p1[60 : 0];
        tmp_5_cast_reg_1054[60 : 0] <= tmp_5_cast_fu_327_p1[60 : 0];
        tmp_6_cast_reg_1059[60 : 0] <= tmp_6_cast_fu_341_p1[60 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064))) begin
        tmp_50_reg_1353 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064))) begin
        tmp_51_reg_1364 <= tmp_51_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter39))) begin
        tmp_56_reg_1402 <= grp_fu_289_p2;
        tmp_5_7_reg_1396 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter40_exitcond1_reg_1064))) begin
        tmp_57_reg_1407 <= tmp_57_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter43_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter44))) begin
        tmp_62_reg_1446 <= grp_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter44_exitcond1_reg_1064))) begin
        tmp_63_reg_1451 <= tmp_63_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter47) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064))) begin
        tmp_6_8_reg_1468 <= grp_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter50_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter51))) begin
        tmp_7_9_reg_1487 <= grp_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter58_exitcond1_reg_1064))) begin
        tmp_8_10_reg_1516 <= grp_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter62) & (1'd0 == ap_reg_pp0_iter62_exitcond1_reg_1064))) begin
        tmp_9_11_reg_1536 <= grp_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter19) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064))) begin
        tmp_9_1_reg_1154 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter22_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        tmp_9_2_reg_1197 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter30_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter31))) begin
        tmp_9_3_reg_1299 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter34) & (1'd0 == ap_reg_pp0_iter34_exitcond1_reg_1064))) begin
        tmp_9_4_reg_1341 <= grp_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064))) begin
        tmp_9_5_reg_1418 <= grp_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter45) & (1'd0 == ap_reg_pp0_iter45_exitcond1_reg_1064))) begin
        tmp_9_6_reg_1463 <= grp_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter53) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064))) begin
        tmp_9_7_reg_1493 <= grp_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter56) & (1'd0 == ap_reg_pp0_iter56_exitcond1_reg_1064))) begin
        tmp_9_8_reg_1511 <= grp_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter64) & (1'd0 == ap_reg_pp0_iter64_exitcond1_reg_1064))) begin
        tmp_9_9_reg_1542 <= grp_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == ap_reg_pp0_iter16_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter16) & (ap_block_pp0_stage3_11001 == 1'b0))) begin
        tmp_9_reg_1101 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_1064))) begin
        tmp_reg_1083 <= grp_fu_293_p1;
    end
end

always @ (*) begin
    if ((exitcond1_fu_345_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state346)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_enable_reg_pp0_iter11) & (1'b0 == ap_enable_reg_pp0_iter12) & (1'b0 == ap_enable_reg_pp0_iter13) & (1'b0 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_enable_reg_pp0_iter15) & (1'b0 == ap_enable_reg_pp0_iter16) & (1'b0 == ap_enable_reg_pp0_iter17) & (1'b0 == ap_enable_reg_pp0_iter18) & (1'b0 == ap_enable_reg_pp0_iter19) & (1'b0 == ap_enable_reg_pp0_iter20) & (1'b0 == ap_enable_reg_pp0_iter21) & (1'b0 == ap_enable_reg_pp0_iter22) & (1'b0 == ap_enable_reg_pp0_iter23) & (1'b0 == ap_enable_reg_pp0_iter24) & (1'b0 == ap_enable_reg_pp0_iter25) & (1'b0 == ap_enable_reg_pp0_iter26) & (1'b0 == ap_enable_reg_pp0_iter27) & (1'b0 == ap_enable_reg_pp0_iter28) & (1'b0 == ap_enable_reg_pp0_iter29) & (1'b0 == ap_enable_reg_pp0_iter30) & (1'b0 == ap_enable_reg_pp0_iter31) & (1'b0 == ap_enable_reg_pp0_iter32) & (1'b0 == ap_enable_reg_pp0_iter33) & (1'b0 == ap_enable_reg_pp0_iter34) & (1'b0 == ap_enable_reg_pp0_iter35) & (1'b0 == ap_enable_reg_pp0_iter36) & (1'b0 == ap_enable_reg_pp0_iter37) & (1'b0 == ap_enable_reg_pp0_iter38) & (1'b0 == ap_enable_reg_pp0_iter39) & (1'b0 == ap_enable_reg_pp0_iter40) & (1'b0 == ap_enable_reg_pp0_iter41) & (1'b0 == ap_enable_reg_pp0_iter42) & (1'b0 == ap_enable_reg_pp0_iter43) & (1'b0 == ap_enable_reg_pp0_iter44) & (1'b0 == ap_enable_reg_pp0_iter45) & (1'b0 == ap_enable_reg_pp0_iter46) & (1'b0 == ap_enable_reg_pp0_iter47) & (1'b0 == ap_enable_reg_pp0_iter48) & (1'b0 == ap_enable_reg_pp0_iter49) & (1'b0 == ap_enable_reg_pp0_iter50) & (1'b0 == ap_enable_reg_pp0_iter51) & (1'b0 == ap_enable_reg_pp0_iter52) & (1'b0 == ap_enable_reg_pp0_iter53) & (1'b0 == ap_enable_reg_pp0_iter54) & (1'b0 == ap_enable_reg_pp0_iter55) & (1'b0 == ap_enable_reg_pp0_iter56) & (1'b0 == ap_enable_reg_pp0_iter57) & (1'b0 == ap_enable_reg_pp0_iter58) & (1'b0 == ap_enable_reg_pp0_iter59) & (1'b0 == ap_enable_reg_pp0_iter60) & (1'b0 == ap_enable_reg_pp0_iter61) & (1'b0 == ap_enable_reg_pp0_iter62) & (1'b0 == ap_enable_reg_pp0_iter63) & (1'b0 == ap_enable_reg_pp0_iter64) & (1'b0 == ap_enable_reg_pp0_iter65) & (1'b0 == ap_enable_reg_pp0_iter66) & (1'b0 == ap_enable_reg_pp0_iter67) & (1'b0 == ap_enable_reg_pp0_iter68))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state346)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_gmem_AWREADY)) begin
        ap_sig_ioackin_gmem_AWREADY = gmem_AWREADY;
    end else begin
        ap_sig_ioackin_gmem_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_gmem_WREADY)) begin
        ap_sig_ioackin_gmem_WREADY = gmem_WREADY;
    end else begin
        ap_sig_ioackin_gmem_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_gmem_AWREADY)) begin
        if ((ap_condition_1817 == 1'b1)) begin
            gmem_AWADDR = c6_sum_cast_fu_1039_p1;
        end else if ((ap_condition_1791 == 1'b1)) begin
            gmem_AWADDR = s4_sum_cast_fu_1023_p1;
        end else if ((ap_condition_1761 == 1'b1)) begin
            gmem_AWADDR = theta2_sum_cast_fu_1005_p1;
        end else begin
            gmem_AWADDR = 'bx;
        end
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (ap_block_pp0_stage3_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_gmem_AWREADY)) | ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_reg_ioackin_gmem_AWREADY) & (ap_block_pp0_stage0_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_reg_ioackin_gmem_AWREADY) & (ap_block_pp0_stage2_01001 == 1'b0)))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_gmem_WREADY)) begin
        if ((ap_condition_1829 == 1'b1)) begin
            gmem_WDATA = X_1_9_reg_1591;
        end else if ((ap_condition_1806 == 1'b1)) begin
            gmem_WDATA = ap_reg_pp0_iter66_Y_1_9_reg_1548;
        end else if ((ap_condition_1779 == 1'b1)) begin
            gmem_WDATA = ap_reg_pp0_iter66_radian_reg_1093;
        end else begin
            gmem_WDATA = 'bx;
        end
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_gmem_WREADY)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage1_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (ap_block_pp0_stage3_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_gmem_WREADY)))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter66) & (ap_block_pp0_stage3 == 1'b0) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0)) | ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0)))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064)))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_221_ce = 1'b1;
    end else begin
        grp_fu_221_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter20) & (ap_reg_pp0_iter19_tmp_15_reg_1137 == 1'd1) & (ap_block_pp0_stage0_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064) & (ap_reg_pp0_iter22_tmp_21_reg_1179 == 1'd1) & (ap_block_pp0_stage1_00001 == 1'b0)))) begin
        grp_fu_221_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter17) & (1'd0 == ap_reg_pp0_iter17_exitcond1_reg_1064) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'd0 == ap_reg_pp0_iter19_tmp_15_reg_1137) & (ap_block_pp0_stage0_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'd0 == ap_reg_pp0_iter20_exitcond1_reg_1064) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter22_tmp_21_reg_1179) & (ap_block_pp0_stage1_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter30) & (1'd0 == ap_reg_pp0_iter30_exitcond1_reg_1064) & (ap_block_pp0_stage2_00001 == 1'b0)))) begin
        grp_fu_221_opcode = 2'd0;
    end else begin
        grp_fu_221_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter30))) begin
        grp_fu_221_p0 = current_1_4_reg_1275;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064) & (ap_reg_pp0_iter22_tmp_21_reg_1179 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter22_tmp_21_reg_1179)))) begin
        grp_fu_221_p0 = X_1_1_reg_1191;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_221_p0 = current_1_1_reg_1160;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'd0 == ap_reg_pp0_iter19_tmp_15_reg_1137))) begin
        grp_fu_221_p0 = tmp_9_1_reg_1154;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter20) & (ap_reg_pp0_iter19_tmp_15_reg_1137 == 1'd1))) begin
        grp_fu_221_p0 = 64'd4603644867728927691;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_221_p0 = current_1_reg_1119;
    end else begin
        grp_fu_221_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter30))) begin
        grp_fu_221_p1 = current_1_5_v_fu_710_p3;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064) & (ap_reg_pp0_iter22_tmp_21_reg_1179 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter22_tmp_21_reg_1179)))) begin
        grp_fu_221_p1 = tmp_9_2_reg_1197;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_221_p1 = current_1_2_v_fu_530_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter20) & (1'd0 == ap_reg_pp0_iter19_tmp_15_reg_1137))) begin
        grp_fu_221_p1 = 64'd4603644867728927691;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter19_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter20) & (ap_reg_pp0_iter19_tmp_15_reg_1137 == 1'd1))) begin
        grp_fu_221_p1 = tmp_9_1_reg_1154;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_221_p1 = current_1_1_v_fu_469_p3;
    end else begin
        grp_fu_221_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_225_ce = 1'b1;
    end else begin
        grp_fu_225_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter28) & (1'd0 == ap_reg_pp0_iter28_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter27_tmp_27_reg_1214) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter34) & (1'd0 == ap_reg_pp0_iter34_exitcond1_reg_1064) & (ap_reg_pp0_iter34_tmp_33_reg_1250 == 1'd1) & (ap_block_pp0_stage2_00001 == 1'b0)))) begin
        grp_fu_225_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter17) & (1'd0 == ap_reg_pp0_iter17_exitcond1_reg_1064) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter23_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter24) & (ap_block_pp0_stage0_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == ap_reg_pp0_iter27_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter27) & (ap_block_pp0_stage1_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter28) & (1'd0 == ap_reg_pp0_iter28_exitcond1_reg_1064) & (ap_reg_pp0_iter27_tmp_27_reg_1214 == 1'd1) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter34) & (1'd0 == ap_reg_pp0_iter34_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter34_tmp_33_reg_1250) & (ap_block_pp0_stage2_00001 == 1'b0)))) begin
        grp_fu_225_opcode = 2'd0;
    end else begin
        grp_fu_225_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter34) & (1'd0 == ap_reg_pp0_iter34_exitcond1_reg_1064) & (ap_reg_pp0_iter34_tmp_33_reg_1250 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter34) & (1'd0 == ap_reg_pp0_iter34_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter34_tmp_33_reg_1250)))) begin
        grp_fu_225_p0 = X_1_3_reg_1330;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28) & (1'd0 == ap_reg_pp0_iter28_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter27_tmp_27_reg_1214))) begin
        grp_fu_225_p0 = Y_1_2_reg_1262;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28) & (1'd0 == ap_reg_pp0_iter28_exitcond1_reg_1064) & (ap_reg_pp0_iter27_tmp_27_reg_1214 == 1'd1))) begin
        grp_fu_225_p0 = tmp_3_5_reg_1269;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter27))) begin
        grp_fu_225_p0 = current_1_3_reg_1238;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter24))) begin
        grp_fu_225_p0 = current_1_2_reg_1202;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_225_p0 = Y_1_reg_1126;
    end else begin
        grp_fu_225_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter34) & (1'd0 == ap_reg_pp0_iter34_exitcond1_reg_1064) & (ap_reg_pp0_iter34_tmp_33_reg_1250 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter34) & (1'd0 == ap_reg_pp0_iter34_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter34_tmp_33_reg_1250)))) begin
        grp_fu_225_p1 = tmp_9_4_reg_1341;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28) & (1'd0 == ap_reg_pp0_iter28_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter27_tmp_27_reg_1214))) begin
        grp_fu_225_p1 = tmp_3_5_reg_1269;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28) & (1'd0 == ap_reg_pp0_iter28_exitcond1_reg_1064) & (ap_reg_pp0_iter27_tmp_27_reg_1214 == 1'd1))) begin
        grp_fu_225_p1 = Y_1_2_reg_1262;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter27))) begin
        grp_fu_225_p1 = current_1_4_v_fu_650_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter24))) begin
        grp_fu_225_p1 = current_1_3_v_fu_590_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_225_p1 = Y_1_1_v_fu_477_p3;
    end else begin
        grp_fu_225_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_231_ce = 1'b1;
    end else begin
        grp_fu_231_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter25) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter24_tmp_21_reg_1179) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter31) & (1'd0 == ap_reg_pp0_iter31_exitcond1_reg_1064) & (ap_reg_pp0_iter30_tmp_27_reg_1214 == 1'd1) & (ap_block_pp0_stage1_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter36_tmp_33_reg_1250) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter40) & (1'd0 == ap_reg_pp0_iter39_tmp_39_reg_1287) & (ap_block_pp0_stage0_00001 == 1'b0)))) begin
        grp_fu_231_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter25) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064) & (ap_reg_pp0_iter24_tmp_21_reg_1179 == 1'd1) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter31) & (1'd0 == ap_reg_pp0_iter31_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter30_tmp_27_reg_1214) & (ap_block_pp0_stage1_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064) & (ap_reg_pp0_iter36_tmp_33_reg_1250 == 1'd1) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter40) & (ap_reg_pp0_iter39_tmp_39_reg_1287 == 1'd1) & (ap_block_pp0_stage0_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == ap_reg_pp0_iter40_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter40) & (ap_block_pp0_stage2_00001 == 1'b0)))) begin
        grp_fu_231_opcode = 2'd0;
    end else begin
        grp_fu_231_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter40))) begin
        grp_fu_231_p0 = ap_reg_pp0_iter40_current_1_7_reg_1389;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter40) & (1'd0 == ap_reg_pp0_iter39_tmp_39_reg_1287))) begin
        grp_fu_231_p0 = Y_1_4_reg_1382;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter40) & (ap_reg_pp0_iter39_tmp_39_reg_1287 == 1'd1))) begin
        grp_fu_231_p0 = tmp_5_7_reg_1396;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter36_tmp_33_reg_1250))) begin
        grp_fu_231_p0 = ap_reg_pp0_iter36_Y_1_3_reg_1304;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064) & (ap_reg_pp0_iter36_tmp_33_reg_1250 == 1'd1))) begin
        grp_fu_231_p0 = tmp_4_6_reg_1358;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter31) & (1'd0 == ap_reg_pp0_iter31_exitcond1_reg_1064) & (ap_reg_pp0_iter30_tmp_27_reg_1214 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter31) & (1'd0 == ap_reg_pp0_iter31_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter30_tmp_27_reg_1214)))) begin
        grp_fu_231_p0 = ap_reg_pp0_iter30_X_1_2_reg_1232;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter24_tmp_21_reg_1179))) begin
        grp_fu_231_p0 = ap_reg_pp0_iter25_Y_1_1_reg_1167;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064) & (ap_reg_pp0_iter24_tmp_21_reg_1179 == 1'd1))) begin
        grp_fu_231_p0 = tmp_2_4_reg_1226;
    end else begin
        grp_fu_231_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter40))) begin
        grp_fu_231_p1 = current_1_8_v_fu_897_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter40) & (1'd0 == ap_reg_pp0_iter39_tmp_39_reg_1287))) begin
        grp_fu_231_p1 = tmp_5_7_reg_1396;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter39_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter40) & (ap_reg_pp0_iter39_tmp_39_reg_1287 == 1'd1))) begin
        grp_fu_231_p1 = Y_1_4_reg_1382;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter36_tmp_33_reg_1250))) begin
        grp_fu_231_p1 = tmp_4_6_reg_1358;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064) & (ap_reg_pp0_iter36_tmp_33_reg_1250 == 1'd1))) begin
        grp_fu_231_p1 = ap_reg_pp0_iter36_Y_1_3_reg_1304;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter31) & (1'd0 == ap_reg_pp0_iter31_exitcond1_reg_1064) & (ap_reg_pp0_iter30_tmp_27_reg_1214 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter31) & (1'd0 == ap_reg_pp0_iter31_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter30_tmp_27_reg_1214)))) begin
        grp_fu_231_p1 = tmp_9_3_reg_1299;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter24_tmp_21_reg_1179))) begin
        grp_fu_231_p1 = tmp_2_4_reg_1226;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25) & (1'd0 == ap_reg_pp0_iter25_exitcond1_reg_1064) & (ap_reg_pp0_iter24_tmp_21_reg_1179 == 1'd1))) begin
        grp_fu_231_p1 = ap_reg_pp0_iter25_Y_1_1_reg_1167;
    end else begin
        grp_fu_231_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_235_ce = 1'b1;
    end else begin
        grp_fu_235_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064) & (ap_reg_pp0_iter42_tmp_39_reg_1287 == 1'd1) & (ap_block_pp0_stage2_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter48) & (1'd0 == ap_reg_pp0_iter47_tmp_45_reg_1323) & (ap_block_pp0_stage0_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter51) & (1'd0 == ap_reg_pp0_iter51_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter50_tmp_51_reg_1364) & (ap_block_pp0_stage1_00001 == 1'b0)))) begin
        grp_fu_235_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter33) & (1'd0 == ap_reg_pp0_iter33_exitcond1_reg_1064) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter36) & (1'd0 == ap_reg_pp0_iter36_exitcond1_reg_1064) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter42_tmp_39_reg_1287) & (ap_block_pp0_stage2_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter48) & (ap_reg_pp0_iter47_tmp_45_reg_1323 == 1'd1) & (ap_block_pp0_stage0_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter51) & (1'd0 == ap_reg_pp0_iter51_exitcond1_reg_1064) & (ap_reg_pp0_iter50_tmp_51_reg_1364 == 1'd1) & (ap_block_pp0_stage1_00001 == 1'b0)))) begin
        grp_fu_235_opcode = 2'd0;
    end else begin
        grp_fu_235_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter51) & (1'd0 == ap_reg_pp0_iter51_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter50_tmp_51_reg_1364))) begin
        grp_fu_235_p0 = Y_1_6_reg_1480;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter51) & (1'd0 == ap_reg_pp0_iter51_exitcond1_reg_1064) & (ap_reg_pp0_iter50_tmp_51_reg_1364 == 1'd1))) begin
        grp_fu_235_p0 = tmp_7_9_reg_1487;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter48) & (1'd0 == ap_reg_pp0_iter47_tmp_45_reg_1323))) begin
        grp_fu_235_p0 = ap_reg_pp0_iter47_Y_1_5_reg_1423;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter48) & (ap_reg_pp0_iter47_tmp_45_reg_1323 == 1'd1))) begin
        grp_fu_235_p0 = tmp_6_8_reg_1468;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064) & (ap_reg_pp0_iter42_tmp_39_reg_1287 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter42_tmp_39_reg_1287)))) begin
        grp_fu_235_p0 = ap_reg_pp0_iter41_X_1_4_reg_1371;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36))) begin
        grp_fu_235_p0 = current_1_6_reg_1346;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33))) begin
        grp_fu_235_p0 = current_1_5_reg_1311;
    end else begin
        grp_fu_235_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter51) & (1'd0 == ap_reg_pp0_iter51_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter50_tmp_51_reg_1364))) begin
        grp_fu_235_p1 = tmp_7_9_reg_1487;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter51) & (1'd0 == ap_reg_pp0_iter51_exitcond1_reg_1064) & (ap_reg_pp0_iter50_tmp_51_reg_1364 == 1'd1))) begin
        grp_fu_235_p1 = Y_1_6_reg_1480;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter48) & (1'd0 == ap_reg_pp0_iter47_tmp_45_reg_1323))) begin
        grp_fu_235_p1 = tmp_6_8_reg_1468;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter47_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter48) & (ap_reg_pp0_iter47_tmp_45_reg_1323 == 1'd1))) begin
        grp_fu_235_p1 = ap_reg_pp0_iter47_Y_1_5_reg_1423;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064) & (ap_reg_pp0_iter42_tmp_39_reg_1287 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42) & (1'd0 == ap_reg_pp0_iter42_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter42_tmp_39_reg_1287)))) begin
        grp_fu_235_p1 = tmp_9_5_reg_1418;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36))) begin
        grp_fu_235_p1 = current_1_7_v_fu_837_p3;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33))) begin
        grp_fu_235_p1 = current_1_6_v_fu_777_p3;
    end else begin
        grp_fu_235_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_239_ce = 1'b1;
    end else begin
        grp_fu_239_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter45) & (1'd0 == ap_reg_pp0_iter45_exitcond1_reg_1064) & (ap_reg_pp0_iter45_tmp_45_reg_1323 == 1'd1) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter56) & (1'd0 == ap_reg_pp0_iter56_exitcond1_reg_1064) & (ap_reg_pp0_iter56_tmp_57_reg_1407 == 1'd1) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter59_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter58_tmp_57_reg_1407) & (ap_block_pp0_stage1_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter62) & (1'd0 == ap_reg_pp0_iter62_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter62_tmp_63_reg_1451) & (ap_block_pp0_stage2_00001 == 1'b0)))) begin
        grp_fu_239_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter45) & (1'd0 == ap_reg_pp0_iter45_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter45_tmp_45_reg_1323) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter56) & (1'd0 == ap_reg_pp0_iter56_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter56_tmp_57_reg_1407) & (ap_block_pp0_stage4_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter59_exitcond1_reg_1064) & (ap_reg_pp0_iter58_tmp_57_reg_1407 == 1'd1) & (ap_block_pp0_stage1_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter62) & (1'd0 == ap_reg_pp0_iter62_exitcond1_reg_1064) & (ap_reg_pp0_iter62_tmp_63_reg_1451 == 1'd1) & (ap_block_pp0_stage2_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == ap_reg_pp0_iter64_exitcond1_reg_1064) & (1'b1 == ap_enable_reg_pp0_iter65) & (ap_block_pp0_stage0_00001 == 1'b0) & (1'd0 == ap_reg_pp0_iter64_tmp_63_reg_1451)))) begin
        grp_fu_239_opcode = 2'd0;
    end else begin
        grp_fu_239_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter65))) begin
        grp_fu_239_p0 = ap_reg_pp0_iter64_X_1_8_reg_1522;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter62) & (1'd0 == ap_reg_pp0_iter62_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter62_tmp_63_reg_1451))) begin
        grp_fu_239_p0 = Y_1_8_reg_1529;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter62) & (1'd0 == ap_reg_pp0_iter62_exitcond1_reg_1064) & (ap_reg_pp0_iter62_tmp_63_reg_1451 == 1'd1))) begin
        grp_fu_239_p0 = tmp_9_11_reg_1536;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter59_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter58_tmp_57_reg_1407))) begin
        grp_fu_239_p0 = ap_reg_pp0_iter58_Y_1_7_reg_1498;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter59_exitcond1_reg_1064) & (ap_reg_pp0_iter58_tmp_57_reg_1407 == 1'd1))) begin
        grp_fu_239_p0 = tmp_8_10_reg_1516;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter56) & (1'd0 == ap_reg_pp0_iter56_exitcond1_reg_1064) & (ap_reg_pp0_iter56_tmp_57_reg_1407 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter56) & (1'd0 == ap_reg_pp0_iter56_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter56_tmp_57_reg_1407)))) begin
        grp_fu_239_p0 = X_1_7_reg_1505;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter45) & (1'd0 == ap_reg_pp0_iter45_exitcond1_reg_1064) & (ap_reg_pp0_iter45_tmp_45_reg_1323 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter45) & (1'd0 == ap_reg_pp0_iter45_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter45_tmp_45_reg_1323)))) begin
        grp_fu_239_p0 = X_1_5_reg_1457;
    end else begin
        grp_fu_239_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter65))) begin
        grp_fu_239_p1 = tmp_9_9_reg_1542;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter62) & (1'd0 == ap_reg_pp0_iter62_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter62_tmp_63_reg_1451))) begin
        grp_fu_239_p1 = tmp_9_11_reg_1536;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter62) & (1'd0 == ap_reg_pp0_iter62_exitcond1_reg_1064) & (ap_reg_pp0_iter62_tmp_63_reg_1451 == 1'd1))) begin
        grp_fu_239_p1 = Y_1_8_reg_1529;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter59_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter58_tmp_57_reg_1407))) begin
        grp_fu_239_p1 = tmp_8_10_reg_1516;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59) & (1'd0 == ap_reg_pp0_iter59_exitcond1_reg_1064) & (ap_reg_pp0_iter58_tmp_57_reg_1407 == 1'd1))) begin
        grp_fu_239_p1 = ap_reg_pp0_iter58_Y_1_7_reg_1498;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter56) & (1'd0 == ap_reg_pp0_iter56_exitcond1_reg_1064) & (ap_reg_pp0_iter56_tmp_57_reg_1407 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter56) & (1'd0 == ap_reg_pp0_iter56_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter56_tmp_57_reg_1407)))) begin
        grp_fu_239_p1 = tmp_9_8_reg_1511;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter45) & (1'd0 == ap_reg_pp0_iter45_exitcond1_reg_1064) & (ap_reg_pp0_iter45_tmp_45_reg_1323 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter45) & (1'd0 == ap_reg_pp0_iter45_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter45_tmp_45_reg_1323)))) begin
        grp_fu_239_p1 = tmp_9_6_reg_1463;
    end else begin
        grp_fu_239_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_243_ce = 1'b1;
    end else begin
        grp_fu_243_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter53) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064) & (ap_reg_pp0_iter52_tmp_51_reg_1364 == 1'd1) & (ap_block_pp0_stage3_00001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter64) & (1'd0 == ap_reg_pp0_iter64_exitcond1_reg_1064) & (ap_block_pp0_stage4_00001 == 1'b0) & (ap_reg_pp0_iter64_tmp_63_reg_1451 == 1'd1)))) begin
        grp_fu_243_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter53) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter52_tmp_51_reg_1364) & (ap_block_pp0_stage3_00001 == 1'b0))) begin
        grp_fu_243_opcode = 2'd0;
    end else begin
        grp_fu_243_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter64))) begin
        grp_fu_243_p0 = ap_reg_pp0_iter64_X_1_8_reg_1522;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter53) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064) & (ap_reg_pp0_iter52_tmp_51_reg_1364 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter53) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter52_tmp_51_reg_1364)))) begin
        grp_fu_243_p0 = ap_reg_pp0_iter53_X_1_6_reg_1474;
    end else begin
        grp_fu_243_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter64))) begin
        grp_fu_243_p1 = tmp_9_9_reg_1542;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter53) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064) & (ap_reg_pp0_iter52_tmp_51_reg_1364 == 1'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter53) & (1'd0 == ap_reg_pp0_iter53_exitcond1_reg_1064) & (1'd0 == ap_reg_pp0_iter52_tmp_51_reg_1364)))) begin
        grp_fu_243_p1 = tmp_9_7_reg_1493;
    end else begin
        grp_fu_243_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_247_ce = 1'b1;
    end else begin
        grp_fu_247_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter31))) begin
        grp_fu_247_p0 = Y_1_3_reg_1304;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25))) begin
        grp_fu_247_p0 = X_1_2_reg_1232;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_247_p0 = Y_1_1_reg_1167;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_247_p0 = Y_1_reg_1126;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_247_p0 = tmp_reg_1083;
    end else begin
        grp_fu_247_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter31))) begin
        grp_fu_247_p1 = 64'd4589168020290535424;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter25))) begin
        grp_fu_247_p1 = 64'd4593671619917905920;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_247_p1 = 64'd4598175219545276416;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_247_p1 = 64'd4602678819172646912;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_247_p1 = 64'd4614256656552045848;
    end else begin
        grp_fu_247_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_254_ce = 1'b1;
    end else begin
        grp_fu_254_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter39))) begin
        grp_fu_254_p0 = Y_1_4_reg_1382;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter37))) begin
        grp_fu_254_p0 = X_1_4_reg_1371;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33))) begin
        grp_fu_254_p0 = X_1_3_reg_1330;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28))) begin
        grp_fu_254_p0 = Y_1_2_reg_1262;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter22))) begin
        grp_fu_254_p0 = X_1_1_reg_1191;
    end else begin
        grp_fu_254_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter37)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter39)))) begin
        grp_fu_254_p1 = 64'd4584664420663164928;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33))) begin
        grp_fu_254_p1 = 64'd4589168020290535424;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter28))) begin
        grp_fu_254_p1 = 64'd4593671619917905920;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter22))) begin
        grp_fu_254_p1 = 64'd4598175219545276416;
    end else begin
        grp_fu_254_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_264_ce = 1'b1;
    end else begin
        grp_fu_264_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59))) begin
        grp_fu_264_p0 = X_1_8_reg_1522;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter53))) begin
        grp_fu_264_p0 = Y_1_7_reg_1498;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter48))) begin
        grp_fu_264_p0 = X_1_6_reg_1474;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter45))) begin
        grp_fu_264_p0 = X_1_5_reg_1457;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42))) begin
        grp_fu_264_p0 = Y_1_5_reg_1423;
    end else begin
        grp_fu_264_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59))) begin
        grp_fu_264_p1 = 64'd4566650022153682944;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter53))) begin
        grp_fu_264_p1 = 64'd4571153621781053440;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter48))) begin
        grp_fu_264_p1 = 64'd4575657221408423936;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter42)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter45)))) begin
        grp_fu_264_p1 = 64'd4580160821035794432;
    end else begin
        grp_fu_264_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_270_ce = 1'b1;
    end else begin
        grp_fu_270_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter61))) begin
        grp_fu_270_p0 = Y_1_8_reg_1529;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter56))) begin
        grp_fu_270_p0 = X_1_7_reg_1505;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter50))) begin
        grp_fu_270_p0 = Y_1_6_reg_1480;
    end else begin
        grp_fu_270_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter61))) begin
        grp_fu_270_p1 = 64'd4566650022153682944;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter56))) begin
        grp_fu_270_p1 = 64'd4571153621781053440;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter50))) begin
        grp_fu_270_p1 = 64'd4575657221408423936;
    end else begin
        grp_fu_270_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_279_ce = 1'b1;
    end else begin
        grp_fu_279_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_284_ce = 1'b1;
    end else begin
        grp_fu_284_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter29))) begin
        grp_fu_284_p0 = ap_reg_pp0_iter29_radian_reg_1093;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter26))) begin
        grp_fu_284_p0 = ap_reg_pp0_iter26_radian_reg_1093;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_284_p0 = ap_reg_pp0_iter19_radian_reg_1093;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter16)))) begin
        grp_fu_284_p0 = radian_reg_1093;
    end else begin
        grp_fu_284_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter29))) begin
        grp_fu_284_p1 = current_1_4_reg_1275;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter26))) begin
        grp_fu_284_p1 = current_1_3_reg_1238;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter20))) begin
        grp_fu_284_p1 = current_1_1_reg_1160;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter17))) begin
        grp_fu_284_p1 = current_1_reg_1119;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter16))) begin
        grp_fu_284_p1 = 64'd0;
    end else begin
        grp_fu_284_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_289_ce = 1'b1;
    end else begin
        grp_fu_289_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter43))) begin
        grp_fu_289_p0 = ap_reg_pp0_iter43_radian_reg_1093;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter39))) begin
        grp_fu_289_p0 = ap_reg_pp0_iter39_radian_reg_1093;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36))) begin
        grp_fu_289_p0 = ap_reg_pp0_iter35_radian_reg_1093;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33))) begin
        grp_fu_289_p0 = ap_reg_pp0_iter32_radian_reg_1093;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        grp_fu_289_p0 = ap_reg_pp0_iter23_radian_reg_1093;
    end else begin
        grp_fu_289_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter43))) begin
        grp_fu_289_p1 = current_1_8_reg_1430;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter39))) begin
        grp_fu_289_p1 = current_1_7_reg_1389;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter36))) begin
        grp_fu_289_p1 = current_1_6_reg_1346;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter33))) begin
        grp_fu_289_p1 = current_1_5_reg_1311;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter23))) begin
        grp_fu_289_p1 = current_1_2_reg_1202;
    end else begin
        grp_fu_289_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)))) begin
        grp_fu_293_ce = 1'b1;
    end else begin
        grp_fu_293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter61))) begin
        grp_fu_296_p0 = ap_reg_pp0_iter61_tmp_57_reg_1407;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter59))) begin
        grp_fu_296_p0 = ap_reg_pp0_iter58_tmp_57_reg_1407;
    end else begin
        grp_fu_296_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond1_reg_1064 == 1'd0))) begin
        i1_phi_fu_214_p4 = i_reg_1078;
    end else begin
        i1_phi_fu_214_p4 = i1_reg_210;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_block_pp0_stage0_subdone == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond1_fu_345_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond1_fu_345_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state346;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((ap_block_pp0_stage1_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((ap_block_pp0_stage2_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_block_pp0_stage3_subdone == 1'b0) & ~((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter68) & (ap_block_pp0_stage3_subdone == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter68) & (ap_block_pp0_stage3_subdone == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state346;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((ap_block_pp0_stage4_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state346 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign X_1_1_fu_538_p3 = ((ap_reg_pp0_iter21_tmp_15_reg_1137[0:0] === 1'b1) ? grp_fu_221_p2 : grp_fu_221_p2);

assign X_1_2_fu_598_p3 = ((ap_reg_pp0_iter24_tmp_21_reg_1179[0:0] === 1'b1) ? grp_fu_221_p2 : grp_fu_221_p2);

assign X_1_3_fu_770_p3 = ((ap_reg_pp0_iter32_tmp_27_reg_1214[0:0] === 1'b1) ? grp_fu_231_p2 : grp_fu_231_p2);

assign X_1_4_fu_830_p3 = ((ap_reg_pp0_iter36_tmp_33_reg_1250[0:0] === 1'b1) ? grp_fu_225_p2 : grp_fu_225_p2);

assign X_1_5_fu_955_p3 = ((ap_reg_pp0_iter44_tmp_39_reg_1287[0:0] === 1'b1) ? grp_fu_235_p2 : grp_fu_235_p2);

assign X_1_6_fu_962_p3 = ((ap_reg_pp0_iter47_tmp_45_reg_1323[0:0] === 1'b1) ? grp_fu_239_p2 : grp_fu_239_p2);

assign X_1_7_fu_983_p3 = ((ap_reg_pp0_iter55_tmp_51_reg_1364[0:0] === 1'b1) ? grp_fu_243_p2 : grp_fu_243_p2);

assign X_1_9_fu_1033_p3 = ((ap_reg_pp0_iter67_tmp_63_reg_1451[0:0] === 1'b1) ? T_9_reg_1586 : grp_fu_239_p2);

assign Y_1_1_v_fu_477_p3 = ((tmp_15_reg_1137[0:0] === 1'b1) ? 64'd4599141268101557195 : 64'd13822513304956333003);

assign Y_1_2_fu_658_p3 = ((ap_reg_pp0_iter27_tmp_21_reg_1179[0:0] === 1'b1) ? grp_fu_231_p2 : grp_fu_231_p2);

assign Y_1_3_fu_718_p3 = ((ap_reg_pp0_iter30_tmp_27_reg_1214[0:0] === 1'b1) ? grp_fu_225_p2 : grp_fu_225_p2);

assign Y_1_4_fu_845_p3 = ((ap_reg_pp0_iter39_tmp_33_reg_1250[0:0] === 1'b1) ? grp_fu_231_p2 : grp_fu_231_p2);

assign Y_1_5_fu_905_p3 = ((ap_reg_pp0_iter42_tmp_39_reg_1287[0:0] === 1'b1) ? grp_fu_231_p2 : grp_fu_231_p2);

assign Y_1_6_fu_969_p3 = ((ap_reg_pp0_iter49_tmp_45_reg_1323[0:0] === 1'b1) ? grp_fu_235_p2 : grp_fu_235_p2);

assign Y_1_7_fu_976_p3 = ((ap_reg_pp0_iter52_tmp_51_reg_1364[0:0] === 1'b1) ? grp_fu_235_p2 : grp_fu_235_p2);

assign Y_1_9_fu_990_p3 = ((ap_reg_pp0_iter64_tmp_63_reg_1451[0:0] === 1'b1) ? grp_fu_239_p2 : grp_fu_239_p2);

assign Y_1_fu_416_p3 = ((tmp_7_fu_403_p2[0:0] === 1'b1) ? 64'd4603644867728927691 : 64'd13827016904583703499);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state346 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state337_io));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state337_io));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_00001 = ((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state338_io)) | ((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state338_io)) | ((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state339_io));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state339_io));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = ((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID)) | ((1'b1 == ap_enable_reg_pp0_iter66) & (1'b1 == ap_block_state335_io)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state340_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == ap_enable_reg_pp0_iter68) & (1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID)) | ((1'b1 == ap_enable_reg_pp0_iter66) & (1'b1 == ap_block_state335_io)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_block_state340_io)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_00001 = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b1 == ap_enable_reg_pp0_iter66) & (1'b1 == ap_block_state336_io)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == gmem_BVALID)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b1 == ap_enable_reg_pp0_iter66) & (1'b1 == ap_block_state336_io)) | ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == gmem_BVALID)));
end

assign ap_block_state100_pp0_stage3_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage4_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage2_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage3_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage4_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage2_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage3_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage4_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage2_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage3_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage4_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage2_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage3_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage4_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage2_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage3_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage4_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage2_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage3_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage4_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage2_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage3_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage4_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage2_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage3_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage4_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage2_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage3_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage4_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage2_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage3_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage4_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage1_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage2_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage3_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage4_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage1_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage2_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage3_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp0_stage4_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp0_stage1_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage2_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage3_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp0_stage4_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp0_stage1_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp0_stage2_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp0_stage3_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp0_stage4_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp0_stage1_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp0_stage2_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp0_stage3_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp0_stage4_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp0_stage1_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp0_stage2_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp0_stage3_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp0_stage4_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp0_stage1_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp0_stage2_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp0_stage3_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp0_stage4_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp0_stage1_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage2_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage3_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage4_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp0_stage1_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp0_stage2_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp0_stage3_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp0_stage4_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp0_stage1_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp0_stage2_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp0_stage3_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp0_stage4_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp0_stage1_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp0_stage2_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp0_stage3_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp0_stage4_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp0_stage1_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp0_stage2_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state210_pp0_stage3_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp0_stage4_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state212_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state213_pp0_stage1_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state214_pp0_stage2_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state215_pp0_stage3_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state216_pp0_stage4_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state217_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state218_pp0_stage1_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state219_pp0_stage2_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state220_pp0_stage3_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state221_pp0_stage4_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state222_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state223_pp0_stage1_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state224_pp0_stage2_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state225_pp0_stage3_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state226_pp0_stage4_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state227_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state228_pp0_stage1_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state229_pp0_stage2_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state230_pp0_stage3_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state231_pp0_stage4_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state232_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state233_pp0_stage1_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state234_pp0_stage2_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state235_pp0_stage3_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state236_pp0_stage4_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state237_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state238_pp0_stage1_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state239_pp0_stage2_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state240_pp0_stage3_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state241_pp0_stage4_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state242_pp0_stage0_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state243_pp0_stage1_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state244_pp0_stage2_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state245_pp0_stage3_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state246_pp0_stage4_iter48 = ~(1'b1 == 1'b1);

assign ap_block_state247_pp0_stage0_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state248_pp0_stage1_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state249_pp0_stage2_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state250_pp0_stage3_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state251_pp0_stage4_iter49 = ~(1'b1 == 1'b1);

assign ap_block_state252_pp0_stage0_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state253_pp0_stage1_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state254_pp0_stage2_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state255_pp0_stage3_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state256_pp0_stage4_iter50 = ~(1'b1 == 1'b1);

assign ap_block_state257_pp0_stage0_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state258_pp0_stage1_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state259_pp0_stage2_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state260_pp0_stage3_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state261_pp0_stage4_iter51 = ~(1'b1 == 1'b1);

assign ap_block_state262_pp0_stage0_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state263_pp0_stage1_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state264_pp0_stage2_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state265_pp0_stage3_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state266_pp0_stage4_iter52 = ~(1'b1 == 1'b1);

assign ap_block_state267_pp0_stage0_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state268_pp0_stage1_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state269_pp0_stage2_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state270_pp0_stage3_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state271_pp0_stage4_iter53 = ~(1'b1 == 1'b1);

assign ap_block_state272_pp0_stage0_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state273_pp0_stage1_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state274_pp0_stage2_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state275_pp0_stage3_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state276_pp0_stage4_iter54 = ~(1'b1 == 1'b1);

assign ap_block_state277_pp0_stage0_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state278_pp0_stage1_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state279_pp0_stage2_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state280_pp0_stage3_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state281_pp0_stage4_iter55 = ~(1'b1 == 1'b1);

assign ap_block_state282_pp0_stage0_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state283_pp0_stage1_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state284_pp0_stage2_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state285_pp0_stage3_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state286_pp0_stage4_iter56 = ~(1'b1 == 1'b1);

assign ap_block_state287_pp0_stage0_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state288_pp0_stage1_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state289_pp0_stage2_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state290_pp0_stage3_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state291_pp0_stage4_iter57 = ~(1'b1 == 1'b1);

assign ap_block_state292_pp0_stage0_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state293_pp0_stage1_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state294_pp0_stage2_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state295_pp0_stage3_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state296_pp0_stage4_iter58 = ~(1'b1 == 1'b1);

assign ap_block_state297_pp0_stage0_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state298_pp0_stage1_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state299_pp0_stage2_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state300_pp0_stage3_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state301_pp0_stage4_iter59 = ~(1'b1 == 1'b1);

assign ap_block_state302_pp0_stage0_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state303_pp0_stage1_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state304_pp0_stage2_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state305_pp0_stage3_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state306_pp0_stage4_iter60 = ~(1'b1 == 1'b1);

assign ap_block_state307_pp0_stage0_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state308_pp0_stage1_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state309_pp0_stage2_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state310_pp0_stage3_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state311_pp0_stage4_iter61 = ~(1'b1 == 1'b1);

assign ap_block_state312_pp0_stage0_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state313_pp0_stage1_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state314_pp0_stage2_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state315_pp0_stage3_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state316_pp0_stage4_iter62 = ~(1'b1 == 1'b1);

assign ap_block_state317_pp0_stage0_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state318_pp0_stage1_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state319_pp0_stage2_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state320_pp0_stage3_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state321_pp0_stage4_iter63 = ~(1'b1 == 1'b1);

assign ap_block_state322_pp0_stage0_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state323_pp0_stage1_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state324_pp0_stage2_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state325_pp0_stage3_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state326_pp0_stage4_iter64 = ~(1'b1 == 1'b1);

assign ap_block_state327_pp0_stage0_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state328_pp0_stage1_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state329_pp0_stage2_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state330_pp0_stage3_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state331_pp0_stage4_iter65 = ~(1'b1 == 1'b1);

assign ap_block_state332_pp0_stage0_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state333_pp0_stage1_iter66 = ~(1'b1 == 1'b1);

assign ap_block_state334_pp0_stage2_iter66 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state335_io = ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b0 == ap_sig_ioackin_gmem_AWREADY));
end

assign ap_block_state335_pp0_stage3_iter66 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state336_io = ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state336_pp0_stage4_iter66 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state337_io = ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b0 == ap_sig_ioackin_gmem_AWREADY));
end

assign ap_block_state337_pp0_stage0_iter67 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state338_io = ((1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state338_pp0_stage1_iter67 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state339_io = ((1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == ap_sig_ioackin_gmem_AWREADY));
end

assign ap_block_state339_pp0_stage2_iter67 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state340_io = ((1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state340_pp0_stage3_iter67 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state341_pp0_stage4_iter67 = ((1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

assign ap_block_state342_pp0_stage0_iter68 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state343_pp0_stage1_iter68 = ((1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

assign ap_block_state344_pp0_stage2_iter68 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state345_pp0_stage3_iter68 = ((1'd0 == ap_reg_pp0_iter68_exitcond1_reg_1064) & (1'b0 == gmem_BVALID));
end

assign ap_block_state34_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage4_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage3_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage4_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage3_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage4_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage3_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage4_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage3_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage4_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage2_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage3_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage4_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage2_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage3_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage4_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage2_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage3_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage4_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1761 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (ap_block_pp0_stage3_01001 == 1'b0));
end

always @ (*) begin
    ap_condition_1779 = ((1'b1 == ap_enable_reg_pp0_iter66) & (ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_01001 == 1'b0));
end

always @ (*) begin
    ap_condition_1791 = ((ap_reg_pp0_iter66_exitcond1_reg_1064 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_01001 == 1'b0));
end

always @ (*) begin
    ap_condition_1806 = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_01001 == 1'b0));
end

always @ (*) begin
    ap_condition_1817 = ((1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_01001 == 1'b0));
end

always @ (*) begin
    ap_condition_1829 = ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter67) & (1'd0 == ap_reg_pp0_iter67_exitcond1_reg_1064) & (ap_block_pp0_stage3_01001 == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign c6_sum_cast_fu_1039_p1 = c6_sum_reg_1575;

assign c6_sum_fu_1019_p2 = (tmp_4_cast_reg_1049 + tmp_3_cast_reg_1553);

assign current_1_1_to_int_fu_485_p1 = current_1_1_reg_1160;

assign current_1_1_v_fu_469_p3 = ((tmp_15_reg_1137[0:0] === 1'b1) ? 64'd4602023952714414927 : 64'd13825395989569190735);

assign current_1_2_to_int_fu_545_p1 = current_1_2_reg_1202;

assign current_1_2_v_fu_530_p3 = ((tmp_21_reg_1179[0:0] === 1'b1) ? 64'd4597994306818310365 : 64'd13821366343673086173);

assign current_1_3_to_int_fu_605_p1 = current_1_3_reg_1238;

assign current_1_3_v_fu_590_p3 = ((tmp_27_reg_1214[0:0] === 1'b1) ? 64'd4593625142376804206 : 64'd13816997179231580014);

assign current_1_4_to_int_fu_665_p1 = current_1_4_reg_1275;

assign current_1_4_v_fu_650_p3 = ((tmp_33_reg_1250[0:0] === 1'b1) ? 64'd4589156319577832938 : 64'd13812528356432608746);

assign current_1_5_to_int_fu_725_p1 = current_1_5_reg_1311;

assign current_1_5_v_fu_710_p3 = ((tmp_39_reg_1287[0:0] === 1'b1) ? 64'd4584661490348946981 : 64'd13808033527203722789);

assign current_1_6_to_int_fu_785_p1 = current_1_6_reg_1346;

assign current_1_6_v_fu_777_p3 = ((tmp_45_reg_1323[0:0] === 1'b1) ? 64'd4580160088135398043 : 64'd13803532124990173851);

assign current_1_7_to_int_fu_852_p1 = current_1_7_reg_1389;

assign current_1_7_v_fu_837_p3 = ((tmp_51_reg_1364[0:0] === 1'b1) ? 64'd4575657038163196567 : 64'd13799029075017972375);

assign current_1_8_to_int_fu_912_p1 = current_1_8_reg_1430;

assign current_1_8_v_fu_897_p3 = ((tmp_57_reg_1407[0:0] === 1'b1) ? 64'd4571153575968488375 : 64'd13794525612823264183);

assign current_1_fu_408_p3 = ((tmp_7_fu_403_p2[0:0] === 1'b1) ? 64'd4605249457297304856 : 64'd13828621494152080664);

assign current_1_to_int_fu_424_p1 = current_1_reg_1119;

assign exitcond1_fu_345_p2 = ((i1_phi_fu_214_p4 == 7'd91) ? 1'b1 : 1'b0);

assign grp_fu_293_p0 = i1_phi_fu_214_p4;

assign grp_fu_296_p3 = ((grp_fu_296_p0[0:0] === 1'b1) ? grp_fu_239_p2 : grp_fu_239_p2);

assign i_fu_362_p2 = (7'd1 + i1_phi_fu_214_p4);

assign notlhs1_fu_682_p2 = ((tmp_34_fu_668_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs2_fu_441_p2 = ((tmp_10_fu_427_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs3_fu_742_p2 = ((tmp_40_fu_728_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs4_fu_502_p2 = ((tmp_16_fu_488_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs5_fu_802_p2 = ((tmp_46_fu_788_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs6_fu_562_p2 = ((tmp_22_fu_548_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs7_fu_869_p2 = ((tmp_52_fu_855_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs8_fu_622_p2 = ((tmp_28_fu_608_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs9_fu_929_p2 = ((tmp_58_fu_915_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs_fu_385_p2 = ((tmp_s_fu_371_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notrhs1_fu_688_p2 = ((tmp_35_fu_678_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_447_p2 = ((tmp_11_fu_437_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_748_p2 = ((tmp_41_fu_738_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_508_p2 = ((tmp_17_fu_498_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_808_p2 = ((tmp_47_fu_798_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_568_p2 = ((tmp_23_fu_558_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_875_p2 = ((tmp_53_fu_865_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_628_p2 = ((tmp_29_fu_618_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_935_p2 = ((tmp_59_fu_925_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_391_p2 = ((tmp_6_fu_381_p1 == 52'd0) ? 1'b1 : 1'b0);

assign radian_to_int_fu_368_p1 = radian_reg_1093;

assign s4_sum_cast_fu_1023_p1 = s4_sum_reg_1570;

assign s4_sum_fu_1015_p2 = (tmp_5_cast_reg_1054 + tmp_3_cast_reg_1553);

assign theta2_sum_cast_fu_1005_p1 = theta2_sum_reg_1559;

assign theta2_sum_fu_1000_p2 = (tmp_6_cast_reg_1059 + tmp_3_cast_fu_997_p1);

assign tmp_10_fu_427_p4 = {{current_1_to_int_fu_424_p1[62:52]}};

assign tmp_11_fu_437_p1 = current_1_to_int_fu_424_p1[51:0];

assign tmp_12_fu_453_p2 = (notrhs2_fu_447_p2 | notlhs2_fu_441_p2);

assign tmp_13_fu_459_p2 = (tmp_8_reg_1106 & tmp_12_fu_453_p2);

assign tmp_15_fu_464_p2 = (tmp_13_fu_459_p2 & tmp_14_reg_1132);

assign tmp_16_fu_488_p4 = {{current_1_1_to_int_fu_485_p1[62:52]}};

assign tmp_17_fu_498_p1 = current_1_1_to_int_fu_485_p1[51:0];

assign tmp_18_fu_514_p2 = (notrhs4_fu_508_p2 | notlhs4_fu_502_p2);

assign tmp_19_fu_520_p2 = (ap_reg_pp0_iter19_tmp_8_reg_1106 & tmp_18_fu_514_p2);

assign tmp_21_fu_525_p2 = (tmp_19_fu_520_p2 & tmp_20_reg_1174);

assign tmp_22_fu_548_p4 = {{current_1_2_to_int_fu_545_p1[62:52]}};

assign tmp_23_fu_558_p1 = current_1_2_to_int_fu_545_p1[51:0];

assign tmp_24_fu_574_p2 = (notrhs6_fu_568_p2 | notlhs6_fu_562_p2);

assign tmp_25_fu_580_p2 = (ap_reg_pp0_iter22_tmp_8_reg_1106 & tmp_24_fu_574_p2);

assign tmp_27_fu_585_p2 = (tmp_25_fu_580_p2 & tmp_26_reg_1209);

assign tmp_28_fu_608_p4 = {{current_1_3_to_int_fu_605_p1[62:52]}};

assign tmp_29_fu_618_p1 = current_1_3_to_int_fu_605_p1[51:0];

assign tmp_2_fu_356_p2 = ($signed(7'd127) + $signed(i1_phi_fu_214_p4));

assign tmp_30_fu_634_p2 = (notrhs8_fu_628_p2 | notlhs8_fu_622_p2);

assign tmp_31_fu_640_p2 = (ap_reg_pp0_iter26_tmp_8_reg_1106 & tmp_30_fu_634_p2);

assign tmp_33_fu_645_p2 = (tmp_31_fu_640_p2 & tmp_32_reg_1245);

assign tmp_34_fu_668_p4 = {{current_1_4_to_int_fu_665_p1[62:52]}};

assign tmp_35_fu_678_p1 = current_1_4_to_int_fu_665_p1[51:0];

assign tmp_36_fu_694_p2 = (notrhs1_fu_688_p2 | notlhs1_fu_682_p2);

assign tmp_37_fu_700_p2 = (ap_reg_pp0_iter29_tmp_8_reg_1106 & tmp_36_fu_694_p2);

assign tmp_39_fu_705_p2 = (tmp_37_fu_700_p2 & tmp_38_reg_1282);

assign tmp_3_cast_fu_997_p1 = ap_reg_pp0_iter66_tmp_2_reg_1073;

assign tmp_3_fu_303_p4 = {{c[63:3]}};

assign tmp_40_fu_728_p4 = {{current_1_5_to_int_fu_725_p1[62:52]}};

assign tmp_41_fu_738_p1 = current_1_5_to_int_fu_725_p1[51:0];

assign tmp_42_fu_754_p2 = (notrhs3_fu_748_p2 | notlhs3_fu_742_p2);

assign tmp_43_fu_760_p2 = (ap_reg_pp0_iter32_tmp_8_reg_1106 & tmp_42_fu_754_p2);

assign tmp_45_fu_765_p2 = (tmp_43_fu_760_p2 & tmp_44_reg_1318);

assign tmp_46_fu_788_p4 = {{current_1_6_to_int_fu_785_p1[62:52]}};

assign tmp_47_fu_798_p1 = current_1_6_to_int_fu_785_p1[51:0];

assign tmp_48_fu_814_p2 = (notrhs5_fu_808_p2 | notlhs5_fu_802_p2);

assign tmp_49_fu_820_p2 = (ap_reg_pp0_iter35_tmp_8_reg_1106 & tmp_48_fu_814_p2);

assign tmp_4_cast_fu_313_p1 = tmp_3_fu_303_p4;

assign tmp_4_fu_317_p4 = {{s[63:3]}};

assign tmp_51_fu_825_p2 = (tmp_49_fu_820_p2 & tmp_50_reg_1353);

assign tmp_52_fu_855_p4 = {{current_1_7_to_int_fu_852_p1[62:52]}};

assign tmp_53_fu_865_p1 = current_1_7_to_int_fu_852_p1[51:0];

assign tmp_54_fu_881_p2 = (notrhs7_fu_875_p2 | notlhs7_fu_869_p2);

assign tmp_55_fu_887_p2 = (ap_reg_pp0_iter39_tmp_8_reg_1106 & tmp_54_fu_881_p2);

assign tmp_57_fu_892_p2 = (tmp_55_fu_887_p2 & tmp_56_reg_1402);

assign tmp_58_fu_915_p4 = {{current_1_8_to_int_fu_912_p1[62:52]}};

assign tmp_59_fu_925_p1 = current_1_8_to_int_fu_912_p1[51:0];

assign tmp_5_cast_fu_327_p1 = tmp_4_fu_317_p4;

assign tmp_5_fu_331_p4 = {{theta[63:3]}};

assign tmp_60_fu_941_p2 = (notrhs9_reg_1441 | notlhs9_reg_1436);

assign tmp_61_fu_945_p2 = (ap_reg_pp0_iter43_tmp_8_reg_1106 & tmp_60_fu_941_p2);

assign tmp_63_fu_950_p2 = (tmp_61_fu_945_p2 & tmp_62_reg_1446);

assign tmp_6_cast_fu_341_p1 = tmp_5_fu_331_p4;

assign tmp_6_fu_381_p1 = radian_to_int_fu_368_p1[51:0];

assign tmp_7_fu_403_p2 = (tmp_8_fu_397_p2 & tmp_9_reg_1101);

assign tmp_8_fu_397_p2 = (notrhs_fu_391_p2 | notlhs_fu_385_p2);

assign tmp_s_fu_371_p4 = {{radian_to_int_fu_368_p1[62:52]}};

always @ (posedge ap_clk) begin
    tmp_4_cast_reg_1049[61] <= 1'b0;
    tmp_5_cast_reg_1054[61] <= 1'b0;
    tmp_6_cast_reg_1059[61] <= 1'b0;
    current_1_reg_1119[62:0] <= 63'b011111111101001001000011111101101010100010001000010110100011000;
    Y_1_reg_1126[62:0] <= 63'b011111111100011011011101001110110110101000010000110101111001011;
    tmp_3_cast_reg_1553[61:7] <= 55'b0000000000000000000000000000000000000000000000000000000;
end

endmodule //cordic
