Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Mar 15 17:53:13 2024
| Host         : insa-20551 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file transmiter_timing_summary_routed.rpt -pb transmiter_timing_summary_routed.pb -rpx transmiter_timing_summary_routed.rpx -warn_on_violation
| Design       : transmiter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (133)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 51 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (133)
--------------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  145          inf        0.000                      0                  145           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 2.572ns (35.259%)  route 4.723ns (64.741%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  counter_byte_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    counter_byte_reg[24]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.295 r  counter_byte_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.295    counter_byte_reg[28]_i_1_n_6
    SLICE_X2Y10          FDRE                                         r  counter_byte_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 2.564ns (35.188%)  route 4.723ns (64.812%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  counter_byte_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    counter_byte_reg[24]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.287 r  counter_byte_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.287    counter_byte_reg[28]_i_1_n_4
    SLICE_X2Y10          FDRE                                         r  counter_byte_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.211ns  (logic 2.488ns (34.505%)  route 4.723ns (65.495%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  counter_byte_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    counter_byte_reg[24]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.211 r  counter_byte_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.211    counter_byte_reg[28]_i_1_n_5
    SLICE_X2Y10          FDRE                                         r  counter_byte_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.191ns  (logic 2.468ns (34.322%)  route 4.723ns (65.678%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.972 r  counter_byte_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.972    counter_byte_reg[24]_i_1_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.191 r  counter_byte_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.191    counter_byte_reg[28]_i_1_n_7
    SLICE_X2Y10          FDRE                                         r  counter_byte_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 2.455ns (34.203%)  route 4.723ns (65.797%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.178 r  counter_byte_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.178    counter_byte_reg[24]_i_1_n_6
    SLICE_X2Y9           FDRE                                         r  counter_byte_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 2.447ns (34.130%)  route 4.723ns (65.870%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.170 r  counter_byte_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.170    counter_byte_reg[24]_i_1_n_4
    SLICE_X2Y9           FDRE                                         r  counter_byte_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 2.371ns (33.424%)  route 4.723ns (66.576%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.094 r  counter_byte_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.094    counter_byte_reg[24]_i_1_n_5
    SLICE_X2Y9           FDRE                                         r  counter_byte_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.074ns  (logic 2.351ns (33.236%)  route 4.723ns (66.764%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.855 r  counter_byte_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.855    counter_byte_reg[20]_i_1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.074 r  counter_byte_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.074    counter_byte_reg[24]_i_1_n_7
    SLICE_X2Y9           FDRE                                         r  counter_byte_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 2.338ns (33.113%)  route 4.723ns (66.887%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.061 r  counter_byte_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.061    counter_byte_reg[20]_i_1_n_6
    SLICE_X2Y8           FDRE                                         r  counter_byte_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.053ns  (logic 2.330ns (33.037%)  route 4.723ns (66.963%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  counter_byte_reg[10]/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter_byte_reg[10]/Q
                         net (fo=6, routed)           1.032     1.550    counter_byte_reg[10]
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     1.674 f  EndAddress_i_17/O
                         net (fo=1, routed)           0.797     2.472    EndAddress_i_17_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     2.596 f  EndAddress_i_9/O
                         net (fo=2, routed)           0.959     3.554    EndAddress_i_9_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124     3.678 r  EndAddress_i_4/O
                         net (fo=32, routed)          1.934     5.613    EndAddress_i_4_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I0_O)        0.124     5.737 r  counter_byte[0]_i_7/O
                         net (fo=1, routed)           0.000     5.737    counter_byte[0]_i_7_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.270 r  counter_byte_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.270    counter_byte_reg[0]_i_3_n_0
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.387 r  counter_byte_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.387    counter_byte_reg[4]_i_1_n_0
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.504 r  counter_byte_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.504    counter_byte_reg[8]_i_1_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.621 r  counter_byte_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.621    counter_byte_reg[12]_i_1_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.738 r  counter_byte_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    counter_byte_reg[16]_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.053 r  counter_byte_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.053    counter_byte_reg[20]_i_1_n_4
    SLICE_X2Y8           FDRE                                         r  counter_byte_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TREADDP_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.152%)  route 0.178ns (48.848%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  s_count_reg[0]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  s_count_reg[0]/Q
                         net (fo=13, routed)          0.178     0.319    s_count_reg_n_0_[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.364 r  TREADDP_i_2/O
                         net (fo=1, routed)           0.000     0.364    TREADDP_i_2_n_0
    SLICE_X0Y10          FDRE                                         r  TREADDP_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EndAddress_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EndAddress_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.419%)  route 0.215ns (53.581%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  EndAddress_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EndAddress_reg/Q
                         net (fo=16, routed)          0.215     0.356    EndAddress_reg_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.045     0.401 r  EndAddress_i_1/O
                         net (fo=1, routed)           0.000     0.401    EndAddress_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  EndAddress_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRNSMTP_aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRNSMTP_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.141ns (35.030%)  route 0.262ns (64.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  TRNSMTP_aux_reg/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRNSMTP_aux_reg/Q
                         net (fo=18, routed)          0.262     0.403    TRNSMTP_aux
    SLICE_X0Y16          FDRE                                         r  TRNSMTP_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EndAddress_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDATAO_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.882%)  route 0.228ns (55.118%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  EndAddress_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EndAddress_reg/Q
                         net (fo=16, routed)          0.228     0.369    EndAddress_reg_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.414 r  TDATAO[4]_i_1/O
                         net (fo=1, routed)           0.000     0.414    TDATAO[4]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  TDATAO_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EndAddress_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDATAO_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.774%)  route 0.229ns (55.226%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  EndAddress_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EndAddress_reg/Q
                         net (fo=16, routed)          0.229     0.370    EndAddress_reg_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.415 r  TDATAO[0]_i_1/O
                         net (fo=1, routed)           0.000     0.415    TDATAO[0]_i_1_n_0
    SLICE_X1Y7           FDRE                                         r  TDATAO_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRNSMTP_aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TDATAO_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.388%)  route 0.233ns (55.612%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  TRNSMTP_aux_reg/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  TRNSMTP_aux_reg/Q
                         net (fo=18, routed)          0.233     0.374    TRNSMTP_aux
    SLICE_X0Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.419 r  TDATAO[1]_i_1/O
                         net (fo=1, routed)           0.000     0.419    TDATAO[1]_i_1_n_0
    SLICE_X0Y8           FDSE                                         r  TDATAO_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TRNSMTP_aux_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TRNSMTP_aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.366%)  route 0.233ns (55.634%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  TRNSMTP_aux_reg/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  TRNSMTP_aux_reg/Q
                         net (fo=18, routed)          0.233     0.374    TRNSMTP_aux
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.419 r  TRNSMTP_aux_i_1/O
                         net (fo=1, routed)           0.000     0.419    TRNSMTP_aux_i_1_n_0
    SLICE_X0Y9           FDRE                                         r  TRNSMTP_aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 abort_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            abort_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  abort_count_reg[0]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  abort_count_reg[0]/Q
                         net (fo=7, routed)           0.242     0.383    abort_count_reg_n_0_[0]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.043     0.426 r  abort_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.426    abort_count[1]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  abort_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 abort_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            abort_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE                         0.000     0.000 r  abort_count_reg[0]/C
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  abort_count_reg[0]/Q
                         net (fo=7, routed)           0.242     0.383    abort_count_reg_n_0_[0]
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  abort_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    abort_count[0]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  abort_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_byte_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_byte_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE                         0.000     0.000 r  counter_byte_reg[19]/C
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  counter_byte_reg[19]/Q
                         net (fo=6, routed)           0.160     0.324    counter_byte_reg[19]
    SLICE_X2Y7           LUT4 (Prop_lut4_I2_O)        0.045     0.369 r  counter_byte[16]_i_2/O
                         net (fo=1, routed)           0.000     0.369    counter_byte[16]_i_2_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.433 r  counter_byte_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.433    counter_byte_reg[16]_i_1_n_4
    SLICE_X2Y7           FDRE                                         r  counter_byte_reg[19]/D
  -------------------------------------------------------------------    -------------------





