TimeQuest Timing Analyzer report for rgb2vga
Mon Jan 25 00:43:06 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 62. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 65. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Board Trace Model Assignments
 81. Input Transition Times
 82. Signal Integrity Metrics (Slow 1200mv 0c Model)
 83. Signal Integrity Metrics (Slow 1200mv 85c Model)
 84. Signal Integrity Metrics (Fast 1200mv 0c Model)
 85. Setup Transfers
 86. Hold Transfers
 87. Recovery Transfers
 88. Removal Transfers
 89. Report TCCS
 90. Report RSKM
 91. Unconstrained Paths
 92. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; rgb2vga                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; rgb2vga.out.sdc ; OK     ; Mon Jan 25 00:43:04 2016 ;
+-----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.730  ; 114.55 MHz ; 0.000 ; 4.365  ; 50.00      ; 55        ; 126         ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.730  ; 114.55 MHz ; 1.091 ; 5.456  ; 50.00      ; 55        ; 126         ; 45.0  ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_svga|altpll_component|auto_generated|pll1|inclk[0] ; { pll_svga|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 83.49 MHz  ; 83.49 MHz       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 145.52 MHz ; 145.52 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 146.65 MHz ; 146.65 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.858  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.911  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 13.023 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.321 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.475 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.795 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.098  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.115  ; 0.000         ;
; CLOCK_50                                             ; 9.747  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 12.246 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                       ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.858 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.804      ;
; 1.870 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.792      ;
; 1.955 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.710      ;
; 2.004 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.639      ;
; 2.047 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.615      ;
; 2.049 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.594      ;
; 2.049 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.594      ;
; 2.049 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.594      ;
; 2.049 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.594      ;
; 2.059 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.603      ;
; 2.066 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.577      ;
; 2.066 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.577      ;
; 2.066 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.577      ;
; 2.066 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.577      ;
; 2.070 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.573      ;
; 2.070 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.573      ;
; 2.070 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.573      ;
; 2.070 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.573      ;
; 2.070 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.573      ;
; 2.070 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.573      ;
; 2.070 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.573      ;
; 2.071 ; adc:inst2|pixel_adc[3]        ; genlock:inst4|pixel_d[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.060     ; 6.594      ;
; 2.084 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.578      ;
; 2.096 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.566      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.100 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.062     ; 6.563      ;
; 2.109 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.553      ;
; 2.113 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.549      ;
; 2.114 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.548      ;
; 2.135 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.527      ;
; 2.150 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.512      ;
; 2.162 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.500      ;
; 2.170 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.492      ;
; 2.175 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.468      ;
; 2.182 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.480      ;
; 2.191 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.471      ;
; 2.197 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.463      ;
; 2.197 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.463      ;
; 2.197 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[6]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.463      ;
; 2.197 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[5]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.463      ;
; 2.197 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[4]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.463      ;
; 2.197 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.463      ;
; 2.203 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.459      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[15]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[8]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.205 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.065     ; 6.455      ;
; 2.213 ; sdram:inst1|SdrRoutineSeq[6]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.449      ;
; 2.220 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.423      ;
; 2.220 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.423      ;
; 2.220 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.423      ;
; 2.220 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.423      ;
; 2.225 ; sdram:inst1|SdrRoutineSeq[6]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.437      ;
; 2.235 ; sdram:inst1|SdrRoutineSeq[6]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.408      ;
; 2.248 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.395      ;
; 2.248 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.395      ;
; 2.248 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.395      ;
; 2.248 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.395      ;
; 2.248 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.395      ;
; 2.248 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.395      ;
; 2.248 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.395      ;
; 2.251 ; adc:inst2|pixel_adc[3]        ; genlock:inst4|pixel_d[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.411      ;
; 2.258 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.390      ;
; 2.258 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.390      ;
; 2.258 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.390      ;
; 2.258 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.390      ;
; 2.258 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.390      ;
; 2.262 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.400      ;
; 2.265 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.383      ;
; 2.265 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.383      ;
; 2.265 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.383      ;
; 2.265 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.383      ;
; 2.265 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.383      ;
; 2.269 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.379      ;
; 2.269 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.379      ;
; 2.269 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.379      ;
; 2.269 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.379      ;
; 2.269 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.077     ; 6.379      ;
; 2.274 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.063     ; 6.388      ;
; 2.278 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.365      ;
; 2.278 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.365      ;
; 2.278 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.365      ;
; 2.278 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 6.365      ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.911 ; FP1                                           ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 8.086      ;
; 1.984 ; FP1                                           ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 8.013      ;
; 2.084 ; FP1                                           ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.913      ;
; 2.119 ; FP1                                           ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.878      ;
; 2.122 ; FP1                                           ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.875      ;
; 2.123 ; FP1                                           ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.874      ;
; 2.272 ; FP1                                           ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.726      ;
; 2.296 ; FP1                                           ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.702      ;
; 2.486 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 6.173      ;
; 2.553 ; FP1                                           ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.444      ;
; 2.554 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 6.105      ;
; 2.565 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 6.094      ;
; 2.574 ; FP1                                           ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.423      ;
; 2.579 ; FP1                                           ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.418      ;
; 2.624 ; FP1                                           ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.374      ;
; 2.633 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 6.026      ;
; 2.697 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.962      ;
; 2.704 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.955      ;
; 2.736 ; FP1                                           ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 7.264      ;
; 2.755 ; FP1                                           ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.243      ;
; 2.755 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.904      ;
; 2.764 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.895      ;
; 2.776 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.883      ;
; 2.783 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.876      ;
; 2.790 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.869      ;
; 2.832 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.827      ;
; 2.834 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.825      ;
; 2.869 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.790      ;
; 2.876 ; FP1                                           ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.273      ; 7.122      ;
; 2.910 ; FP1                                           ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 7.087      ;
; 2.943 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.717      ;
; 2.967 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.693      ;
; 2.975 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.684      ;
; 2.982 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.677      ;
; 2.994 ; FP1                                           ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 7.006      ;
; 2.998 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.661      ;
; 3.022 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.638      ;
; 3.033 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.626      ;
; 3.046 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.614      ;
; 3.087 ; FP1                                           ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 6.910      ;
; 3.087 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.572      ;
; 3.134 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.525      ;
; 3.149 ; FP1                                           ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.851      ;
; 3.149 ; FP1                                           ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.851      ;
; 3.149 ; FP1                                           ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.275      ; 6.851      ;
; 3.155 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.504      ;
; 3.186 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.474      ;
; 3.205 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.455      ;
; 3.210 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.450      ;
; 3.213 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.446      ;
; 3.245 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.414      ;
; 3.250 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.409      ;
; 3.284 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.376      ;
; 3.298 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.361      ;
; 3.305 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.354      ;
; 3.324 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.335      ;
; 3.329 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.330      ;
; 3.402 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.257      ;
; 3.407 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.255      ;
; 3.412 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.247      ;
; 3.426 ; FP1                                           ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 6.571      ;
; 3.426 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.234      ;
; 3.427 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.232      ;
; 3.427 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.232      ;
; 3.457 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.203      ;
; 3.483 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.177      ;
; 3.486 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.176      ;
; 3.488 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.171      ;
; 3.493 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.166      ;
; 3.495 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.164      ;
; 3.505 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.155      ;
; 3.536 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.124      ;
; 3.575 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.087      ;
; 3.580 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.080      ;
; 3.581 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.078      ;
; 3.604 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 5.056      ;
; 3.621 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.038      ;
; 3.638 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.021      ;
; 3.641 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.018      ;
; 3.645 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.014      ;
; 3.650 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.012      ;
; 3.654 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 5.008      ;
; 3.656 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 5.003      ;
; 3.660 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.999      ;
; 3.669 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.991      ;
; 3.720 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.939      ;
; 3.735 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.925      ;
; 3.735 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.924      ;
; 3.803 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 6.194      ;
; 3.806 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.854      ;
; 3.809 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.851      ;
; 3.810 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 4.852      ;
; 3.813 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 4.849      ;
; 3.813 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 4.849      ;
; 3.824 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.835      ;
; 3.833 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.065     ; 4.827      ;
; 3.853 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.063     ; 4.809      ;
; 3.871 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 3.272      ; 6.126      ;
; 3.887 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.772      ;
; 3.887 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.066     ; 4.772      ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.023 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 6.541      ;
; 13.134 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 6.430      ;
; 14.340 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 5.224      ;
; 14.583 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.981      ;
; 14.716 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.848      ;
; 14.768 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.796      ;
; 14.975 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.592      ;
; 15.031 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.536      ;
; 15.056 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.508      ;
; 15.172 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.392      ;
; 15.179 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.420     ; 4.381      ;
; 15.188 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.379      ;
; 15.215 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.352      ;
; 15.218 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.349      ;
; 15.248 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.677      ;
; 15.250 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.314      ;
; 15.288 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.637      ;
; 15.312 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.252      ;
; 15.346 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.218      ;
; 15.461 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.413     ; 4.106      ;
; 15.462 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.463      ;
; 15.483 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.416     ; 4.081      ;
; 15.542 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.383      ;
; 15.652 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.273      ;
; 15.710 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.215      ;
; 15.714 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.211      ;
; 15.811 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.114      ;
; 15.870 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.055      ;
; 15.886 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 9.039      ;
; 15.991 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.934      ;
; 16.018 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.907      ;
; 16.040 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.888      ;
; 16.041 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.887      ;
; 16.058 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.867      ;
; 16.070 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.855      ;
; 16.080 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.848      ;
; 16.081 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.847      ;
; 16.086 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.839      ;
; 16.115 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.813      ;
; 16.155 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.773      ;
; 16.170 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.758      ;
; 16.210 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.715      ;
; 16.210 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.718      ;
; 16.232 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.693      ;
; 16.233 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.414     ; 3.333      ;
; 16.254 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.674      ;
; 16.255 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.673      ;
; 16.312 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.613      ;
; 16.329 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.599      ;
; 16.330 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.598      ;
; 16.333 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.595      ;
; 16.334 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.594      ;
; 16.335 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.593      ;
; 16.370 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.558      ;
; 16.373 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.555      ;
; 16.384 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.544      ;
; 16.409 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.519      ;
; 16.422 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.503      ;
; 16.444 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.484      ;
; 16.445 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.483      ;
; 16.464 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.464      ;
; 16.480 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.445      ;
; 16.484 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.441      ;
; 16.502 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.426      ;
; 16.503 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.425      ;
; 16.506 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.422      ;
; 16.507 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.421      ;
; 16.519 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.409      ;
; 16.544 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.384      ;
; 16.547 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.381      ;
; 16.574 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.354      ;
; 16.577 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.351      ;
; 16.581 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.347      ;
; 16.581 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.344      ;
; 16.590 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.338      ;
; 16.603 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.325      ;
; 16.604 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.324      ;
; 16.624 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.304      ;
; 16.627 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.301      ;
; 16.630 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.298      ;
; 16.632 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.296      ;
; 16.636 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.292      ;
; 16.640 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.285      ;
; 16.656 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.269      ;
; 16.662 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.266      ;
; 16.663 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.265      ;
; 16.678 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.250      ;
; 16.678 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.250      ;
; 16.679 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.249      ;
; 16.733 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.195      ;
; 16.734 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.194      ;
; 16.737 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.191      ;
; 16.737 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.191      ;
; 16.753 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.175      ;
; 16.761 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 8.164      ;
; 16.783 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.145      ;
; 16.784 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.144      ;
; 16.792 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.136      ;
; 16.792 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.136      ;
; 16.795 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.067     ; 8.133      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.321 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.906      ;
; 0.351 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.926      ;
; 0.358 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue:i[2]               ; adc:inst2|\channel_blue:i[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_blue:i[1]               ; adc:inst2|\channel_blue:i[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green:i[2]              ; adc:inst2|\channel_green:i[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst2|\channel_green:i[1]              ; adc:inst2|\channel_green:i[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_red:i[2]                ; adc:inst2|\channel_red:i[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; adc:inst2|\channel_red:i[1]                ; adc:inst2|\channel_red:i[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram:inst1|Add0~0_OTERM47                 ; sdram:inst1|Add0~0_OTERM47                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; sdram:inst1|curRow[8]                      ; sdram:inst1|SdrAddress[17]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.380 ; sdram:inst1|colStoreNr[4]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 0.886      ;
; 0.387 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 0.893      ;
; 0.391 ; sdram:inst1|colStoreNr[9]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 0.897      ;
; 0.392 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.610      ;
; 0.394 ; genlock:inst4|\process_b:p_pixel[2]        ; genlock:inst4|pixel_d[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; genlock:inst4|\process_b:p_pixel[8]        ; genlock:inst4|pixel_d[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; sdram:inst1|SdrRoutineSeq[11]              ; sdram:inst1|SdrRoutineSeq[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; genlock:inst4|\process_b:p_pixel[8]        ; genlock:inst4|pixel_d[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.615      ;
; 0.397 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.615      ;
; 0.398 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.616      ;
; 0.398 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.616      ;
; 0.399 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.617      ;
; 0.399 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.617      ;
; 0.400 ; sdram:inst1|colStoreNr[8]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 0.906      ;
; 0.402 ; sdram:inst1|colStoreNr[0]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 0.908      ;
; 0.404 ; counter:inst3|q[0]                         ; adc:inst2|\channel_red:i[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.622      ;
; 0.409 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.627      ;
; 0.409 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.627      ;
; 0.410 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.628      ;
; 0.420 ; adc:inst2|pixel_adc[4]                     ; genlock:inst4|pixel_a[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.638      ;
; 0.477 ; sdram:inst1|curRow[2]                      ; sdram:inst1|SdrAddress[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.696      ;
; 0.478 ; sdram:inst1|curRow[0]                      ; sdram:inst1|SdrAddress[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.697      ;
; 0.494 ; adc:inst2|pixel_adc[8]                     ; genlock:inst4|pixel_a[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.712      ;
; 0.509 ; sdram:inst1|colLoadNr[9]                   ; sdram:inst1|colLoadNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.728      ;
; 0.509 ; adc:inst2|\channel_blue:i[2]               ; adc:inst2|pixel_adc[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.728      ;
; 0.512 ; adc:inst2|pixel_adc[7]                     ; genlock:inst4|pixel_a[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.730      ;
; 0.512 ; adc:inst2|pixel_adc[7]                     ; genlock:inst4|pixel_a[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.730      ;
; 0.514 ; adc:inst2|pixel_adc[1]                     ; genlock:inst4|pixel_a[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.732      ;
; 0.520 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.739      ;
; 0.522 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.741      ;
; 0.530 ; adc:inst2|\channel_green:i[1]              ; adc:inst2|pixel_adc[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.749      ;
; 0.536 ; genlock:inst4|vcount[0]                    ; genlock:inst4|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.754      ;
; 0.551 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.769      ;
; 0.554 ; sdram:inst1|curRow[6]                      ; sdram:inst1|SdrAddress[15]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.140      ;
; 0.556 ; sdram:inst1|Add0~30_OTERM17                ; sdram:inst1|Add0~30_OTERM17                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; genlock:inst4|col_number[5]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.142      ;
; 0.557 ; sdram:inst1|Add0~22_OTERM25                ; sdram:inst1|Add0~22_OTERM25                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; sdram:inst1|Add0~18_OTERM29                ; sdram:inst1|Add0~18_OTERM29                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.775      ;
; 0.558 ; genlock:inst4|hcount[2]                    ; genlock:inst4|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram:inst1|Add0~34_OTERM13                ; sdram:inst1|Add0~34_OTERM13                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram:inst1|Add0~26_OTERM21                ; sdram:inst1|Add0~26_OTERM21                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram:inst1|Add0~24_OTERM23                ; sdram:inst1|Add0~24_OTERM23                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram:inst1|Add0~14_OTERM33                ; sdram:inst1|Add0~14_OTERM33                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; sdram:inst1|Add0~2_OTERM45                 ; sdram:inst1|Add0~2_OTERM45                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; genlock:inst4|vcount[11]                   ; genlock:inst4|vcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram:inst1|Add0~4_OTERM43                 ; sdram:inst1|Add0~4_OTERM43                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; genlock:inst4|vcount[10]                   ; genlock:inst4|vcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; sdram:inst1|Add0~46_OTERM1                 ; sdram:inst1|Add0~46_OTERM1                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; sdram:inst1|Add0~28_OTERM19                ; sdram:inst1|Add0~28_OTERM19                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; sdram:inst1|Add0~10_OTERM37                ; sdram:inst1|Add0~10_OTERM37                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; genlock:inst4|col_number[6]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 1.136      ;
; 0.561 ; sdram:inst1|Add0~42_OTERM5                 ; sdram:inst1|Add0~42_OTERM5                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; sdram:inst1|Add0~38_OTERM9                 ; sdram:inst1|Add0~38_OTERM9                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; sdram:inst1|Add0~20_OTERM27                ; sdram:inst1|Add0~20_OTERM27                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; sdram:inst1|Add0~16_OTERM31                ; sdram:inst1|Add0~16_OTERM31                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; sdram:inst1|Add0~6_OTERM41                 ; sdram:inst1|Add0~6_OTERM41                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; genlock:inst4|col_number[2]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.147      ;
; 0.562 ; sdram:inst1|Add0~32_OTERM15                ; sdram:inst1|Add0~32_OTERM15                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; sdram:inst1|Add0~44_OTERM3                 ; sdram:inst1|Add0~44_OTERM3                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; sdram:inst1|Add0~8_OTERM39                 ; sdram:inst1|Add0~8_OTERM39                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.781      ;
; 0.566 ; genlock:inst4|col_number[5]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 1.141      ;
; 0.567 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.786      ;
; 0.568 ; adc:inst2|pixel_adc[8]                     ; genlock:inst4|pixel_a[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.786      ;
; 0.569 ; counter:inst3|q[0]                         ; adc:inst2|\channel_blue:i[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; sdram:inst1|colLoadNr[7]                   ; sdram:inst1|colLoadNr[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram:inst1|colLoadNr[1]                   ; sdram:inst1|colLoadNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; genlock:inst4|col_number[8]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 1.145      ;
; 0.570 ; sdram:inst1|SdrRoutineSeq[2]               ; sdram:inst1|SdrRoutineSeq[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; sdram:inst1|colStoreNr[3]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 1.077      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; input_detect:input_detect|\horizontal:count[0]  ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.393 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.611      ;
; 0.492 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.080      ;
; 0.496 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.084      ;
; 0.496 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.084      ;
; 0.640 ; HSYNC                                           ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.228      ;
; 0.702 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.290      ;
; 0.809 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.028      ;
; 0.813 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.032      ;
; 0.843 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; VSYNC                                           ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.432      ;
; 0.844 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.848 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.850 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.861 ; HSYNC                                           ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.449      ;
; 0.874 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.093      ;
; 0.925 ; VSYNC                                           ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.513      ;
; 0.956 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.959 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.987 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.992 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.210      ;
; 0.998 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.216      ;
; 0.999 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.217      ;
; 1.000 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.218      ;
; 1.002 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.220      ;
; 1.002 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.220      ;
; 1.003 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.221      ;
; 1.004 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 1.004 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.222      ;
; 1.005 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.223      ;
; 1.006 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.224      ;
; 1.006 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.224      ;
; 1.012 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.231      ;
; 1.013 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.232      ;
; 1.013 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.231      ;
; 1.014 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.233      ;
; 1.057 ; input_detect:input_detect|\horizontal:count[17] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.275      ;
; 1.061 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.280      ;
; 1.082 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.089 ; input_detect:input_detect|\horizontal:count[13] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.308      ;
; 1.113 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.332      ;
; 1.114 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.333      ;
; 1.115 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.116 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.335      ;
; 1.117 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.336      ;
; 1.120 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.339      ;
; 1.122 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.341      ;
; 1.123 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.342      ;
; 1.126 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.345      ;
; 1.133 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.355      ;
; 1.138 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.357      ;
; 1.139 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.356      ;
; 1.141 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.358      ;
; 1.151 ; HSYNC                                           ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.426      ; 2.734      ;
; 1.156 ; HSYNC                                           ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.426      ; 2.739      ;
; 1.164 ; VSYNC                                           ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.752      ;
; 1.170 ; HSYNC                                           ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.426      ; 2.753      ;
; 1.170 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.389      ;
; 1.174 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.393      ;
; 1.174 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.393      ;
; 1.196 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.415      ;
; 1.228 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.228 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.447      ;
; 1.234 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.451      ;
; 1.236 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.453      ;
; 1.239 ; HSYNC                                           ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.428      ; 2.824      ;
; 1.244 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.463      ;
; 1.250 ; VSYNC                                           ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.838      ;
; 1.273 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.493      ;
; 1.275 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.494      ;
; 1.292 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.511      ;
; 1.293 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.512      ;
; 1.294 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.513      ;
; 1.302 ; VSYNC                                           ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.890      ;
; 1.303 ; VSYNC                                           ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.431      ; 2.891      ;
; 1.330 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.549      ;
; 1.330 ; input_detect:input_detect|\horizontal:count[16] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.548      ;
; 1.334 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.556      ;
; 1.335 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.557      ;
; 1.335 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.557      ;
; 1.335 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.557      ;
; 1.337 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.556      ;
; 1.341 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.560      ;
; 1.343 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.562      ;
; 1.344 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.563      ;
; 1.347 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.566      ;
; 1.349 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.568      ;
; 1.357 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.576      ;
; 1.358 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.575      ;
; 1.360 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.579      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.388 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.397 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 0.899      ;
; 0.518 ; vgaout:inst|vsync         ; vgaout:inst|pixel[0]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.569 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.571 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.573 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.581 ; vgaout:inst|videov        ; vgaout:inst|barcolor[10]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; vgaout:inst|videov        ; vgaout:inst|pixel[10]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.590 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.810      ;
; 0.591 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.811      ;
; 0.595 ; vgaout:inst|videoh        ; vgaout:inst|barcolor[10]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.632 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.134      ;
; 0.637 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 1.140      ;
; 0.637 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.139      ;
; 0.641 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.143      ;
; 0.646 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.148      ;
; 0.649 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.151      ;
; 0.650 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.152      ;
; 0.658 ; vgaout:inst|videoh        ; vgaout:inst|pixel[10]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.877      ;
; 0.675 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.177      ;
; 0.678 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 1.180      ;
; 0.701 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.921      ;
; 0.843 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.063      ;
; 0.845 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.845 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.857 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.077      ;
; 0.857 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.077      ;
; 0.858 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.859 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.863 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.083      ;
; 0.864 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.084      ;
; 0.864 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.084      ;
; 0.865 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.086      ;
; 0.872 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.093      ;
; 0.873 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.094      ;
; 0.877 ; vgaout:inst|videoh        ; vgaout:inst|barcolor[4]                                                                                  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.093      ;
; 0.877 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.098      ;
; 0.918 ; vgaout:inst|hcount[13]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.136      ;
; 0.940 ; vgaout:inst|hcount[2]     ; vgaout:inst|col_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.159      ;
; 0.943 ; vgaout:inst|hcount[9]     ; vgaout:inst|hsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.946 ; vgaout:inst|hcount[6]     ; vgaout:inst|col_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.165      ;
; 0.947 ; vgaout:inst|hcount[9]     ; vgaout:inst|col_number[9]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.166      ;
; 0.951 ; vgaout:inst|videov        ; vgaout:inst|barcolor[7]                                                                                  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.167      ;
; 0.953 ; vgaout:inst|hcount[4]     ; vgaout:inst|col_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.173      ;
; 0.955 ; vgaout:inst|videov        ; vgaout:inst|pixel[7]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.171      ;
; 0.955 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.176      ;
; 0.955 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.956 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.177      ;
; 0.956 ; vgaout:inst|hcount[8]     ; vgaout:inst|col_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; vgaout:inst|hcount[1]     ; vgaout:inst|col_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.178      ;
; 0.957 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.957 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.958 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.179      ;
; 0.961 ; vgaout:inst|hcount[5]     ; vgaout:inst|col_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.961 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.182      ;
; 0.962 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.183      ;
; 0.963 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.184      ;
; 0.964 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.185      ;
; 0.970 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.190      ;
; 0.970 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.190      ;
; 0.971 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.191      ;
; 0.972 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                       ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.475 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.082     ; 2.168      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                        ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.795 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.026      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.104 ; 4.334        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.109 ; 4.339        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.111 ; 4.341        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.117 ; 4.347        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[0]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[1]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[2]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[2]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[3]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[4]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[5]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[6]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[7]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[8]                                                                                   ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[3]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[4]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[5]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[6]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[7]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[8]                                                                      ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[0]                                                                        ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[1]                                                                        ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[2]                                                                        ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[7]                                                                                    ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[0]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[1]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[2]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[3]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[4]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[5]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[6]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[7]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[8]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[9]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[0]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[10]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[11]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[1]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[2]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[3]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[4]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[5]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[6]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[7]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[8]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[9]                                                                                  ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[0]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[1]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[2]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[4]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[6]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[7]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[8]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[3]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[4]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[5]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[6]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[7]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[8]                                                                                 ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[0]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[1]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[2]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[3]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[4]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[5]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[6]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[7]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[8]                                                                              ;
; 4.118 ; 4.334        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[9]                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.115 ; 4.331        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.116 ; 4.332        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.117 ; 4.333        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.211 ; 4.395        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.212 ; 4.396        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.213 ; 4.397        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.214 ; 4.398        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.214 ; 4.398        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.214 ; 4.398        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.214 ; 4.398        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.214 ; 4.398        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.214 ; 4.398        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.349 ; 4.349        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.354 ; 4.354        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[0]|clk                                         ;
; 4.354 ; 4.354        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[1]|clk                                         ;
; 4.354 ; 4.354        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[2]|clk                                         ;
; 4.354 ; 4.354        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[3]|clk                                         ;
; 4.354 ; 4.354        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:sync|clk                                            ;
; 4.354 ; 4.354        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|vblank_out|clk                                                ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[10]|clk                                     ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[3]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[4]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[5]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[9]|clk                                      ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[0]|clk                                       ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[1]|clk                                       ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[2]|clk                                       ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[3]|clk                                       ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:sync|clk                                          ;
; 4.355 ; 4.355        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                                                ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[11]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[12]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[13]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[18]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[20]|clk                                     ;
; 4.356 ; 4.356        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|store_req|clk                                                 ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[0]|clk                                      ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[14]|clk                                     ;
; 4.357 ; 4.357        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[15]|clk                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.748  ; 9.748        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.772  ; 9.772        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.227 ; 10.227       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.228 ; 10.228       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.251 ; 10.251       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.253 ; 10.253       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.258 ; 12.488       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.277 ; 12.507       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 7.323 ; 7.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 5.646 ; 5.898 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 3.909 ; 4.035 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 4.266 ; 4.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 3.556 ; 3.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 3.912 ; 4.295 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 3.454 ; 3.766 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 3.073 ; 3.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 2.915 ; 3.478 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 4.199 ; 4.747 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.866 ; 5.501 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 5.937 ; 6.625 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -2.776 ; -3.240 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.215 ; -1.480 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -1.567 ; -1.691 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -2.108 ; -2.680 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -2.914 ; -3.253 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -3.193 ; -3.541 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -2.817 ; -3.117 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -2.316 ; -2.846 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -1.868 ; -2.418 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -1.609 ; -2.147 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -2.300 ; -2.907 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -4.259 ; -4.915 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.778 ; 6.514 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.739 ; 4.745 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 4.581 ; 4.613 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 5.218 ; 5.203 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 5.461 ; 5.438 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 4.826 ; 4.824 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.568 ; 3.518 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 4.496 ; 4.551 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 5.085 ; 5.053 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 4.415 ; 4.455 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 4.622 ; 4.556 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.124 ; 5.829 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.086 ; 4.061 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 3.809 ; 3.791 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 4.042 ; 3.993 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 4.221 ; 4.171 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 4.048 ; 4.009 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.067 ; 3.015 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 3.899 ; 3.922 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 4.473 ; 4.473 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 3.777 ; 3.786 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 4.079 ; 4.012 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 91.64 MHz  ; 91.64 MHz       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.46 MHz ; 159.46 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 160.46 MHz ; 160.46 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.459  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.498  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 14.088 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.698 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.636 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.106  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.112  ; 0.000         ;
; CLOCK_50                                             ; 9.708  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 12.243 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.459 ; FP1                                           ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 7.175      ;
; 2.522 ; FP1                                           ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 7.112      ;
; 2.631 ; FP1                                           ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 7.003      ;
; 2.642 ; FP1                                           ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.992      ;
; 2.657 ; FP1                                           ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.977      ;
; 2.669 ; FP1                                           ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.965      ;
; 2.829 ; FP1                                           ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.806      ;
; 2.844 ; FP1                                           ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.791      ;
; 3.033 ; FP1                                           ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.601      ;
; 3.048 ; FP1                                           ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.586      ;
; 3.063 ; FP1                                           ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.571      ;
; 3.120 ; FP1                                           ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.515      ;
; 3.157 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.509      ;
; 3.220 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.446      ;
; 3.220 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.446      ;
; 3.228 ; FP1                                           ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.408      ;
; 3.242 ; FP1                                           ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.393      ;
; 3.283 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.383      ;
; 3.334 ; FP1                                           ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.910      ; 6.301      ;
; 3.340 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.326      ;
; 3.347 ; FP1                                           ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.287      ;
; 3.355 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.311      ;
; 3.393 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.273      ;
; 3.403 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.263      ;
; 3.405 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.261      ;
; 3.418 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.248      ;
; 3.435 ; FP1                                           ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.201      ;
; 3.443 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.223      ;
; 3.454 ; FP1                                           ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 6.180      ;
; 3.456 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.210      ;
; 3.468 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.198      ;
; 3.506 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.160      ;
; 3.557 ; FP1                                           ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.079      ;
; 3.557 ; FP1                                           ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.079      ;
; 3.557 ; FP1                                           ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.911      ; 6.079      ;
; 3.576 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.090      ;
; 3.591 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.075      ;
; 3.603 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.064      ;
; 3.612 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.054      ;
; 3.618 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.049      ;
; 3.650 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 5.016      ;
; 3.666 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 5.001      ;
; 3.681 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.986      ;
; 3.688 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.978      ;
; 3.731 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.935      ;
; 3.751 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.915      ;
; 3.794 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.872      ;
; 3.810 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.857      ;
; 3.817 ; FP1                                           ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.817      ;
; 3.818 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.849      ;
; 3.822 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.844      ;
; 3.825 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.842      ;
; 3.837 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.829      ;
; 3.871 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.795      ;
; 3.881 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.786      ;
; 3.885 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.781      ;
; 3.886 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.780      ;
; 3.900 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.766      ;
; 3.967 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.699      ;
; 3.971 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.695      ;
; 3.978 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.688      ;
; 4.002 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.666      ;
; 4.009 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.657      ;
; 4.016 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.651      ;
; 4.024 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.610      ;
; 4.029 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.637      ;
; 4.032 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.635      ;
; 4.041 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.625      ;
; 4.044 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.622      ;
; 4.054 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.613      ;
; 4.065 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.603      ;
; 4.079 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.588      ;
; 4.087 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.547      ;
; 4.095 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.572      ;
; 4.121 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.545      ;
; 4.133 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.535      ;
; 4.152 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.514      ;
; 4.158 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.509      ;
; 4.161 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.505      ;
; 4.164 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.502      ;
; 4.176 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.490      ;
; 4.184 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.483      ;
; 4.184 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.482      ;
; 4.196 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.472      ;
; 4.202 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.464      ;
; 4.207 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.427      ;
; 4.209 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.459      ;
; 4.210 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.424      ;
; 4.215 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.451      ;
; 4.222 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.412      ;
; 4.223 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.444      ;
; 4.248 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 2.909      ; 5.386      ;
; 4.262 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.404      ;
; 4.268 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.399      ;
; 4.290 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.378      ;
; 4.290 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.378      ;
; 4.290 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.378      ;
; 4.328 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.059     ; 4.338      ;
; 4.349 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.058     ; 4.318      ;
; 4.353 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.057     ; 4.315      ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                        ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.498 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 6.171      ;
; 2.541 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 6.128      ;
; 2.666 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.985      ;
; 2.672 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.997      ;
; 2.692 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.959      ;
; 2.692 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.959      ;
; 2.692 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.959      ;
; 2.700 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.971      ;
; 2.700 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.951      ;
; 2.700 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.951      ;
; 2.700 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.951      ;
; 2.700 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.951      ;
; 2.702 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.949      ;
; 2.702 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.949      ;
; 2.702 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.949      ;
; 2.702 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.949      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.705 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.966      ;
; 2.715 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.954      ;
; 2.720 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.931      ;
; 2.720 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.931      ;
; 2.720 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.931      ;
; 2.720 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.931      ;
; 2.740 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.929      ;
; 2.742 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.927      ;
; 2.743 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.926      ;
; 2.753 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.916      ;
; 2.772 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.897      ;
; 2.774 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.895      ;
; 2.792 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.877      ;
; 2.799 ; adc:inst2|pixel_adc[3]        ; genlock:inst4|pixel_d[7]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.872      ;
; 2.811 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.858      ;
; 2.811 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.858      ;
; 2.816 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.835      ;
; 2.817 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.852      ;
; 2.817 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.834      ;
; 2.817 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.834      ;
; 2.817 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.834      ;
; 2.817 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.834      ;
; 2.830 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.839      ;
; 2.841 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.828      ;
; 2.842 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.809      ;
; 2.842 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.809      ;
; 2.842 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.809      ;
; 2.847 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.058     ; 5.820      ;
; 2.847 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.058     ; 5.820      ;
; 2.847 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[6]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.058     ; 5.820      ;
; 2.847 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[5]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.058     ; 5.820      ;
; 2.847 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[4]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.058     ; 5.820      ;
; 2.847 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.058     ; 5.820      ;
; 2.857 ; sdram:inst1|SdrRoutineSeq[6]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.056     ; 5.812      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]~en                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[15]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[8]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.859 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.057     ; 5.809      ;
; 2.872 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.785      ;
; 2.872 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.785      ;
; 2.872 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.785      ;
; 2.872 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.785      ;
; 2.872 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.785      ;
; 2.876 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[17]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.775      ;
; 2.876 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[9]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.775      ;
; 2.876 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[11]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.775      ;
; 2.876 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[16]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.074     ; 5.775      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.879 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutineSeq[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.054     ; 5.792      ;
; 2.881 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.776      ;
; 2.881 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.776      ;
; 2.881 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[13]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.776      ;
; 2.881 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[14]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.776      ;
; 2.881 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[15]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.776      ;
; 2.882 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[10]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.775      ;
; 2.882 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[12]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.068     ; 5.775      ;
+-------+-------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.088 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 5.854      ;
; 14.186 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 5.756      ;
; 15.194 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.039     ; 4.747      ;
; 15.420 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 4.522      ;
; 15.570 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 4.372      ;
; 15.628 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.039     ; 4.313      ;
; 15.822 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.123      ;
; 15.831 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 4.114      ;
; 15.872 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 4.070      ;
; 15.969 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 3.973      ;
; 15.977 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.041     ; 3.962      ;
; 16.011 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 3.934      ;
; 16.021 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 3.924      ;
; 16.037 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 3.908      ;
; 16.130 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 3.812      ;
; 16.174 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.038     ; 3.768      ;
; 16.199 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.039     ; 3.742      ;
; 16.236 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.035     ; 3.709      ;
; 16.295 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.638      ;
; 16.296 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.039     ; 3.645      ;
; 16.327 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.606      ;
; 16.489 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.444      ;
; 16.561 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.372      ;
; 16.646 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.287      ;
; 16.706 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.227      ;
; 16.708 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.225      ;
; 16.800 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.133      ;
; 16.851 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.082      ;
; 16.871 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 8.062      ;
; 16.946 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -3.036     ; 2.998      ;
; 16.960 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.973      ;
; 16.964 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.969      ;
; 16.980 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.956      ;
; 16.982 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.954      ;
; 16.996 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.937      ;
; 17.012 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.924      ;
; 17.014 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.922      ;
; 17.022 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.911      ;
; 17.049 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.884      ;
; 17.060 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.876      ;
; 17.092 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.844      ;
; 17.114 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.822      ;
; 17.146 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.790      ;
; 17.154 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.779      ;
; 17.158 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.775      ;
; 17.174 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.762      ;
; 17.176 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.760      ;
; 17.230 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.703      ;
; 17.240 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.696      ;
; 17.241 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.695      ;
; 17.246 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.690      ;
; 17.248 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.688      ;
; 17.254 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.682      ;
; 17.272 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.664      ;
; 17.273 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.663      ;
; 17.308 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.628      ;
; 17.315 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.618      ;
; 17.326 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.610      ;
; 17.331 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.605      ;
; 17.333 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.603      ;
; 17.375 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.558      ;
; 17.377 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.556      ;
; 17.380 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.556      ;
; 17.391 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.545      ;
; 17.393 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.543      ;
; 17.393 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.543      ;
; 17.395 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.541      ;
; 17.411 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.525      ;
; 17.434 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.502      ;
; 17.435 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.501      ;
; 17.461 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.475      ;
; 17.465 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.471      ;
; 17.469 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.464      ;
; 17.471 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.465      ;
; 17.473 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.463      ;
; 17.485 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.451      ;
; 17.487 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.449      ;
; 17.493 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.443      ;
; 17.506 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.430      ;
; 17.507 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.429      ;
; 17.520 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.413      ;
; 17.525 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.411      ;
; 17.527 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.409      ;
; 17.536 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.400      ;
; 17.538 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.398      ;
; 17.540 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.393      ;
; 17.556 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.380      ;
; 17.558 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.378      ;
; 17.565 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.371      ;
; 17.591 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.345      ;
; 17.592 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.344      ;
; 17.616 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.320      ;
; 17.619 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.317      ;
; 17.629 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.062     ; 7.304      ;
; 17.636 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.300      ;
; 17.645 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.291      ;
; 17.647 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.289      ;
; 17.651 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.285      ;
; 17.652 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.284      ;
; 17.653 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.059     ; 7.283      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; input_detect:input_detect|\horizontal:count[0]  ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.356 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.711 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 1.905      ;
; 0.714 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 1.908      ;
; 0.715 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 1.909      ;
; 0.727 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.925      ;
; 0.730 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.928      ;
; 0.763 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.767 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.769 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.793 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.991      ;
; 0.832 ; HSYNC                                           ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.026      ;
; 0.857 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.864 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.878 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.077      ;
; 0.883 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.082      ;
; 0.884 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.083      ;
; 0.886 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.085      ;
; 0.887 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.086      ;
; 0.888 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.087      ;
; 0.888 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.087      ;
; 0.889 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.088      ;
; 0.889 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.088      ;
; 0.889 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.088      ;
; 0.890 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.089      ;
; 0.898 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.097      ;
; 0.899 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.098      ;
; 0.902 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.101      ;
; 0.904 ; HSYNC                                           ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.098      ;
; 0.913 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.111      ;
; 0.914 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.112      ;
; 0.915 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.113      ;
; 0.941 ; input_detect:input_detect|\horizontal:count[17] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.140      ;
; 0.955 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.153      ;
; 0.980 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.179      ;
; 0.995 ; input_detect:input_detect|\horizontal:count[13] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.194      ;
; 0.996 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.195      ;
; 1.003 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.201      ;
; 1.004 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.203      ;
; 1.004 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.203      ;
; 1.004 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.005 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.203      ;
; 1.008 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.008 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.207      ;
; 1.011 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.210      ;
; 1.018 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.216      ;
; 1.021 ; VSYNC                                           ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.049      ; 2.214      ;
; 1.023 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.222      ;
; 1.027 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.225      ;
; 1.042 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.243      ;
; 1.045 ; HSYNC                                           ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.050      ; 2.239      ;
; 1.047 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.057 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.256      ;
; 1.061 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.260      ;
; 1.083 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.281      ;
; 1.094 ; VSYNC                                           ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.049      ; 2.287      ;
; 1.095 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.294      ;
; 1.100 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.298      ;
; 1.106 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.305      ;
; 1.109 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.307      ;
; 1.118 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.317      ;
; 1.146 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.345      ;
; 1.153 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.353      ;
; 1.161 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.359      ;
; 1.162 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.360      ;
; 1.163 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.361      ;
; 1.184 ; input_detect:input_detect|\horizontal:count[16] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.383      ;
; 1.195 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.394      ;
; 1.196 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.395      ;
; 1.197 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.396      ;
; 1.200 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.398      ;
; 1.208 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.406      ;
; 1.209 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.407      ;
; 1.213 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.411      ;
; 1.216 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.414      ;
; 1.220 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.419      ;
; 1.221 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.420      ;
; 1.222 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.421      ;
; 1.223 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.424      ;
; 1.224 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.224 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.229 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.428      ;
; 1.230 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.429      ;
; 1.235 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.434      ;
; 1.262 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.462      ;
; 1.262 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.462      ;
; 1.277 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.476      ;
; 1.289 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.488      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.355      ; 0.837      ;
; 0.313 ; adc:inst2|\channel_blue:i[2]               ; adc:inst2|\channel_blue:i[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_red:i[2]                ; adc:inst2|\channel_red:i[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_red:i[1]                ; adc:inst2|\channel_red:i[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_blue:i[1]               ; adc:inst2|\channel_blue:i[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_green:i[2]              ; adc:inst2|\channel_green:i[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; adc:inst2|\channel_green:i[1]              ; adc:inst2|\channel_green:i[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; sdram:inst1|Add0~0_OTERM47                 ; sdram:inst1|Add0~0_OTERM47                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.519      ;
; 0.340 ; sdram:inst1|curRow[8]                      ; sdram:inst1|SdrAddress[17]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 0.855      ;
; 0.347 ; genlock:inst4|\process_b:p_pixel[2]        ; genlock:inst4|pixel_d[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.547      ;
; 0.352 ; genlock:inst4|\process_b:p_pixel[8]        ; genlock:inst4|pixel_d[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.551      ;
; 0.353 ; sdram:inst1|SdrRoutineSeq[11]              ; sdram:inst1|SdrRoutineSeq[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.551      ;
; 0.354 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.552      ;
; 0.354 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.553      ;
; 0.354 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.552      ;
; 0.355 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.553      ;
; 0.355 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.553      ;
; 0.356 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.554      ;
; 0.360 ; genlock:inst4|\process_b:p_pixel[8]        ; genlock:inst4|pixel_d[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; counter:inst3|q[0]                         ; adc:inst2|\channel_red:i[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.559      ;
; 0.370 ; sdram:inst1|colStoreNr[4]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.821      ;
; 0.370 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.569      ;
; 0.371 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.570      ;
; 0.371 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.570      ;
; 0.376 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.827      ;
; 0.378 ; adc:inst2|pixel_adc[4]                     ; genlock:inst4|pixel_a[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.577      ;
; 0.380 ; sdram:inst1|colStoreNr[9]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.831      ;
; 0.389 ; sdram:inst1|colStoreNr[8]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.840      ;
; 0.391 ; sdram:inst1|colStoreNr[0]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.282      ; 0.842      ;
; 0.431 ; sdram:inst1|curRow[2]                      ; sdram:inst1|SdrAddress[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; sdram:inst1|curRow[0]                      ; sdram:inst1|SdrAddress[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.630      ;
; 0.445 ; adc:inst2|pixel_adc[8]                     ; genlock:inst4|pixel_a[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.644      ;
; 0.456 ; adc:inst2|pixel_adc[7]                     ; genlock:inst4|pixel_a[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.655      ;
; 0.458 ; adc:inst2|pixel_adc[7]                     ; genlock:inst4|pixel_a[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.657      ;
; 0.459 ; adc:inst2|pixel_adc[1]                     ; genlock:inst4|pixel_a[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.658      ;
; 0.469 ; sdram:inst1|colLoadNr[9]                   ; sdram:inst1|colLoadNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.667      ;
; 0.474 ; adc:inst2|\channel_blue:i[2]               ; adc:inst2|pixel_adc[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.673      ;
; 0.478 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.676      ;
; 0.481 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.679      ;
; 0.483 ; genlock:inst4|vcount[0]                    ; genlock:inst4|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.681      ;
; 0.487 ; adc:inst2|\channel_green:i[1]              ; adc:inst2|pixel_adc[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.686      ;
; 0.494 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.693      ;
; 0.499 ; sdram:inst1|Add0~22_OTERM25                ; sdram:inst1|Add0~22_OTERM25                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; sdram:inst1|Add0~14_OTERM33                ; sdram:inst1|Add0~14_OTERM33                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; sdram:inst1|curRow[6]                      ; sdram:inst1|SdrAddress[15]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; sdram:inst1|Add0~18_OTERM29                ; sdram:inst1|Add0~18_OTERM29                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; genlock:inst4|vcount[11]                   ; genlock:inst4|vcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; genlock:inst4|hcount[2]                    ; genlock:inst4|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram:inst1|Add0~30_OTERM17                ; sdram:inst1|Add0~30_OTERM17                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram:inst1|Add0~26_OTERM21                ; sdram:inst1|Add0~26_OTERM21                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram:inst1|Add0~4_OTERM43                 ; sdram:inst1|Add0~4_OTERM43                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sdram:inst1|Add0~2_OTERM45                 ; sdram:inst1|Add0~2_OTERM45                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; sdram:inst1|Add0~34_OTERM13                ; sdram:inst1|Add0~34_OTERM13                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; genlock:inst4|vcount[10]                   ; genlock:inst4|vcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; sdram:inst1|Add0~46_OTERM1                 ; sdram:inst1|Add0~46_OTERM1                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; sdram:inst1|Add0~24_OTERM23                ; sdram:inst1|Add0~24_OTERM23                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; sdram:inst1|Add0~16_OTERM31                ; sdram:inst1|Add0~16_OTERM31                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; sdram:inst1|Add0~10_OTERM37                ; sdram:inst1|Add0~10_OTERM37                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; sdram:inst1|Add0~6_OTERM41                 ; sdram:inst1|Add0~6_OTERM41                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; sdram:inst1|Add0~42_OTERM5                 ; sdram:inst1|Add0~42_OTERM5                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; sdram:inst1|Add0~28_OTERM19                ; sdram:inst1|Add0~28_OTERM19                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; sdram:inst1|Add0~20_OTERM27                ; sdram:inst1|Add0~20_OTERM27                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; sdram:inst1|Add0~8_OTERM39                 ; sdram:inst1|Add0~8_OTERM39                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; sdram:inst1|Add0~38_OTERM9                 ; sdram:inst1|Add0~38_OTERM9                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; sdram:inst1|Add0~32_OTERM15                ; sdram:inst1|Add0~32_OTERM15                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; sdram:inst1|Add0~44_OTERM3                 ; sdram:inst1|Add0~44_OTERM3                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.705      ;
; 0.508 ; adc:inst2|pixel_adc[8]                     ; genlock:inst4|pixel_a[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.707      ;
; 0.510 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; sdram:inst1|colStoreNr[5]                  ; sdram:inst1|colStoreNr[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; sdram:inst1|colStoreNr[2]                  ; sdram:inst1|colStoreNr[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; sdram:inst1|colStoreNr[4]                  ; sdram:inst1|colStoreNr[4]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:inst1|colStoreNr[1]                  ; sdram:inst1|colStoreNr[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram:inst1|colLoadNr[7]                   ; sdram:inst1|colLoadNr[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; sdram:inst1|colLoadNr[1]                   ; sdram:inst1|colLoadNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; genlock:inst4|column[6]                    ; genlock:inst4|column[6]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; sdram:inst1|SdrRoutineSeq[2]               ; sdram:inst1|SdrRoutineSeq[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; adc:inst2|pixel_adc[0]                     ; genlock:inst4|pixel_a[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; sdram:inst1|colStoreNr[3]                  ; sdram:inst1|colStoreNr[3]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram:inst1|colLoadNr[2]                   ; sdram:inst1|colLoadNr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.712      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.346 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.385 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.832      ;
; 0.467 ; vgaout:inst|vsync         ; vgaout:inst|pixel[0]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.512 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.521 ; vgaout:inst|videov        ; vgaout:inst|barcolor[10]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.721      ;
; 0.521 ; vgaout:inst|videov        ; vgaout:inst|pixel[10]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.721      ;
; 0.530 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.535 ; vgaout:inst|videoh        ; vgaout:inst|barcolor[10]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.735      ;
; 0.601 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.048      ;
; 0.601 ; vgaout:inst|videoh        ; vgaout:inst|pixel[10]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.801      ;
; 0.606 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 1.054      ;
; 0.608 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.055      ;
; 0.612 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.059      ;
; 0.615 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.062      ;
; 0.616 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.063      ;
; 0.619 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.066      ;
; 0.633 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.832      ;
; 0.642 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.089      ;
; 0.646 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 1.093      ;
; 0.757 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.763 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.765 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.773 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.775 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.777 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.781 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.980      ;
; 0.799 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.000      ;
; 0.800 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.001      ;
; 0.801 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.002      ;
; 0.805 ; vgaout:inst|videoh        ; vgaout:inst|barcolor[4]                                                                                  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.001      ;
; 0.805 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.006      ;
; 0.846 ; vgaout:inst|hcount[13]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.043      ;
; 0.846 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; vgaout:inst|hcount[9]     ; vgaout:inst|hsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.047      ;
; 0.849 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.853 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.854 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 0.856 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.859 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.860 ; vgaout:inst|hcount[2]     ; vgaout:inst|col_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.864 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; vgaout:inst|videov        ; vgaout:inst|barcolor[7]                                                                                  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.061      ;
; 0.865 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; vgaout:inst|hcount[9]     ; vgaout:inst|col_number[9]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.866 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.866 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.867 ; vgaout:inst|hcount[6]     ; vgaout:inst|col_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; vgaout:inst|videov        ; vgaout:inst|pixel[7]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.065      ;
; 0.870 ; vgaout:inst|hcount[4]     ; vgaout:inst|col_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.069      ;
; 0.873 ; vgaout:inst|hcount[8]     ; vgaout:inst|col_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.072      ;
; 0.875 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.076      ;
; 0.875 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.076      ;
; 0.875 ; vgaout:inst|hcount[1]     ; vgaout:inst|col_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.074      ;
; 0.876 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.077      ;
; 0.877 ; vgaout:inst|hcount[5]     ; vgaout:inst|col_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.076      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                        ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.698 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.073     ; 1.954      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                         ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.636 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.843      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.106 ; 4.336        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.106 ; 4.336        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.108 ; 4.338        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.110 ; 4.340        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[10]                                                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[11]                                                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[1]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[2]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[3]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[4]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[5]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[6]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[7]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[8]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[9]                                                                                  ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[3]                                                                                 ;
; 4.111 ; 4.327        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[5]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue:i[0]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue:i[1]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue:i[2]                                                                             ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green:i[0]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green:i[1]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green:i[2]                                                                            ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[0]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[1]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[2]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[0]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[1]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[2]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[3]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[4]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[5]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[6]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[7]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|pixel_adc[8]                                                                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[0]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[1]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[2]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[3]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[4]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[5]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[6]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[7]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[8]                                                                      ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[1]                                                                        ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[2]                                                                        ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[1]                                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[2]                                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[5]                                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[7]                                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[8]                                                                                    ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|artifact_mode                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[0]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[1]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[2]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[3]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[4]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[5]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[6]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[7]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[8]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[9]                                                                              ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[0]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|darkblue[2]                                                                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[0]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[1]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[2]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[3]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[4]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[0]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[1]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[2]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[4]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[6]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[7]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[8]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[0]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[1]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[2]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[3]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[4]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[5]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[6]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[7]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[8]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[10]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[11]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[12]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[13]                                                                                 ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[1]                                                                                  ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|vcount[2]                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.112 ; 4.328        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.113 ; 4.329        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.114 ; 4.330        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21]                            ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]                             ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req                                        ;
; 4.216 ; 4.400        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active                                     ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]                              ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync                                 ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]                                ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync                                   ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out                                       ;
; 4.217 ; 4.401        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out                                       ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 4.348 ; 4.348        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[0]|clk                                         ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[1]|clk                                         ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[2]|clk                                         ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[3]|clk                                         ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:sync|clk                                            ;
; 4.352 ; 4.352        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|vblank_out|clk                                                ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[0]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[14]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[15]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[16]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[17]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[19]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[1]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[21]|clk                                     ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[2]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[6]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[7]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[8]|clk                                      ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[0]|clk                                       ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[1]|clk                                       ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[2]|clk                                       ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[3]|clk                                       ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:sync|clk                                          ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                                                ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|store_req|clk                                                 ;
; 4.353 ; 4.353        ; 0.000          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|video_active|clk                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.708  ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.708  ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.708  ; 9.708        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.773  ; 9.773        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.774  ; 9.774        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.225 ; 10.225       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.226 ; 10.226       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.289 ; 10.289       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.289 ; 10.289       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.289 ; 10.289       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[7]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.257 ; 12.487       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 6.486 ; 6.863 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 5.036 ; 5.298 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 3.479 ; 3.649 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 3.670 ; 4.086 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 2.984 ; 3.231 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 3.310 ; 3.571 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 2.894 ; 3.115 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 2.526 ; 2.998 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 2.393 ; 2.862 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 3.519 ; 4.053 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.163 ; 4.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 5.215 ; 5.769 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -2.409 ; -2.799 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -1.086 ; -1.341 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -1.396 ; -1.569 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -1.694 ; -2.148 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -2.417 ; -2.654 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -2.673 ; -2.906 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -2.330 ; -2.542 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -1.860 ; -2.329 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -1.460 ; -1.919 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -1.215 ; -1.680 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -1.861 ; -2.364 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -3.735 ; -4.255 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.122 ; 5.733 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.338 ; 4.314 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 4.189 ; 4.168 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 4.790 ; 4.711 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 5.016 ; 4.905 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 4.388 ; 4.302 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.264 ; 3.212 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 4.080 ; 4.060 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 4.640 ; 4.512 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 4.011 ; 4.001 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 4.233 ; 4.115 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 5.527 ; 5.110 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 3.745 ; 3.691 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 3.488 ; 3.427 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 3.704 ; 3.624 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 3.877 ; 3.779 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 3.680 ; 3.567 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 2.807 ; 2.753 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 3.536 ; 3.490 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 4.072 ; 3.994 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 3.431 ; 3.390 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 3.738 ; 3.620 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.655  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.266  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 16.667 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.171 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 7.387 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.987 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.112  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.149  ; 0.000         ;
; CLOCK_50                                             ; 9.416  ; 0.000         ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 12.256 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.655 ; FP1                                           ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 5.029      ;
; 3.697 ; FP1                                           ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.987      ;
; 3.768 ; FP1                                           ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.916      ;
; 3.779 ; FP1                                           ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.905      ;
; 3.786 ; FP1                                           ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.898      ;
; 3.793 ; FP1                                           ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.891      ;
; 3.900 ; FP1                                           ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.785      ;
; 3.907 ; FP1                                           ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.778      ;
; 4.032 ; FP1                                           ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.652      ;
; 4.050 ; FP1                                           ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.634      ;
; 4.057 ; FP1                                           ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.627      ;
; 4.098 ; FP1                                           ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.587      ;
; 4.170 ; FP1                                           ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.516      ;
; 4.175 ; FP1                                           ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.510      ;
; 4.234 ; FP1                                           ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 4.451      ;
; 4.246 ; FP1                                           ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.438      ;
; 4.308 ; FP1                                           ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.378      ;
; 4.370 ; FP1                                           ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.314      ;
; 4.376 ; FP1                                           ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.310      ;
; 4.376 ; FP1                                           ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.310      ;
; 4.376 ; FP1                                           ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 4.310      ;
; 4.563 ; FP1                                           ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 4.121      ;
; 4.860 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.824      ;
; 4.902 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.782      ;
; 4.973 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.711      ;
; 4.984 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.700      ;
; 4.991 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.693      ;
; 4.998 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.686      ;
; 5.052 ; FP1                                           ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.632      ;
; 5.105 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 3.580      ;
; 5.112 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 3.573      ;
; 5.190 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.487      ;
; 5.232 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.445      ;
; 5.237 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.447      ;
; 5.238 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.439      ;
; 5.247 ; FP1                                           ; input_detect:input_detect|hblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.970      ; 3.440      ;
; 5.255 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.429      ;
; 5.262 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.422      ;
; 5.280 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.397      ;
; 5.303 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 3.382      ;
; 5.314 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.363      ;
; 5.321 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.356      ;
; 5.336 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.341      ;
; 5.361 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.316      ;
; 5.362 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.315      ;
; 5.362 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.315      ;
; 5.369 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.308      ;
; 5.375 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.311      ;
; 5.380 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 3.305      ;
; 5.384 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.293      ;
; 5.404 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.273      ;
; 5.409 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.268      ;
; 5.439 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.968      ; 3.246      ;
; 5.451 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.233      ;
; 5.468 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 3.210      ;
; 5.475 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 3.203      ;
; 5.486 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.191      ;
; 5.486 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.191      ;
; 5.493 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.184      ;
; 5.511 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.166      ;
; 5.513 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.173      ;
; 5.516 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 3.162      ;
; 5.520 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.157      ;
; 5.523 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 3.155      ;
; 5.548 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 3.136      ;
; 5.562 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.115      ;
; 5.567 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.110      ;
; 5.581 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.105      ;
; 5.581 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.105      ;
; 5.581 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.969      ; 3.105      ;
; 5.615 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.062      ;
; 5.618 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.059      ;
; 5.618 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 3.060      ;
; 5.625 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.052      ;
; 5.625 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 3.053      ;
; 5.633 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 3.045      ;
; 5.644 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.033      ;
; 5.651 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.026      ;
; 5.666 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.011      ;
; 5.673 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 3.004      ;
; 5.681 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 2.997      ;
; 5.690 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.987      ;
; 5.702 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.975      ;
; 5.715 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.962      ;
; 5.738 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 2.941      ;
; 5.739 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.938      ;
; 5.743 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 2.935      ;
; 5.744 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.933      ;
; 5.768 ; HSYNC                                         ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; 1.967      ; 2.916      ;
; 5.768 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.909      ;
; 5.775 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 2.903      ;
; 5.775 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.902      ;
; 5.786 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.038     ; 2.893      ;
; 5.791 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 2.887      ;
; 5.805 ; input_detect:input_detect|\horizontal:peak[2] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 2.873      ;
; 5.814 ; input_detect:input_detect|\horizontal:peak[1] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.863      ;
; 5.815 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.862      ;
; 5.822 ; input_detect:input_detect|\horizontal:peak[3] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 2.856      ;
; 5.823 ; input_detect:input_detect|\horizontal:peak[0] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.039     ; 2.855      ;
; 5.826 ; input_detect:input_detect|\horizontal:sync    ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.730        ; -0.040     ; 2.851      ;
+-------+-----------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                                                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.266 ; FP5                           ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 2.145      ; 4.618      ;
; 4.349 ; FP5                           ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 2.140      ; 4.530      ;
; 4.677 ; BRIGHT                        ; genlock:inst4|pixel_a[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.961      ; 4.001      ;
; 4.843 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.837      ;
; 4.849 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.831      ;
; 4.858 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.035     ; 3.824      ;
; 4.865 ; FP4                           ; genlock:inst4|pixel_a[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; 1.961      ; 3.813      ;
; 4.914 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.755      ;
; 4.926 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.754      ;
; 4.927 ; adc:inst2|pixel_adc[3]        ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.035     ; 3.755      ;
; 4.939 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[17]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.730      ;
; 4.939 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.730      ;
; 4.939 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.730      ;
; 4.939 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[16]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.730      ;
; 4.956 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[17]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.713      ;
; 4.956 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.713      ;
; 4.956 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.713      ;
; 4.956 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[16]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.713      ;
; 4.959 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[17]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.710      ;
; 4.959 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.710      ;
; 4.959 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.710      ;
; 4.959 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[16]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.710      ;
; 4.962 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.718      ;
; 4.968 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.712      ;
; 4.987 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.693      ;
; 4.990 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.690      ;
; 4.991 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.689      ;
; 4.994 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.686      ;
; 4.995 ; adc:inst2|pixel_adc[3]        ; genlock:inst4|pixel_d[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.685      ;
; 5.000 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.680      ;
; 5.008 ; sdram:inst1|SdrRoutineSeq[10] ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.661      ;
; 5.011 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.669      ;
; 5.017 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.663      ;
; 5.017 ; sdram:inst1|SdrRoutineSeq[3]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.663      ;
; 5.020 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[17]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.649      ;
; 5.020 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.649      ;
; 5.020 ; sdram:inst1|SdrRoutineSeq[11] ; sdram:inst1|SdrAddress[16]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.649      ;
; 5.022 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.040     ; 3.655      ;
; 5.022 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.040     ; 3.655      ;
; 5.022 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[6]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.040     ; 3.655      ;
; 5.022 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[5]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.040     ; 3.655      ;
; 5.022 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.040     ; 3.655      ;
; 5.022 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.040     ; 3.655      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[13]~en                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[15]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[14]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[12]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[11]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[10]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[9]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.030 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrDat[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.039     ; 3.648      ;
; 5.036 ; adc:inst2|pixel_adc[5]        ; genlock:inst4|pixel_d[2]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.644      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[8]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[3]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[4]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[5]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[6]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[7]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[9]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[10]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.036 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrRoutineSeq[11]                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.036     ; 3.645      ;
; 5.040 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[17]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.629      ;
; 5.040 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.629      ;
; 5.040 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.629      ;
; 5.040 ; sdram:inst1|SdrRoutineSeq[5]  ; sdram:inst1|SdrAddress[16]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.629      ;
; 5.045 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[17]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.624      ;
; 5.045 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[9]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.624      ;
; 5.045 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.624      ;
; 5.045 ; sdram:inst1|SdrRoutineSeq[1]  ; sdram:inst1|SdrAddress[16]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.624      ;
; 5.050 ; sdram:inst1|SdrRoutineSeq[6]  ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.619      ;
; 5.054 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.617      ;
; 5.054 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[12]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.617      ;
; 5.054 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[13]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.617      ;
; 5.054 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[14]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.617      ;
; 5.054 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[15]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.617      ;
; 5.062 ; sdram:inst1|SdrRoutineSeq[6]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.618      ;
; 5.063 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.617      ;
; 5.065 ; sdram:inst1|SdrRoutineSeq[9]  ; sdram:inst1|SdrAddress[11]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 3.604      ;
; 5.066 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.614      ;
; 5.068 ; sdram:inst1|SdrRoutineSeq[6]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.612      ;
; 5.069 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.602      ;
; 5.069 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[12]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.602      ;
; 5.069 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[13]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.602      ;
; 5.069 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[14]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.602      ;
; 5.069 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrAddress[15]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.602      ;
; 5.072 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[10]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.599      ;
; 5.072 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[12]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.599      ;
; 5.072 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[13]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.599      ;
; 5.072 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[14]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.599      ;
; 5.072 ; sdram:inst1|SdrRoutineSeq[0]  ; sdram:inst1|SdrAddress[15]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.046     ; 3.599      ;
; 5.081 ; sdram:inst1|SdrRoutineSeq[4]  ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.599      ;
; 5.086 ; adc:inst2|pixel_adc[4]        ; genlock:inst4|pixel_d[7]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.035     ; 3.596      ;
; 5.086 ; adc:inst2|pixel_adc[3]        ; genlock:inst4|pixel_d[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.037     ; 3.594      ;
; 5.087 ; sdram:inst1|SdrRoutineSeq[7]  ; sdram:inst1|SdrAddress[0]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.051     ; 3.579      ;
+-------+-------------------------------+---------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.667 ; vgaout:inst|barcolor[2]  ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 4.263      ;
; 16.728 ; vgaout:inst|pixel[2]     ; VGAB0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 4.202      ;
; 17.722 ; vgaout:inst|barcolor[6]  ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.051     ; 3.207      ;
; 17.855 ; vgaout:inst|barcolor[5]  ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 3.075      ;
; 17.960 ; vgaout:inst|pixel[9]     ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 2.970      ;
; 17.981 ; vgaout:inst|barcolor[9]  ; VGAR1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.051     ; 2.948      ;
; 18.120 ; vgaout:inst|barcolor[7]  ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.814      ;
; 18.121 ; vgaout:inst|barcolor[3]  ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 2.809      ;
; 18.147 ; vgaout:inst|pixel[6]     ; VGAG1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.787      ;
; 18.193 ; vgaout:inst|pixel[3]     ; VGAB1                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 2.737      ;
; 18.218 ; vgaout:inst|barcolor[4]  ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.716      ;
; 18.229 ; vgaout:inst|pixel[0]     ; VGAVS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.053     ; 2.698      ;
; 18.256 ; vgaout:inst|pixel[5]     ; VGAG0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.678      ;
; 18.277 ; vgaout:inst|pixel[7]     ; VGAG2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.657      ;
; 18.293 ; vgaout:inst|pixel[8]     ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 2.637      ;
; 18.325 ; vgaout:inst|barcolor[8]  ; VGAR0                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.050     ; 2.605      ;
; 18.326 ; vgaout:inst|barcolor[10] ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.051     ; 2.603      ;
; 18.378 ; vgaout:inst|pixel[4]     ; VGAB2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.046     ; 2.556      ;
; 18.397 ; vgaout:inst|pixel[10]    ; VGAR2                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.051     ; 2.532      ;
; 18.857 ; vgaout:inst|barcolor[1]  ; VGAHS                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -2.047     ; 2.076      ;
; 19.422 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.521      ;
; 19.435 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.508      ;
; 19.528 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.415      ;
; 19.574 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.369      ;
; 19.689 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.254      ;
; 19.701 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.242      ;
; 19.720 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.223      ;
; 19.775 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.168      ;
; 19.790 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.153      ;
; 19.812 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.131      ;
; 19.855 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.088      ;
; 19.857 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.086      ;
; 19.868 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.075      ;
; 19.892 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 5.055      ;
; 19.895 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 5.052      ;
; 19.905 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 5.042      ;
; 19.908 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 5.039      ;
; 19.909 ; vgaout:inst|hcount[4]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.034      ;
; 19.915 ; vgaout:inst|hcount[7]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 5.028      ;
; 19.922 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 5.025      ;
; 19.935 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 5.012      ;
; 19.961 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.982      ;
; 19.965 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.982      ;
; 19.978 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.969      ;
; 19.981 ; vgaout:inst|hcount[6]    ; vgaout:inst|barcolor[4]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.962      ;
; 19.998 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.949      ;
; 20.001 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.946      ;
; 20.007 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.936      ;
; 20.028 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.919      ;
; 20.044 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.903      ;
; 20.047 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.900      ;
; 20.055 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.892      ;
; 20.056 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.891      ;
; 20.068 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.879      ;
; 20.069 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.878      ;
; 20.071 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.876      ;
; 20.074 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.873      ;
; 20.117 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.830      ;
; 20.122 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.821      ;
; 20.134 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.809      ;
; 20.153 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.790      ;
; 20.159 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.788      ;
; 20.161 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.786      ;
; 20.162 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.785      ;
; 20.162 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.785      ;
; 20.171 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.776      ;
; 20.174 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.773      ;
; 20.189 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.758      ;
; 20.190 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.757      ;
; 20.193 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.754      ;
; 20.201 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.746      ;
; 20.202 ; vgaout:inst|hcount[12]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.745      ;
; 20.207 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.740      ;
; 20.208 ; vgaout:inst|hcount[10]   ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.739      ;
; 20.208 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.735      ;
; 20.215 ; vgaout:inst|hcount[13]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.732      ;
; 20.220 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.727      ;
; 20.223 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.720      ;
; 20.232 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.715      ;
; 20.244 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.703      ;
; 20.245 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.698      ;
; 20.245 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.702      ;
; 20.248 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.699      ;
; 20.260 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.687      ;
; 20.263 ; vgaout:inst|hcount[3]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.684      ;
; 20.263 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.684      ;
; 20.275 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.672      ;
; 20.282 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.665      ;
; 20.285 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.662      ;
; 20.290 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[7]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.044     ; 4.653      ;
; 20.290 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.657      ;
; 20.308 ; vgaout:inst|hcount[11]   ; vgaout:inst|barcolor[6]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.639      ;
; 20.312 ; vgaout:inst|hcount[9]    ; vgaout:inst|barcolor[3]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.635      ;
; 20.318 ; vgaout:inst|hcount[5]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.629      ;
; 20.322 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.625      ;
; 20.323 ; vgaout:inst|hcount[8]    ; vgaout:inst|barcolor[5]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.624      ;
; 20.327 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[9]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.620      ;
; 20.330 ; vgaout:inst|hcount[1]    ; vgaout:inst|barcolor[10] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.617      ;
; 20.333 ; vgaout:inst|hcount[0]    ; vgaout:inst|barcolor[8]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.614      ;
; 20.334 ; vgaout:inst|hcount[2]    ; vgaout:inst|barcolor[2]  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 4.613      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.171 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.507      ;
; 0.186 ; genlock:inst4|col_number[1]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.517      ;
; 0.187 ; vgaout:inst|load_req                       ; vgaout:inst|load_req                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue:i[2]               ; adc:inst2|\channel_blue:i[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_red:i[2]                ; adc:inst2|\channel_red:i[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_red:i[1]                ; adc:inst2|\channel_red:i[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_blue:i[1]               ; adc:inst2|\channel_blue:i[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green:i[2]              ; adc:inst2|\channel_green:i[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst2|\channel_green:i[1]              ; adc:inst2|\channel_green:i[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; counter:inst3|\count:bitcount[2]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Init     ; sdram:inst1|SdrRoutine.SdrRoutine_Init                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow ; sdram:inst1|SdrRoutine.SdrRoutine_StoreRow                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Idle     ; sdram:inst1|SdrRoutine.SdrRoutine_Idle                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow  ; sdram:inst1|SdrRoutine.SdrRoutine_LoadRow                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram:inst1|SdrRoutine.SdrRoutine_Null     ; sdram:inst1|SdrRoutine.SdrRoutine_Null                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram:inst1|SdrLdq                         ; sdram:inst1|SdrLdq                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram:inst1|SdrBa1                         ; sdram:inst1|SdrBa1                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram:inst1|curRow[8]                      ; sdram:inst1|SdrAddress[17]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram:inst1|SdrAddress[0]                  ; sdram:inst1|SdrAddress[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:inst4|column[0]                    ; genlock:inst4|column[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; genlock:inst4|hcount[0]                    ; genlock:inst4|hcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram:inst1|Add0~0_OTERM47                 ; sdram:inst1|Add0~0_OTERM47                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; genlock:inst4|vcount[0]                    ; genlock:inst4|vcount[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
; 0.199 ; sdram:inst1|colStoreNr[4]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.485      ;
; 0.203 ; sdram:inst1|colStoreNr[1]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.489      ;
; 0.205 ; sdram:inst1|colStoreNr[9]                  ; sdram:inst1|colStoreNr[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram:inst1|colStoreNr[9]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.492      ;
; 0.207 ; genlock:inst4|\process_b:p_pixel[8]        ; genlock:inst4|pixel_d[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; genlock:inst4|\process_b:p_pixel[2]        ; genlock:inst4|pixel_d[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[1]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; sdram:inst1|colStoreNr[0]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.495      ;
; 0.209 ; genlock:inst4|\process_b:p_pixel[8]        ; genlock:inst4|pixel_d[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; sdram:inst1|SdrRoutineSeq[11]              ; sdram:inst1|SdrRoutineSeq[11]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; adc:inst2|\channel_red:i[0]                ; adc:inst2|\channel_red:i[2]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[1]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; genlock:inst4|column[11]                   ; genlock:inst4|column[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; adc:inst2|\channel_green:i[0]              ; adc:inst2|\channel_green:i[2]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; counter:inst3|\count:bitcount[0]           ; counter:inst3|\count:bitcount[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sdram:inst1|colStoreNr[8]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.497      ;
; 0.213 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; adc:inst2|pixel_adc[2]                     ; genlock:inst4|pixel_a[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; counter:inst3|q[0]                         ; adc:inst2|\channel_red:i[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; adc:inst2|pixel_adc[4]                     ; genlock:inst4|pixel_a[4]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.339      ;
; 0.252 ; sdram:inst1|curRow[2]                      ; sdram:inst1|SdrAddress[11]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; sdram:inst1|curRow[0]                      ; sdram:inst1|SdrAddress[9]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.261 ; adc:inst2|\channel_blue:i[2]               ; adc:inst2|pixel_adc[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram:inst1|colLoadNr[9]                   ; sdram:inst1|colLoadNr[9]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; adc:inst2|pixel_adc[8]                     ; genlock:inst4|pixel_a[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.269 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; adc:inst2|pixel_adc[7]                     ; genlock:inst4|pixel_a[6]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; adc:inst2|\channel_green:i[1]              ; adc:inst2|pixel_adc[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; adc:inst2|\channel_blue:i[0]               ; adc:inst2|\channel_blue:i[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; adc:inst2|pixel_adc[1]                     ; genlock:inst4|pixel_a[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; adc:inst2|pixel_adc[7]                     ; genlock:inst4|pixel_a[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.279 ; genlock:inst4|vcount[0]                    ; genlock:inst4|row_number[0]                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.398      ;
; 0.294 ; counter:inst3|\count:bitcount[1]           ; counter:inst3|\count:bitcount[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sdram:inst1|curRow[6]                      ; sdram:inst1|SdrAddress[15]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sdram:inst1|Add0~22_OTERM25                ; sdram:inst1|Add0~22_OTERM25                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sdram:inst1|Add0~18_OTERM29                ; sdram:inst1|Add0~18_OTERM29                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sdram:inst1|Add0~34_OTERM13                ; sdram:inst1|Add0~34_OTERM13                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~30_OTERM17                ; sdram:inst1|Add0~30_OTERM17                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~26_OTERM21                ; sdram:inst1|Add0~26_OTERM21                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~24_OTERM23                ; sdram:inst1|Add0~24_OTERM23                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~20_OTERM27                ; sdram:inst1|Add0~20_OTERM27                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~14_OTERM33                ; sdram:inst1|Add0~14_OTERM33                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~10_OTERM37                ; sdram:inst1|Add0~10_OTERM37                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram:inst1|Add0~4_OTERM43                 ; sdram:inst1|Add0~4_OTERM43                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; genlock:inst4|vcount[11]                   ; genlock:inst4|vcount[11]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; genlock:inst4|vcount[10]                   ; genlock:inst4|vcount[10]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; genlock:inst4|hcount[2]                    ; genlock:inst4|hcount[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:inst1|Add0~46_OTERM1                 ; sdram:inst1|Add0~46_OTERM1                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:inst1|Add0~38_OTERM9                 ; sdram:inst1|Add0~38_OTERM9                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:inst1|Add0~28_OTERM19                ; sdram:inst1|Add0~28_OTERM19                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:inst1|Add0~6_OTERM41                 ; sdram:inst1|Add0~6_OTERM41                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram:inst1|Add0~2_OTERM45                 ; sdram:inst1|Add0~2_OTERM45                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram:inst1|Add0~42_OTERM5                 ; sdram:inst1|Add0~42_OTERM5                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram:inst1|Add0~32_OTERM15                ; sdram:inst1|Add0~32_OTERM15                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram:inst1|Add0~16_OTERM31                ; sdram:inst1|Add0~16_OTERM31                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram:inst1|Add0~8_OTERM39                 ; sdram:inst1|Add0~8_OTERM39                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram:inst1|curRow[7]                      ; sdram:inst1|SdrAddress[16]                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sdram:inst1|Add0~44_OTERM3                 ; sdram:inst1|Add0~44_OTERM3                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; counter:inst3|q[0]                         ; adc:inst2|\channel_blue:i[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; sdram:inst1|colStoreNr[3]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.588      ;
; 0.302 ; sdram:inst1|colStoreNr[7]                  ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.588      ;
; 0.302 ; genlock:inst4|col_number[0]                ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.638      ;
; 0.303 ; counter:inst3|q[0]                         ; adc:inst2|\channel_green:i[0]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sdram:inst1|colLoadNr[7]                   ; sdram:inst1|colLoadNr[7]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sdram:inst1|colLoadNr[1]                   ; sdram:inst1|colLoadNr[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; adc:inst2|pixel_adc[8]                     ; genlock:inst4|pixel_a[8]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sdram:inst1|colStoreNr[5]                  ; sdram:inst1|colStoreNr[5]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sdram:inst1|colLoadNr[3]                   ; sdram:inst1|colLoadNr[3]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sdram:inst1|colLoadNr[2]                   ; sdram:inst1|colLoadNr[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; genlock:inst4|vcount[13]                   ; genlock:inst4|vcount[13]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
+-------+--------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; input_detect:input_detect|\horizontal:count[0]  ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.426 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.547      ;
; 0.436 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.557      ;
; 0.446 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.448 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.465 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.512 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.514 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.531 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.541 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.541 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.542 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.542 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.544 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.665      ;
; 0.569 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.690      ;
; 0.575 ; input_detect:input_detect|\horizontal:count[13] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.588 ; input_detect:input_detect|\horizontal:count[17] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.709      ;
; 0.592 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.594 ; input_detect:input_detect|\vertical:sync        ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.598 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.603 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.724      ;
; 0.604 ; input_detect:input_detect|\horizontal:peak[3]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.725      ;
; 0.610 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.731      ;
; 0.611 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.731      ;
; 0.614 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.734      ;
; 0.615 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.738      ;
; 0.621 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.742      ;
; 0.622 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.743      ;
; 0.625 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.746      ;
; 0.633 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.754      ;
; 0.659 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.780      ;
; 0.659 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.780      ;
; 0.663 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.783      ;
; 0.666 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; input_detect:input_detect|\horizontal:count[12] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.789      ;
; 0.673 ; input_detect:input_detect|\horizontal:count[19] ; input_detect:input_detect|\horizontal:count[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.795      ;
; 0.674 ; input_detect:input_detect|\horizontal:count[4]  ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.795      ;
; 0.693 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.693 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:peak[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.695 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|vblank_out            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.816      ;
; 0.702 ; input_detect:input_detect|\horizontal:count[18] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.823      ;
; 0.707 ; input_detect:input_detect|\vertical:peak[2]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.828      ;
; 0.716 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.837      ;
; 0.720 ; input_detect:input_detect|\horizontal:count[11] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.841      ;
; 0.722 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.845      ;
; 0.722 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.845      ;
; 0.723 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.846      ;
; 0.723 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.846      ;
; 0.726 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.847      ;
; 0.727 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.727 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.732 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.853      ;
; 0.733 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.855      ;
; 0.733 ; input_detect:input_detect|\horizontal:count[21] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.855      ;
; 0.736 ; input_detect:input_detect|\horizontal:sync      ; input_detect:input_detect|\horizontal:peak[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; input_detect:input_detect|\horizontal:count[10] ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.856      ;
; 0.736 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.857      ;
; 0.738 ; input_detect:input_detect|\horizontal:count[16] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.859      ;
; 0.740 ; input_detect:input_detect|\horizontal:peak[2]   ; input_detect:input_detect|\horizontal:peak[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.861      ;
; 0.771 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.892      ;
; 0.777 ; input_detect:input_detect|\vertical:peak[1]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.898      ;
; 0.782 ; input_detect:input_detect|\horizontal:peak[0]   ; input_detect:input_detect|\horizontal:peak[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.903      ;
; 0.788 ; input_detect:input_detect|\horizontal:count[9]  ; input_detect:input_detect|\horizontal:count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.908      ;
; 0.789 ; input_detect:input_detect|\horizontal:count[20] ; input_detect:input_detect|video_active          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.789 ; input_detect:input_detect|\vertical:peak[0]     ; input_detect:input_detect|\vertical:peak[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.910      ;
; 0.790 ; input_detect:input_detect|\horizontal:count[5]  ; input_detect:input_detect|\horizontal:count[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.911      ;
; 0.791 ; input_detect:input_detect|\vertical:peak[3]     ; input_detect:input_detect|\vertical:sync        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.912      ;
; 0.791 ; input_detect:input_detect|\horizontal:peak[1]   ; input_detect:input_detect|\horizontal:sync      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.912      ;
; 0.792 ; input_detect:input_detect|\horizontal:count[3]  ; input_detect:input_detect|\horizontal:count[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.913      ;
+-------+-------------------------------------------------+-------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vgaout:inst|\bar:posy[2]  ; vgaout:inst|\bar:posy[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posy[1]  ; vgaout:inst|\bar:posy[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posy[0]  ; vgaout:inst|\bar:posy[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[0]  ; vgaout:inst|\bar:posx[0]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[1]  ; vgaout:inst|\bar:posx[1]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[2]  ; vgaout:inst|\bar:posx[2]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[3]  ; vgaout:inst|\bar:posx[3]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[4]  ; vgaout:inst|\bar:posx[4]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[5]  ; vgaout:inst|\bar:posx[5]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[6]  ; vgaout:inst|\bar:posx[6]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vgaout:inst|\bar:posx[7]  ; vgaout:inst|\bar:posx[7]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[0]     ; vgaout:inst|vcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[4]     ; vgaout:inst|vcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[1]     ; vgaout:inst|vcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[2]     ; vgaout:inst|vcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[3]     ; vgaout:inst|vcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[5]     ; vgaout:inst|vcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[6]     ; vgaout:inst|vcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[7]     ; vgaout:inst|vcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[9]     ; vgaout:inst|vcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vgaout:inst|vcount[8]     ; vgaout:inst|vcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.203 ; vgaout:inst|hcount[13]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; vgaout:inst|col_number[1] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.487      ;
; 0.269 ; vgaout:inst|vsync         ; vgaout:inst|pixel[0]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.304 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.311 ; vgaout:inst|videov        ; vgaout:inst|barcolor[10]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; vgaout:inst|videov        ; vgaout:inst|pixel[10]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.434      ;
; 0.316 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[0]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.320 ; vgaout:inst|videoh        ; vgaout:inst|barcolor[10]                                                                                 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.340 ; vgaout:inst|col_number[2] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.623      ;
; 0.341 ; vgaout:inst|col_number[4] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.624      ;
; 0.343 ; vgaout:inst|col_number[8] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.626      ;
; 0.344 ; vgaout:inst|col_number[6] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.627      ;
; 0.344 ; vgaout:inst|videoh        ; vgaout:inst|pixel[10]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.347 ; vgaout:inst|col_number[5] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.630      ;
; 0.348 ; vgaout:inst|col_number[3] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.631      ;
; 0.349 ; vgaout:inst|col_number[0] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.633      ;
; 0.359 ; vgaout:inst|col_number[7] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.642      ;
; 0.359 ; vgaout:inst|col_number[9] ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.642      ;
; 0.371 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.453 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.460 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[5]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; vgaout:inst|hcount[12]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[1]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vgaout:inst|hcount[8]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; vgaout:inst|hcount[2]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[2]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[6]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; vgaout:inst|hcount[6]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.470 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.592      ;
; 0.470 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; vgaout:inst|videoh        ; vgaout:inst|barcolor[4]                                                                                  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.587      ;
; 0.480 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.602      ;
; 0.480 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.602      ;
; 0.489 ; vgaout:inst|vcount[6]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.611      ;
; 0.497 ; vgaout:inst|hcount[2]     ; vgaout:inst|col_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.617      ;
; 0.499 ; vgaout:inst|hcount[13]    ; vgaout:inst|col_number[0]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.618      ;
; 0.500 ; vgaout:inst|hcount[9]     ; vgaout:inst|col_number[9]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.620      ;
; 0.502 ; vgaout:inst|hcount[9]     ; vgaout:inst|hsync                                                                                        ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; vgaout:inst|hcount[6]     ; vgaout:inst|col_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.507 ; vgaout:inst|hcount[1]     ; vgaout:inst|col_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; vgaout:inst|hcount[4]     ; vgaout:inst|col_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.511 ; vgaout:inst|videov        ; vgaout:inst|barcolor[7]                                                                                  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.627      ;
; 0.512 ; vgaout:inst|hcount[8]     ; vgaout:inst|col_number[8]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.515 ; vgaout:inst|videov        ; vgaout:inst|pixel[7]                                                                                     ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.631      ;
; 0.516 ; vgaout:inst|hcount[5]     ; vgaout:inst|col_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[11]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; vgaout:inst|hcount[11]    ; vgaout:inst|hcount[13]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; vgaout:inst|hcount[1]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; vgaout:inst|hcount[3]     ; vgaout:inst|hcount[4]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; vgaout:inst|hcount[9]     ; vgaout:inst|hcount[12]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; vgaout:inst|hcount[5]     ; vgaout:inst|hcount[8]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; vgaout:inst|hcount[10]    ; vgaout:inst|hcount[10]                                                                                   ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; vgaout:inst|hcount[7]     ; vgaout:inst|col_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.526 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[5]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.648      ;
; 0.527 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[4]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[3]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.649      ;
; 0.527 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[1]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.649      ;
; 0.528 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[7]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[6]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; vgaout:inst|hcount[7]     ; vgaout:inst|hcount[9]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; vgaout:inst|hcount[0]     ; vgaout:inst|hcount[3]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; vgaout:inst|hcount[4]     ; vgaout:inst|hcount[7]                                                                                    ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; vgaout:inst|vcount[9]     ; vgaout:inst|row_number[2]                                                                                ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.652      ;
+-------+---------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                        ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.387 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.730        ; -0.048     ; 1.282      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                         ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.987 ; sdram:inst1|rowLoadAck ; vgaout:inst|load_req ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.115      ;
+-------+------------------------+----------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0 ;
; 4.112 ; 4.342        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_we_reg       ;
; 4.114 ; 4.344        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0  ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[10]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[11]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[12]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[13]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[14]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[15]                         ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[9]                          ;
; 4.115 ; 4.345        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~portb_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.116 ; 4.346        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.118 ; 4.348        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.119 ; 4.349        ; 0.230          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 4.146 ; 4.376        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 4.147 ; 4.377        ; 0.230          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue:i[0]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue:i[1]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_blue:i[2]                                                                             ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green:i[0]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green:i[1]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_green:i[2]                                                                            ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[0]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[1]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; adc:inst2|\channel_red:i[2]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[0]                                                                         ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[1]                                                                         ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|\count:bitcount[2]                                                                         ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[0]                                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[1]                                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; counter:inst3|q[2]                                                                                       ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[3]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[4]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[5]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[6]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[7]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:p_pixel[8]                                                                      ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[0]                                                                        ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[1]                                                                        ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|\process_b:pixel[2]                                                                        ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[1]                                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[2]                                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[7]                                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|aqua[8]                                                                                    ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[0]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[1]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[2]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[3]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[4]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[5]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[6]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[7]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[8]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|col_number[9]                                                                              ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[0]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[10]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[11]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[1]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[2]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[3]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[4]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[5]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[6]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[7]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[8]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|column[9]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|darkblue[2]                                                                                ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[0]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[1]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[2]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[3]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|hcount[4]                                                                                  ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[3]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_a[5]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[3]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[4]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[5]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[6]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[7]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|pixel_d[8]                                                                                 ;
; 4.148 ; 4.364        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; genlock:inst4|row_number[0]                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21] ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]  ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]   ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync      ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]     ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync        ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out            ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req             ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out            ;
; 4.149 ; 4.365        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active          ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[10] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[11] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[12] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[13] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[18] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[20] ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[3]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[4]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[5]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[9]  ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[0]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[1]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[2]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:peak[3]   ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:sync      ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[0]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[1]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[2]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:peak[3]     ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\vertical:sync        ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|hblank_out            ;
; 4.178 ; 4.362        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|vblank_out            ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[0]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[14] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[15] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[16] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[17] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[19] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[1]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[21] ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[2]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[6]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[7]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|\horizontal:count[8]  ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|store_req             ;
; 4.179 ; 4.363        ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect:input_detect|video_active          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[10]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[11]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[12]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[13]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[18]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[20]|clk          ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[3]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[4]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[5]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[9]|clk           ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[0]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[1]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[2]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:peak[3]|clk            ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:sync|clk               ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[0]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[1]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[2]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:peak[3]|clk              ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\vertical:sync|clk                 ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|hblank_out|clk                     ;
; 4.358 ; 4.358        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|vblank_out|clk                     ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[0]|clk           ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[14]|clk          ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[15]|clk          ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[16]|clk          ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[17]|clk          ;
; 4.359 ; 4.359        ; 0.000          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; input_detect|\horizontal:count[19]|clk          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.417  ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.417  ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.417  ; 9.417        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.459  ; 9.459        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.460  ; 9.460        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.540 ; 10.540       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.541 ; 10.541       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.581 ; 10.581       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.581 ; 10.581       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.581 ; 10.581       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_svga|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.256 ; 12.486       ; 0.230          ; Low Pulse Width  ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[1]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[2]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[3]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[4]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[5]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[6]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[7]                          ;
; 12.280 ; 12.510       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[8]                          ;
; 12.281 ; 12.511       ; 0.230          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[10]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[4]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[5]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[6]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[7]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[8]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[9]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[10]                                                                                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[1]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[2]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[3]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[5]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[6]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[8]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[9]                                                                                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[0]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[1]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[2]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[3]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[4]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[5]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[6]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[7]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[8]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|col_number[9]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[0]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[10]                                                                                   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[11]                                                                                   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[12]                                                                                   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[13]                                                                                   ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[1]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[2]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[3]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[4]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[5]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[6]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[7]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[8]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hcount[9]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|hsync                                                                                        ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[0]                                                                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[10]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[2]                                                                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[3]                                                                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[8]                                                                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[9]                                                                                     ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[0]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[1]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[2]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[3]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[4]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[5]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[6]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[7]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|row_number[8]                                                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[0]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[1]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[2]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[3]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[4]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[5]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[6]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[7]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[8]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vcount[9]                                                                                    ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videoh                                                                                       ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|videov                                                                                       ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|vsync                                                                                        ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[0]                                                                                 ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[1]                                                                                 ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[2]                                                                                 ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posx[3]                                                                                 ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[0]                                                                                 ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[1]                                                                                 ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|\bar:posy[2]                                                                                 ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[4]                                                                                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|barcolor[7]                                                                                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[4]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[5]                                                                                     ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vgaout:inst|pixel[6]                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 4.226 ; 4.965 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 3.239 ; 3.760 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 2.327 ; 2.700 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 1.932 ; 2.852 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 1.760 ; 2.038 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 1.962 ; 2.268 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 1.677 ; 1.939 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 1.303 ; 2.033 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 1.200 ; 1.991 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 1.983 ; 2.664 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 2.405 ; 3.263 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 3.419 ; 4.332 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.569 ; -2.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -0.659 ; -1.188 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -0.983 ; -1.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -0.754 ; -1.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -1.384 ; -1.649 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -1.542 ; -1.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -1.303 ; -1.553 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -0.863 ; -1.592 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -0.601 ; -1.387 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -0.466 ; -1.229 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -0.882 ; -1.722 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -2.480 ; -3.348 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 4.279 ; 4.117 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 2.755 ; 2.825 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 2.659 ; 2.728 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 2.986 ; 3.091 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 3.118 ; 3.224 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 2.765 ; 2.826 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 2.089 ; 2.089 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 2.598 ; 2.653 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 2.907 ; 2.986 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 2.563 ; 2.620 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 2.653 ; 2.717 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 3.892 ; 3.715 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 2.368 ; 2.423 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 2.204 ; 2.245 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 2.308 ; 2.362 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 2.411 ; 2.467 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 2.308 ; 2.345 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 1.787 ; 1.785 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 2.246 ; 2.280 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 2.558 ; 2.629 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 2.187 ; 2.230 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 2.328 ; 2.387 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.858  ; 0.171 ; 6.475    ; 0.987   ; 4.098               ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.911  ; 0.186 ; N/A      ; N/A     ; 4.112               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.858  ; 0.171 ; 6.475    ; 0.987   ; 4.098               ;
;  pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 13.023 ; 0.186 ; N/A      ; N/A     ; 12.243              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; 7.323 ; 7.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; 5.646 ; 5.898 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; 3.909 ; 4.035 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; 4.266 ; 4.871 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; 3.556 ; 3.909 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; 3.912 ; 4.295 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; 3.454 ; 3.766 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; 3.073 ; 3.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; 2.915 ; 3.478 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; 4.199 ; 4.747 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; 4.866 ; 5.501 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; 5.937 ; 6.625 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; FP1       ; CLOCK_50   ; -1.569 ; -2.311 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC     ; CLOCK_50   ; -0.659 ; -1.188 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC     ; CLOCK_50   ; -0.983 ; -1.359 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; BRIGHT    ; CLOCK_50   ; -0.754 ; -1.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFB     ; CLOCK_50   ; -1.384 ; -1.649 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFG     ; CLOCK_50   ; -1.542 ; -1.824 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DIFFR     ; CLOCK_50   ; -1.303 ; -1.553 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP2       ; CLOCK_50   ; -0.863 ; -1.592 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP3       ; CLOCK_50   ; -0.601 ; -1.387 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP4       ; CLOCK_50   ; -0.466 ; -1.229 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP5       ; CLOCK_50   ; -0.882 ; -1.722 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; FP0       ; CLOCK_50   ; -2.480 ; -3.348 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 6.778 ; 6.514 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 4.739 ; 4.745 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 4.581 ; 4.613 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 5.218 ; 5.203 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 5.461 ; 5.438 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 4.826 ; 4.824 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 3.568 ; 3.518 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 4.496 ; 4.551 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 5.085 ; 5.053 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 4.415 ; 4.455 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 4.622 ; 4.556 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; VGAB0     ; CLOCK_50   ; 3.892 ; 3.715 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB1     ; CLOCK_50   ; 2.368 ; 2.423 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAB2     ; CLOCK_50   ; 2.204 ; 2.245 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG0     ; CLOCK_50   ; 2.308 ; 2.362 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG1     ; CLOCK_50   ; 2.411 ; 2.467 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAG2     ; CLOCK_50   ; 2.308 ; 2.345 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAHS     ; CLOCK_50   ; 1.787 ; 1.785 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR0     ; CLOCK_50   ; 2.246 ; 2.280 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR1     ; CLOCK_50   ; 2.558 ; 2.629 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAR2     ; CLOCK_50   ; 2.187 ; 2.230 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
; VGAVS     ; CLOCK_50   ; 2.328 ; 2.387 ; Rise       ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB0         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB1         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAR2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAG2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAVS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAHS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGAB2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FP7                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FP6                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DIFFB                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFBn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFG                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFGn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFR                   ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; DIFFRn                  ; Bus LVDS     ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FP0                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSYNC                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FP1                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FP5                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FP4                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FP2                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BRIGHT                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FP3                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; D0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; D1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; D2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VGAR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; VGAR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; VGAG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VGAG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VGAB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; VGAB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VGAR2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; VGAG2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; VGAVS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VGAHS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VGAB2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; D0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; D1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; D2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VGAR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; VGAR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; VGAG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VGAG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VGAB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; VGAB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VGAR2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; VGAG2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; VGAVS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VGAHS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VGAB2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGAR0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGAR1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGAG0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGAG1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGAB0         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGAB1         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGAR2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGAG2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGAVS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGAHS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGAB2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6170       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 30818      ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 33789      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6170       ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 30818      ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0        ; 0        ;
; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; pll_svga|altpll_component|auto_generated|pll1|clk[0] ; 33789      ; 0          ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1          ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Jan 25 00:43:03 2016
Info: Command: quartus_sta rgb2vga -c rgb2vga
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'rgb2vga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_svga|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {pll_svga|altpll_component|auto_generated|pll1|clk[0]} {pll_svga|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.858               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.911               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.023               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.358               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.475               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.795
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.795               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.098               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.115               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.747               0.000 CLOCK_50 
    Info (332119):    12.246               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.858
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.858 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|SdrRoutineSeq[7]
    Info (332115): To Node      : sdram:inst1|SdrRoutine.SdrRoutine_Init
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.791      0.700  R        clock network delay
    Info (332115):      1.990      0.199     uTco  sdram:inst1|SdrRoutineSeq[7]
    Info (332115):      1.990      0.000 FF  CELL  inst1|SdrRoutineSeq[7]|q
    Info (332115):      2.734      0.744 FF    IC  inst1|process_0~2|dataa
    Info (332115):      3.084      0.350 FR  CELL  inst1|process_0~2|combout
    Info (332115):      3.301      0.217 RR    IC  inst1|Equal6~0|dataa
    Info (332115):      3.589      0.288 RR  CELL  inst1|Equal6~0|combout
    Info (332115):      3.818      0.229 RR    IC  inst1|Equal14~0|datab
    Info (332115):      4.173      0.355 RR  CELL  inst1|Equal14~0|combout
    Info (332115):      5.076      0.903 RR    IC  inst1|pixelOut[7]~1|datac
    Info (332115):      5.307      0.231 RF  CELL  inst1|pixelOut[7]~1|combout
    Info (332115):      5.858      0.551 FF    IC  inst1|Selector3~14|datad
    Info (332115):      5.968      0.110 FF  CELL  inst1|Selector3~14|combout
    Info (332115):      6.214      0.246 FF    IC  inst1|Selector3~16|dataa
    Info (332115):      6.522      0.308 FF  CELL  inst1|Selector3~16|combout
    Info (332115):      7.049      0.527 FF    IC  inst1|Selector3~19|datac
    Info (332115):      7.290      0.241 FF  CELL  inst1|Selector3~19|combout
    Info (332115):      8.184      0.894 FF    IC  inst1|Selector4~0|dataa
    Info (332115):      8.521      0.337 FR  CELL  inst1|Selector4~0|combout
    Info (332115):      8.521      0.000 RR    IC  inst1|SdrRoutine.SdrRoutine_Init|d
    Info (332115):      8.595      0.074 RR  CELL  sdram:inst1|SdrRoutine.SdrRoutine_Init
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.097      0.276  R        clock network delay
    Info (332115):     10.458      0.361           clock pessimism removed
    Info (332115):     10.438     -0.020           clock uncertainty
    Info (332115):     10.453      0.015     uTsu  sdram:inst1|SdrRoutine.SdrRoutine_Init
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.595
    Info (332115): Data Required Time :    10.453
    Info (332115): Slack              :     1.858 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.911
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.911 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:count[21]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -2.723     -2.723  R        clock network delay
    Info (332115):     -0.723      2.000  F  iExt  FP1
    Info (332115):     -0.723      0.000 FF    IC  FP1~input|i
    Info (332115):      0.009      0.732 FF  CELL  FP1~input|o
    Info (332115):      3.147      3.138 FF    IC  input_detect|horizontal~2|datac
    Info (332115):      3.389      0.242 FF  CELL  input_detect|horizontal~2|combout
    Info (332115):      3.724      0.335 FF    IC  input_detect|count~0|datad
    Info (332115):      3.834      0.110 FF  CELL  input_detect|count~0|combout
    Info (332115):      4.664      0.830 FF    IC  input_detect|Add1~2|dataa
    Info (332115):      5.100      0.436 FR  CELL  input_detect|Add1~2|cout
    Info (332115):      5.100      0.000 RR    IC  input_detect|Add1~4|cin
    Info (332115):      5.158      0.058 RF  CELL  input_detect|Add1~4|cout
    Info (332115):      5.158      0.000 FF    IC  input_detect|Add1~6|cin
    Info (332115):      5.216      0.058 FR  CELL  input_detect|Add1~6|cout
    Info (332115):      5.216      0.000 RR    IC  input_detect|Add1~8|cin
    Info (332115):      5.274      0.058 RF  CELL  input_detect|Add1~8|cout
    Info (332115):      5.274      0.000 FF    IC  input_detect|Add1~10|cin
    Info (332115):      5.332      0.058 FR  CELL  input_detect|Add1~10|cout
    Info (332115):      5.332      0.000 RR    IC  input_detect|Add1~12|cin
    Info (332115):      5.390      0.058 RF  CELL  input_detect|Add1~12|cout
    Info (332115):      5.390      0.000 FF    IC  input_detect|Add1~14|cin
    Info (332115):      5.448      0.058 FR  CELL  input_detect|Add1~14|cout
    Info (332115):      5.448      0.000 RR    IC  input_detect|Add1~16|cin
    Info (332115):      5.506      0.058 RF  CELL  input_detect|Add1~16|cout
    Info (332115):      5.506      0.000 FF    IC  input_detect|Add1~18|cin
    Info (332115):      5.564      0.058 FR  CELL  input_detect|Add1~18|cout
    Info (332115):      5.564      0.000 RR    IC  input_detect|Add1~20|cin
    Info (332115):      5.622      0.058 RF  CELL  input_detect|Add1~20|cout
    Info (332115):      5.622      0.000 FF    IC  input_detect|Add1~22|cin
    Info (332115):      5.680      0.058 FR  CELL  input_detect|Add1~22|cout
    Info (332115):      5.680      0.000 RR    IC  input_detect|Add1~24|cin
    Info (332115):      5.738      0.058 RF  CELL  input_detect|Add1~24|cout
    Info (332115):      5.738      0.000 FF    IC  input_detect|Add1~26|cin
    Info (332115):      5.796      0.058 FR  CELL  input_detect|Add1~26|cout
    Info (332115):      5.796      0.000 RR    IC  input_detect|Add1~28|cin
    Info (332115):      5.854      0.058 RF  CELL  input_detect|Add1~28|cout
    Info (332115):      5.854      0.000 FF    IC  input_detect|Add1~30|cin
    Info (332115):      5.912      0.058 FR  CELL  input_detect|Add1~30|cout
    Info (332115):      5.912      0.000 RR    IC  input_detect|Add1~32|cin
    Info (332115):      5.970      0.058 RF  CELL  input_detect|Add1~32|cout
    Info (332115):      5.970      0.000 FF    IC  input_detect|Add1~34|cin
    Info (332115):      6.028      0.058 FR  CELL  input_detect|Add1~34|cout
    Info (332115):      6.028      0.000 RR    IC  input_detect|Add1~36|cin
    Info (332115):      6.086      0.058 RF  CELL  input_detect|Add1~36|cout
    Info (332115):      6.086      0.000 FF    IC  input_detect|Add1~38|cin
    Info (332115):      6.144      0.058 FR  CELL  input_detect|Add1~38|cout
    Info (332115):      6.144      0.000 RR    IC  input_detect|Add1~40|cin
    Info (332115):      6.202      0.058 RF  CELL  input_detect|Add1~40|cout
    Info (332115):      6.202      0.000 FF    IC  input_detect|Add1~42|cin
    Info (332115):      6.576      0.374 FF  CELL  input_detect|Add1~42|combout
    Info (332115):      7.162      0.586 FF    IC  input_detect|count~2|datad
    Info (332115):      7.272      0.110 FF  CELL  input_detect|count~2|combout
    Info (332115):      7.272      0.000 FF    IC  input_detect|\horizontal:count[21]|d
    Info (332115):      7.363      0.091 FF  CELL  input_detect:input_detect|\horizontal:count[21]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.011      0.281  R        clock network delay
    Info (332115):      9.279      0.268           clock pessimism removed
    Info (332115):      9.259     -0.020           clock uncertainty
    Info (332115):      9.274      0.015     uTsu  input_detect:input_detect|\horizontal:count[21]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.363
    Info (332115): Data Required Time :     9.274
    Info (332115): Slack              :     1.911 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.023
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 13.023 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|barcolor[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.237      0.237  R        clock network delay
    Info (332115):      0.436      0.199     uTco  vgaout:inst|barcolor[2]
    Info (332115):      0.436      0.000 RR  CELL  inst|barcolor[2]|q
    Info (332115):      0.649      0.213 RR    IC  inst|vga_out[2]~4|datac
    Info (332115):      0.892      0.243 RR  CELL  inst|vga_out[2]~4|combout
    Info (332115):      2.221      1.329 RR    IC  VGAB0~output|i
    Info (332115):      6.778      4.557 RR  CELL  VGAB0~output|o
    Info (332115):      6.778      0.000 RR  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     21.571     -3.429  R        clock network delay
    Info (332115):     21.821      0.250           clock pessimism removed
    Info (332115):     21.801     -0.020           clock uncertainty
    Info (332115):     19.801     -2.000  R  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.778
    Info (332115): Data Required Time :    19.801
    Info (332115): Slack              :    13.023 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.321
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.321 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:inst4|col_number[1]
    Info (332115): To Node      : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.369      0.278  R        clock network delay
    Info (332115):      1.568      0.199     uTco  genlock:inst4|col_number[1]
    Info (332115):      1.568      0.000 RR  CELL  inst4|col_number[1]|q
    Info (332115):      2.217      0.649 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|portaaddr[1]
    Info (332115):      2.275      0.058 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      2.112      1.021  R        clock network delay
    Info (332115):      1.767     -0.345           clock pessimism removed
    Info (332115):      1.767      0.000           clock uncertainty
    Info (332115):      1.954      0.187      uTh  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.275
    Info (332115): Data Required Time :     1.954
    Info (332115): Slack              :     0.321 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\vertical:peak[3]
    Info (332115): To Node      : input_detect:input_detect|\vertical:peak[3]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.285      0.285  R        clock network delay
    Info (332115):      0.484      0.199     uTco  input_detect:input_detect|\vertical:peak[3]
    Info (332115):      0.484      0.000 RR  CELL  input_detect|\vertical:peak[3]|q
    Info (332115):      0.484      0.000 RR    IC  input_detect|peak~5|datac
    Info (332115):      0.803      0.319 RR  CELL  input_detect|peak~5|combout
    Info (332115):      0.803      0.000 RR    IC  input_detect|\vertical:peak[3]|d
    Info (332115):      0.862      0.059 RR  CELL  input_detect:input_detect|\vertical:peak[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.708      0.708  R        clock network delay
    Info (332115):      0.347     -0.361           clock pessimism removed
    Info (332115):      0.347      0.000           clock uncertainty
    Info (332115):      0.504      0.157      uTh  input_detect:input_detect|\vertical:peak[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.862
    Info (332115): Data Required Time :     0.504
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|\bar:posy[2]
    Info (332115): To Node      : vgaout:inst|\bar:posy[2]
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.170     -0.170  R        clock network delay
    Info (332115):      0.029      0.199     uTco  vgaout:inst|\bar:posy[2]
    Info (332115):      0.029      0.000 RR  CELL  inst|\bar:posy[2]|q
    Info (332115):      0.029      0.000 RR    IC  inst|posy~5|datac
    Info (332115):      0.348      0.319 RR  CELL  inst|posy~5|combout
    Info (332115):      0.348      0.000 RR    IC  inst|\bar:posy[2]|d
    Info (332115):      0.407      0.059 RR  CELL  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.234      0.234  R        clock network delay
    Info (332115):     -0.108     -0.342           clock pessimism removed
    Info (332115):     -0.108      0.000           clock uncertainty
    Info (332115):      0.049      0.157      uTh  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.407
    Info (332115): Data Required Time :     0.049
    Info (332115): Slack              :     0.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.475
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.475 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.791      0.700  R        clock network delay
    Info (332115):      1.990      0.199     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.990      0.000 FF  CELL  inst1|rowLoadAck|q
    Info (332115):      3.275      1.285 FF    IC  inst|load_req|clrn
    Info (332115):      3.959      0.684 FR  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.094      0.273  R        clock network delay
    Info (332115):     10.439      0.345           clock pessimism removed
    Info (332115):     10.419     -0.020           clock uncertainty
    Info (332115):     10.434      0.015     uTsu  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.959
    Info (332115): Data Required Time :    10.434
    Info (332115): Slack              :     6.475 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.795
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.795 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.368      0.277  R        clock network delay
    Info (332115):      1.567      0.199     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.567      0.000 RR  CELL  inst1|rowLoadAck|q
    Info (332115):      2.754      1.187 RR    IC  inst|load_req|clrn
    Info (332115):      3.394      0.640 RF  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.787      0.696  R        clock network delay
    Info (332115):      1.442     -0.345           clock pessimism removed
    Info (332115):      1.442      0.000           clock uncertainty
    Info (332115):      1.599      0.157      uTh  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.394
    Info (332115): Data Required Time :     1.599
    Info (332115): Slack              :     1.795 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.098
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.098 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.935      0.479 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.269      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.733     -5.536 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.733      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.607      1.874 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.607      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.640      1.033 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      6.514      0.874 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.300      0.479 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.541      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      6.830     -5.711 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      6.830      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      8.644      1.814 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      8.644      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.622      0.978 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):     10.420      0.798 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):     10.842      0.422           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.328
    Info (332113): Slack            :     4.098
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.115 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\vertical:peak[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.479      0.479 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.813      2.334 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.723     -5.536 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.723      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.833      1.890 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.833      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.189      1.022 RR    IC  input_detect|\vertical:peak[0]|clk
    Info (332113):      0.708      0.519 RR  CELL  input_detect:input_detect|\vertical:peak[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.844      0.479 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.085      2.241 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.374     -5.711 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.374      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.173      1.799 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.173      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.159      0.986 FF    IC  input_detect|\vertical:peak[0]|clk
    Info (332113):      4.616      0.457 FF  CELL  input_detect:input_detect|\vertical:peak[0]
    Info (332113):      5.039      0.423           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.331
    Info (332113): Slack            :     4.115
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.747
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.747 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.732      0.732 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.479      0.479 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.747
    Info (332113): Slack            :     9.747
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246
    Info (332113): Targets: [get_clocks {pll_svga|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.246 
    Info (332113): ===================================================================
    Info (332113): Node             : vgaout:inst|col_number[0]
    Info (332113): Clock            : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.479      0.479 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.357      1.878 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -3.179     -5.536 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -3.179      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -1.283      1.896 RR    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -1.283      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     -0.279      1.004 RR    IC  inst|col_number[0]|clk
    Info (332113):      0.240      0.519 RR  CELL  vgaout:inst|col_number[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.500     12.500           launch edge time
    Info (332113):     12.500      0.000           source latency
    Info (332113):     12.500      0.000           CLOCK_50
    Info (332113):     12.500      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     12.979      0.479 RR  CELL  CLOCK_50~input|o
    Info (332113):     14.782      1.803 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      9.071     -5.711 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      9.071      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     10.874      1.803 FF    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     10.874      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     11.841      0.967 FF    IC  inst|col_number[0]|clk
    Info (332113):     12.298      0.457 FF  CELL  vgaout:inst|col_number[0]
    Info (332113):     12.702      0.404           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    12.462
    Info (332113): Slack            :    12.246
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.459               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.498               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.088               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.312               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 6.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.698               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.636               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.106               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.112               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.708               0.000 CLOCK_50 
    Info (332119):    12.243               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.459
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.459 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:count[21]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -2.375     -2.375  R        clock network delay
    Info (332115):     -0.375      2.000  F  iExt  FP1
    Info (332115):     -0.375      0.000 FF    IC  FP1~input|i
    Info (332115):      0.333      0.708 FF  CELL  FP1~input|o
    Info (332115):      3.026      2.693 FF    IC  input_detect|horizontal~2|datac
    Info (332115):      3.228      0.202 FR  CELL  input_detect|horizontal~2|combout
    Info (332115):      3.521      0.293 RR    IC  input_detect|count~0|datad
    Info (332115):      3.640      0.119 RR  CELL  input_detect|count~0|combout
    Info (332115):      4.322      0.682 RR    IC  input_detect|Add1~0|dataa
    Info (332115):      4.671      0.349 RR  CELL  input_detect|Add1~0|cout
    Info (332115):      4.671      0.000 RR    IC  input_detect|Add1~2|cin
    Info (332115):      4.721      0.050 RF  CELL  input_detect|Add1~2|cout
    Info (332115):      4.721      0.000 FF    IC  input_detect|Add1~4|cin
    Info (332115):      4.771      0.050 FR  CELL  input_detect|Add1~4|cout
    Info (332115):      4.771      0.000 RR    IC  input_detect|Add1~6|cin
    Info (332115):      4.821      0.050 RF  CELL  input_detect|Add1~6|cout
    Info (332115):      4.821      0.000 FF    IC  input_detect|Add1~8|cin
    Info (332115):      4.871      0.050 FR  CELL  input_detect|Add1~8|cout
    Info (332115):      4.871      0.000 RR    IC  input_detect|Add1~10|cin
    Info (332115):      4.921      0.050 RF  CELL  input_detect|Add1~10|cout
    Info (332115):      4.921      0.000 FF    IC  input_detect|Add1~12|cin
    Info (332115):      4.971      0.050 FR  CELL  input_detect|Add1~12|cout
    Info (332115):      4.971      0.000 RR    IC  input_detect|Add1~14|cin
    Info (332115):      5.021      0.050 RF  CELL  input_detect|Add1~14|cout
    Info (332115):      5.021      0.000 FF    IC  input_detect|Add1~16|cin
    Info (332115):      5.071      0.050 FR  CELL  input_detect|Add1~16|cout
    Info (332115):      5.071      0.000 RR    IC  input_detect|Add1~18|cin
    Info (332115):      5.121      0.050 RF  CELL  input_detect|Add1~18|cout
    Info (332115):      5.121      0.000 FF    IC  input_detect|Add1~20|cin
    Info (332115):      5.171      0.050 FR  CELL  input_detect|Add1~20|cout
    Info (332115):      5.171      0.000 RR    IC  input_detect|Add1~22|cin
    Info (332115):      5.221      0.050 RF  CELL  input_detect|Add1~22|cout
    Info (332115):      5.221      0.000 FF    IC  input_detect|Add1~24|cin
    Info (332115):      5.271      0.050 FR  CELL  input_detect|Add1~24|cout
    Info (332115):      5.271      0.000 RR    IC  input_detect|Add1~26|cin
    Info (332115):      5.321      0.050 RF  CELL  input_detect|Add1~26|cout
    Info (332115):      5.321      0.000 FF    IC  input_detect|Add1~28|cin
    Info (332115):      5.371      0.050 FR  CELL  input_detect|Add1~28|cout
    Info (332115):      5.371      0.000 RR    IC  input_detect|Add1~30|cin
    Info (332115):      5.421      0.050 RF  CELL  input_detect|Add1~30|cout
    Info (332115):      5.421      0.000 FF    IC  input_detect|Add1~32|cin
    Info (332115):      5.471      0.050 FR  CELL  input_detect|Add1~32|cout
    Info (332115):      5.471      0.000 RR    IC  input_detect|Add1~34|cin
    Info (332115):      5.521      0.050 RF  CELL  input_detect|Add1~34|cout
    Info (332115):      5.521      0.000 FF    IC  input_detect|Add1~36|cin
    Info (332115):      5.571      0.050 FR  CELL  input_detect|Add1~36|cout
    Info (332115):      5.571      0.000 RR    IC  input_detect|Add1~38|cin
    Info (332115):      5.621      0.050 RF  CELL  input_detect|Add1~38|cout
    Info (332115):      5.621      0.000 FF    IC  input_detect|Add1~40|cin
    Info (332115):      5.671      0.050 FR  CELL  input_detect|Add1~40|cout
    Info (332115):      5.671      0.000 RR    IC  input_detect|Add1~42|cin
    Info (332115):      6.079      0.408 RR  CELL  input_detect|Add1~42|combout
    Info (332115):      6.614      0.535 RR    IC  input_detect|count~2|datad
    Info (332115):      6.733      0.119 RR  CELL  input_detect|count~2|combout
    Info (332115):      6.733      0.000 RR    IC  input_detect|\horizontal:count[21]|d
    Info (332115):      6.800      0.067 RR  CELL  input_detect:input_detect|\horizontal:count[21]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      9.027      0.297  R        clock network delay
    Info (332115):      9.264      0.237           clock pessimism removed
    Info (332115):      9.244     -0.020           clock uncertainty
    Info (332115):      9.259      0.015     uTsu  input_detect:input_detect|\horizontal:count[21]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.800
    Info (332115): Data Required Time :     9.259
    Info (332115): Slack              :     2.459 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.498
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.498 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|SdrRoutineSeq[7]
    Info (332115): To Node      : sdram:inst1|SdrRoutine.SdrRoutine_Init
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.759      0.668  R        clock network delay
    Info (332115):      1.939      0.180     uTco  sdram:inst1|SdrRoutineSeq[7]
    Info (332115):      1.939      0.000 RR  CELL  inst1|SdrRoutineSeq[7]|q
    Info (332115):      2.568      0.629 RR    IC  inst1|process_0~2|dataa
    Info (332115):      2.894      0.326 RF  CELL  inst1|process_0~2|combout
    Info (332115):      3.136      0.242 FF    IC  inst1|Equal6~0|dataa
    Info (332115):      3.405      0.269 FF  CELL  inst1|Equal6~0|combout
    Info (332115):      3.650      0.245 FF    IC  inst1|Equal14~0|datab
    Info (332115):      3.957      0.307 FF  CELL  inst1|Equal14~0|combout
    Info (332115):      4.774      0.817 FF    IC  inst1|pixelOut[7]~1|datac
    Info (332115):      4.976      0.202 FR  CELL  inst1|pixelOut[7]~1|combout
    Info (332115):      5.475      0.499 RR    IC  inst1|Selector3~14|datad
    Info (332115):      5.594      0.119 RR  CELL  inst1|Selector3~14|combout
    Info (332115):      5.779      0.185 RR    IC  inst1|Selector3~16|dataa
    Info (332115):      6.035      0.256 RR  CELL  inst1|Selector3~16|combout
    Info (332115):      6.523      0.488 RR    IC  inst1|Selector3~19|datac
    Info (332115):      6.743      0.220 RR  CELL  inst1|Selector3~19|combout
    Info (332115):      7.548      0.805 RR    IC  inst1|Selector4~0|dataa
    Info (332115):      7.852      0.304 RF  CELL  inst1|Selector4~0|combout
    Info (332115):      7.852      0.000 FF    IC  inst1|SdrRoutine.SdrRoutine_Init|d
    Info (332115):      7.930      0.078 FF  CELL  sdram:inst1|SdrRoutine.SdrRoutine_Init
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.114      0.293  R        clock network delay
    Info (332115):     10.433      0.319           clock pessimism removed
    Info (332115):     10.413     -0.020           clock uncertainty
    Info (332115):     10.428      0.015     uTsu  sdram:inst1|SdrRoutine.SdrRoutine_Init
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.930
    Info (332115): Data Required Time :    10.428
    Info (332115): Slack              :     2.498 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.088
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 14.088 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|barcolor[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.268      0.268  R        clock network delay
    Info (332115):      0.448      0.180     uTco  vgaout:inst|barcolor[2]
    Info (332115):      0.448      0.000 RR  CELL  inst|barcolor[2]|q
    Info (332115):      0.641      0.193 RR    IC  inst|vga_out[2]~4|datac
    Info (332115):      0.861      0.220 RR  CELL  inst|vga_out[2]~4|combout
    Info (332115):      2.089      1.228 RR    IC  VGAB0~output|i
    Info (332115):      6.122      4.033 RR  CELL  VGAB0~output|o
    Info (332115):      6.122      0.000 RR  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     22.009     -2.991  R        clock network delay
    Info (332115):     22.230      0.221           clock pessimism removed
    Info (332115):     22.210     -0.020           clock uncertainty
    Info (332115):     20.210     -2.000  R  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.122
    Info (332115): Data Required Time :    20.210
    Info (332115): Slack              :    14.088 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\horizontal:count[19]
    Info (332115): To Node      : input_detect:input_detect|\horizontal:count[19]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.297      0.297  R        clock network delay
    Info (332115):      0.477      0.180     uTco  input_detect:input_detect|\horizontal:count[19]
    Info (332115):      0.477      0.000 FF  CELL  input_detect|\horizontal:count[19]|q
    Info (332115):      0.477      0.000 FF    IC  input_detect|count~8|datac
    Info (332115):      0.751      0.274 FF  CELL  input_detect|count~8|combout
    Info (332115):      0.751      0.000 FF    IC  input_detect|\horizontal:count[19]|d
    Info (332115):      0.808      0.057 FF  CELL  input_detect:input_detect|\horizontal:count[19]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.671      0.671  R        clock network delay
    Info (332115):      0.352     -0.319           clock pessimism removed
    Info (332115):      0.352      0.000           clock uncertainty
    Info (332115):      0.496      0.144      uTh  input_detect:input_detect|\horizontal:count[19]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.808
    Info (332115): Data Required Time :     0.496
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : counter:inst3|\count:bitcount[2]
    Info (332115): To Node      : counter:inst3|\count:bitcount[2]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.384      0.293  R        clock network delay
    Info (332115):      1.564      0.180     uTco  counter:inst3|\count:bitcount[2]
    Info (332115):      1.564      0.000 FF  CELL  inst3|\count:bitcount[2]|q
    Info (332115):      1.564      0.000 FF    IC  inst3|Add0~1|datac
    Info (332115):      1.838      0.274 FF  CELL  inst3|Add0~1|combout
    Info (332115):      1.838      0.000 FF    IC  inst3|\count:bitcount[2]|d
    Info (332115):      1.895      0.057 FF  CELL  counter:inst3|\count:bitcount[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.758      0.667  R        clock network delay
    Info (332115):      1.439     -0.319           clock pessimism removed
    Info (332115):      1.439      0.000           clock uncertainty
    Info (332115):      1.583      0.144      uTh  counter:inst3|\count:bitcount[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.895
    Info (332115): Data Required Time :     1.583
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.312 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|\bar:posy[2]
    Info (332115): To Node      : vgaout:inst|\bar:posy[2]
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.094     -0.094  R        clock network delay
    Info (332115):      0.086      0.180     uTco  vgaout:inst|\bar:posy[2]
    Info (332115):      0.086      0.000 FF  CELL  inst|\bar:posy[2]|q
    Info (332115):      0.086      0.000 FF    IC  inst|posy~5|datac
    Info (332115):      0.360      0.274 FF  CELL  inst|posy~5|combout
    Info (332115):      0.360      0.000 FF    IC  inst|\bar:posy[2]|d
    Info (332115):      0.417      0.057 FF  CELL  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.264      0.264  R        clock network delay
    Info (332115):     -0.039     -0.303           clock pessimism removed
    Info (332115):     -0.039      0.000           clock uncertainty
    Info (332115):      0.105      0.144      uTh  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.417
    Info (332115): Data Required Time :     0.105
    Info (332115): Slack              :     0.312 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.698
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.698 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.759      0.668  R        clock network delay
    Info (332115):      1.939      0.180     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.939      0.000 FF  CELL  inst1|rowLoadAck|q
    Info (332115):      3.099      1.160 FF    IC  inst|load_req|clrn
    Info (332115):      3.713      0.614 FR  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.111      0.290  R        clock network delay
    Info (332115):     10.416      0.305           clock pessimism removed
    Info (332115):     10.396     -0.020           clock uncertainty
    Info (332115):     10.411      0.015     uTsu  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.713
    Info (332115): Data Required Time :    10.411
    Info (332115): Slack              :     6.698 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.636
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.636 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.386      0.295  R        clock network delay
    Info (332115):      1.566      0.180     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.566      0.000 RR  CELL  inst1|rowLoadAck|q
    Info (332115):      2.660      1.094 RR    IC  inst|load_req|clrn
    Info (332115):      3.229      0.569 RF  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.754      0.663  R        clock network delay
    Info (332115):      1.449     -0.305           clock pessimism removed
    Info (332115):      1.449      0.000           clock uncertainty
    Info (332115):      1.593      0.144      uTh  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.229
    Info (332115): Data Required Time :     1.593
    Info (332115): Slack              :     1.636 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.106 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.915      0.459 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.993      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.081     -4.912 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.081      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.749      1.668 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.749      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.650      0.901 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      6.437      0.787 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     10.280      0.459 RR  CELL  CLOCK_50~input|o
    Info (332113):     12.275      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.209     -5.066 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.209      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      8.827      1.618 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      8.827      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.683      0.856 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):     10.396      0.713 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):     10.773      0.377           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.336
    Info (332113): Slack            :     4.106
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.112 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\vertical:peak[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.459      0.459 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.537      2.078 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.375     -4.912 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.375      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.690      1.685 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.690      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.204      0.894 RR    IC  input_detect|\vertical:peak[0]|clk
    Info (332113):      0.674      0.470 RR  CELL  input_detect:input_detect|\vertical:peak[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.824      0.459 RR  CELL  CLOCK_50~input|o
    Info (332113):      6.819      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      1.753     -5.066 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      1.753      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.354      1.601 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.354      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.217      0.863 FF    IC  input_detect|\vertical:peak[0]|clk
    Info (332113):      4.629      0.412 FF  CELL  input_detect:input_detect|\vertical:peak[0]
    Info (332113):      5.002      0.373           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.328
    Info (332113): Slack            :     4.112
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.708
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.708 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.708      0.708 FF  CELL  CLOCK_50~input|o
    Info (332113):     12.763      2.055 FF    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.914     -4.849 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.914      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.459      0.459 RR  CELL  CLOCK_50~input|o
    Info (332113):     22.454      1.995 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.388     -5.066 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.388      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     17.622      0.234           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.708
    Info (332113): Slack            :     9.708
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.243
    Info (332113): Targets: [get_clocks {pll_svga|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.243 
    Info (332113): ===================================================================
    Info (332113): Node             : vgaout:inst|barcolor[10]
    Info (332113): Clock            : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.459      0.459 RR  CELL  CLOCK_50~input|o
    Info (332113):      2.142      1.683 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -2.770     -4.912 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -2.770      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -1.080      1.690 RR    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -1.080      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     -0.201      0.879 RR    IC  inst|barcolor[10]|clk
    Info (332113):      0.269      0.470 RR  CELL  vgaout:inst|barcolor[10]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.500     12.500           launch edge time
    Info (332113):     12.500      0.000           source latency
    Info (332113):     12.500      0.000           CLOCK_50
    Info (332113):     12.500      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     12.959      0.459 RR  CELL  CLOCK_50~input|o
    Info (332113):     14.575      1.616 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      9.509     -5.066 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      9.509      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     11.113      1.604 FF    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     11.113      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     11.959      0.846 FF    IC  inst|barcolor[10]|clk
    Info (332113):     12.371      0.412 FF  CELL  vgaout:inst|barcolor[10]
    Info (332113):     12.728      0.357           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :    12.459
    Info (332113): Slack            :    12.243
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.655               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.266               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.667               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 7.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.387               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.987
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.987               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.112               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.149               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416               0.000 CLOCK_50 
    Info (332119):    12.256               0.000 pll_svga|altpll_component|auto_generated|pll1|clk[0] 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.655
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.655 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP1
    Info (332115): To Node      : input_detect:input_detect|\horizontal:count[21]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -1.747     -1.747  R        clock network delay
    Info (332115):      0.253      2.000  F  iExt  FP1
    Info (332115):      0.253      0.000 FF    IC  FP1~input|i
    Info (332115):      0.957      0.704 FF  CELL  FP1~input|o
    Info (332115):      2.831      1.874 FF    IC  input_detect|horizontal~2|datac
    Info (332115):      2.964      0.133 FF  CELL  input_detect|horizontal~2|combout
    Info (332115):      3.153      0.189 FF    IC  input_detect|count~0|datad
    Info (332115):      3.216      0.063 FF  CELL  input_detect|count~0|combout
    Info (332115):      3.715      0.499 FF    IC  input_detect|Add1~2|dataa
    Info (332115):      3.965      0.250 FR  CELL  input_detect|Add1~2|cout
    Info (332115):      3.965      0.000 RR    IC  input_detect|Add1~4|cin
    Info (332115):      3.999      0.034 RF  CELL  input_detect|Add1~4|cout
    Info (332115):      3.999      0.000 FF    IC  input_detect|Add1~6|cin
    Info (332115):      4.033      0.034 FR  CELL  input_detect|Add1~6|cout
    Info (332115):      4.033      0.000 RR    IC  input_detect|Add1~8|cin
    Info (332115):      4.067      0.034 RF  CELL  input_detect|Add1~8|cout
    Info (332115):      4.067      0.000 FF    IC  input_detect|Add1~10|cin
    Info (332115):      4.101      0.034 FR  CELL  input_detect|Add1~10|cout
    Info (332115):      4.101      0.000 RR    IC  input_detect|Add1~12|cin
    Info (332115):      4.135      0.034 RF  CELL  input_detect|Add1~12|cout
    Info (332115):      4.135      0.000 FF    IC  input_detect|Add1~14|cin
    Info (332115):      4.169      0.034 FR  CELL  input_detect|Add1~14|cout
    Info (332115):      4.169      0.000 RR    IC  input_detect|Add1~16|cin
    Info (332115):      4.203      0.034 RF  CELL  input_detect|Add1~16|cout
    Info (332115):      4.203      0.000 FF    IC  input_detect|Add1~18|cin
    Info (332115):      4.237      0.034 FR  CELL  input_detect|Add1~18|cout
    Info (332115):      4.237      0.000 RR    IC  input_detect|Add1~20|cin
    Info (332115):      4.271      0.034 RF  CELL  input_detect|Add1~20|cout
    Info (332115):      4.271      0.000 FF    IC  input_detect|Add1~22|cin
    Info (332115):      4.305      0.034 FR  CELL  input_detect|Add1~22|cout
    Info (332115):      4.305      0.000 RR    IC  input_detect|Add1~24|cin
    Info (332115):      4.339      0.034 RF  CELL  input_detect|Add1~24|cout
    Info (332115):      4.339      0.000 FF    IC  input_detect|Add1~26|cin
    Info (332115):      4.373      0.034 FR  CELL  input_detect|Add1~26|cout
    Info (332115):      4.373      0.000 RR    IC  input_detect|Add1~28|cin
    Info (332115):      4.407      0.034 RF  CELL  input_detect|Add1~28|cout
    Info (332115):      4.407      0.000 FF    IC  input_detect|Add1~30|cin
    Info (332115):      4.441      0.034 FR  CELL  input_detect|Add1~30|cout
    Info (332115):      4.441      0.000 RR    IC  input_detect|Add1~32|cin
    Info (332115):      4.475      0.034 RF  CELL  input_detect|Add1~32|cout
    Info (332115):      4.475      0.000 FF    IC  input_detect|Add1~34|cin
    Info (332115):      4.509      0.034 FR  CELL  input_detect|Add1~34|cout
    Info (332115):      4.509      0.000 RR    IC  input_detect|Add1~36|cin
    Info (332115):      4.543      0.034 RF  CELL  input_detect|Add1~36|cout
    Info (332115):      4.543      0.000 FF    IC  input_detect|Add1~38|cin
    Info (332115):      4.577      0.034 FR  CELL  input_detect|Add1~38|cout
    Info (332115):      4.577      0.000 RR    IC  input_detect|Add1~40|cin
    Info (332115):      4.611      0.034 RF  CELL  input_detect|Add1~40|cout
    Info (332115):      4.611      0.000 FF    IC  input_detect|Add1~42|cin
    Info (332115):      4.815      0.204 FF  CELL  input_detect|Add1~42|combout
    Info (332115):      5.169      0.354 FF    IC  input_detect|count~2|datad
    Info (332115):      5.232      0.063 FF  CELL  input_detect|count~2|combout
    Info (332115):      5.232      0.000 FF    IC  input_detect|\horizontal:count[21]|d
    Info (332115):      5.282      0.050 FF  CELL  input_detect:input_detect|\horizontal:count[21]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.730      8.730           latch edge time
    Info (332115):      8.787      0.057  R        clock network delay
    Info (332115):      8.950      0.163           clock pessimism removed
    Info (332115):      8.930     -0.020           clock uncertainty
    Info (332115):      8.937      0.007     uTsu  input_detect:input_detect|\horizontal:count[21]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.282
    Info (332115): Data Required Time :     8.937
    Info (332115): Slack              :     3.655 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.266
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.266 
    Info (332115): ===================================================================
    Info (332115): From Node    : FP5
    Info (332115): To Node      : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):     -0.656     -1.747  R        clock network delay
    Info (332115):      1.344      2.000  F  iExt  FP5
    Info (332115):      1.344      0.000 FF    IC  FP5~input|i
    Info (332115):      2.048      0.704 FF  CELL  FP5~input|o
    Info (332115):      4.381      2.333 FF    IC  inst4|Mux45~0|datab
    Info (332115):      4.558      0.177 FF  CELL  inst4|Mux45~0|combout
    Info (332115):      4.955      0.397 FF    IC  inst4|Mux45~1|dataa
    Info (332115):      5.159      0.204 FF  CELL  inst4|Mux45~1|combout
    Info (332115):      5.912      0.753 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|portadatain[1]
    Info (332115):      5.962      0.050 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):     10.056      0.235  R        clock network delay
    Info (332115):     10.219      0.163           clock pessimism removed
    Info (332115):     10.199     -0.020           clock uncertainty
    Info (332115):     10.228      0.029     uTsu  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.962
    Info (332115): Data Required Time :    10.228
    Info (332115): Slack              :     4.266 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.667
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 16.667 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|barcolor[2]
    Info (332115): To Node      : VGAB0
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.016      0.016  R        clock network delay
    Info (332115):      0.121      0.105     uTco  vgaout:inst|barcolor[2]
    Info (332115):      0.121      0.000 RR  CELL  inst|barcolor[2]|q
    Info (332115):      0.236      0.115 RR    IC  inst|vga_out[2]~4|datac
    Info (332115):      0.366      0.130 RR  CELL  inst|vga_out[2]~4|combout
    Info (332115):      1.102      0.736 RR    IC  VGAB0~output|i
    Info (332115):      4.279      3.177 RR  CELL  VGAB0~output|o
    Info (332115):      4.279      0.000 RR  CELL  VGAB0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     22.814     -2.186  R        clock network delay
    Info (332115):     22.966      0.152           clock pessimism removed
    Info (332115):     22.946     -0.020           clock uncertainty
    Info (332115):     20.946     -2.000  R  oExt  VGAB0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.279
    Info (332115): Data Required Time :    20.946
    Info (332115): Slack              :    16.667 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.171
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.171 
    Info (332115): ===================================================================
    Info (332115): From Node    : genlock:inst4|col_number[1]
    Info (332115): To Node      : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.145      0.054  R        clock network delay
    Info (332115):      1.250      0.105     uTco  genlock:inst4|col_number[1]
    Info (332115):      1.250      0.000 RR  CELL  inst4|col_number[1]|q
    Info (332115):      1.615      0.365 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|portaaddr[1]
    Info (332115):      1.652      0.037 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.586      0.495  R        clock network delay
    Info (332115):      1.377     -0.209           clock pessimism removed
    Info (332115):      1.377      0.000           clock uncertainty
    Info (332115):      1.481      0.104      uTh  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.652
    Info (332115): Data Required Time :     1.481
    Info (332115): Slack              :     0.171 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.186 
    Info (332115): ===================================================================
    Info (332115): From Node    : input_detect:input_detect|\vertical:peak[3]
    Info (332115): To Node      : input_detect:input_detect|\vertical:peak[3]
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.060      0.060  R        clock network delay
    Info (332115):      0.165      0.105     uTco  input_detect:input_detect|\vertical:peak[3]
    Info (332115):      0.165      0.000 RR  CELL  input_detect|\vertical:peak[3]|q
    Info (332115):      0.165      0.000 RR    IC  input_detect|peak~5|datac
    Info (332115):      0.336      0.171 RR  CELL  input_detect|peak~5|combout
    Info (332115):      0.336      0.000 RR    IC  input_detect|\vertical:peak[3]|d
    Info (332115):      0.367      0.031 RR  CELL  input_detect:input_detect|\vertical:peak[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.315      0.315  R        clock network delay
    Info (332115):      0.097     -0.218           clock pessimism removed
    Info (332115):      0.097      0.000           clock uncertainty
    Info (332115):      0.181      0.084      uTh  input_detect:input_detect|\vertical:peak[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.367
    Info (332115): Data Required Time :     0.181
    Info (332115): Slack              :     0.186 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186
    Info (332115): -to_clock [get_clocks {pll_svga|altpll_component|auto_generated|pll1|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.186 
    Info (332115): ===================================================================
    Info (332115): From Node    : vgaout:inst|\bar:posy[2]
    Info (332115): To Node      : vgaout:inst|\bar:posy[2]
    Info (332115): Launch Clock : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): Latch Clock  : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.232     -0.232  R        clock network delay
    Info (332115):     -0.127      0.105     uTco  vgaout:inst|\bar:posy[2]
    Info (332115):     -0.127      0.000 RR  CELL  inst|\bar:posy[2]|q
    Info (332115):     -0.127      0.000 RR    IC  inst|posy~5|datac
    Info (332115):      0.044      0.171 RR  CELL  inst|posy~5|combout
    Info (332115):      0.044      0.000 RR    IC  inst|\bar:posy[2]|d
    Info (332115):      0.075      0.031 RR  CELL  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.013      0.013  R        clock network delay
    Info (332115):     -0.195     -0.208           clock pessimism removed
    Info (332115):     -0.195      0.000           clock uncertainty
    Info (332115):     -0.111      0.084      uTh  vgaout:inst|\bar:posy[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.075
    Info (332115): Data Required Time :    -0.111
    Info (332115): Slack              :     0.186 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.387
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.387 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.400      0.309  R        clock network delay
    Info (332115):      1.505      0.105     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.505      0.000 FF  CELL  inst1|rowLoadAck|q
    Info (332115):      2.291      0.786 FF    IC  inst|load_req|clrn
    Info (332115):      2.682      0.391 FR  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      9.821      9.821           latch edge time
    Info (332115):      9.873      0.052  R        clock network delay
    Info (332115):     10.082      0.209           clock pessimism removed
    Info (332115):     10.062     -0.020           clock uncertainty
    Info (332115):     10.069      0.007     uTsu  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.682
    Info (332115): Data Required Time :    10.069
    Info (332115): Slack              :     7.387 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.987
    Info (332115): -to_clock [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[1]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.987 
    Info (332115): ===================================================================
    Info (332115): From Node    : sdram:inst1|rowLoadAck
    Info (332115): To Node      : vgaout:inst|load_req
    Info (332115): Launch Clock : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): Latch Clock  : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           launch edge time
    Info (332115):      1.145      0.054  R        clock network delay
    Info (332115):      1.250      0.105     uTco  sdram:inst1|rowLoadAck
    Info (332115):      1.250      0.000 RR  CELL  inst1|rowLoadAck|q
    Info (332115):      1.894      0.644 RR    IC  inst|load_req|clrn
    Info (332115):      2.260      0.366 RF  CELL  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.091      1.091           latch edge time
    Info (332115):      1.398      0.307  R        clock network delay
    Info (332115):      1.189     -0.209           clock pessimism removed
    Info (332115):      1.189      0.000           clock uncertainty
    Info (332115):      1.273      0.084      uTh  vgaout:inst|load_req
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.260
    Info (332115): Data Required Time :     1.273
    Info (332115): Slack              :     0.987 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.112 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      5.456      5.456           launch edge time
    Info (332113):      5.456      0.000           source latency
    Info (332113):      5.456      0.000           CLOCK_50
    Info (332113):      5.456      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      5.609      0.153 RR  CELL  CLOCK_50~input|o
    Info (332113):      7.020      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      3.709     -3.311 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      3.709      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      4.842      1.133 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      4.842      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      5.482      0.640 FF    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):      5.970      0.488 FF  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      9.821      9.821           launch edge time
    Info (332113):      9.821      0.000           source latency
    Info (332113):      9.821      0.000           CLOCK_50
    Info (332113):      9.821      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      9.974      0.153 RR  CELL  CLOCK_50~input|o
    Info (332113):     11.329      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      7.911     -3.418 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      7.911      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332113):      9.003      1.092 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]
    Info (332113):      9.003      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk
    Info (332113):      9.605      0.602 RR    IC  ram3|altsyncram_component|auto_generated|ram_block1a7|clk0
    Info (332113):     10.053      0.448 RR  CELL  ram2:ram3|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|ram_block1a7~porta_address_reg0
    Info (332113):     10.312      0.259           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :     4.342
    Info (332113): Slack            :     4.112
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149
    Info (332113): Targets: [get_clocks {pll_inst|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 4.149 
    Info (332113): ===================================================================
    Info (332113): Node             : input_detect:input_detect|\horizontal:count[0]
    Info (332113): Clock            : pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.153      0.153 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.564      1.411 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     -1.747     -3.311 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     -1.747      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     -0.610      1.137 RR    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     -0.610      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      0.017      0.627 RR    IC  input_detect|\horizontal:count[0]|clk
    Info (332113):      0.312      0.295 RR  CELL  input_detect:input_detect|\horizontal:count[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      4.365      4.365           launch edge time
    Info (332113):      4.365      0.000           source latency
    Info (332113):      4.365      0.000           CLOCK_50
    Info (332113):      4.365      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      4.518      0.153 RR  CELL  CLOCK_50~input|o
    Info (332113):      5.873      1.355 RR    IC  pll_inst|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      2.455     -3.418 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      2.455      0.000 RR  CELL  pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):      3.543      1.088 FF    IC  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):      3.543      0.000 FF  CELL  pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):      4.155      0.612 FF    IC  input_detect|\horizontal:count[0]|clk
    Info (332113):      4.422      0.267 FF  CELL  input_detect:input_detect|\horizontal:count[0]
    Info (332113):      4.677      0.255           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.216
    Info (332113): Actual Width     :     4.365
    Info (332113): Slack            :     4.149
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.416
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 9.416 
    Info (332113): ===================================================================
    Info (332113): Node             : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.704      0.704 FF  CELL  CLOCK_50~input|o
    Info (332113):     11.818      1.114 FF    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):      8.548     -3.270 FF  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):      8.548      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.153      0.153 RR  CELL  CLOCK_50~input|o
    Info (332113):     21.232      1.079 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     17.814     -3.418 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     17.814      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     17.964      0.150           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     9.416
    Info (332113): Slack            :     9.416
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.256
    Info (332113): Targets: [get_clocks {pll_svga|altpll_component|auto_generated|pll1|c...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 12.256 
    Info (332113): ===================================================================
    Info (332113): Node             : ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): Clock            : pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     12.500     12.500           launch edge time
    Info (332113):     12.500      0.000           source latency
    Info (332113):     12.500      0.000           CLOCK_50
    Info (332113):     12.500      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     12.653      0.153 RR  CELL  CLOCK_50~input|o
    Info (332113):     13.777      1.124 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     10.466     -3.311 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     10.466      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     11.602      1.136 FF    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     11.602      0.000 FF  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     12.228      0.626 FF    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     12.675      0.447 FF  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     25.000     25.000           launch edge time
    Info (332113):     25.000      0.000           source latency
    Info (332113):     25.000      0.000           CLOCK_50
    Info (332113):     25.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     25.153      0.153 RR  CELL  CLOCK_50~input|o
    Info (332113):     26.232      1.079 RR    IC  pll_svga|altpll_component|auto_generated|pll1|inclk[0]
    Info (332113):     22.814     -3.418 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|observablevcoout
    Info (332113):     22.814      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|pll1|clk[0]
    Info (332113):     23.909      1.095 RR    IC  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]
    Info (332113):     23.909      0.000 RR  CELL  pll_svga|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk
    Info (332113):     24.502      0.593 RR    IC  ram2|altsyncram_component|auto_generated|ram_block1a0|clk1
    Info (332113):     24.918      0.416 RR  CELL  ram2:ram2|altsyncram:altsyncram_component|altsyncram_inj1:auto_generated|q_b[0]
    Info (332113):     25.161      0.243           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.230
    Info (332113): Actual Width     :    12.486
    Info (332113): Slack            :    12.256
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 734 megabytes
    Info: Processing ended: Mon Jan 25 00:43:06 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


