<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="GSX_FPGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLKMAN_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLKMAN_1.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="CLKMAN_1_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLKMAN_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLKMAN_2.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="CLKMAN_2_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLKMAN_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLKMAN_3.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="CLKMAN_3_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLKMAN_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLKMAN_4.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="CLKMAN_4_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLK_GEN.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CLK_GEN_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLOCK_MANAGER.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="CLOCK_MANAGER.vhd"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="CLOCK_MANAGER_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DDS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DSPI_ADC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="DSPI_ADC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="ERRSTAT.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ERRSTAT_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FBIF_SPIIF.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA_DUPS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA_DUPS.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="FPGA_DUPS.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA_DUPS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_DUPS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA_DUPS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPGA_DUPS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA_DUPS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPGA_DUPS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPGA_DUPS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPGA_DUPS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_DUPS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPGA_DUPS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA_DUPS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA_DUPS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPGA_DUPS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPGA_DUPS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPGA_DUPS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPGA_DUPS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FPGA_DUPS.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPGA_DUPS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA_DUPS.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FPGA_DUPS_Main.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="FPGA_DUPS_Main.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_DUPS_Main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_DUPS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_DUPS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA_DUPS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA_DUPS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPGA_DUPS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_DUPS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_DUPS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPGA_DUPS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPGA_DUPS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_DUPS_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPGA_DUPS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPGA_DUPS_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_DUPS_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA_DUPS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PWMAdv_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PWM_DDS.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RST_DEB_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RST_DEB_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="acc32_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="add32_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga_dups.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="fpga_dups.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga_dups.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fpga_dups.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/CLKMAN_1.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/CLKMAN_2.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/CLKMAN_3.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/CLKMAN_4.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/CLOCK_MANAGER.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="uP_SPI_IF.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="uP_SPI_IF.vhf"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uP_SPI_IF_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1626540065" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1626540065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626540072" xil_pn:in_ck="-3788374366048947725" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="780577455357423815" xil_pn:start_ts="1626540065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLK_GEN.vhf"/>
      <outfile xil_pn:name="ERRSTAT.vhf"/>
      <outfile xil_pn:name="FPGA_DUPS.vhf"/>
      <outfile xil_pn:name="FPGA_DUPS_Main.vhf"/>
      <outfile xil_pn:name="uP_SPI_IF.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1626540073" xil_pn:in_ck="442837690189332815" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="17385390852888747" xil_pn:start_ts="1626540072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/counter3cr.ngc"/>
      <outfile xil_pn:name="ipcore_dir/counter3cr.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1626540073" xil_pn:in_ck="-3833100297461561954" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1626540073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626540084" xil_pn:in_ck="-397213630552606011" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6575506057226637921" xil_pn:start_ts="1626540073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLKMAN_1.vhd"/>
      <outfile xil_pn:name="CLKMAN_2.vhd"/>
      <outfile xil_pn:name="CLKMAN_3.vhd"/>
      <outfile xil_pn:name="CLKMAN_4.vhd"/>
      <outfile xil_pn:name="CLOCK_MANAGER.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1626540084" xil_pn:in_ck="-3833100297461561954" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988081684808565163" xil_pn:start_ts="1626540084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626540084" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9020146702805302389" xil_pn:start_ts="1626540084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626540154" xil_pn:in_ck="-5654473508444195119" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1282552701231484491" xil_pn:start_ts="1626540084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA_DUPS.jhd"/>
      <outfile xil_pn:name="FPGA_DUPS.lso"/>
      <outfile xil_pn:name="FPGA_DUPS.ngc"/>
      <outfile xil_pn:name="FPGA_DUPS.ngr"/>
      <outfile xil_pn:name="FPGA_DUPS.prj"/>
      <outfile xil_pn:name="FPGA_DUPS.stx"/>
      <outfile xil_pn:name="FPGA_DUPS.syr"/>
      <outfile xil_pn:name="FPGA_DUPS.xst"/>
      <outfile xil_pn:name="FPGA_DUPS_vhdl.prj"/>
      <outfile xil_pn:name="FPGA_DUPS_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1626540154" xil_pn:in_ck="-8219678473841186395" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119253065534179685" xil_pn:start_ts="1626540154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1626540165" xil_pn:in_ck="8575685492749117473" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5665515293863015746" xil_pn:start_ts="1626540154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPGA_DUPS.bld"/>
      <outfile xil_pn:name="FPGA_DUPS.ngd"/>
      <outfile xil_pn:name="FPGA_DUPS_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1626540175" xil_pn:in_ck="8525739042952434181" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="4377022538673149900" xil_pn:start_ts="1626540165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPGA_DUPS.pcf"/>
      <outfile xil_pn:name="FPGA_DUPS_map.map"/>
      <outfile xil_pn:name="FPGA_DUPS_map.mrp"/>
      <outfile xil_pn:name="FPGA_DUPS_map.ncd"/>
      <outfile xil_pn:name="FPGA_DUPS_map.ngm"/>
      <outfile xil_pn:name="FPGA_DUPS_map.xrpt"/>
      <outfile xil_pn:name="FPGA_DUPS_summary.xml"/>
      <outfile xil_pn:name="FPGA_DUPS_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1626540213" xil_pn:in_ck="-1973602411216776258" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3795163577696766475" xil_pn:start_ts="1626540175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPGA_DUPS.ncd"/>
      <outfile xil_pn:name="FPGA_DUPS.pad"/>
      <outfile xil_pn:name="FPGA_DUPS.par"/>
      <outfile xil_pn:name="FPGA_DUPS.ptwx"/>
      <outfile xil_pn:name="FPGA_DUPS.unroutes"/>
      <outfile xil_pn:name="FPGA_DUPS.xpi"/>
      <outfile xil_pn:name="FPGA_DUPS_pad.csv"/>
      <outfile xil_pn:name="FPGA_DUPS_pad.txt"/>
      <outfile xil_pn:name="FPGA_DUPS_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1626540320" xil_pn:in_ck="-8219678473841194020" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="1406129783654645690" xil_pn:start_ts="1626540303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPGA_DUPS.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga_dups.bgn"/>
      <outfile xil_pn:name="fpga_dups.bin"/>
      <outfile xil_pn:name="fpga_dups.bit"/>
      <outfile xil_pn:name="fpga_dups.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1626540213" xil_pn:in_ck="-7230567124396270847" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1626540206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="FPGA_DUPS.twr"/>
      <outfile xil_pn:name="FPGA_DUPS.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
