Release 13.2 - xst O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ../synth/__projnav


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to ../synth/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

Reading constraint file constraints.xcf.
XCF parsing done.
Reading design: ../synth/example_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "../synth/example_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Synthesis Constraint File          : constraints.xcf

---- Target Parameters
Output File Name                   : "example_top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : example_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : auto
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : ../synth/example_top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_mux.v\" into library work
Parsing module <arb_mux>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_row_col.v\" into library work
Parsing module <arb_row_col>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_select.v\" into library work
Parsing module <arb_select>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_cntrl.v\" into library work
Parsing module <bank_cntrl>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_common.v\" into library work
Parsing module <bank_common>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_compare.v\" into library work
Parsing module <bank_compare>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_mach.v\" into library work
Parsing module <bank_mach>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v\" into library work
Parsing module <bank_queue>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v\" into library work
Parsing module <bank_state>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/col_mach.v\" into library work
Parsing module <col_mach>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/mc.v\" into library work
Parsing module <mc>.
WARNING:HDLCompiler:693 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/mc.v" Line 202: Parameter declaration becomes local in mc with formal parameter declaration list
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_cntrl.v\" into library work
Parsing module <rank_cntrl>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_common.v\" into library work
Parsing module <rank_common>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_mach.v\" into library work
Parsing module <rank_mach>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/round_robin_arb.v\" into library work
Parsing module <round_robin_arb>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ecc/ecc_buf.v\" into library work
Parsing module <ecc_buf>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ecc/ecc_dec_fix.v\" into library work
Parsing module <ecc_dec_fix>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ecc/ecc_gen.v\" into library work
Parsing module <ecc_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ecc/ecc_merge_enc.v\" into library work
Parsing module <ecc_merge_enc>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/clk_ibuf.v\" into library work
Parsing module <clk_ibuf>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/ddr2_ddr3_chipscope.v\" into library work
Parsing module <icon5>.
Parsing module <ila384_8>.
Parsing module <vio_async_in256>.
Parsing module <vio_sync_out32>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v\" into library work
Parsing module <example_top>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/infrastructure.v\" into library work
Parsing module <infrastructure>.
WARNING:HDLCompiler:751 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/infrastructure.v" Line 169: Redeclaration of ansi port pll_lock is not allowed
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/iodelay_ctrl.v\" into library work
Parsing module <iodelay_ctrl>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/mem_intfc.v\" into library work
Parsing module <mem_intfc>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v\" into library work
Parsing module <memc_ui_top>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/circ_buffer.v\" into library work
Parsing module <circ_buffer>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_ck_iob.v\" into library work
Parsing module <phy_ck_iob>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_clock_io.v\" into library work
Parsing module <phy_clock_io>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_control_io.v\" into library work
Parsing module <phy_control_io>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v\" into library work
Parsing module <phy_data_io>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dly_ctrl.v\" into library work
Parsing module <phy_dly_ctrl>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dm_iob.v\" into library work
Parsing module <phy_dm_iob>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dq_iob.v\" into library work
Parsing module <phy_dq_iob>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dqs_iob.v\" into library work
Parsing module <phy_dqs_iob>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v\" into library work
Parsing module <phy_init>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd.v\" into library work
Parsing module <phy_pd>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd_top.v\" into library work
Parsing module <phy_pd_top>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v\" into library work
Parsing module <phy_rdclk_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdctrl_sync.v\" into library work
Parsing module <phy_rdctrl_sync>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rddata_sync.v\" into library work
Parsing module <phy_rddata_sync>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v\" into library work
Parsing module <phy_rdlvl>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_read.v\" into library work
Parsing module <phy_read>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v\" into library work
Parsing module <phy_top>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v\" into library work
Parsing module <phy_write>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_wrlvl.v\" into library work
Parsing module <phy_wrlvl>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/rd_bitslip.v\" into library work
Parsing module <rd_bitslip>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v\" into library work
Parsing module <afifo>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v\" into library work
Parsing module <cmd_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_prbs_gen.v\" into library work
Parsing module <cmd_prbs_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/data_prbs_gen.v\" into library work
Parsing module <data_prbs_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v\" into library work
Parsing module <init_mem_pattern_ctr>.
WARNING:HDLCompiler:693 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v" Line 176: Parameter declaration becomes local in init_mem_pattern_ctr with formal parameter declaration list
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_flow_control.v\" into library work
Parsing module <mcb_flow_control>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v\" into library work
Parsing module <mcb_traffic_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/rd_data_gen.v\" into library work
Parsing module <rd_data_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v\" into library work
Parsing module <read_data_path>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_posted_fifo.v\" into library work
Parsing module <read_posted_fifo>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/sp6_data_gen.v\" into library work
Parsing module <sp6_data_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/tg_status.v\" into library work
Parsing module <tg_status>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v\" into library work
Parsing module <v6_data_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/wr_data_gen.v\" into library work
Parsing module <wr_data_gen>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/write_data_path.v\" into library work
Parsing module <write_data_path>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_cmd.v\" into library work
Parsing module <ui_cmd>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_rd_data.v\" into library work
Parsing module <ui_rd_data>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_top.v\" into library work
Parsing module <ui_top>.
Analyzing Verilog file \"/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_wr_data.v\" into library work
Parsing module <ui_wr_data>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <example_top>.

Elaborating module <iodelay_ctrl(TCQ=100,IODELAY_GRP="IODELAY_MIG",INPUT_CLK_TYPE="DIFFERENTIAL",RST_ACT_LOW=0)>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IBUF_LOW_PWR="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <IDELAYCTRL>.

Elaborating module <infrastructure(TCQ=100,CLK_PERIOD=5000,nCK_PER_CLK=2,MMCM_ADV_BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=1,CLKOUT_DIVIDE=3,RST_ACT_LOW=0)>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLOCK_HOLD="FALSE",COMPENSATION="INTERNAL",REF_JITTER1=0.005,REF_JITTER2=0.005,STARTUP_WAIT="FALSE",CLKIN1_PERIOD=5.0,CLKIN2_PERIOD=10.0,CLKFBOUT_MULT_F=6,DIVCLK_DIVIDE=1,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=3,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=6,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=3,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=0.0,CLKOUT2_USE_FINE_PS="TRUE",CLKOUT3_DIVIDE=1,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=0.0,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_CASCADE="FALSE",CLKOUT4_DIVIDE=1,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT4_USE_FINE_PS="FALSE",CLKOUT5_DIVIDE=1,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLKOUT5_USE_FINE_PS="FALSE",CLKOUT6_DIVIDE=1,CLKOUT6_DUTY_CYCLE=0.5,CLKOUT6_PHASE=0.0,CLKOUT6_USE_FINE_PS="FALSE")>.

Elaborating module <memc_ui_top(ADDR_CMD_MODE="1T",BANK_WIDTH=3,CK_WIDTH=1,CKE_WIDTH=1,nCK_PER_CLK=2,COL_WIDTH=10,CS_WIDTH=1,DM_WIDTH=8,nCS_PER_RANK=1,DEBUG_PORT="ON",IODELAY_GRP="IODELAY_MIG",DQ_WIDTH=64,DQS_WIDTH=8,DQS_CNT_WIDTH=3,ORDERING="STRICT",OUTPUT_DRV="HIGH",PHASE_DETECT="ON",RANK_WIDTH=1,REFCLK_FREQ=200,REG_CTRL="OFF",ROW_WIDTH=14,RTT_NOM="60",RTT_WR="OFF",SIM_BYPASS_INIT_CAL="OFF",WRLVL="ON",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,tPRDI=1000000,tREFI=7800000,tZQI=128000000,BURST_MODE="8",BM_CNT_WIDTH=2,tCK=2500,ADDR_WIDTH=28,TCQ=100,ECC="OFF",ECC_TEST="OFF",PAYLOAD_WIDTH=64,APP_DATA_WIDTH=256,APP_MASK_WIDTH=32'sb0100000)>.

Elaborating module
<mem_intfc(TCQ=100,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CK_WIDTH=1,CKE_WIDTH=1,CL=6,COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=4,DATA_BUF_OFFSET_WIDTH=1,DM_WIDTH=8,USE_DM_PORT=1,DQ_CNT_WIDTH=6,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_TEST_FI_XOR="OFF",PAYLOAD_WIDTH=64,ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,ORDERING="STRICT",PHASE_DETECT="ON",IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,tCK=2500,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL="ON",DEBUG_PORT="ON",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14,SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200,nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b010000000010
0000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/mem_intfc.v" Line 390: Assignment to dfi_odt_nom0_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:91 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/mem_intfc.v" Line 436: Signal <slot_1_present> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <mc(TCQ=100,PAYLOAD_WIDTH=64,MC_ERR_ADDR_WIDTH=28,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,DATA_WIDTH=64,DATA_BUF_ADDR_WIDTH=4,DATA_BUF_OFFSET_WIDTH=1,DRAM_TYPE="DDR3",DQS_WIDTH=8,DQ_WIDTH=64,ECC="OFF",ECC_TEST_FI_XOR="OFF",ECC_WIDTH=0,nBANK_MACHS=4,nCK_PER_CLK=2,nSLOTS=1,CL=6,nCS_PER_RANK=1,CWL=5,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",ROW_WIDTH=14,RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tCK=2500,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64)>.

Elaborating module <rank_mach(BURST_MODE="8",CS_WIDTH=1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010010,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <rank_cntrl(BURST_MODE="8",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,CL=6,nFAW=32'sb010010,nREFRESH_BANK=8,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=32'sb0101,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,PHASE_DETECT="ON",REFRESH_TIMER_DIV=32'sb0100111)>.

Elaborating module <SRLC32E(INIT=32'b0)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_cntrl.v" Line 146: Net <add_rrd_inhbt> does not have a driver.

Elaborating module <rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=32'sb0101000,nBANK_MACHS=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=32'sb0100111,ZQ_TIMER_DIV=32'sb010011100010000000000)>.

Elaborating module <round_robin_arb(WIDTH=2)>.

Elaborating module <round_robin_arb(WIDTH=1)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/round_robin_arb.v" Line 153: Net <channel[0].inh_group[0]> does not have a driver.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/mc.v" Line 447: Result of 64-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/mc.v" Line 448: Result of 64-bit expression is truncated to fit in 8-bit target.

Elaborating module <bank_mach(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=32'sb01111,nRCD=32'sb0110,nRFC=32'sb01000000,nRTP=4,nRP=32'sb0110,nSLOTS=1,nWR=32'sb0110,ORDERING="STRICT",RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14,RTT_NOM="60",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0,tZQCS=64)>.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=4,ECC="OFF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_compare.v" Line 168: Net <req_rank_r_lcl[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_compare.v" Line 169: Net <req_rank_ns[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_compare.v" Line 201: Net <req_col_r[11]> does not have a driver.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=0)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=1)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=2)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRCD=32'sb0110,nRTP=4,nRP=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=32'sb011,ROW_WIDTH=14,STARVE_LIMIT=2)>.

Elaborating module <bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2RD_EN=2,nCNFG2WR=2,nOP_WAIT=0,nRAS_CLKS=32'sb01000,nRP=32'sb0110,nRTP=4,nRCD=32'sb0110,nWTP_CLKS=32'sb01000,ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=32'sb011,STARVE_LIMIT=2)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 293: Net <rmw_rd_done> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 294: Net <rd_half_rmw_lcl> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v" Line 297: Net <rmw_wait_r> does not have a driver.

Elaborating module <bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="STRICT",ID=3)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v" Line 477: Net <rb_hit_busies_r_lcl[7]> does not have a driver.

Elaborating module <bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=2,nOP_WAIT=0,nRFC=32'sb01000000,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_common.v" Line 426: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <arb_mux(TCQ=100,ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=15,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nCNFG2WR=2,nSLOTS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="60",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.

Elaborating module <arb_row_col(TCQ=100,ADDR_CMD_MODE="1T",EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCNFG2WR=2)>.

Elaborating module <round_robin_arb(WIDTH=4)>.

Elaborating module <arb_select(TCQ=100,ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,DATA_BUF_ADDR_VECT_INDX=15,DATA_BUF_ADDR_WIDTH=4,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=2,nCS_PER_RANK=1,nSLOTS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="60",RTT_WR="OFF",SLOT_0_CONFIG=8'b01111,SLOT_1_CONFIG=8'b0)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_select.v" Line 140: Net <row_mux.row_cmd_r[20]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_select.v" Line 198: Net <col_mux.col_cmd_r[20]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_select.v" Line 204: Net <col_mux.col_row_r[13]> does not have a driver.

Elaborating module <col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=4,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=0,DQS_WIDTH=8,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=28,nCK_PER_CLK=2,nPHY_WRLAT=0,nRD_EN2CNFG_WR=7,nWR_EN2CNFG_RD=4,nWR_EN2CNFG_WR=4,RANK_WIDTH=1,ROW_WIDTH=14)>.

Elaborating module <RAM32M(INIT_A=64'b0,INIT_B=64'b0,INIT_C=64'b0,INIT_D=64'b0)>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/col_mach.v" Line 151: Net <offset_r[1]> does not have a driver.

Elaborating module <phy_top(TCQ=100,REFCLK_FREQ=200,nCS_PER_RANK=1,CAL_WIDTH="HALF",CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,CS_WIDTH=1,nCK_PER_CLK=2,CKE_WIDTH=1,DRAM_TYPE="DDR3",SLOT_0_CONFIG=8'b01,SLOT_1_CONFIG=8'b0,CLK_PERIOD=5000,BANK_WIDTH=3,CK_WIDTH=1,COL_WIDTH=10,DM_WIDTH=8,DQ_CNT_WIDTH=6,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,ROW_WIDTH=14,RANK_WIDTH=1,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=160000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1,DEBUG_PORT="ON")>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" Line 506: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <phy_init(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",BANK_WIDTH=3,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=64,ROW_WIDTH=14,CS_WIDTH=1,CKE_WIDTH=1,CALIB_ROW_ADD=16'b0,CALIB_COL_ADD=12'b0,CALIB_BA_ADD=3'b0,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nAL=0,nCL=6,nCWL=5,tRFC=160000,OUTPUT_DRV="HIGH",REG_CTRL="OFF",RTT_NOM="60",RTT_WR="OFF",WRLVL="ON",PHASE_DETECT="ON",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE")>.

Elaborating module <FDRSE>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 764: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 854: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 879: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 888: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 935: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 950: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 973: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1001: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1052: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1065: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:91 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1193: Signal <mem_init_done_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1222: Signal <auto_cnt_r> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1308 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1097: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1576: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1588: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1672: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1750: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v" Line 1760: Found full_case directive in module phy_init. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <phy_control_io(TCQ=100,BANK_WIDTH=3,RANK_WIDTH=1,nCS_PER_RANK=1,CS_WIDTH=1,CKE_WIDTH=1,ROW_WIDTH=14,WRLVL="ON",nCWL=5,DRAM_TYPE="DDR3",REG_CTRL="OFF",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",DDR2_EARLY_CS=1'b0)>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <phy_clock_io(TCQ=100,CK_WIDTH=1,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <phy_ck_iob(TCQ=100,WRLVL="ON",DRAM_TYPE="DDR3",REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="BUF",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=1)>.

Elaborating module <phy_data_io(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DRAM_TYPE="DDR3",DRAM_WIDTH=8,DM_WIDTH=8,DQ_WIDTH=64,DQS_WIDTH=8,nCWL=5,WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,USE_DM_PORT=1)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" Line 232: Assignment to rst_r ignored, since the identifier is never used

Elaborating module <phy_dqs_iob(DRAM_TYPE="DDR3",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUFDS_DIFF_OUT(IBUF_LOW_PWR="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dqs_iob.v" Line 152: Assignment to dqs_ibuf_n ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",ODELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_VALUE=0,REFCLK_FREQUENCY=200)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b1,INIT_TQ=1'b1,INTERFACE_TYPE="DEFAULT",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dqs_iob.v" Line 288: Assignment to dqs_n_tfb ignored, since the identifier is never used

Elaborating module <ISERDESE1(DATA_RATE="DDR",DATA_WIDTH=4,DYN_CLKDIV_INV_EN="TRUE",DYN_CLK_INV_EN="FALSE",INIT_Q1=1'b0,INIT_Q2=1'b0,INIT_Q3=1'b0,INIT_Q4=1'b0,INTERFACE_TYPE="MEMORY_DDR3",NUM_CE=2,IOBDELAY="IFD",OFB_USED="FALSE",SERDES_MODE="MASTER",SRVAL_Q1=1'b0,SRVAL_Q2=1'b0,SRVAL_Q3=1'b0,SRVAL_Q4=1'b0)>.

Elaborating module <rd_bitslip(TCQ=100)>.

Elaborating module <phy_dm_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dm_iob.v" Line 147: Assignment to mask_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.

Elaborating module <OBUF>.

Elaborating module <phy_dq_iob(TCQ=100,nCWL=5,DRAM_TYPE="DDR3",WRLVL="ON",REFCLK_FREQ=200,IBUF_LPWR_MODE="OFF",IODELAY_HP_MODE="ON",IODELAY_GRP="IODELAY_MIG")>.

Elaborating module <IOBUF(IBUF_LOW_PWR="FALSE")>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="IO",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="VAR_LOADABLE",IDELAY_VALUE=0,ODELAY_TYPE="VAR_LOADABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dq_iob.v" Line 239: Assignment to wr_data_rise0_r4 ignored, since the identifier is never used

Elaborating module <phy_dly_ctrl(TCQ=100,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF",WRLVL="ON",PHASE_DETECT="ON",DRAM_TYPE="DDR3",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0,DEBUG_PORT="ON")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dly_ctrl.v" Line 199: Assignment to dqs_oe_r ignored, since the identifier is never used

Elaborating module <phy_write(TCQ=100,WRLVL="ON",DQ_WIDTH=64,DQS_WIDTH=8,DRAM_TYPE="DDR3",RANK_WIDTH=1,nCWL=5,REG_CTRL="OFF")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v" Line 269: Assignment to wrdata_en_r7 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v" Line 1549: Assignment to wrlvl_done_r3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v" Line 1634: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v" Line 1758: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v" Line 1761: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v" Line 1764: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v" Line 1767: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=3,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,CS_WIDTH=1,CAL_WIDTH="HALF",DQS_TAP_CNT_INDEX=39,SHIFT_TBY4_TAP=32'sb01000,SIM_CAL_OPTION="NONE")>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_wrlvl.v" Line 284: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_wrlvl.v" Line 298: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_wrlvl.v" Line 523: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_wrlvl.v" Line 540: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_wrlvl.v" Line 453: Assignment to wl_state_r1 ignored, since the identifier is never used

Elaborating module <phy_read(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQS_WIDTH=8,DQ_WIDTH=64,DRAM_WIDTH=8,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <phy_rdclk_gen(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,DQS_WIDTH=8,REFCLK_FREQ=200,IODELAY_GRP="IODELAY_MIG",nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v" Line 310: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v" Line 324: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v" Line 331: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v" Line 339: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1308 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v" Line 301: Found full_case directive in module phy_rdclk_gen. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <OSERDESE1(DATA_RATE_OQ="DDR",DATA_RATE_TQ="DDR",DATA_WIDTH=4,DDR3_DATA=0,INIT_OQ=1'b0,INIT_TQ=1'b0,INTERFACE_TYPE="MEMORY_DDR3",ODELAY_USED=0,SERDES_MODE="MASTER",SRVAL_OQ=1'b0,SRVAL_TQ=1'b0,TRISTATE_WIDTH=4)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFIO>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="O",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="VARIABLE",ODELAY_VALUE=16,REFCLK_FREQUENCY=200,SIGNAL_PATTERN="CLOCK")>.

Elaborating module <BUFR(BUFR_DIVIDE="2",SIM_DEVICE="VIRTEX6")>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v" Line 173: Net <ocbextend_rsync[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v" Line 180: Net <rsync_bufr[3]> does not have a driver.

Elaborating module <phy_rdctrl_sync(TCQ=100)>.

Elaborating module <SRLC32E>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdctrl_sync.v" Line 163: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <phy_rddata_sync(TCQ=100,DQ_WIDTH=64,DQS_WIDTH=8,DRAM_WIDTH=8,nDQS_COL0=3,nDQS_COL1=5,nDQS_COL2=0,nDQS_COL3=0,DQS_LOC_COL0=24'b0100000000100000000,DQS_LOC_COL1=40'b011100000110000001010000010000000011,DQS_LOC_COL2=0,DQS_LOC_COL3=0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=108,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <RAM64X1D(INIT=64'b0)>.

Elaborating module <circ_buffer(TCQ=100,DATA_WIDTH=180,BUF_DEPTH=6)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/circ_buffer.v" Line 143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/circ_buffer.v" Line 170: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <phy_rdlvl(TCQ=100,nCK_PER_CLK=2,CLK_PERIOD=5000,REFCLK_FREQ=200,DQ_WIDTH=64,DQS_CNT_WIDTH=3,DQS_WIDTH=8,DRAM_WIDTH=8,DRAM_TYPE="DDR3",nCL=6,PD_TAP_REQ=0,SIM_CAL_OPTION="NONE",DEBUG_PORT="ON")>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 566: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 647: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 707: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 878: Assignment to prev_found_edge_valid_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 918: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 946: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1025: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1046: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1048: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1167: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1179: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1283: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1292: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1296: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1317: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1343: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1356: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1357: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1372: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1395: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1405: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1413: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1479: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1481: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1483: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1497: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1525: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1073: Assignment to found_two_edge_r ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1541: Result of 31-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1650: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1784: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1809: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1880: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1974: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1984: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 1995: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 2037: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v" Line 2091: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <phy_pd_top(TCQ=100,DQS_CNT_WIDTH=3,DQS_WIDTH=8,PD_LHC_WIDTH=16,PD_CALIB_MODE="PARALLEL",PD_MSB_SEL=8,PD_DQS0_ONLY="ON",SIM_CAL_OPTION="NONE",DEBUG_PORT="ON")>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd_top.v" Line 275: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <phy_pd(TCQ=100,SIM_CAL_OPTION="NONE",PD_LHC_WIDTH=16)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd.v" Line 199: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd.v" Line 229: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd.v" Line 416: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd.v" Line 417: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd.v" Line 593: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" Line 977: Net <out_oserdes_wc> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" Line 578: Assignment to ecc_single ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" Line 580: Assignment to ecc_err_addr ignored, since the identifier is never used

Elaborating module <ui_top(TCQ=100,APP_DATA_WIDTH=256,APP_MASK_WIDTH=32'sb0100000,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,ECC="OFF",ECC_TEST="OFF",ORDERING="STRICT",RANKS=1,RANK_WIDTH=1,ROW_WIDTH=14,MEM_ADDR_ORDER="ROW_BANK_COLUMN")>.

Elaborating module <ui_cmd(TCQ=100,ADDR_WIDTH=28,BANK_WIDTH=3,COL_WIDTH=10,RANK_WIDTH=1,ROW_WIDTH=14,RANKS=1,MEM_ADDR_ORDER="ROW_BANK_COLUMN")>.

Elaborating module <ui_wr_data(TCQ=100,APP_DATA_WIDTH=256,APP_MASK_WIDTH=32'sb0100000,ECC="OFF",ECC_TEST="OFF",CWL=5)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_wr_data.v" Line 232: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ui_rd_data(TCQ=100,APP_DATA_WIDTH=256,ECC="OFF",ORDERING="STRICT")>.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_rd_data.v" Line 199: Net <app_ecc_multiple_err_r[3]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" Line 632: Assignment to hi_priority ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" Line 386: Net <app_raw_not_ecc[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" Line 387: Net <fi_xor_we[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" Line 388: Net <fi_xor_wrdata[63]> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 582: Assignment to ddr3_parity ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 591: Assignment to bank_mach_next ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 592: Assignment to app_ecc_multiple_err_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 594: Assignment to app_rd_data_end ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 611: Assignment to dbg_wrlvl_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 612: Assignment to dbg_wrlvl_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 613: Assignment to dbg_wrlvl_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 618: Assignment to dbg_rdlvl_start ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 637: Assignment to dbg_dqs_tap_cnt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 638: Assignment to dbg_dq_tap_cnt ignored, since the identifier is never used

Elaborating module <init_mem_pattern_ctr(FAMILY="VIRTEX6",MEM_BURST_LEN=32'sb01000,BEGIN_ADDRESS=32'b0,END_ADDRESS=32'b0111111111111111111111111,DWIDTH=256,TST_MEM_INSTR_MODE="R_W_INSTR_MODE",DATA_MODE=2,ADDR_WIDTH=28,EYE_TEST="FALSE")>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v" Line 257: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v" Line 370: Assignment to mcb_cmd_addr_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v" Line 377: Assignment to mcb_cmd_bl_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v" Line 396: Assignment to tst_matched ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v" Line 459: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v" Line 519: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1016 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" Line 436: Port almost_full is not connected to this instance

Elaborating module <mcb_traffic_gen(FAMILY="VIRTEX6",MEM_BURST_LEN=32'sb01000,PORT_MODE="BI_MODE",DATA_PATTERN="DGEN_ALL",CMD_PATTERN="CGEN_ALL",ADDR_WIDTH=28,MEM_COL_WIDTH=10,NUM_DQ_PINS=64,SEL_VICTIM_LINE=11,DWIDTH=256,DQ_ERROR_WIDTH=32'sb01000,PRBS_SADDR_MASK_POS=32'b0,PRBS_EADDR_MASK_POS=32'b11111111000000000000000000000000,PRBS_SADDR=32'b0,PRBS_EADDR=32'b0111111111111111111111111,EYE_TEST="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" Line 339: Assignment to mcb_wr_full_r1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" Line 354: Assignment to mcb_rd_empty_r ignored, since the identifier is never used

Elaborating module <cmd_gen(TCQ=100,FAMILY="VIRTEX6",MEM_BURST_LEN=8,PORT_MODE="BI_MODE",NUM_DQ_PINS=64,DATA_PATTERN="DGEN_ALL",CMD_PATTERN="CGEN_ALL",ADDR_WIDTH=28,DWIDTH=256,MEM_COL_WIDTH=10,PRBS_EADDR_MASK_POS=32'b11111111000000000000000000000000,PRBS_SADDR_MASK_POS=32'b0,PRBS_EADDR=32'b0111111111111111111111111,PRBS_SADDR=32'b0)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 243: Assignment to run_traffic_pulse ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 265: Assignment to pipe_data_in_vld ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 501: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 513: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 514: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 520: Result of 32-bit expression is truncated to fit in 7-bit target.

Elaborating module <cmd_prbs_gen(TCQ=100,FAMILY="VIRTEX6",ADDR_WIDTH=32,DWIDTH=256,PRBS_WIDTH=32,SEED_WIDTH=32,PRBS_EADDR_MASK_POS=32'b11111111000000000000000000000000,PRBS_SADDR_MASK_POS=32'b0,PRBS_EADDR=32'b0111111111111111111111111,PRBS_SADDR=32'b0)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 653: Assignment to AC3_G_E3 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 682: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 681: Assignment to end_addr_range ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 741: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <cmd_prbs_gen(TCQ=100,PRBS_CMD="INSTR",ADDR_WIDTH=32,SEED_WIDTH=15,PRBS_WIDTH=20)>.

Elaborating module <cmd_prbs_gen(PRBS_CMD="INSTR",SEED_WIDTH=15,PRBS_WIDTH=20)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" Line 854: Assignment to A3_G_E3 ignored, since the identifier is never used

Elaborating module <cmd_prbs_gen(TCQ=100,FAMILY="VIRTEX6",PRBS_CMD="BLEN",ADDR_WIDTH=32,SEED_WIDTH=15,PRBS_WIDTH=20)>.

Elaborating module <mcb_flow_control(TCQ=100,FAMILY="VIRTEX6")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_flow_control.v" Line 154: Assignment to tst_cmd_rdy_o ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_flow_control.v" Line 240: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_flow_control.v" Line 273: Assignment to cmd_rd_pending_r1 ignored, since the identifier is never used

Elaborating module <afifo(TCQ=100,DSIZE=256,FIFO_DEPTH=32,ASIZE=5,SYNC=1)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 141: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 184: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 175: Assignment to rd_gray ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 224: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 215: Assignment to wr_gray ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 241: Result of 32-bit expression is truncated to fit in 6-bit target.

Elaborating module <read_data_path(TCQ=100,FAMILY="VIRTEX6",MEM_BURST_LEN=8,CMP_DATA_PIPE_STAGES=0,ADDR_WIDTH=28,SEL_VICTIM_LINE=11,DATA_PATTERN="DGEN_ALL",DWIDTH=256,NUM_DQ_PINS=64,DQ_ERROR_WIDTH=32'sb01000,MEM_COL_WIDTH=10)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v" Line 178: Assignment to rd_data_r4 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v" Line 207: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <read_posted_fifo(TCQ=100,FAMILY="VIRTEX6",MEM_BURST_LEN=8,ADDR_WIDTH=32,BL_WIDTH=6)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_posted_fifo.v" Line 134: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_posted_fifo.v" Line 196: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_posted_fifo.v" Line 205: Result of 32-bit expression is truncated to fit in 7-bit target.

Elaborating module <afifo(TCQ=100,DSIZE=38,FIFO_DEPTH=16,ASIZE=4,SYNC=1)>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 141: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 184: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 175: Assignment to rd_gray ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 224: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 215: Assignment to wr_gray ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v" Line 241: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <rd_data_gen(TCQ=100,FAMILY="VIRTEX6",MEM_BURST_LEN=8,NUM_DQ_PINS=64,SEL_VICTIM_LINE=11,DATA_PATTERN="DGEN_ALL",DWIDTH=256,COLUMN_WIDTH=10)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/rd_data_gen.v" Line 136: Assignment to data_rdy_r2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/rd_data_gen.v" Line 143: Assignment to next_count_is_one ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/rd_data_gen.v" Line 166: Assignment to cmd_start_b ignored, since the identifier is never used

Elaborating module <v6_data_gen(TCQ=100,ADDR_WIDTH=32,BL_WIDTH=6,MEM_BURST_LEN=8,DWIDTH=256,DATA_PATTERN="DGEN_ALL",NUM_DQ_PINS=64,SEL_VICTIM_LINE=11,COLUMN_WIDTH=10)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 153: Assignment to ZEROS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 154: Assignment to ONES ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 180: Assignment to data_mode_rr_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 189: Assignment to BLANK ignored, since the identifier is never used

Elaborating module <data_prbs_gen(PRBS_WIDTH=32,SEED_WIDTH=32,EYE_TEST="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v" Line 314: Assignment to cmp_data_r4 ignored, since the identifier is never used

Elaborating module <write_data_path(TCQ=100,FAMILY="VIRTEX6",MEM_BURST_LEN=8,ADDR_WIDTH=28,DATA_PATTERN="DGEN_ALL",DWIDTH=256,NUM_DQ_PINS=64,SEL_VICTIM_LINE=11,MEM_COL_WIDTH=10,EYE_TEST="FALSE")>.

Elaborating module <wr_data_gen(TCQ=100,FAMILY="VIRTEX6",NUM_DQ_PINS=64,MEM_BURST_LEN=8,SEL_VICTIM_LINE=11,DATA_PATTERN="DGEN_ALL",DWIDTH=256,COLUMN_WIDTH=10,EYE_TEST="FALSE")>.

Elaborating module <v6_data_gen(TCQ=100,ADDR_WIDTH=32,BL_WIDTH=6,DWIDTH=256,MEM_BURST_LEN=8,DATA_PATTERN="DGEN_ALL",NUM_DQ_PINS=64,SEL_VICTIM_LINE=11,COLUMN_WIDTH=10,EYE_TEST="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 153: Assignment to ZEROS ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 154: Assignment to ONES ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 180: Assignment to data_mode_rr_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v" Line 189: Assignment to BLANK ignored, since the identifier is never used

Elaborating module <tg_status(TCQ=100,DWIDTH=256)>.
WARNING:HDLCompiler:1127 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 740: Assignment to tg_rd_en ignored, since the identifier is never used

Elaborating module <icon5>.

Elaborating module <ila384_8>.

Elaborating module <vio_async_in256>.

Elaborating module <vio_sync_out32>.
WARNING:HDLCompiler:413 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 972: Result of 30-bit expression is truncated to fit in 29-bit target.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 341: Net <tg_wr_fifo_counts[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 342: Net <tg_rd_fifo_counts[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 411: Net <ddr3_cs0_data[287]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 413: Net <ddr3_cs1_async_in[233]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 415: Net <ddr3_cs2_async_in[233]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" Line 417: Net <ddr3_cs3_async_in[215]> does not have a driver.
WARNING:Xst:2972 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" line 587. All outputs of instance <rd_mdata_fifo> of block <afifo> are unconnected in block <mcb_traffic_gen>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" line 924. All outputs of instance <gen_prbs_bl.bl_prbs_gen> of block <cmd_prbs_gen> are unconnected in block <cmd_gen>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <example_top>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v".
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 1
        CLKOUT_DIVIDE = 3
        nCK_PER_CLK = 2
        tCK = 2500
        DEBUG_PORT = "ON"
        SIM_BYPASS_INIT_CAL = "OFF"
        nCS_PER_RANK = 1
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        ROW_WIDTH = 14
        BURST_MODE = "8"
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        ORDERING = "STRICT"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        tPRDI = 1000000
        tREFI = 7800000
        tZQI = 128000000
        ADDR_WIDTH = 28
        ECC = "OFF"
        ECC_TEST = "OFF"
        TCQ = 100
        EYE_TEST = "FALSE"
        SIMULATION = "FALSE"
        DATA_MODE = 2
        ADDR_MODE = 3
        TST_MEM_INSTR_MODE = "R_W_INSTR_MODE"
        DATA_PATTERN = "DGEN_ALL"
        CMD_PATTERN = "CGEN_ALL"
        BEGIN_ADDRESS = 32'b00000000000000000000000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000000000000000000
        END_ADDRESS = 32'b00000000111111111111111111111111
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        SEL_VICTIM_LINE = 11
        RST_ACT_LOW = 0
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        STARVE_LIMIT = 2
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <bank_mach_next> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <app_ecc_multiple_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <dbg_rdlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <dbg_dqs_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <dbg_dq_tap_cnt> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <ddr_parity> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <app_rd_data_end> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <dbg_wrlvl_start> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <dbg_wrlvl_done> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 565: Output port <dbg_wrlvl_err> of the instance <u_memc_ui_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <mcb_cmd_bl_o> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <mcb_wr_mask_o> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <wr_data_counts> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <rd_data_counts> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <error_status> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <cmp_data> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <mem_rd_data> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <dq_error_bytelane_cmp> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <cumlative_dq_lane_error> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <bram_rdy_o> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <mcb_rd_en_o> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <cmp_error> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/example_top.v" line 707: Output port <cmp_data_valid> of the instance <m_traffic_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tg_wr_fifo_counts> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tg_rd_fifo_counts> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs0_data<287:256>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs1_async_in<233:214>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs1_async_in<197:188>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs1_async_in<179:130>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs1_async_in<89:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs2_async_in<233:204>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs2_async_in<179:130>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs2_async_in<89:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs3_async_in<215:196>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs3_async_in<179:130>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ddr3_cs3_async_in<89:40>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 29-bit register for signal <led_counter>.
    Found 29-bit adder for signal <led_counter[28]_GND_1_o_add_30_OUT> created at line 972.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <example_top> synthesized.

Synthesizing Unit <iodelay_ctrl>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/iodelay_ctrl.v".
        TCQ = 100
        IODELAY_GRP = "IODELAY_MIG"
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        RST_ACT_LOW = 0
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_idelayctrl>.
    Set property "syn_maxfan = 10" for signal <rst_ref_sync_r>.
WARNING:Xst:647 - Input <clk_ref> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <rst_ref_sync_r>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <iodelay_ctrl> synthesized.

Synthesizing Unit <infrastructure>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/infrastructure.v".
        TCQ = 100
        CLK_PERIOD = 5000
        nCK_PER_CLK = 2
        INPUT_CLK_TYPE = "DIFFERENTIAL"
        MMCM_ADV_BANDWIDTH = "OPTIMIZED"
        CLKFBOUT_MULT_F = 6
        DIVCLK_DIVIDE = 1
        CLKOUT_DIVIDE = 3
        RST_ACT_LOW = 0
    Set property "syn_maxfan = 10" for signal <rstdiv0_sync_r>.
    Set property "syn_maxfan = 10" for signal <pll_lock>.
    Found 8-bit register for signal <rstdiv0_sync_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <infrastructure> synthesized.

Synthesizing Unit <memc_ui_top>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v".
        REFCLK_FREQ = 200
        SIM_BYPASS_INIT_CAL = "OFF"
        IODELAY_GRP = "IODELAY_MIG"
        nCK_PER_CLK = 2
        DRAM_TYPE = "DDR3"
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQS_CNT_WIDTH = 3
        RANK_WIDTH = 1
        BANK_WIDTH = 3
        CK_WIDTH = 1
        CKE_WIDTH = 1
        COL_WIDTH = 10
        CS_WIDTH = 1
        DM_WIDTH = 8
        USE_DM_PORT = 1
        DQ_WIDTH = 64
        DRAM_WIDTH = 8
        DQS_WIDTH = 8
        ROW_WIDTH = 14
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        nAL = 0
        CL = 6
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        BM_CNT_WIDTH = 2
        ADDR_CMD_MODE = "1T"
        nBANK_MACHS = 4
        ORDERING = "STRICT"
        RANKS = 1
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        CAL_WIDTH = "HALF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRRD = 7500
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 160000
        tRP = 13500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        DEBUG_PORT = "ON"
        ADDR_WIDTH = 28
        MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        STARVE_LIMIT = 2
        TCQ = 100
        ECC = "OFF"
        DATA_WIDTH = 64
        ECC_TEST = "OFF"
        PAYLOAD_WIDTH = 64
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <ecc_single> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <ecc_err_addr> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_tap_cnt_during_wrlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_rd_data_edge_detect> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_rsync_tap_cnt> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_phy_pd> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_phy_read> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_phy_rdlvl> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_phy_top> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 490: Output port <dbg_wl_edge_detect_valid> of the instance <u_mem_intfc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/memc_ui_top.v" line 624: Output port <hi_priority> of the instance <u_ui_top> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <app_raw_not_ecc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fi_xor_we> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <fi_xor_wrdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <memc_ui_top> synthesized.

Synthesizing Unit <mem_intfc>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ip_top/mem_intfc.v".
        TCQ = 100
        PAYLOAD_WIDTH = 64
        ADDR_CMD_MODE = "1T"
        AL = "0"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        CK_WIDTH = 1
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        DM_WIDTH = 8
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        DRAM_WIDTH = 8
        ECC = "OFF"
        ECC_TEST_FI_XOR = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 28
        nAL = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        ORDERING = "STRICT"
        PHASE_DETECT = "ON"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 160000
        tRP = 13500
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
        WRLVL = "ON"
        DEBUG_PORT = "ON"
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        SIM_BYPASS_INIT_CAL = "OFF"
        REFCLK_FREQ = 200
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
    Summary:
	no macro.
Unit <mem_intfc> synthesized.

Synthesizing Unit <mc>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/mc.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CL = 6
        COL_WIDTH = 10
        CMD_PIPE_PLUS1 = "ON"
        CS_WIDTH = 1
        CWL = 5
        DATA_WIDTH = 64
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        nREFRESH_BANK = 8
        DRAM_TYPE = "DDR3"
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        ECC = "OFF"
        ECC_TEST_FI_XOR = "OFF"
        ECC_WIDTH = 0
        MC_ERR_ADDR_WIDTH = 28
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nSLOTS = 1
        ORDERING = "STRICT"
        PAYLOAD_WIDTH = 64
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tCK = 2500
        tFAW = 45000
        tPRDI = 1000000
        tRAS = 36000
        tRCD = 13500
        tREFI = 7800000
        tRFC = 160000
        tRP = 13500
        tRRD = 7500
        tRTP = 7500
        tWTR = 7500
        tZQI = 128000000
        tZQCS = 64
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <raw_not_ecc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fi_xor_we<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fi_xor_wrdata<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <correct_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/mc.v" line 632: Output port <ecc_status_valid> of the instance <col_mach0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/mc.v" line 632: Output port <wr_ecc_buf> of the instance <col_mach0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'dfi_dram_clk_disable', unconnected in block 'mc', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dfi_reset_n', unconnected in block 'mc', is tied to its initial value (1).
    Found 1-bit register for signal <rst_final>.
    Found 1-bit register for signal <dfi_we_n1>.
    Found 1-bit register for signal <dfi_we_n0>.
    Found 1-bit register for signal <dfi_ras_n1>.
    Found 1-bit register for signal <dfi_ras_n0>.
    Found 1-bit register for signal <dfi_odt_wr1>.
    Found 1-bit register for signal <dfi_odt_wr0>.
    Found 1-bit register for signal <dfi_odt_nom1>.
    Found 1-bit register for signal <dfi_odt_nom0>.
    Found 1-bit register for signal <dfi_cs_n1>.
    Found 1-bit register for signal <dfi_cs_n0>.
    Found 1-bit register for signal <dfi_cas_n1>.
    Found 1-bit register for signal <dfi_cas_n0>.
    Found 3-bit register for signal <dfi_bank1>.
    Found 3-bit register for signal <dfi_bank0>.
    Found 14-bit register for signal <dfi_address1>.
    Found 14-bit register for signal <dfi_address0>.
    Found 2-bit register for signal <io_config>.
    Found 1-bit register for signal <io_config_strobe>.
    Found 8-bit register for signal <dfi_wrdata_en>.
    Found 8-bit register for signal <dfi_rddata_en>.
    Found 1-bit register for signal <wr_data_en>.
    Found 4-bit register for signal <wr_data_addr>.
    Found 1-bit register for signal <wr_data_offset>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <mc> synthesized.

Synthesizing Unit <rank_mach>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_mach.v".
        BURST_MODE = "8"
        CS_WIDTH = 1
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 18
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 39
        PHASE_DETECT = "ON"
        ZQ_TIMER_DIV = 640000
    Summary:
	no macro.
Unit <rank_mach> synthesized.

Synthesizing Unit <rank_cntrl>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_cntrl.v".
        TCQ = 100
        BURST_MODE = "8"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        CL = 6
        nFAW = 18
        nREFRESH_BANK = 8
        nRRD = 4
        nWTR = 4
        PERIODIC_RD_TIMER_DIV = 5
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        PHASE_DETECT = "ON"
        REFRESH_TIMER_DIV = 39
WARNING:Xst:2935 - Signal 'add_rrd_inhbt', unconnected in block 'rank_cntrl', is tied to its initial value (0).
    Found 1-bit register for signal <inhbt_act_faw_r>.
    Found 3-bit register for signal <wtr_timer.wtr_cnt_r>.
    Found 1-bit register for signal <inhbt_rd_r>.
    Found 1-bit register for signal <wtr_inhbt_config_r>.
    Found 4-bit register for signal <refresh_generation.refresh_bank_r>.
    Found 3-bit register for signal <periodic_rd_generation.periodic_rd_timer_r>.
    Found 1-bit register for signal <periodic_rd_generation.periodic_rd_request_r>.
    Found 3-bit register for signal <inhbt_act_faw.faw_cnt_r>.
    Found 3-bit subtractor for signal <inhbt_act_faw.faw_cnt_r[2]_GND_14_o_sub_5_OUT> created at line 206.
    Found 3-bit subtractor for signal <wtr_timer.wtr_cnt_r[2]_GND_14_o_sub_14_OUT> created at line 267.
    Found 4-bit subtractor for signal <refresh_generation.refresh_bank_r[3]_GND_14_o_sub_27_OUT> created at line 326.
    Found 3-bit subtractor for signal <periodic_rd_generation.periodic_rd_timer_r[2]_GND_14_o_sub_38_OUT> created at line 385.
    Found 3-bit adder for signal <inhbt_act_faw.faw_cnt_r[2]_GND_14_o_add_2_OUT> created at line 205.
    Found 4-bit adder for signal <refresh_generation.refresh_bank_r[3]_GND_14_o_add_28_OUT> created at line 329.
    Found 3-bit comparator lessequal for signal <n0030> created at line 271
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <rank_cntrl> synthesized.

Synthesizing Unit <rank_common>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_common.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        MAINT_PRESCALER_DIV = 40
        nBANK_MACHS = 4
        RANK_WIDTH = 1
        RANKS = 1
        REFRESH_TIMER_DIV = 39
        ZQ_TIMER_DIV = 640000
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_common.v" line 236: Output port <grant_ns> of the instance <maintenance_request.maint_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/rank_common.v" line 321: Output port <grant_r> of the instance <periodic_read_request.periodic_rd_arb0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <maint_prescaler_tick_r_lcl>.
    Found 6-bit register for signal <refresh_timer.refresh_timer_r>.
    Found 20-bit register for signal <zq_cntrl.zq_timer.zq_timer_r>.
    Found 1-bit register for signal <zq_cntrl.zq_request_logic.zq_request_r>.
    Found 1-bit register for signal <maintenance_request.upd_last_master_r>.
    Found 1-bit register for signal <maintenance_request.new_maint_rank_r>.
    Found 1-bit register for signal <maint_req_r_lcl>.
    Found 1-bit register for signal <maint_rank_r_lcl>.
    Found 1-bit register for signal <maint_zq_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.upd_last_master_r>.
    Found 1-bit register for signal <periodic_rd_r_lcl>.
    Found 1-bit register for signal <periodic_read_request.periodic_rd_grant_r>.
    Found 1-bit register for signal <periodic_rd_rank_r_lcl>.
    Found 6-bit register for signal <maint_prescaler.maint_prescaler_r>.
    Found 6-bit subtractor for signal <maint_prescaler.maint_prescaler_r[5]_GND_16_o_sub_3_OUT> created at line 122.
    Found 6-bit subtractor for signal <refresh_timer.refresh_timer_r[5]_GND_16_o_sub_10_OUT> created at line 147.
    Found 20-bit subtractor for signal <zq_cntrl.zq_timer.zq_timer_r[19]_GND_16_o_sub_17_OUT> created at line 175.
    Found 1-bit adder for signal <n0137> created at line 267.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_30_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_31_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_32_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_33_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_34_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_35_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_36_OUT<0>> created at line 270.
    Found 1-bit adder for signal <maint_rank_r_lcl[0]_PWR_16_o_add_37_OUT<0>> created at line 270.
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <rank_common> synthesized.

Synthesizing Unit <round_robin_arb_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/round_robin_arb.v".
        TCQ = 100
        WIDTH = 2
    Found 2-bit register for signal <last_master_r>.
    Found 2-bit register for signal <grant_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_1> synthesized.

Synthesizing Unit <round_robin_arb_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/round_robin_arb.v".
        TCQ = 100
        WIDTH = 1
WARNING:Xst:647 - Input <current_master<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <upd_last_master> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <channel[0].inh_group> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <grant_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <round_robin_arb_2> synthesized.

Synthesizing Unit <bank_mach>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_mach.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nCS_PER_RANK = 1
        nOP_WAIT = 0
        nRAS = 15
        nRCD = 6
        nRFC = 64
        nRTP = 4
        nRP = 6
        nSLOTS = 1
        nWR = 6
        ORDERING = "STRICT"
        RANK_BM_BV_WIDTH = 4
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        STARVE_LIMIT = 2
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
        tZQCS = 64
    Summary:
	no macro.
Unit <bank_mach> synthesized.

Synthesizing Unit <bank_cntrl_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_1> synthesized.

Synthesizing Unit <bank_compare>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_compare.v".
        BANK_WIDTH = 3
        TCQ = 100
        BURST_MODE = "8"
        COL_WIDTH = 10
        DATA_BUF_ADDR_WIDTH = 4
        ECC = "OFF"
        RANK_WIDTH = 1
        RANKS = 1
        ROW_WIDTH = 14
WARNING:Xst:647 - Input <size> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'req_rank_r_lcl', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_rank_ns', unconnected in block 'bank_compare', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'req_col_r<11:10>', unconnected in block 'bank_compare', is tied to its initial value (00).
    Found 1-bit register for signal <req_periodic_rd_r_lcl>.
    Found 3-bit register for signal <req_cmd_r>.
    Found 1-bit register for signal <rd_wr_r_lcl>.
    Found 3-bit register for signal <req_bank_r_lcl>.
    Found 14-bit register for signal <req_row_r_lcl>.
    Found 1-bit register for signal <req_col_r<9>>.
    Found 1-bit register for signal <req_col_r<8>>.
    Found 1-bit register for signal <req_col_r<7>>.
    Found 1-bit register for signal <req_col_r<6>>.
    Found 1-bit register for signal <req_col_r<5>>.
    Found 1-bit register for signal <req_col_r<4>>.
    Found 1-bit register for signal <req_col_r<3>>.
    Found 1-bit register for signal <req_col_r<2>>.
    Found 1-bit register for signal <req_col_r<1>>.
    Found 1-bit register for signal <req_col_r<0>>.
    Found 1-bit register for signal <req_wr_r_lcl>.
    Found 1-bit register for signal <req_priority_r>.
    Found 1-bit register for signal <rb_hit_busy_r>.
    Found 1-bit register for signal <row_hit_r>.
    Found 1-bit register for signal <rank_busy_r>.
    Found 4-bit register for signal <req_data_buf_addr_r>.
    Found 1-bit shifter logical left for signal <PWR_23_o_req_rank_ns[0]_shift_left_30_OUT<0>> created at line 280
    Found 3-bit comparator equal for signal <bank_hit> created at line 221
    Found 14-bit comparator equal for signal <row_hit_ns> created at line 230
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <bank_compare> synthesized.

Synthesizing Unit <bank_state_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_1', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_23_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_23_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_23_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_23_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_23_o_add_41_OUT> created at line 566.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_23_o_add_54_OUT> created at line 665.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 755
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_1> synthesized.

Synthesizing Unit <bank_queue_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "STRICT"
        ID = 0
WARNING:Xst:647 - Input <bm_end_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:4>', unconnected in block 'bank_queue_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<0>', unconnected in block 'bank_queue_1', is tied to its initial value (0).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<1>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_24_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_24_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_24_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_24_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_24_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_24_o_sub_39_OUT> created at line 463.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <bank_queue_1> synthesized.

Synthesizing Unit <bank_cntrl_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_2> synthesized.

Synthesizing Unit <bank_state_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 1
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_2', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_26_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_26_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_26_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_26_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_26_o_add_41_OUT> created at line 566.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_26_o_add_54_OUT> created at line 665.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 755
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_2> synthesized.

Synthesizing Unit <bank_queue_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "STRICT"
        ID = 1
WARNING:Xst:647 - Input <bm_end_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<5:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:5>', unconnected in block 'bank_queue_2', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<1:0>', unconnected in block 'bank_queue_2', is tied to its initial value (00).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<2>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_27_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_27_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_27_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_27_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_27_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_27_o_sub_39_OUT> created at line 463.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_8_OUT> created at line 267.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_2> synthesized.

Synthesizing Unit <bank_cntrl_3>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_3> synthesized.

Synthesizing Unit <bank_state_3>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 2
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_3', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_3', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_29_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_29_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_29_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_29_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_29_o_add_41_OUT> created at line 566.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_29_o_add_54_OUT> created at line 665.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 755
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_3> synthesized.

Synthesizing Unit <bank_queue_3>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "STRICT"
        ID = 2
WARNING:Xst:647 - Input <bm_end_in<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7:6>', unconnected in block 'bank_queue_3', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<2:0>', unconnected in block 'bank_queue_3', is tied to its initial value (000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<3>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_30_o_sub_10_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_30_o_sub_17_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_30_o_sub_19_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_30_o_sub_22_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_30_o_sub_35_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_30_o_sub_39_OUT> created at line 463.
    Found 2-bit adder for signal <n0201> created at line 229.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_8_OUT> created at line 267.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_3> synthesized.

Synthesizing Unit <bank_cntrl_4>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_cntrl.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_WIDTH = 3
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        COL_WIDTH = 10
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRCD = 6
        nRTP = 4
        nRP = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANK_WIDTH = 1
        RANKS = 1
        RAS_TIMER_WIDTH = 3
        ROW_WIDTH = 14
        STARVE_LIMIT = 2
    Summary:
	no macro.
Unit <bank_cntrl_4> synthesized.

Synthesizing Unit <bank_state_4>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_state.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BM_CNT_WIDTH = 2
        BURST_MODE = "8"
        CWL = 5
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        ECC = "OFF"
        ID = 3
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2RD_EN = 2
        nCNFG2WR = 2
        nOP_WAIT = 0
        nRAS_CLKS = 8
        nRP = 6
        nRTP = 4
        nRCD = 6
        nWTP_CLKS = 8
        ORDERING = "STRICT"
        RANKS = 1
        RANK_WIDTH = 1
        RAS_TIMER_WIDTH = 3
        STARVE_LIMIT = 2
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_data_buf_addr_r<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ras_timer_ns_in<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busies_r<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <req_rank_r_in<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_rcd_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_act_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <demand_priority_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_rddata_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <low_idle_cnt_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_grant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tail_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rmw_rd_done', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rd_half_rmw_lcl', unconnected in block 'bank_state_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rmw_wait_r', unconnected in block 'bank_state_4', is tied to its initial value (0).
    Register <rcd_active_r> equivalent to <rcd_timer_r<0>> has been removed
    Found 1-bit register for signal <act_wait_r_lcl>.
    Found 1-bit register for signal <rcd_timer_r>.
    Found 1-bit register for signal <end_rcd>.
    Found 1-bit register for signal <col_wait_r>.
    Found 3-bit register for signal <ras_timer_r>.
    Found 1-bit register for signal <ras_timer_zero_r>.
    Found 2-bit register for signal <rtp_timer_r>.
    Found 1-bit register for signal <pre_wait_r>.
    Found 1-bit register for signal <rp_timer_r>.
    Found 2-bit register for signal <act_starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_act_priority_r>.
    Found 1-bit register for signal <act_this_rank_r>.
    Found 1-bit register for signal <req_bank_rdy_r>.
    Found 3-bit register for signal <starve_limit_cntr_r>.
    Found 1-bit register for signal <demand_priority_r>.
    Found 1-bit register for signal <demanded_prior_r>.
    Found 1-bit register for signal <pre_config_match_r>.
    Found 1-bit register for signal <override_demand_r>.
    Found 1-bit register for signal <wr_this_rank_r>.
    Found 1-bit register for signal <rd_this_rank_r>.
    Found 1-bit register for signal <bm_end_r1>.
    Found 3-bit subtractor for signal <ras_timer_r[2]_GND_32_o_sub_15_OUT> created at line 359.
    Found 2-bit subtractor for signal <rtp_timer_r[1]_GND_32_o_sub_29_OUT> created at line 398.
    Found 1-bit adder for signal <rcd_timer_r[0]_GND_32_o_add_2_OUT<0>> created at line 262.
    Found 1-bit adder for signal <rp_timer_r[0]_GND_32_o_add_36_OUT<0>> created at line 488.
    Found 2-bit adder for signal <act_starve_limit_cntr_r[1]_GND_32_o_add_41_OUT> created at line 566.
    Found 3-bit adder for signal <starve_limit_cntr_r[2]_GND_32_o_add_54_OUT> created at line 665.
    Found 3-bit comparator lessequal for signal <n0037> created at line 358
    Found 2-bit comparator equal for signal <io_config[1]_rd_wr_r_equal_64_o> created at line 755
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <bank_state_4> synthesized.

Synthesizing Unit <bank_queue_4>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_queue.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        nBANK_MACHS = 4
        ORDERING = "STRICT"
        ID = 3
WARNING:Xst:647 - Input <bm_end_in<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bm_end_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rb_hit_busy_ns_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank_in<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<7>', unconnected in block 'bank_queue_4', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'rb_hit_busies_r_lcl<3:0>', unconnected in block 'bank_queue_4', is tied to its initial value (0000).
    Found 1-bit register for signal <head_r_lcl>.
    Found 1-bit register for signal <tail_r_lcl>.
    Found 1-bit register for signal <idle_r_lcl>.
    Found 1-bit register for signal <pass_open_bank_r_lcl>.
    Found 1-bit register for signal <auto_pre_r_lcl>.
    Found 1-bit register for signal <pre_bm_end_r>.
    Found 1-bit register for signal <pre_passing_open_bank_r>.
    Found 1-bit register for signal <ordered_r_lcl>.
    Found 2-bit register for signal <order_q_r>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<6>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<5>>.
    Found 1-bit register for signal <rb_hit_busies_r_lcl<4>>.
    Found 1-bit register for signal <q_has_rd_r>.
    Found 1-bit register for signal <q_has_priority_r>.
    Found 1-bit register for signal <wait_for_maint_r_lcl>.
    Found 2-bit register for signal <q_entry_r>.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_33_o_sub_11_OUT> created at line 268.
    Found 2-bit subtractor for signal <rb_hit_busy_cnt[1]_GND_33_o_sub_18_OUT> created at line 283.
    Found 2-bit subtractor for signal <q_entry_r[1]_GND_33_o_sub_20_OUT> created at line 286.
    Found 2-bit subtractor for signal <idle_cnt[1]_GND_33_o_sub_23_OUT> created at line 288.
    Found 2-bit subtractor for signal <order_cnt[1]_GND_33_o_sub_36_OUT> created at line 461.
    Found 2-bit subtractor for signal <order_q_r[1]_GND_33_o_sub_40_OUT> created at line 463.
    Found 2-bit adder for signal <n0202> created at line 229.
    Found 2-bit adder for signal <idlers_below> created at line 229.
    Found 2-bit adder for signal <idle_cnt[1]_idlers_below[1]_add_9_OUT> created at line 267.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <bank_queue_4> synthesized.

Synthesizing Unit <bank_common>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/bank_common.v".
        TCQ = 100
        BM_CNT_WIDTH = 2
        LOW_IDLE_CNT = 0
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nOP_WAIT = 0
        nRFC = 64
        RANK_WIDTH = 1
        RANKS = 1
        CWL = 5
        tZQCS = 64
WARNING:Xst:647 - Input <end_rtp<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <passing_open_bank<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op_exit_req<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <start_pre_wait<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'low_idle_cnt_r', unconnected in block 'bank_common', is tied to its initial value (0).
    Found 1-bit register for signal <accept_r>.
    Found 1-bit register for signal <periodic_rd_ack_r_lcl>.
    Found 1-bit register for signal <was_wr>.
    Found 1-bit register for signal <maint_wip_r_lcl>.
    Found 4-bit register for signal <maint_controller.maint_hit_busies_r>.
    Found 1-bit register for signal <maint_controller.io_config_rd_r>.
    Found 1-bit register for signal <maint_controller.force_io_config_rd_r_lcl>.
    Found 1-bit register for signal <maint_controller.maint_rdy_r1>.
    Found 2-bit register for signal <generate_maint_cmds.send_cnt_r>.
    Found 1-bit register for signal <insert_maint_r_lcl>.
    Found 6-bit register for signal <rfc_zq_timer.rfc_zq_timer_r>.
    Found 1-bit register for signal <accept_internal_r>.
    Found 2-bit subtractor for signal <generate_maint_cmds.send_cnt_r[1]_GND_34_o_sub_64_OUT> created at line 393.
    Found 6-bit subtractor for signal <rfc_zq_timer.rfc_zq_timer_r[5]_GND_34_o_sub_72_OUT> created at line 430.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_5_OUT> created at line 170.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_7_OUT> created at line 170.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_9_OUT> created at line 170.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_13_OUT> created at line 179.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_15_OUT> created at line 179.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_17_OUT> created at line 179.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_21_OUT> created at line 188.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_23_OUT> created at line 188.
    Found 2-bit adder for signal <GND_34_o_GND_34_o_add_25_OUT> created at line 188.
    Found 2-bit adder for signal <n0212> created at line 378.
    Found 2-bit adder for signal <n0215> created at line 378.
    Found 2-bit adder for signal <n0218> created at line 378.
    Found 2-bit adder for signal <n0221> created at line 378.
    Found 2-bit adder for signal <n0224> created at line 378.
    Found 2-bit adder for signal <n0227> created at line 378.
    Found 2-bit adder for signal <generate_maint_cmds.present_count> created at line 378.
    WARNING:Xst:2404 -  FFs/Latches <was_priority<0:0>> (without init value) have a constant value of 0 in block <bank_common>.
    Summary:
	inferred  18 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <bank_common> synthesized.

Synthesizing Unit <arb_mux>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_mux.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 15
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nCNFG2WR = 2
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 55
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
    Summary:
	no macro.
Unit <arb_mux> synthesized.

Synthesizing Unit <arb_row_col>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_row_col.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        EARLY_WR_DATA_ADDR = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCNFG2WR = 2
WARNING:Xst:647 - Input <col_rdy_wr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_row_col.v" line 159: Output port <grant_ns> of the instance <row_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_row_col.v" line 185: Output port <grant_ns> of the instance <config_arb0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_row_col.v" line 235: Output port <grant_ns> of the instance <col_arb0> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'send_cmd0_col', unconnected in block 'arb_row_col', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'send_cmd1_row', unconnected in block 'arb_row_col', is tied to its initial value (0).
    Found 1-bit register for signal <io_config_strobe_r>.
    Found 1-bit register for signal <force_io_config_rd_r1_lcl>.
    Found 1-bit register for signal <io_config_valid_r_lcl>.
    Found 1-bit register for signal <sent_col_lcl>.
    Found 1-bit register for signal <insert_maint_r1_lcl>.
    Found 1-bit register for signal <sent_row_lcl>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <arb_row_col> synthesized.

Synthesizing Unit <round_robin_arb_3>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/round_robin_arb.v".
        TCQ = 100
        WIDTH = 4
    Found 4-bit register for signal <last_master_r>.
    Found 4-bit register for signal <grant_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <round_robin_arb_3> synthesized.

Synthesizing Unit <arb_select>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/arb_select.v".
        TCQ = 100
        ADDR_CMD_MODE = "1T"
        BANK_VECT_INDX = 11
        BANK_WIDTH = 3
        BURST_MODE = "8"
        CS_WIDTH = 1
        DATA_BUF_ADDR_VECT_INDX = 15
        DATA_BUF_ADDR_WIDTH = 4
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        nBANK_MACHS = 4
        nCK_PER_CLK = 2
        nCS_PER_RANK = 1
        nSLOTS = 1
        RANK_VECT_INDX = 3
        RANK_WIDTH = 1
        ROW_VECT_INDX = 55
        ROW_WIDTH = 14
        RTT_NOM = "60"
        RTT_WR = "OFF"
        SLOT_0_CONFIG = 8'b00001111
        SLOT_1_CONFIG = 8'b00000000
WARNING:Xst:647 - Input <grant_col_wr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'row_mux.row_cmd_r', unconnected in block 'arb_select', is tied to its initial value (000000000000000000000).
WARNING:Xst:2935 - Signal 'col_mux.col_cmd_r', unconnected in block 'arb_select', is tied to its initial value (000000000000000000000).
WARNING:Xst:653 - Signal <col_mux.col_row_r> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <col_mux.col_rmw_r>.
    Found 1-bit register for signal <col_mux.col_size_r>.
    Found 4-bit register for signal <col_mux.col_data_buf_addr_r>.
    Found 2-bit register for signal <io_config_r>.
    Found 1-bit register for signal <col_mux.col_periodic_rd_r>.
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra0[0]_shift_left_36_OUT<0>> created at line 349
    Found 1-bit shifter logical left for signal <cs_one_hot[0]_ra1[0]_shift_left_37_OUT<0>> created at line 351
    Found 1-bit shifter logical left for signal <io_config_one_hot> created at line 390
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <arb_select> synthesized.

Synthesizing Unit <col_mach>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/controller/col_mach.v".
        TCQ = 100
        BANK_WIDTH = 3
        BURST_MODE = "8"
        COL_WIDTH = 10
        CS_WIDTH = 1
        DATA_BUF_ADDR_WIDTH = 4
        DATA_BUF_OFFSET_WIDTH = 1
        DELAY_WR_DATA_CNTRL = 0
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        EARLY_WR_DATA_ADDR = "OFF"
        ECC = "OFF"
        MC_ERR_ADDR_WIDTH = 28
        nCK_PER_CLK = 2
        nPHY_WRLAT = 0
        nRD_EN2CNFG_WR = 7
        nWR_EN2CNFG_RD = 4
        nWR_EN2CNFG_WR = 4
        RANK_WIDTH = 1
        ROW_WIDTH = 14
WARNING:Xst:647 - Input <io_config<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ra<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_ba<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_row<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_a<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <col_rmw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'offset_r<1>', unconnected in block 'col_mach', is tied to its initial value (0).
    Found 3-bit register for signal <cnfg_wr_wait_r>.
    Found 2-bit register for signal <cnfg_rd_wait_r>.
    Found 1-bit register for signal <inhbt_wr_config_r>.
    Found 1-bit register for signal <inhbt_rd_config_r>.
    Found 5-bit register for signal <read_fifo.head_r>.
    Found 5-bit register for signal <read_fifo.head_r1>.
    Found 5-bit register for signal <read_fifo.tail_r>.
    Found 7-bit register for signal <read_fifo.fifo_out_data_r<6:0>>.
    Found 1-bit register for signal <offset_r<0>>.
    Found 7-bit register for signal <read_fifo.fifo_in_data_r>.
    Found 3-bit subtractor for signal <cnfg_wr_wait_r[2]_GND_39_o_sub_10_OUT> created at line 260.
    Found 2-bit subtractor for signal <cnfg_rd_wait_r[1]_GND_39_o_sub_18_OUT> created at line 280.
    Found 5-bit adder for signal <read_fifo.head_r[4]_GND_39_o_add_34_OUT> created at line 388.
    Found 5-bit adder for signal <read_fifo.tail_r[4]_GND_39_o_add_41_OUT> created at line 397.
    WARNING:Xst:2404 -  FFs/Latches <read_fifo.fifo_in_data_r<11:7>> (without init value) have a constant value of 0 in block <col_mach>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <col_mach> synthesized.

Synthesizing Unit <phy_top>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DRAM_TYPE = "DDR3"
        SLOT_0_CONFIG = 8'b00000001
        SLOT_1_CONFIG = 8'b00000000
        BANK_WIDTH = 3
        CK_WIDTH = 1
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_CNT_WIDTH = 6
        DQ_WIDTH = 64
        DM_WIDTH = 8
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        ROW_WIDTH = 14
        RANK_WIDTH = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        CAL_WIDTH = "HALF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 160000
        OUTPUT_DRV = "HIGH"
        REG_CTRL = "OFF"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        PD_TAP_REQ = 0
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
        SIM_BYPASS_INIT_CAL = "OFF"
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "ON"
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dfi_dram_clk_disable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" line 955: Output port <dq_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" line 955: Output port <dqs_wc> of the instance <u_phy_write> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" line 1020: Output port <dbg_rd_data_inv_edge_detect> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" line 1020: Output port <dbg_dqs_count> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" line 1020: Output port <dbg_wl_state> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" line 1020: Output port <wrcal_err> of the instance <mb_wrlvl_inst.u_phy_wrlvl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_top.v" line 1131: Output port <dbg_rd_clkdiv_inv> of the instance <u_phy_rdlvl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <out_oserdes_wc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <chip_cnt_r1>.
    Found 3-bit register for signal <calib_width>.
    Found 1-bit register for signal <dqs_oe>.
    Found 2-bit register for signal <chip_cnt_r>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <phy_top> synthesized.

Synthesizing Unit <phy_init>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_init.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        BANK_WIDTH = 3
        COL_WIDTH = 10
        nCS_PER_RANK = 1
        DQ_WIDTH = 64
        ROW_WIDTH = 14
        CS_WIDTH = 1
        CKE_WIDTH = 1
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        CALIB_ROW_ADD = 16'b0000000000000000
        CALIB_COL_ADD = 12'b000000000000
        CALIB_BA_ADD = 3'b000
        AL = "0"
        BURST_MODE = "8"
        BURST_TYPE = "SEQ"
        nAL = 0
        nCL = 6
        nCWL = 5
        tRFC = 160000
        OUTPUT_DRV = "HIGH"
        RTT_NOM = "60"
        RTT_WR = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DDR2_DQSN_ENABLE = "YES"
        nSLOTS = 1
        SIM_INIT_OPTION = "NONE"
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_replicate" is not applicable.
WARNING:Xst:647 - Input <slot_0_present<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slot_1_present<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <phy_cke1<0>> equivalent to <phy_cke0<0>> has been removed
    Register <phy_address1> equivalent to <phy_address0> has been removed
    Register <phy_bank1> equivalent to <phy_bank0> has been removed
    Register <phy_ras_n0> equivalent to <phy_ras_n1> has been removed
    Register <phy_cas_n0> equivalent to <phy_cas_n1> has been removed
    Register <phy_we_n0> equivalent to <phy_we_n1> has been removed
    Register <phy_odt1<0>> equivalent to <phy_odt0<0>> has been removed
    Found 1-bit register for signal <init_complete_r1>.
    Found 1-bit register for signal <init_complete_r2>.
    Found 1-bit register for signal <dfi_init_complete>.
    Found 16-bit register for signal <rdlvl_start_dly0_r>.
    Found 16-bit register for signal <rdlvl_start_dly1_r>.
    Found 16-bit register for signal <rdlvl_start_dly_clkdiv_r>.
    Found 16-bit register for signal <pd_cal_start_dly_r>.
    Found 16-bit register for signal <prech_done_dly_r>.
    Found 1-bit register for signal <prech_done>.
    Found 1-bit register for signal <rdlvl_start<1>>.
    Found 1-bit register for signal <rdlvl_start<0>>.
    Found 1-bit register for signal <rdlvl_clkdiv_start>.
    Found 1-bit register for signal <pd_cal_start>.
    Found 5-bit register for signal <enable_wrlvl_cnt>.
    Found 1-bit register for signal <wrlvl_active>.
    Found 1-bit register for signal <wrlvl_odt>.
    Found 1-bit register for signal <wrlvl_done_r>.
    Found 1-bit register for signal <wrlvl_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r1>.
    Found 1-bit register for signal <wrlvl_rank_done_r2>.
    Found 1-bit register for signal <wrlvl_rank_done_r3>.
    Found 1-bit register for signal <prech_req_r>.
    Found 1-bit register for signal <prech_req_posedge_r>.
    Found 1-bit register for signal <prech_pending_r>.
    Found 7-bit register for signal <cnt_cmd_r>.
    Found 1-bit register for signal <cnt_cmd_done_r>.
    Found 10-bit register for signal <cnt_pwron_ce_r>.
    Found 1-bit register for signal <pwron_ce_r>.
    Found 9-bit register for signal <cnt_pwron_r>.
    Found 1-bit register for signal <cnt_pwron_reset_done_r>.
    Found 1-bit register for signal <cnt_pwron_cke_done_r>.
    Found 1-bit register for signal <phy_reset_n>.
    Found 1-bit register for signal <phy_cke0>.
    Found 8-bit register for signal <cnt_txpr_r>.
    Found 1-bit register for signal <cnt_txpr_done_r>.
    Found 8-bit register for signal <cnt_dllk_zqinit_r>.
    Found 1-bit register for signal <cnt_dllk_zqinit_done_r>.
    Found 2-bit register for signal <cnt_init_mr_r>.
    Found 1-bit register for signal <cnt_init_mr_done_r>.
    Found 1-bit register for signal <ddr2_pre_flag_r>.
    Found 1-bit register for signal <ddr2_refresh_flag_r>.
    Found 2-bit register for signal <cnt_init_af_r>.
    Found 1-bit register for signal <cnt_init_af_done_r>.
    Found 3-bit register for signal <reg_ctrl_cnt_r>.
    Found 6-bit register for signal <init_state_r>.
    Found 6-bit register for signal <init_state_r1>.
    Found 1-bit register for signal <mem_init_done_r>.
    Found 1-bit register for signal <mem_init_done_r1>.
    Found 1-bit register for signal <ddr3_lm_done_r>.
    Found 2-bit register for signal <chip_cnt_r>.
    Found 2-bit register for signal <auto_cnt_r>.
    Found 1-bit register for signal <phy_cs_n0>.
    Found 1-bit register for signal <phy_cs_n1>.
    Found 2-bit register for signal <burst_addr_r>.
    Found 1-bit register for signal <new_burst_r>.
    Found 1-bit register for signal <phy_wrdata_en>.
    Found 1-bit register for signal <phy_ioconfig_en>.
    Found 1-bit register for signal <phy_ioconfig>.
    Found 1-bit register for signal <phy_rddata_en>.
    Found 4-bit register for signal <cnt_init_data_r>.
    Found 256-bit register for signal <phy_wrdata>.
    Found 1-bit register for signal <phy_ras_n1>.
    Found 1-bit register for signal <phy_cas_n1>.
    Found 1-bit register for signal <phy_we_n1>.
    Found 1-bit register for signal <mr1_r<0><0>>.
    Found 1-bit register for signal <phy_tmp_cs1_r>.
    Found 1-bit register for signal <phy_odt0>.
    Found 3-bit register for signal <phy_bank0>.
    Found 14-bit register for signal <phy_address0>.
    Found 1-bit register for signal <init_complete_r>.
INFO:Xst:1799 - State 011110 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100101 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100100 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 100111 is never reached in FSM <init_state_r>.
INFO:Xst:1799 - State 011101 is never reached in FSM <init_state_r>.
    Found finite state machine <FSM_0> for signal <init_state_r>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 86                                             |
    | Inputs             | 31                                             |
    | Outputs            | 41                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <GND_42_o_GND_42_o_sub_232_OUT> created at line 1575.
    Found 7-bit adder for signal <cnt_cmd_r[6]_GND_42_o_add_52_OUT> created at line 854.
    Found 10-bit adder for signal <cnt_pwron_ce_r[9]_GND_42_o_add_74_OUT> created at line 879.
    Found 9-bit adder for signal <cnt_pwron_r[8]_GND_42_o_add_79_OUT> created at line 888.
    Found 8-bit adder for signal <cnt_txpr_r[7]_GND_42_o_add_88_OUT> created at line 935.
    Found 8-bit adder for signal <cnt_dllk_zqinit_r[7]_GND_42_o_add_101_OUT> created at line 973.
    Found 2-bit adder for signal <cnt_init_mr_r[1]_GND_42_o_add_113_OUT> created at line 1001.
    Found 2-bit adder for signal <cnt_init_af_r[1]_GND_42_o_add_129_OUT> created at line 1052.
    Found 3-bit adder for signal <reg_ctrl_cnt_r[2]_GND_42_o_add_137_OUT> created at line 1065.
    Found 2-bit adder for signal <chip_cnt_r[1]_GND_42_o_add_233_OUT> created at line 1576.
    Found 2-bit adder for signal <auto_cnt_r[1]_GND_42_o_add_243_OUT> created at line 1588.
    Found 2-bit adder for signal <burst_addr_r[1]_GND_42_o_add_277_OUT> created at line 1672.
    Found 4-bit adder for signal <cnt_init_data_r[3]_GND_42_o_add_289_OUT> created at line 1750.
    Found 5-bit subtractor for signal <GND_42_o_GND_42_o_sub_36_OUT<4:0>> created at line 764.
    Found 16x256-bit Read Only RAM for signal <cnt_init_data_r[3]_X_39_o_wide_mux_300_OUT>
    Found 4x3-bit Read Only RAM for signal <cnt_init_mr_r[1]_GND_42_o_wide_mux_377_OUT>
    Found 2-bit comparator greater for signal <auto_cnt_r[1]_GND_42_o_LessThan_161_o> created at line 1222
    Found 32-bit comparator not equal for signal <n0281> created at line 1575
    Found 2-bit comparator greater for signal <n0298> created at line 1612
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr2_r<3><7:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><1:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:2>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <tmp_mr1_r<3><2:10>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt0_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <phy_tmp_odt1_r<0><0:0>> (without init value) have a constant value of 1 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<0><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<1><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<2><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><0><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><2><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><1><2:2>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr1_r<3><0><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<0><1><0:0>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<1><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<2><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    WARNING:Xst:2404 -  FFs/Latches <mr2_r<3><1><1:1>> (without init value) have a constant value of 0 in block <phy_init>.
    Summary:
	inferred   2 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 469 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_init> synthesized.

Synthesizing Unit <phy_control_io>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_control_io.v".
    Set property "MAX_FANOUT = 1" for signal <rst_r>.
        TCQ = 100
        BANK_WIDTH = 3
        RANK_WIDTH = 1
        nCS_PER_RANK = 1
        CS_WIDTH = 1
        CKE_WIDTH = 1
        ROW_WIDTH = 14
        WRLVL = "ON"
        nCWL = 5
        DRAM_TYPE = "DDR3"
        REG_CTRL = "OFF"
        REFCLK_FREQ = 200
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        DDR2_EARLY_CS = 1'b0
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_keep = 1" for signal <oce_hack_r5>.
    Found 4-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <rst_r>.
    WARNING:Xst:2404 -  FFs/Latches <parity0<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    WARNING:Xst:2404 -  FFs/Latches <parity1<0:0>> (without init value) have a constant value of 0 in block <phy_control_io>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <phy_control_io> synthesized.

Synthesizing Unit <phy_clock_io>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_clock_io.v".
        TCQ = 100
        CK_WIDTH = 1
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
    Summary:
	no macro.
Unit <phy_clock_io> synthesized.

Synthesizing Unit <phy_ck_iob>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_ck_iob.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IODELAY_GRP = "IODELAY_MIG"
    Summary:
	no macro.
Unit <phy_ck_iob> synthesized.

Synthesizing Unit <phy_data_io>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        DRAM_WIDTH = 8
        DM_WIDTH = 8
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_TYPE = "DDR3"
        nCWL = 5
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        USE_DM_PORT = 1
    Set property "syn_maxfan = 1" for signal <rst_r>.
    Set property "MAX_FANOUT = 1" for signal <rst_r>.
    Set property "shreg_extract = no" for signal <rst_r>.
    Set property "equivalent_register_removal = no" for signal <rst_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[0].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[0].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[1].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[1].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[2].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[2].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[3].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[3].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[4].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[4].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[5].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[5].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[6].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[6].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dqs[7].rst_dqs_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "shreg_extract = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dqs[7].rst_dqs_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "shreg_extract = no" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[0].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[0].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[0].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[1].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[1].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[1].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[2].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[2].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[2].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[3].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[3].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[3].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[4].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[4].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[4].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[5].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[5].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[5].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[6].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[6].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[6].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[7].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[7].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[7].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[8].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[8].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[8].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[9].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[9].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[9].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[10].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[10].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[10].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[11].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[11].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[11].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[12].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[12].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[12].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[13].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[13].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[13].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[14].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[14].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[14].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[15].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[15].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[15].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[16].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[16].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[16].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[17].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[17].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[17].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[18].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[18].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[18].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[19].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[19].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[19].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[20].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[20].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[20].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[21].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[21].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[21].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[22].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[22].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[22].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[23].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[23].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[23].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[24].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[24].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[24].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[25].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[25].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[25].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[26].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[26].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[26].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[27].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[27].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[27].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[28].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[28].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[28].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[29].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[29].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[29].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[30].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[30].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[30].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[31].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[31].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[31].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[32].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[32].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[32].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[33].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[33].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[33].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[34].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[34].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[34].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[35].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[35].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[35].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[36].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[36].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[36].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[37].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[37].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[37].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[38].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[38].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[38].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[39].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[39].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[39].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[40].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[40].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[40].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[41].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[41].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[41].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[42].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[42].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[42].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[43].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[43].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[43].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[44].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[44].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[44].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[45].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[45].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[45].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[46].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[46].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[46].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[47].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[47].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[47].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[48].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[48].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[48].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[49].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[49].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[49].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[50].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[50].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[50].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[51].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[51].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[51].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[52].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[52].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[52].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[53].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[53].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[53].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[54].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[54].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[54].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[55].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[55].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[55].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[56].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[56].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[56].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[57].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[57].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[57].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[58].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[58].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[58].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[59].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[59].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[59].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[60].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[60].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[60].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[61].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[61].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[61].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[62].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[62].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[62].rst_dq_r>.
    Set property "syn_maxfan = 1" for signal <gen_dq[63].rst_dq_r>.
WARNING:Xst:3149 - Value "1" of property "syn_preserve" is not applicable.
WARNING:Xst:37 - Detected unknown constraint/property "syn_srlstyle". This constraint/property is not supported by the current software release and will be ignored.
    Set property "MAX_FANOUT = 1" for signal <gen_dq[63].rst_dq_r>.
    Set property "shreg_extract = no" for signal <gen_dq[63].rst_dq_r>.
    Set property "equivalent_register_removal = no" for signal <gen_dq[63].rst_dq_r>.
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[1].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[2].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[3].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[4].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[5].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[6].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[7].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[9].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[10].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[11].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[12].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[13].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[14].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[15].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[17].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[18].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[19].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[20].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[21].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[22].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[23].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[25].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[26].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[27].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[28].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[29].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[30].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[31].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[33].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[34].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[35].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[36].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[37].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[38].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[39].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[41].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[42].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[43].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[44].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[45].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[46].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[47].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[49].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[50].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[51].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[52].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[53].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[54].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[55].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[57].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[58].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[59].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[60].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[61].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[62].u_iob_dq> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_data_io.v" line 370: Output port <dq_tap_cnt> of the instance <gen_dq[63].u_iob_dq> is unconnected or connected to loadless signal.
Property "MAX_FANOUT = 1" from XCF for signal <rst_r> was not set.
    Found 1-bit register for signal <gen_dqs[0].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[1].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[2].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[3].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[4].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[5].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[6].rst_dqs_r>.
    Found 1-bit register for signal <gen_dqs[7].rst_dqs_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[0].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[1].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[2].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[3].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[4].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[5].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[6].rst_dm_r>.
    Found 1-bit register for signal <gen_dm_inst.gen_dm[7].rst_dm_r>.
    Found 1-bit register for signal <gen_dq[0].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[1].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[2].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[3].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[4].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[5].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[6].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[7].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[8].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[9].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[10].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[11].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[12].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[13].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[14].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[15].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[16].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[17].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[18].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[19].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[20].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[21].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[22].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[23].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[24].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[25].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[26].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[27].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[28].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[29].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[30].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[31].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[32].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[33].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[34].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[35].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[36].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[37].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[38].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[39].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[40].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[41].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[42].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[43].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[44].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[45].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[46].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[47].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[48].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[49].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[50].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[51].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[52].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[53].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[54].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[55].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[56].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[57].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[58].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[59].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[60].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[61].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[62].rst_dq_r>.
    Found 1-bit register for signal <gen_dq[63].rst_dq_r>.
    Summary:
	inferred  80 D-type flip-flop(s).
Unit <phy_data_io> synthesized.

Synthesizing Unit <phy_dqs_iob>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dqs_iob.v".
        TCQ = 100
        DRAM_TYPE = "DDR3"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dqs_p>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_dqs_iob> synthesized.

Synthesizing Unit <rd_bitslip>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/rd_bitslip.v".
        TCQ = 100
    Found 4-bit register for signal <slip_out_r>.
    Found 4-bit register for signal <slip_out_r2>.
    Found 4-bit register for signal <slip_out_r3>.
    Found 4-bit register for signal <qout>.
    Found 1-bit register for signal <din2_r>.
    Found 4-bit 4-to-1 multiplexer for signal <slip_out> created at line 109.
    Found 4-bit 4-to-1 multiplexer for signal <clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT> created at line 133.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bitslip> synthesized.

Synthesizing Unit <phy_dm_iob>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dm_iob.v".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_odelay_dm>.
    Found 1-bit register for signal <mask_data_fall0_r1>.
    Found 1-bit register for signal <mask_data_rise1_r1>.
    Found 1-bit register for signal <mask_data_fall1_r1>.
    Found 1-bit register for signal <mask_data_rise0_r2>.
    Found 1-bit register for signal <mask_data_fall0_r2>.
    Found 1-bit register for signal <mask_data_rise1_r2>.
    Found 1-bit register for signal <mask_data_fall1_r2>.
    Found 1-bit register for signal <mask_data_rise1_r3>.
    Found 1-bit register for signal <mask_data_fall1_r3>.
    Found 1-bit register for signal <out_d1>.
    Found 1-bit register for signal <out_d2>.
    Found 1-bit register for signal <out_d3>.
    Found 1-bit register for signal <out_d4>.
    Found 1-bit register for signal <mask_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise1_r3_Mux_2_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall1_r3_Mux_3_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_rise0_r2_Mux_4_o> created at line 189.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_mask_data_fall0_r2_Mux_5_o> created at line 189.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <phy_dm_iob> synthesized.

Synthesizing Unit <phy_dq_iob>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dq_iob.v".
        TCQ = 100
        nCWL = 5
        DRAM_TYPE = "DDR3"
        WRLVL = "ON"
        REFCLK_FREQ = 200
        IBUF_LPWR_MODE = "OFF"
        IODELAY_HP_MODE = "ON"
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <u_iodelay_dq>.
    Found 1-bit register for signal <wr_data_fall0_r1>.
    Found 1-bit register for signal <wr_data_rise1_r1>.
    Found 1-bit register for signal <wr_data_fall1_r1>.
    Found 1-bit register for signal <wr_data_rise0_r2>.
    Found 1-bit register for signal <wr_data_fall0_r2>.
    Found 1-bit register for signal <wr_data_rise1_r2>.
    Found 1-bit register for signal <wr_data_fall1_r2>.
    Found 1-bit register for signal <wr_data_rise1_r3>.
    Found 1-bit register for signal <wr_data_fall1_r3>.
    Found 1-bit register for signal <ocb_d1>.
    Found 1-bit register for signal <ocb_d2>.
    Found 1-bit register for signal <ocb_d3>.
    Found 1-bit register for signal <ocb_d4>.
    Found 6-bit register for signal <iserdes_q_neg_r>.
    Found 6-bit register for signal <iserdes_q_r>.
    Found 1-bit register for signal <wr_data_rise0_r1>.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall1_r3_Mux_3_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_rise0_r2_Mux_4_o> created at line 274.
    Found 1-bit 8-to-1 multiplexer for signal <wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o> created at line 274.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <phy_dq_iob> synthesized.

Synthesizing Unit <phy_dly_ctrl>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_dly_ctrl.v".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        RANK_WIDTH = 1
        nCWL = 5
        REG_CTRL = "OFF"
        WRLVL = "ON"
        PHASE_DETECT = "ON"
        DRAM_TYPE = "DDR3"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
        DEBUG_PORT = "ON"
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rdlvl_done<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pd_cal_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mux_rd_wr_last_r>.
    Found 1-bit register for signal <rd_wr_r>.
    Found 1-bit register for signal <rd_wr_rsync_r<0>>.
    Found 1-bit register for signal <rd_wr_rsync_r<1>>.
    Found 8-bit register for signal <dlyce_cpt_mux>.
    Found 8-bit register for signal <dlyinc_cpt_mux>.
    Found 4-bit register for signal <dlyce_rsync_mux>.
    Found 4-bit register for signal <dlyinc_rsync_mux>.
    Found 1-bit register for signal <dlyval_dqs<4>>.
    Found 1-bit register for signal <dlyval_dqs<3>>.
    Found 1-bit register for signal <dlyval_dqs<2>>.
    Found 1-bit register for signal <dlyval_dqs<1>>.
    Found 1-bit register for signal <dlyval_dqs<0>>.
    Found 1-bit register for signal <dlyval_dq<4>>.
    Found 1-bit register for signal <dlyval_dq<3>>.
    Found 1-bit register for signal <dlyval_dq<2>>.
    Found 1-bit register for signal <dlyval_dq<1>>.
    Found 1-bit register for signal <dlyval_dq<0>>.
    Found 1-bit register for signal <dlyval_dqs<9>>.
    Found 1-bit register for signal <dlyval_dqs<8>>.
    Found 1-bit register for signal <dlyval_dqs<7>>.
    Found 1-bit register for signal <dlyval_dqs<6>>.
    Found 1-bit register for signal <dlyval_dqs<5>>.
    Found 1-bit register for signal <dlyval_dq<9>>.
    Found 1-bit register for signal <dlyval_dq<8>>.
    Found 1-bit register for signal <dlyval_dq<7>>.
    Found 1-bit register for signal <dlyval_dq<6>>.
    Found 1-bit register for signal <dlyval_dq<5>>.
    Found 1-bit register for signal <dlyval_dqs<14>>.
    Found 1-bit register for signal <dlyval_dqs<13>>.
    Found 1-bit register for signal <dlyval_dqs<12>>.
    Found 1-bit register for signal <dlyval_dqs<11>>.
    Found 1-bit register for signal <dlyval_dqs<10>>.
    Found 1-bit register for signal <dlyval_dq<14>>.
    Found 1-bit register for signal <dlyval_dq<13>>.
    Found 1-bit register for signal <dlyval_dq<12>>.
    Found 1-bit register for signal <dlyval_dq<11>>.
    Found 1-bit register for signal <dlyval_dq<10>>.
    Found 1-bit register for signal <dlyval_dqs<19>>.
    Found 1-bit register for signal <dlyval_dqs<18>>.
    Found 1-bit register for signal <dlyval_dqs<17>>.
    Found 1-bit register for signal <dlyval_dqs<16>>.
    Found 1-bit register for signal <dlyval_dqs<15>>.
    Found 1-bit register for signal <dlyval_dq<19>>.
    Found 1-bit register for signal <dlyval_dq<18>>.
    Found 1-bit register for signal <dlyval_dq<17>>.
    Found 1-bit register for signal <dlyval_dq<16>>.
    Found 1-bit register for signal <dlyval_dq<15>>.
    Found 1-bit register for signal <dlyval_dqs<24>>.
    Found 1-bit register for signal <dlyval_dqs<23>>.
    Found 1-bit register for signal <dlyval_dqs<22>>.
    Found 1-bit register for signal <dlyval_dqs<21>>.
    Found 1-bit register for signal <dlyval_dqs<20>>.
    Found 1-bit register for signal <dlyval_dq<24>>.
    Found 1-bit register for signal <dlyval_dq<23>>.
    Found 1-bit register for signal <dlyval_dq<22>>.
    Found 1-bit register for signal <dlyval_dq<21>>.
    Found 1-bit register for signal <dlyval_dq<20>>.
    Found 1-bit register for signal <dlyval_dqs<29>>.
    Found 1-bit register for signal <dlyval_dqs<28>>.
    Found 1-bit register for signal <dlyval_dqs<27>>.
    Found 1-bit register for signal <dlyval_dqs<26>>.
    Found 1-bit register for signal <dlyval_dqs<25>>.
    Found 1-bit register for signal <dlyval_dq<29>>.
    Found 1-bit register for signal <dlyval_dq<28>>.
    Found 1-bit register for signal <dlyval_dq<27>>.
    Found 1-bit register for signal <dlyval_dq<26>>.
    Found 1-bit register for signal <dlyval_dq<25>>.
    Found 1-bit register for signal <dlyval_dqs<34>>.
    Found 1-bit register for signal <dlyval_dqs<33>>.
    Found 1-bit register for signal <dlyval_dqs<32>>.
    Found 1-bit register for signal <dlyval_dqs<31>>.
    Found 1-bit register for signal <dlyval_dqs<30>>.
    Found 1-bit register for signal <dlyval_dq<34>>.
    Found 1-bit register for signal <dlyval_dq<33>>.
    Found 1-bit register for signal <dlyval_dq<32>>.
    Found 1-bit register for signal <dlyval_dq<31>>.
    Found 1-bit register for signal <dlyval_dq<30>>.
    Found 1-bit register for signal <dlyval_dqs<39>>.
    Found 1-bit register for signal <dlyval_dqs<38>>.
    Found 1-bit register for signal <dlyval_dqs<37>>.
    Found 1-bit register for signal <dlyval_dqs<36>>.
    Found 1-bit register for signal <dlyval_dqs<35>>.
    Found 1-bit register for signal <dlyval_dq<39>>.
    Found 1-bit register for signal <dlyval_dq<38>>.
    Found 1-bit register for signal <dlyval_dq<37>>.
    Found 1-bit register for signal <dlyval_dq<36>>.
    Found 1-bit register for signal <dlyval_dq<35>>.
    Summary:
	inferred 108 D-type flip-flop(s).
	inferred 126 Multiplexer(s).
Unit <phy_dly_ctrl> synthesized.

Synthesizing Unit <phy_write>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_write.v".
        TCQ = 100
        WRLVL = "ON"
        DRAM_TYPE = "DDR3"
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        nCWL = 5
        REG_CTRL = "OFF"
        RANK_WIDTH = 1
        CLKPERF_DLY_USED = "OFF"
WARNING:Xst:647 - Input <mc_ioconfig<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wrlvl_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mc_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_ioconfig_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <dm_ce_0<7>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<6>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<5>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<4>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<3>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<2>> equivalent to <dm_ce_0<0>> has been removed
    Register <dm_ce_0<1>> equivalent to <dm_ce_0<0>> has been removed
    Found 8-bit register for signal <rst_delayed>.
    Found 1-bit register for signal <wl_sm_start>.
    Found 1-bit register for signal <wrdata_en_r1>.
    Found 1-bit register for signal <wrdata_en_r2>.
    Found 1-bit register for signal <wrdata_en_r3>.
    Found 1-bit register for signal <wrdata_en_r4>.
    Found 1-bit register for signal <wrdata_en_r5>.
    Found 1-bit register for signal <wrdata_en_r6>.
    Found 1-bit register for signal <ocb_d1<0>>.
    Found 1-bit register for signal <ocb_d2<0>>.
    Found 1-bit register for signal <ocb_d3<0>>.
    Found 1-bit register for signal <ocb_d4<0>>.
    Found 1-bit register for signal <ocb_dq1<0>>.
    Found 1-bit register for signal <ocb_dq2<0>>.
    Found 1-bit register for signal <ocb_dq3<0>>.
    Found 1-bit register for signal <ocb_dq4<0>>.
    Found 1-bit register for signal <dm_ce_0<0>>.
    Found 1-bit register for signal <ocb_d1<1>>.
    Found 1-bit register for signal <ocb_d2<1>>.
    Found 1-bit register for signal <ocb_d3<1>>.
    Found 1-bit register for signal <ocb_d4<1>>.
    Found 1-bit register for signal <ocb_dq1<1>>.
    Found 1-bit register for signal <ocb_dq2<1>>.
    Found 1-bit register for signal <ocb_dq3<1>>.
    Found 1-bit register for signal <ocb_dq4<1>>.
    Found 1-bit register for signal <ocb_d1<2>>.
    Found 1-bit register for signal <ocb_d2<2>>.
    Found 1-bit register for signal <ocb_d3<2>>.
    Found 1-bit register for signal <ocb_d4<2>>.
    Found 1-bit register for signal <ocb_dq1<2>>.
    Found 1-bit register for signal <ocb_dq2<2>>.
    Found 1-bit register for signal <ocb_dq3<2>>.
    Found 1-bit register for signal <ocb_dq4<2>>.
    Found 1-bit register for signal <ocb_d1<3>>.
    Found 1-bit register for signal <ocb_d2<3>>.
    Found 1-bit register for signal <ocb_d3<3>>.
    Found 1-bit register for signal <ocb_d4<3>>.
    Found 1-bit register for signal <ocb_dq1<3>>.
    Found 1-bit register for signal <ocb_dq2<3>>.
    Found 1-bit register for signal <ocb_dq3<3>>.
    Found 1-bit register for signal <ocb_dq4<3>>.
    Found 1-bit register for signal <ocb_d1<4>>.
    Found 1-bit register for signal <ocb_d2<4>>.
    Found 1-bit register for signal <ocb_d3<4>>.
    Found 1-bit register for signal <ocb_d4<4>>.
    Found 1-bit register for signal <ocb_dq1<4>>.
    Found 1-bit register for signal <ocb_dq2<4>>.
    Found 1-bit register for signal <ocb_dq3<4>>.
    Found 1-bit register for signal <ocb_dq4<4>>.
    Found 1-bit register for signal <ocb_d1<5>>.
    Found 1-bit register for signal <ocb_d2<5>>.
    Found 1-bit register for signal <ocb_d3<5>>.
    Found 1-bit register for signal <ocb_d4<5>>.
    Found 1-bit register for signal <ocb_dq1<5>>.
    Found 1-bit register for signal <ocb_dq2<5>>.
    Found 1-bit register for signal <ocb_dq3<5>>.
    Found 1-bit register for signal <ocb_dq4<5>>.
    Found 1-bit register for signal <ocb_d1<6>>.
    Found 1-bit register for signal <ocb_d2<6>>.
    Found 1-bit register for signal <ocb_d3<6>>.
    Found 1-bit register for signal <ocb_d4<6>>.
    Found 1-bit register for signal <ocb_dq1<6>>.
    Found 1-bit register for signal <ocb_dq2<6>>.
    Found 1-bit register for signal <ocb_dq3<6>>.
    Found 1-bit register for signal <ocb_dq4<6>>.
    Found 1-bit register for signal <ocb_d1<7>>.
    Found 1-bit register for signal <ocb_d2<7>>.
    Found 1-bit register for signal <ocb_d3<7>>.
    Found 1-bit register for signal <ocb_d4<7>>.
    Found 1-bit register for signal <ocb_dq1<7>>.
    Found 1-bit register for signal <ocb_dq2<7>>.
    Found 1-bit register for signal <ocb_dq3<7>>.
    Found 1-bit register for signal <ocb_dq4<7>>.
    Found 1-bit register for signal <wrlvl_active_r1>.
    Found 1-bit register for signal <wr_level_dqs_asrt_r>.
    Found 2-bit register for signal <dqs_asrt_cnt>.
    Found 1-bit register for signal <wr_lvl_start>.
    Found 20-bit register for signal <wr_level_dqs_stg_r>.
    Found 1-bit register for signal <dqs_rst<3>>.
    Found 1-bit register for signal <dqs_rst<2>>.
    Found 1-bit register for signal <dqs_rst<1>>.
    Found 1-bit register for signal <dqs_rst<0>>.
    Found 1-bit register for signal <dqs_rst<7>>.
    Found 1-bit register for signal <dqs_rst<6>>.
    Found 1-bit register for signal <dqs_rst<5>>.
    Found 1-bit register for signal <dqs_rst<4>>.
    Found 1-bit register for signal <dqs_rst<11>>.
    Found 1-bit register for signal <dqs_rst<10>>.
    Found 1-bit register for signal <dqs_rst<9>>.
    Found 1-bit register for signal <dqs_rst<8>>.
    Found 1-bit register for signal <dqs_rst<15>>.
    Found 1-bit register for signal <dqs_rst<14>>.
    Found 1-bit register for signal <dqs_rst<13>>.
    Found 1-bit register for signal <dqs_rst<12>>.
    Found 1-bit register for signal <dqs_rst<19>>.
    Found 1-bit register for signal <dqs_rst<18>>.
    Found 1-bit register for signal <dqs_rst<17>>.
    Found 1-bit register for signal <dqs_rst<16>>.
    Found 1-bit register for signal <dqs_rst<23>>.
    Found 1-bit register for signal <dqs_rst<22>>.
    Found 1-bit register for signal <dqs_rst<21>>.
    Found 1-bit register for signal <dqs_rst<20>>.
    Found 1-bit register for signal <dqs_rst<27>>.
    Found 1-bit register for signal <dqs_rst<26>>.
    Found 1-bit register for signal <dqs_rst<25>>.
    Found 1-bit register for signal <dqs_rst<24>>.
    Found 1-bit register for signal <dqs_rst<31>>.
    Found 1-bit register for signal <dqs_rst<30>>.
    Found 1-bit register for signal <dqs_rst<29>>.
    Found 1-bit register for signal <dqs_rst<28>>.
    Found 2-bit adder for signal <dqs_asrt_cnt[1]_GND_67_o_add_82_OUT> created at line 1634.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred 145 Multiplexer(s).
Unit <phy_write> synthesized.

Synthesizing Unit <phy_wrlvl>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_wrlvl.v".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQ_WIDTH = 64
        SHIFT_TBY4_TAP = 8
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        CS_WIDTH = 1
        CAL_WIDTH = "HALF"
        DQS_TAP_CNT_INDEX = 39
        SIM_CAL_OPTION = "NONE"
WARNING:Xst:647 - Input <rdlvl_done<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 40-bit register for signal <dlyval_wr_dqs_r<0>>.
    Found 16-bit register for signal <wr_calib_dly_r1<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<0>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<1>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<2>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<3>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<4>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<5>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<6>>.
    Found 1-bit register for signal <rd_data_rise_wl_r<7>>.
    Found 8-bit register for signal <rd_data_previous_r>.
    Found 8-bit register for signal <rd_data_inv_dqs_previous_r>.
    Found 2-bit register for signal <stable_cnt>.
    Found 2-bit register for signal <inv_stable_cnt>.
    Found 8-bit register for signal <rd_data_inv_edge_detect_r>.
    Found 8-bit register for signal <rd_data_edge_detect_r>.
    Found 40-bit register for signal <n0753[39:0]>.
    Found 1-bit register for signal <wr_level_start_r>.
    Found 8-bit register for signal <inv_dqs_r<0>>.
    Found 40-bit register for signal <wl_dqs_tap_count_r<0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><4>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><3>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><2>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><1>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><0>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><9>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><8>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><7>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><6>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><5>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><14>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><13>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><12>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><11>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><10>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><19>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><18>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><17>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><16>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><15>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><24>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><23>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><22>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><21>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><20>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><29>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><28>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><27>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><26>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><25>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><34>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><33>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><32>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><31>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><30>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><39>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><38>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><37>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><36>>.
    Found 1-bit register for signal <dlyval_wr_dq_r<0><35>>.
    Found 40-bit register for signal <n0752[39:0]>.
    Found 1-bit register for signal <wrlvl_err>.
    Found 1-bit register for signal <wr_level_done_r>.
    Found 1-bit register for signal <wrlvl_rank_done_r>.
    Found 1-bit register for signal <inv_dqs_wl<7>>.
    Found 1-bit register for signal <inv_dqs_wl<6>>.
    Found 1-bit register for signal <inv_dqs_wl<5>>.
    Found 1-bit register for signal <inv_dqs_wl<4>>.
    Found 1-bit register for signal <inv_dqs_wl<3>>.
    Found 1-bit register for signal <inv_dqs_wl<2>>.
    Found 1-bit register for signal <inv_dqs_wl<1>>.
    Found 1-bit register for signal <inv_dqs_wl<0>>.
    Found 4-bit register for signal <dqs_count_r>.
    Found 4-bit register for signal <dqs_count_rep1>.
    Found 4-bit register for signal <dqs_count_rep2>.
    Found 1-bit register for signal <dq_cnt_inc>.
    Found 2-bit register for signal <rank_cnt_r>.
    Found 4-bit register for signal <wl_state_r>.
    Found 1-bit register for signal <wl_edge_detect_valid_r>.
    Found 5-bit register for signal <wl_tap_count_r>.
    Found 3-bit register for signal <rdlvl_err_byte_r>.
    Found 1-bit register for signal <rdlvl_error_r>.
    Found 1-bit register for signal <rdlvl_error_r1>.
    Found 1-bit register for signal <rdlvl_resume>.
    Found 1-bit register for signal <rdlvl_resume_r>.
    Found 1-bit register for signal <rdlvl_resume_r1>.
    Found 1-bit register for signal <rdlvl_resume_r2>.
    Found 1-bit register for signal <wrcal_err>.
    Found 16-bit register for signal <wr_calib_dly_r>.
    Found 1-bit register for signal <set_one_flag<0>>.
    Found 1-bit register for signal <set_one_flag<1>>.
    Found 1-bit register for signal <set_one_flag<2>>.
    Found 1-bit register for signal <set_one_flag<3>>.
    Found 1-bit register for signal <set_one_flag<4>>.
    Found 1-bit register for signal <set_one_flag<5>>.
    Found 1-bit register for signal <set_one_flag<6>>.
    Found 1-bit register for signal <set_one_flag<7>>.
    Found 1-bit register for signal <set_two_flag<0>>.
    Found 1-bit register for signal <set_two_flag<1>>.
    Found 1-bit register for signal <set_two_flag<2>>.
    Found 1-bit register for signal <set_two_flag<3>>.
    Found 1-bit register for signal <set_two_flag<4>>.
    Found 1-bit register for signal <set_two_flag<5>>.
    Found 1-bit register for signal <set_two_flag<6>>.
    Found 1-bit register for signal <set_two_flag<7>>.
    Found 8-bit register for signal <inv_dqs_wl_r<0>>.
    Found finite state machine <FSM_1> for signal <wl_state_r>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_69_o_GND_69_o_sub_331_OUT> created at line 541.
    Found 4-bit subtractor for signal <GND_69_o_GND_69_o_sub_368_OUT> created at line 581.
    Found 2-bit adder for signal <stable_cnt[1]_GND_69_o_add_56_OUT> created at line 284.
    Found 2-bit adder for signal <inv_stable_cnt[1]_GND_69_o_add_74_OUT> created at line 298.
    Found 5-bit adder for signal <wl_tap_count_r[4]_GND_69_o_add_282_OUT> created at line 492.
    Found 4-bit adder for signal <dqs_count_r[3]_GND_69_o_add_360_OUT> created at line 566.
    Found 4-bit adder for signal <dqs_count_rep1[3]_GND_69_o_add_361_OUT> created at line 567.
    Found 4-bit adder for signal <dqs_count_rep2[3]_GND_69_o_add_362_OUT> created at line 568.
    Found 2-bit adder for signal <rank_cnt_r[1]_GND_69_o_add_369_OUT> created at line 586.
    Found 5-bit adder for signal <n1015> created at line 641.
    Found 3x4-bit multiplier for signal <n0800> created at line 408.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep2[2]_PWR_71_o_equal_358_o> created at line 264.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_previous_r[7]_Mux_57_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_rise_wl_r[7]_Mux_58_o> created at line 285.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_rep1[2]_rd_data_inv_dqs_previous_r[7]_Mux_75_o> created at line 299.
    Found 5-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_dq_tap_wl[7][4]_wide_mux_102_OUT> created at line 341.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_edge_detect_r[7]_Mux_286_o> created at line 512.
    Found 1-bit 8-to-1 multiplexer for signal <dqs_count_r[2]_rd_data_inv_edge_detect_r[7]_Mux_314_o> created at line 529.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_71_o_equal_415_o> created at line 640.
    Found 1-bit 16-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_PWR_71_o_equal_418_o> created at line 641.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_two_flag[7]_Mux_422_o> created at line 665.
    Found 1-bit 8-to-1 multiplexer for signal <rdlvl_err_byte_r[2]_set_one_flag[7]_Mux_427_o> created at line 668.
    Found 2-bit comparator lessequal for signal <n0014> created at line 230
    Found 5-bit comparator greater for signal <GND_69_o_wl_tap_count_r[4]_LessThan_51_o> created at line 280
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_55_o> created at line 282
    Found 2-bit comparator greater for signal <stable_cnt[1]_PWR_71_o_LessThan_56_o> created at line 283
    Found 1-bit comparator equal for signal <dqs_count_rep1[2]_dqs_count_rep1[2]_equal_73_o> created at line 295
    Found 2-bit comparator greater for signal <inv_stable_cnt[1]_PWR_71_o_LessThan_74_o> created at line 297
    Found 4-bit comparator lessequal for signal <n0101> created at line 341
    Found 2-bit comparator lessequal for signal <n0133> created at line 341
    Found 5-bit comparator greater for signal <n0336> created at line 530
    Found 5-bit comparator greater for signal <PWR_71_o_wl_tap_count_r[4]_LessThan_343_o> created at line 543
    Found 4-bit comparator lessequal for signal <n0383> created at line 549
    Found 32-bit comparator equal for signal <GND_69_o_GND_69_o_equal_369_o> created at line 581
    Found 5-bit comparator lessequal for signal <n0569> created at line 673
    Summary:
	inferred   1 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred 351 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred 163 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_wrlvl> synthesized.

Synthesizing Unit <phy_read>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_read.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQS_WIDTH = 8
        DQ_WIDTH = 64
        DRAM_WIDTH = 8
        IODELAY_GRP = "IODELAY_MIG"
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
    Summary:
	no macro.
Unit <phy_read> synthesized.

Synthesizing Unit <phy_rdclk_gen>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdclk_gen.v".
    Set property "MAX_FANOUT = 10" for signal <rst_oserdes>.
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQS_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        IODELAY_GRP = "IODELAY_MIG"
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[0].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[1].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[2].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[3].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[4].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[5].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[6].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_ck_cpt[7].u_odelay_cpt>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col0.u_odelay_rsync>.
    Set property "IODELAY_GROUP = IODELAY_MIG" for instance <gen_loop_col1.u_odelay_rsync>.
    Set property "shreg_extract = no" for signal <dlyrst_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_cpt_r>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <dlyrst_rsync_r<1:0>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_cpt_r>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_cpt_r>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<3:2>>.
    Set property "shreg_extract = no" for signal <rst_oserdes_rsync_r<1:0>>.
    Set property "equivalent_register_removal = no" for signal <rst_oserdes_rsync_r<1:0>>.
WARNING:Xst:647 - Input <dlyce_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dlyinc_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dbg_rsync_tap_cnt<19:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ocbextend_rsync<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rsync_bufr<3:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit register for signal <en_clk_off_cnt_r>.
    Found 4-bit register for signal <en_clk_on_cnt_r>.
    Found 8-bit register for signal <en_clk_cpt_even_r>.
    Found 8-bit register for signal <en_clk_cpt_odd_r>.
    Found 2-bit register for signal <en_clk_rsync_even_r<1:0>>.
    Found 2-bit register for signal <en_clk_rsync_odd_r<1:0>>.
    Found 4-bit register for signal <rst_off_cnt_r>.
    Found 1-bit register for signal <rst_rsync_pre_r>.
    Found 3-bit register for signal <reset_state_r>.
    Found 4-bit register for signal <wc_oserdes_cnt_r>.
    Found 1-bit register for signal <wc_oserdes_r>.
    Found 8-bit register for signal <dlyrst_cpt_r>.
    Found 2-bit register for signal <dlyrst_rsync_r<1:0>>.
    Found 8-bit register for signal <rst_oserdes_cpt_r>.
    Found 2-bit register for signal <rst_oserdes_rsync_r<1:0>>.
    Found 4-bit register for signal <rst_rsync>.
    Found 8-bit register for signal <ocbextend_cpt_r>.
    Found 9-bit register for signal <rst_oserdes_sync_r>.
    Found 2-bit register for signal <ocbextend_rsync_r>.
    Found finite state machine <FSM_2> for signal <reset_state_r>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 27                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_oserdes (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <wc_oserdes_cnt_r[3]_GND_72_o_add_4_OUT> created at line 310.
    Found 4-bit adder for signal <en_clk_on_cnt_r[3]_GND_72_o_add_7_OUT> created at line 324.
    Found 4-bit adder for signal <en_clk_off_cnt_r[3]_GND_72_o_add_10_OUT> created at line 331.
    Found 4-bit adder for signal <rst_off_cnt_r[3]_GND_72_o_add_13_OUT> created at line 339.
    WARNING:Xst:2404 -  FFs/Latches <ocbextend_rsync_r<3:2>> (without init value) have a constant value of 0 in block <phy_rdclk_gen>.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal rst_oserdes may hinder XST clustering optimizations.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_rdclk_gen> synthesized.

Synthesizing Unit <phy_rdctrl_sync>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdctrl_sync.v".
        TCQ = 100
    Found 1-bit register for signal <rdpath_rdy_dly_r<9>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<7>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<5>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<3>>.
    Found 1-bit register for signal <rdpath_rdy_dly_r<1>>.
    Found 1-bit register for signal <dfi_rddata_valid_phy>.
    Found 1-bit register for signal <rdpath_rdy>.
    Found 1-bit register for signal <dfi_rddata_valid>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <phy_rdctrl_sync> synthesized.

Synthesizing Unit <phy_rddata_sync>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rddata_sync.v".
        TCQ = 100
        DQ_WIDTH = 64
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        nDQS_COL0 = 3
        nDQS_COL1 = 5
        nDQS_COL2 = 0
        nDQS_COL3 = 0
        DQS_LOC_COL0 = 24'b000000100000000100000000
        DQS_LOC_COL1 = 40'b0000011100000110000001010000010000000011
        DQS_LOC_COL2 = 0
        DQS_LOC_COL3 = 0
WARNING:Xst:647 - Input <clk_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_rsync<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <dfi_rd_dqs>.
    Found 256-bit register for signal <dfi_rddata>.
    Summary:
	inferred 288 D-type flip-flop(s).
Unit <phy_rddata_sync> synthesized.

Synthesizing Unit <circ_buffer_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 108
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_82_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_82_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_1> synthesized.

Synthesizing Unit <circ_buffer_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/circ_buffer.v".
        TCQ = 100
        BUF_DEPTH = 6
        DATA_WIDTH = 180
    Found 1-bit register for signal <SyncResetWt>.
    Found 1-bit register for signal <SyncResetRd>.
    Found 1-bit register for signal <WtAdrsCntr_ce>.
    Found 3-bit register for signal <RdCEshftr>.
    Found 3-bit register for signal <RdAdrsCntr>.
    Found 3-bit register for signal <WtAdrsCntr>.
    Found 3-bit adder for signal <RdAdrsCntr[2]_GND_85_o_add_1_OUT> created at line 143.
    Found 3-bit adder for signal <WtAdrsCntr[2]_GND_85_o_add_7_OUT> created at line 170.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <circ_buffer_2> synthesized.

Synthesizing Unit <phy_rdlvl>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_rdlvl.v".
        TCQ = 100
        nCK_PER_CLK = 2
        CLK_PERIOD = 5000
        REFCLK_FREQ = 200
        DQ_WIDTH = 64
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        DRAM_WIDTH = 8
        DRAM_TYPE = "DDR3"
        PD_TAP_REQ = 0
        nCL = 6
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "ON"
    Register <dlyval_dqs> equivalent to <dlyval_dq> has been removed
    Register <rd_clkdly_cnt> equivalent to <dbg_rd_clkdly_cnt> has been removed
    Register <rd_active_dly> equivalent to <dbg_rd_active_dly> has been removed
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<0><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<1><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<2><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<3><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<4><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<5><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<6><0>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<7><0>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><4>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><3>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><2>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><1>>.
    Found 1-bit register for signal <dbg_cpt_second_edge_taps<7><0>>.
    Found 5-bit register for signal <dbg_rd_active_dly>.
    Found 16-bit register for signal <dbg_rd_clkdly_cnt>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<1>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<0>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<4>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<3>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<7>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<6>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<10>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<9>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<13>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<12>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<16>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<15>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<19>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<18>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<22>>.
    Found 1-bit register for signal <dbg_rd_bitslip_cnt<21>>.
    Found 3-bit register for signal <rd_mux_sel_r>.
    Found 1-bit register for signal <mux_rd_rise0_r<0>>.
    Found 1-bit register for signal <mux_rd_fall0_r<0>>.
    Found 1-bit register for signal <mux_rd_rise1_r<0>>.
    Found 1-bit register for signal <mux_rd_fall1_r<0>>.
    Found 1-bit register for signal <mux_rd_rise0_r<1>>.
    Found 1-bit register for signal <mux_rd_fall0_r<1>>.
    Found 1-bit register for signal <mux_rd_rise1_r<1>>.
    Found 1-bit register for signal <mux_rd_fall1_r<1>>.
    Found 1-bit register for signal <mux_rd_rise0_r<2>>.
    Found 1-bit register for signal <mux_rd_fall0_r<2>>.
    Found 1-bit register for signal <mux_rd_rise1_r<2>>.
    Found 1-bit register for signal <mux_rd_fall1_r<2>>.
    Found 1-bit register for signal <mux_rd_rise0_r<3>>.
    Found 1-bit register for signal <mux_rd_fall0_r<3>>.
    Found 1-bit register for signal <mux_rd_rise1_r<3>>.
    Found 1-bit register for signal <mux_rd_fall1_r<3>>.
    Found 1-bit register for signal <mux_rd_rise0_r<4>>.
    Found 1-bit register for signal <mux_rd_fall0_r<4>>.
    Found 1-bit register for signal <mux_rd_rise1_r<4>>.
    Found 1-bit register for signal <mux_rd_fall1_r<4>>.
    Found 1-bit register for signal <mux_rd_rise0_r<5>>.
    Found 1-bit register for signal <mux_rd_fall0_r<5>>.
    Found 1-bit register for signal <mux_rd_rise1_r<5>>.
    Found 1-bit register for signal <mux_rd_fall1_r<5>>.
    Found 1-bit register for signal <mux_rd_rise0_r<6>>.
    Found 1-bit register for signal <mux_rd_fall0_r<6>>.
    Found 1-bit register for signal <mux_rd_rise1_r<6>>.
    Found 1-bit register for signal <mux_rd_fall1_r<6>>.
    Found 1-bit register for signal <mux_rd_rise0_r<7>>.
    Found 1-bit register for signal <mux_rd_fall0_r<7>>.
    Found 1-bit register for signal <mux_rd_rise1_r<7>>.
    Found 1-bit register for signal <mux_rd_fall1_r<7>>.
    Found 8-bit register for signal <dlyce_cpt>.
    Found 1-bit register for signal <dlyinc_cpt>.
    Found 4-bit register for signal <dlyce_rsync>.
    Found 1-bit register for signal <dlyinc_rsync>.
    Found 1-bit register for signal <dlyval_dq_reg_r<39>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<38>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<37>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<36>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<35>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<34>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<33>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<32>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<31>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<30>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<29>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<28>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<27>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<26>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<25>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<24>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<23>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<22>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<21>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<20>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<19>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<18>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<17>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<16>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<15>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<14>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<13>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<12>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<11>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<10>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<9>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<8>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<7>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<6>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<5>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<4>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<3>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<2>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<1>>.
    Found 1-bit register for signal <dlyval_dq_reg_r<0>>.
    Found 40-bit register for signal <dlyval_dq>.
    Found 4-bit register for signal <cnt_pipe_wait_r>.
    Found 1-bit register for signal <rdlvl_prech_req>.
    Found 1-bit register for signal <sr_rise0_r<0><1>>.
    Found 1-bit register for signal <sr_rise0_r<0><0>>.
    Found 1-bit register for signal <sr_fall0_r<0><1>>.
    Found 1-bit register for signal <sr_fall0_r<0><0>>.
    Found 1-bit register for signal <sr_rise1_r<0><1>>.
    Found 1-bit register for signal <sr_rise1_r<0><0>>.
    Found 1-bit register for signal <sr_fall1_r<0><1>>.
    Found 1-bit register for signal <sr_fall1_r<0><0>>.
    Found 1-bit register for signal <sr_rise0_r<1><1>>.
    Found 1-bit register for signal <sr_rise0_r<1><0>>.
    Found 1-bit register for signal <sr_fall0_r<1><1>>.
    Found 1-bit register for signal <sr_fall0_r<1><0>>.
    Found 1-bit register for signal <sr_rise1_r<1><1>>.
    Found 1-bit register for signal <sr_rise1_r<1><0>>.
    Found 1-bit register for signal <sr_fall1_r<1><1>>.
    Found 1-bit register for signal <sr_fall1_r<1><0>>.
    Found 1-bit register for signal <sr_rise0_r<2><1>>.
    Found 1-bit register for signal <sr_rise0_r<2><0>>.
    Found 1-bit register for signal <sr_fall0_r<2><1>>.
    Found 1-bit register for signal <sr_fall0_r<2><0>>.
    Found 1-bit register for signal <sr_rise1_r<2><1>>.
    Found 1-bit register for signal <sr_rise1_r<2><0>>.
    Found 1-bit register for signal <sr_fall1_r<2><1>>.
    Found 1-bit register for signal <sr_fall1_r<2><0>>.
    Found 1-bit register for signal <sr_rise0_r<3><1>>.
    Found 1-bit register for signal <sr_rise0_r<3><0>>.
    Found 1-bit register for signal <sr_fall0_r<3><1>>.
    Found 1-bit register for signal <sr_fall0_r<3><0>>.
    Found 1-bit register for signal <sr_rise1_r<3><1>>.
    Found 1-bit register for signal <sr_rise1_r<3><0>>.
    Found 1-bit register for signal <sr_fall1_r<3><1>>.
    Found 1-bit register for signal <sr_fall1_r<3><0>>.
    Found 1-bit register for signal <sr_rise0_r<4><1>>.
    Found 1-bit register for signal <sr_rise0_r<4><0>>.
    Found 1-bit register for signal <sr_fall0_r<4><1>>.
    Found 1-bit register for signal <sr_fall0_r<4><0>>.
    Found 1-bit register for signal <sr_rise1_r<4><1>>.
    Found 1-bit register for signal <sr_rise1_r<4><0>>.
    Found 1-bit register for signal <sr_fall1_r<4><1>>.
    Found 1-bit register for signal <sr_fall1_r<4><0>>.
    Found 1-bit register for signal <sr_rise0_r<5><1>>.
    Found 1-bit register for signal <sr_rise0_r<5><0>>.
    Found 1-bit register for signal <sr_fall0_r<5><1>>.
    Found 1-bit register for signal <sr_fall0_r<5><0>>.
    Found 1-bit register for signal <sr_rise1_r<5><1>>.
    Found 1-bit register for signal <sr_rise1_r<5><0>>.
    Found 1-bit register for signal <sr_fall1_r<5><1>>.
    Found 1-bit register for signal <sr_fall1_r<5><0>>.
    Found 1-bit register for signal <sr_rise0_r<6><1>>.
    Found 1-bit register for signal <sr_rise0_r<6><0>>.
    Found 1-bit register for signal <sr_fall0_r<6><1>>.
    Found 1-bit register for signal <sr_fall0_r<6><0>>.
    Found 1-bit register for signal <sr_rise1_r<6><1>>.
    Found 1-bit register for signal <sr_rise1_r<6><0>>.
    Found 1-bit register for signal <sr_fall1_r<6><1>>.
    Found 1-bit register for signal <sr_fall1_r<6><0>>.
    Found 1-bit register for signal <sr_rise0_r<7><1>>.
    Found 1-bit register for signal <sr_rise0_r<7><0>>.
    Found 1-bit register for signal <sr_fall0_r<7><1>>.
    Found 1-bit register for signal <sr_fall0_r<7><0>>.
    Found 1-bit register for signal <sr_rise1_r<7><1>>.
    Found 1-bit register for signal <sr_rise1_r<7><0>>.
    Found 1-bit register for signal <sr_fall1_r<7><1>>.
    Found 1-bit register for signal <sr_fall1_r<7><0>>.
    Found 4-bit register for signal <cnt_shift_r>.
    Found 1-bit register for signal <sr_valid_r>.
    Found 1-bit register for signal <store_sr_done_r>.
    Found 1-bit register for signal <store_sr_r>.
    Found 1-bit register for signal <sr_match_valid_r>.
    Found 1-bit register for signal <sr_match_valid_r1>.
    Found 1-bit register for signal <old_sr_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r>.
    Found 1-bit register for signal <prev_match_valid_r1>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<0><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<0><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<0><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<1><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<1><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<1><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<2><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<2><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<2><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<3><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<3><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<3><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<4><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<4><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<4><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<5><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<5><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<5><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<6><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<6><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<6><0>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <prev_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise0_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall0_r<7><0>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><1>>.
    Found 1-bit register for signal <old_sr_rise1_r<7><0>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><1>>.
    Found 1-bit register for signal <old_sr_fall1_r<7><0>>.
    Found 1-bit register for signal <sr_match_rise0_r<0>>.
    Found 1-bit register for signal <sr_match_fall0_r<0>>.
    Found 1-bit register for signal <sr_match_rise1_r<0>>.
    Found 1-bit register for signal <sr_match_fall1_r<0>>.
    Found 1-bit register for signal <prev_match_rise0_r<0>>.
    Found 1-bit register for signal <prev_match_fall0_r<0>>.
    Found 1-bit register for signal <prev_match_rise1_r<0>>.
    Found 1-bit register for signal <prev_match_fall1_r<0>>.
    Found 1-bit register for signal <sr_match_rise0_r<1>>.
    Found 1-bit register for signal <sr_match_fall0_r<1>>.
    Found 1-bit register for signal <sr_match_rise1_r<1>>.
    Found 1-bit register for signal <sr_match_fall1_r<1>>.
    Found 1-bit register for signal <prev_match_rise0_r<1>>.
    Found 1-bit register for signal <prev_match_fall0_r<1>>.
    Found 1-bit register for signal <prev_match_rise1_r<1>>.
    Found 1-bit register for signal <prev_match_fall1_r<1>>.
    Found 1-bit register for signal <sr_match_rise0_r<2>>.
    Found 1-bit register for signal <sr_match_fall0_r<2>>.
    Found 1-bit register for signal <sr_match_rise1_r<2>>.
    Found 1-bit register for signal <sr_match_fall1_r<2>>.
    Found 1-bit register for signal <prev_match_rise0_r<2>>.
    Found 1-bit register for signal <prev_match_fall0_r<2>>.
    Found 1-bit register for signal <prev_match_rise1_r<2>>.
    Found 1-bit register for signal <prev_match_fall1_r<2>>.
    Found 1-bit register for signal <sr_match_rise0_r<3>>.
    Found 1-bit register for signal <sr_match_fall0_r<3>>.
    Found 1-bit register for signal <sr_match_rise1_r<3>>.
    Found 1-bit register for signal <sr_match_fall1_r<3>>.
    Found 1-bit register for signal <prev_match_rise0_r<3>>.
    Found 1-bit register for signal <prev_match_fall0_r<3>>.
    Found 1-bit register for signal <prev_match_rise1_r<3>>.
    Found 1-bit register for signal <prev_match_fall1_r<3>>.
    Found 1-bit register for signal <sr_match_rise0_r<4>>.
    Found 1-bit register for signal <sr_match_fall0_r<4>>.
    Found 1-bit register for signal <sr_match_rise1_r<4>>.
    Found 1-bit register for signal <sr_match_fall1_r<4>>.
    Found 1-bit register for signal <prev_match_rise0_r<4>>.
    Found 1-bit register for signal <prev_match_fall0_r<4>>.
    Found 1-bit register for signal <prev_match_rise1_r<4>>.
    Found 1-bit register for signal <prev_match_fall1_r<4>>.
    Found 1-bit register for signal <sr_match_rise0_r<5>>.
    Found 1-bit register for signal <sr_match_fall0_r<5>>.
    Found 1-bit register for signal <sr_match_rise1_r<5>>.
    Found 1-bit register for signal <sr_match_fall1_r<5>>.
    Found 1-bit register for signal <prev_match_rise0_r<5>>.
    Found 1-bit register for signal <prev_match_fall0_r<5>>.
    Found 1-bit register for signal <prev_match_rise1_r<5>>.
    Found 1-bit register for signal <prev_match_fall1_r<5>>.
    Found 1-bit register for signal <sr_match_rise0_r<6>>.
    Found 1-bit register for signal <sr_match_fall0_r<6>>.
    Found 1-bit register for signal <sr_match_rise1_r<6>>.
    Found 1-bit register for signal <sr_match_fall1_r<6>>.
    Found 1-bit register for signal <prev_match_rise0_r<6>>.
    Found 1-bit register for signal <prev_match_fall0_r<6>>.
    Found 1-bit register for signal <prev_match_rise1_r<6>>.
    Found 1-bit register for signal <prev_match_fall1_r<6>>.
    Found 1-bit register for signal <sr_match_rise0_r<7>>.
    Found 1-bit register for signal <sr_match_fall0_r<7>>.
    Found 1-bit register for signal <sr_match_rise1_r<7>>.
    Found 1-bit register for signal <sr_match_fall1_r<7>>.
    Found 1-bit register for signal <prev_match_rise0_r<7>>.
    Found 1-bit register for signal <prev_match_fall0_r<7>>.
    Found 1-bit register for signal <prev_match_rise1_r<7>>.
    Found 1-bit register for signal <prev_match_fall1_r<7>>.
    Found 1-bit register for signal <sr_match_rise0_and_r>.
    Found 1-bit register for signal <sr_match_fall0_and_r>.
    Found 1-bit register for signal <sr_match_rise1_and_r>.
    Found 1-bit register for signal <sr_match_fall1_and_r>.
    Found 1-bit register for signal <prev_match_rise0_and_r>.
    Found 1-bit register for signal <prev_match_fall0_and_r>.
    Found 1-bit register for signal <prev_match_rise1_and_r>.
    Found 1-bit register for signal <prev_match_fall1_and_r>.
    Found 1-bit register for signal <found_edge_r>.
    Found 1-bit register for signal <found_edge_valid_r>.
    Found 1-bit register for signal <prev_found_edge_r>.
    Found 12-bit register for signal <detect_edge_cnt0_r>.
    Found 1-bit register for signal <detect_edge_cnt1_en_r>.
    Found 12-bit register for signal <detect_edge_cnt1_r>.
    Found 1-bit register for signal <detect_edge_done_r>.
    Found 3-bit register for signal <cnt_eye_size_r>.
    Found 1-bit register for signal <found_stable_eye_r>.
    Found 1-bit register for signal <last_tap_jitter_r>.
    Found 1-bit register for signal <found_edge_latched_r>.
    Found 1-bit register for signal <found_jitter_latched_r>.
    Found 5-bit register for signal <idel_tap_cnt_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_cpt_r>.
    Found 1-bit register for signal <idel_tap_limit_dq_r>.
    Found 3-bit register for signal <cal1_cnt_cpt_r>.
    Found 1-bit register for signal <cal1_dlyce_cpt_r>.
    Found 1-bit register for signal <cal1_dlyinc_cpt_r>.
    Found 5-bit register for signal <cal1_dq_tap_cnt_r>.
    Found 1-bit register for signal <cal1_dq_taps_inc_r>.
    Found 1-bit register for signal <cal1_prech_req_r>.
    Found 1-bit register for signal <cal1_store_sr_req_r>.
    Found 5-bit register for signal <cal1_state_r>.
    Found 6-bit register for signal <cnt_idel_dec_cpt_r>.
    Found 5-bit register for signal <cnt_idel_inc_cpt_r>.
    Found 5-bit register for signal <cnt_idel_skip_idel_r>.
    Found 1-bit register for signal <detect_edge_start_r>.
    Found 1-bit register for signal <found_dq_edge_r>.
    Found 1-bit register for signal <found_first_edge_r>.
    Found 1-bit register for signal <found_second_edge_r>.
    Found 5-bit register for signal <first_edge_taps_r>.
    Found 1-bit register for signal <new_cnt_cpt_r>.
    Found 1-bit register for signal <rdlvl_done<0>>.
    Found 1-bit register for signal <rdlvl_err<0>>.
    Found 5-bit register for signal <right_edge_taps_r>.
    Found 5-bit register for signal <second_edge_taps_r>.
    Found 5-bit register for signal <second_edge_dq_taps_r>.
    Found 6-bit register for signal <tby4_r>.
    Found 1-bit register for signal <rd_active_r>.
    Found 1-bit register for signal <rd_active_posedge_r>.
    Found 1-bit register for signal <pat_match_rise0_r<0>>.
    Found 1-bit register for signal <pat_match_fall0_r<0>>.
    Found 1-bit register for signal <pat_match_rise1_r<0>>.
    Found 1-bit register for signal <pat_match_fall1_r<0>>.
    Found 1-bit register for signal <pat_match_rise0_r<1>>.
    Found 1-bit register for signal <pat_match_fall0_r<1>>.
    Found 1-bit register for signal <pat_match_rise1_r<1>>.
    Found 1-bit register for signal <pat_match_fall1_r<1>>.
    Found 1-bit register for signal <pat_match_rise0_r<2>>.
    Found 1-bit register for signal <pat_match_fall0_r<2>>.
    Found 1-bit register for signal <pat_match_rise1_r<2>>.
    Found 1-bit register for signal <pat_match_fall1_r<2>>.
    Found 1-bit register for signal <pat_match_rise0_r<3>>.
    Found 1-bit register for signal <pat_match_fall0_r<3>>.
    Found 1-bit register for signal <pat_match_rise1_r<3>>.
    Found 1-bit register for signal <pat_match_fall1_r<3>>.
    Found 1-bit register for signal <pat_match_rise0_r<4>>.
    Found 1-bit register for signal <pat_match_fall0_r<4>>.
    Found 1-bit register for signal <pat_match_rise1_r<4>>.
    Found 1-bit register for signal <pat_match_fall1_r<4>>.
    Found 1-bit register for signal <pat_match_rise0_r<5>>.
    Found 1-bit register for signal <pat_match_fall0_r<5>>.
    Found 1-bit register for signal <pat_match_rise1_r<5>>.
    Found 1-bit register for signal <pat_match_fall1_r<5>>.
    Found 1-bit register for signal <pat_match_rise0_r<6>>.
    Found 1-bit register for signal <pat_match_fall0_r<6>>.
    Found 1-bit register for signal <pat_match_rise1_r<6>>.
    Found 1-bit register for signal <pat_match_fall1_r<6>>.
    Found 1-bit register for signal <pat_match_rise0_r<7>>.
    Found 1-bit register for signal <pat_match_fall0_r<7>>.
    Found 1-bit register for signal <pat_match_rise1_r<7>>.
    Found 1-bit register for signal <pat_match_fall1_r<7>>.
    Found 1-bit register for signal <pat_match_rise0_and_r>.
    Found 1-bit register for signal <pat_match_fall0_and_r>.
    Found 1-bit register for signal <pat_match_rise1_and_r>.
    Found 1-bit register for signal <pat_match_fall1_and_r>.
    Found 1-bit register for signal <pat_data_match_r>.
    Found 1-bit register for signal <rden_wait_r>.
    Found 3-bit register for signal <cnt_rden_wait_r>.
    Found 16-bit register for signal <rd_bitslip_cnt>.
    Found 1-bit register for signal <cal_clkdiv_clkdiv_inv_r>.
    Found 3-bit register for signal <cal_clkdiv_cnt_clkdiv_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyce_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_dlyinc_rsync_r>.
    Found 1-bit register for signal <cal_clkdiv_idel_rsync_inc_r>.
    Found 1-bit register for signal <cal_clkdiv_prech_req_r>.
    Found 4-bit register for signal <cal_clkdiv_state_r>.
    Found 1-bit register for signal <cal_clkdiv_store_sr_req_r>.
    Found 8-bit register for signal <clkdiv_inv_r>.
    Found 5-bit register for signal <idel_tap_delta_rsync_r>.
    Found 5-bit register for signal <min_rsync_marg_r>.
    Found 1-bit register for signal <new_cnt_clkdiv_r>.
    Found 1-bit register for signal <pol_min_rsync_marg_r>.
    Found 1-bit register for signal <rdlvl_clkdiv_done>.
    Found 2-bit register for signal <cal2_cnt_bitslip_r>.
    Found 5-bit register for signal <cal2_cnt_rd_dly_r>.
    Found 3-bit register for signal <cal2_cnt_rden_r>.
    Found 1-bit register for signal <cal2_done_r>.
    Found 1-bit register for signal <cal2_en_dqs_skew_r>.
    Found 5-bit register for signal <cal2_max_cnt_rd_dly_r>.
    Found 1-bit register for signal <cal2_prech_req_r>.
    Found 16-bit register for signal <cal2_rd_bitslip_cnt_r>.
    Found 3-bit register for signal <cal2_state_r>.
    Found 1-bit register for signal <rdlvl_pat_err>.
    Found 1-bit register for signal <cal2_dly_cnt_r<39>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<38>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<37>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<36>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<35>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<34>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<33>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<32>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<31>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<30>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<29>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<28>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<27>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<26>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<25>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<24>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<23>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<22>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<21>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<20>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<19>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<18>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<17>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<16>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_r<0>>.
    Found 5-bit register for signal <cal2_rd_active_dly_r>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<0><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<1>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<0>>.
    Found 1-bit register for signal <cal2_deskew_err_r<0>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<1><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<3>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<2>>.
    Found 1-bit register for signal <cal2_deskew_err_r<1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<2><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<5>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<4>>.
    Found 1-bit register for signal <cal2_deskew_err_r<2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<3><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<7>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<6>>.
    Found 1-bit register for signal <cal2_deskew_err_r<3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<4><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<9>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<8>>.
    Found 1-bit register for signal <cal2_deskew_err_r<4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<5><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<11>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<10>>.
    Found 1-bit register for signal <cal2_deskew_err_r<5>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<6><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<13>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<12>>.
    Found 1-bit register for signal <cal2_deskew_err_r<6>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><4>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><3>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><2>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><1>>.
    Found 1-bit register for signal <cal2_dly_cnt_delta_r<7><0>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<15>>.
    Found 1-bit register for signal <cal2_clkdly_cnt_r<14>>.
    Found 1-bit register for signal <cal2_deskew_err_r<7>>.
    Found 1-bit register for signal <rdlvl_err<1>>.
    Found 1-bit register for signal <cal2_done_r1>.
    Found 1-bit register for signal <cal2_done_r2>.
    Found 1-bit register for signal <cal2_done_r3>.
    Found 1-bit register for signal <rdlvl_done<1>>.
    Found 1-bit register for signal <dbg_cpt_first_edge_taps<0><4>>.
    Found finite state machine <FSM_3> for signal <cal1_state_r>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 42                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <cal_clkdiv_state_r>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <cal2_state_r>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <n2289> created at line 1284.
    Found 6-bit subtractor for signal <GND_87_o_GND_87_o_sub_418_OUT> created at line 1297.
    Found 6-bit subtractor for signal <n2312[5:0]> created at line 1395.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[4]_sub_787_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[9]_sub_796_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[14]_sub_805_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[19]_sub_814_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[24]_sub_823_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[29]_sub_832_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[34]_sub_841_OUT> created at line 2100.
    Found 5-bit subtractor for signal <cal2_max_cnt_rd_dly_r[4]_cal2_dly_cnt_r[39]_sub_850_OUT> created at line 2100.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_87_o_add_100_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_87_o_add_109_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_87_o_add_118_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_87_o_add_127_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_87_o_add_136_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_87_o_add_145_OUT> created at line 505.
    Found 6-bit adder for signal <rd_mux_sel_r[2]_GND_87_o_add_154_OUT> created at line 505.
    Found 4-bit adder for signal <cnt_pipe_wait_r[3]_GND_87_o_add_223_OUT> created at line 647.
    Found 4-bit adder for signal <cnt_shift_r[3]_GND_87_o_add_239_OUT> created at line 707.
    Found 12-bit adder for signal <detect_edge_cnt0_r[11]_GND_87_o_add_337_OUT> created at line 918.
    Found 12-bit adder for signal <detect_edge_cnt1_r[11]_GND_87_o_add_346_OUT> created at line 946.
    Found 3-bit adder for signal <cnt_eye_size_r[2]_GND_87_o_add_360_OUT> created at line 1025.
    Found 5-bit adder for signal <idel_tap_cnt_cpt_r[4]_GND_87_o_add_369_OUT> created at line 1046.
    Found 31-bit adder for signal <n2290> created at line 1284.
    Found 6-bit adder for signal <n2749> created at line 1290.
    Found 32-bit adder for signal <n2294> created at line 1297.
    Found 3-bit adder for signal <cal1_cnt_cpt_r[2]_GND_87_o_add_426_OUT> created at line 1343.
    Found 5-bit adder for signal <cal1_dq_tap_cnt_r[4]_GND_87_o_add_450_OUT> created at line 1413.
    Found 7-bit adder for signal <n2758> created at line 1480.
    Found 32-bit adder for signal <n2354> created at line 1541.
    Found 6-bit adder for signal <n3007> created at line 1543.
    Found 3-bit adder for signal <cnt_rden_wait_r[2]_GND_87_o_add_582_OUT> created at line 1650.
    Found 5-bit adder for signal <idel_tap_delta_rsync_r[4]_GND_87_o_add_607_OUT> created at line 1784.
    Found 3-bit adder for signal <cal_clkdiv_cnt_clkdiv_r[2]_GND_87_o_add_622_OUT> created at line 1880.
    Found 5-bit adder for signal <cal2_cnt_rd_dly_r[4]_GND_87_o_add_655_OUT> created at line 1974.
    Found 2-bit adder for signal <cal2_cnt_bitslip_r[1]_GND_87_o_add_658_OUT> created at line 1984.
    Found 3-bit adder for signal <n2810> created at line 1996.
    Found 3-bit adder for signal <cal2_cnt_rden_r[2]_GND_87_o_add_730_OUT> created at line 2037.
    Found 5-bit subtractor for signal <GND_87_o_GND_87_o_sub_371_OUT<4:0>> created at line 1048.
    Found 6-bit subtractor for signal <GND_87_o_GND_87_o_sub_417_OUT<5:0>> created at line 1293.
    Found 6-bit subtractor for signal <GND_87_o_GND_87_o_sub_437_OUT<5:0>> created at line 1372.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_87_o_sub_454_OUT<4:0>> created at line 1479.
    Found 5-bit subtractor for signal <tby4_r[5]_GND_87_o_sub_458_OUT<4:0>> created at line 1483.
    Found 5-bit subtractor for signal <GND_87_o_GND_87_o_sub_464_OUT<4:0>> created at line 1497.
    Found 5-bit subtractor for signal <GND_87_o_GND_87_o_sub_467_OUT<4:0>> created at line 1525.
    Found 5-bit subtractor for signal <GND_87_o_GND_87_o_sub_611_OUT<4:0>> created at line 1809.
    Found 5-bit subtractor for signal <GND_87_o_GND_87_o_sub_783_OUT<4:0>> created at line 2091.
    Found 3x3-bit multiplier for signal <PWR_88_o_cal1_cnt_cpt_r[2]_MuLt_175_OUT> created at line 599.
    Found 30-bit shifter logical right for signal <n2402> created at line 1996
    Found 3x3-bit multiplier for signal <PWR_88_o_cal2_cnt_rden_r[2]_MuLt_688_OUT> created at line 2021.
    Found 3-bit 3-to-1 multiplexer for signal <rdlvl_clkdiv_done_cal2_cnt_rden_r[2]_wide_mux_92_OUT> created at line 490.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_95_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_96_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_97_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_98_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_101_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_103_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_105_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_107_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_110_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_112_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_114_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_116_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_119_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_121_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_123_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_125_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_128_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_130_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_132_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_134_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_137_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_139_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_141_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_143_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_146_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_148_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_150_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_152_o> created at line 511.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise0[63]_Mux_155_o> created at line 505.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall0[63]_Mux_157_o> created at line 507.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_rise1[63]_Mux_159_o> created at line 509.
    Found 1-bit 64-to-1 multiplexer for signal <rd_mux_sel_r[2]_rd_data_fall1[63]_Mux_161_o> created at line 511.
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_old_sr_rise0_r[0][1]_equal_256_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_old_sr_fall0_r[0][1]_equal_257_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_old_sr_rise1_r[0][1]_equal_258_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_old_sr_fall1_r[0][1]_equal_259_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[0][1]_prev_sr_rise0_r[0][1]_equal_260_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[0][1]_prev_sr_fall0_r[0][1]_equal_261_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[0][1]_prev_sr_rise1_r[0][1]_equal_262_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[0][1]_prev_sr_fall1_r[0][1]_equal_263_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_old_sr_rise0_r[1][1]_equal_265_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_old_sr_fall0_r[1][1]_equal_266_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_old_sr_rise1_r[1][1]_equal_267_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_old_sr_fall1_r[1][1]_equal_268_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[1][1]_prev_sr_rise0_r[1][1]_equal_269_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[1][1]_prev_sr_fall0_r[1][1]_equal_270_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[1][1]_prev_sr_rise1_r[1][1]_equal_271_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[1][1]_prev_sr_fall1_r[1][1]_equal_272_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_old_sr_rise0_r[2][1]_equal_274_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_old_sr_fall0_r[2][1]_equal_275_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_old_sr_rise1_r[2][1]_equal_276_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_old_sr_fall1_r[2][1]_equal_277_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[2][1]_prev_sr_rise0_r[2][1]_equal_278_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[2][1]_prev_sr_fall0_r[2][1]_equal_279_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[2][1]_prev_sr_rise1_r[2][1]_equal_280_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[2][1]_prev_sr_fall1_r[2][1]_equal_281_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_old_sr_rise0_r[3][1]_equal_283_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_old_sr_fall0_r[3][1]_equal_284_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_old_sr_rise1_r[3][1]_equal_285_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_old_sr_fall1_r[3][1]_equal_286_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[3][1]_prev_sr_rise0_r[3][1]_equal_287_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[3][1]_prev_sr_fall0_r[3][1]_equal_288_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[3][1]_prev_sr_rise1_r[3][1]_equal_289_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[3][1]_prev_sr_fall1_r[3][1]_equal_290_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_old_sr_rise0_r[4][1]_equal_292_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_old_sr_fall0_r[4][1]_equal_293_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_old_sr_rise1_r[4][1]_equal_294_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_old_sr_fall1_r[4][1]_equal_295_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[4][1]_prev_sr_rise0_r[4][1]_equal_296_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[4][1]_prev_sr_fall0_r[4][1]_equal_297_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[4][1]_prev_sr_rise1_r[4][1]_equal_298_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[4][1]_prev_sr_fall1_r[4][1]_equal_299_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_old_sr_rise0_r[5][1]_equal_301_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_old_sr_fall0_r[5][1]_equal_302_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_303_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_old_sr_fall1_r[5][1]_equal_304_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[5][1]_prev_sr_rise0_r[5][1]_equal_305_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[5][1]_prev_sr_fall0_r[5][1]_equal_306_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[5][1]_prev_sr_rise1_r[5][1]_equal_307_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[5][1]_prev_sr_fall1_r[5][1]_equal_308_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_old_sr_rise0_r[6][1]_equal_310_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_old_sr_fall0_r[6][1]_equal_311_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_old_sr_rise1_r[6][1]_equal_312_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_old_sr_fall1_r[6][1]_equal_313_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[6][1]_prev_sr_rise0_r[6][1]_equal_314_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[6][1]_prev_sr_fall0_r[6][1]_equal_315_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[6][1]_prev_sr_rise1_r[6][1]_equal_316_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[6][1]_prev_sr_fall1_r[6][1]_equal_317_o> created at line 852
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_old_sr_rise0_r[7][1]_equal_319_o> created at line 816
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_old_sr_fall0_r[7][1]_equal_320_o> created at line 821
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_old_sr_rise1_r[7][1]_equal_321_o> created at line 826
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_old_sr_fall1_r[7][1]_equal_322_o> created at line 831
    Found 2-bit comparator equal for signal <sr_rise0_r[7][1]_prev_sr_rise0_r[7][1]_equal_323_o> created at line 837
    Found 2-bit comparator equal for signal <sr_fall0_r[7][1]_prev_sr_fall0_r[7][1]_equal_324_o> created at line 842
    Found 2-bit comparator equal for signal <sr_rise1_r[7][1]_prev_sr_rise1_r[7][1]_equal_325_o> created at line 847
    Found 2-bit comparator equal for signal <sr_fall1_r[7][1]_prev_sr_fall1_r[7][1]_equal_326_o> created at line 852
    Found 5-bit comparator lessequal for signal <n1338> created at line 1289
    Found 6-bit comparator greater for signal <BUS_0036_GND_87_o_LessThan_415_o> created at line 1290
    Found 3-bit comparator greater for signal <PWR_88_o_INV_1188_o> created at line 1336
    Found 6-bit comparator greater for signal <GND_87_o_tby4_r[5]_LessThan_441_o> created at line 1383
    Found 6-bit comparator lessequal for signal <n1389> created at line 1478
    Found 7-bit comparator lessequal for signal <n1393> created at line 1480
    Found 5-bit comparator lessequal for signal <idel_tap_delta_rsync_r[4]_min_rsync_marg_r[4]_LessThan_598_o> created at line 1756
    Found 3-bit comparator greater for signal <PWR_88_o_INV_1207_o> created at line 1872
    Found 5-bit comparator lessequal for signal <cal2_max_cnt_rd_dly_r[4]_cal2_cnt_rd_dly_r[4]_LessThan_687_o> created at line 2013
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<2><0:0>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<5><2:2>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<8><5:5>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<11><8:8>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<14><11:11>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<17><14:14>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<20><17:17>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    WARNING:Xst:2404 -  FFs/Latches <dbg_rd_bitslip_cnt<23><20:20>> (without init value) have a constant value of 0 in block <phy_rdlvl>.
    Summary:
	inferred   2 Multiplier(s).
	inferred  44 Adder/Subtractor(s).
	inferred 870 D-type flip-flop(s).
	inferred  73 Comparator(s).
	inferred 242 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   3 Finite State Machine(s).
Unit <phy_rdlvl> synthesized.

Synthesizing Unit <phy_pd_top>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd_top.v".
        TCQ = 100
        DQS_CNT_WIDTH = 3
        DQS_WIDTH = 8
        PD_LHC_WIDTH = 16
        PD_CALIB_MODE = "PARALLEL"
        PD_MSB_SEL = 8
        PD_DQS0_ONLY = "ON"
        SIM_CAL_OPTION = "NONE"
        DEBUG_PORT = "ON"
WARNING:Xst:647 - Input <dlyval_rdlvl_dqs<39:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall0<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_rise1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_dqs_fall1<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <prech_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_pd_maintain_0_only> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pd_PSEN>.
    Found 1-bit register for signal <pd_PSINCDEC>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <phy_pd_top> synthesized.

Synthesizing Unit <phy_pd>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/phy/phy_pd.v".
        TCQ = 100
        SIM_CAL_OPTION = "NONE"
        PD_LHC_WIDTH = 16
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <high_done>.
    Found 1-bit register for signal <low_nearly_done_r>.
    Found 1-bit register for signal <high_nearly_done_r>.
    Found 1-bit register for signal <pd_incdec_tp>.
    Found 1-bit register for signal <gen_rvpls.read_valid_shftr>.
    Found 1-bit register for signal <pd_en>.
    Found 1-bit register for signal <first_calib_sample>.
    Found 1-bit register for signal <rev_direction>.
    Found 1-bit register for signal <pd_en_maintain>.
    Found 1-bit register for signal <pd_incdec_maintain>.
    Found 5-bit register for signal <dqs_dly_val_r>.
    Found 3-bit register for signal <pd_state_r>.
    Found 6-bit register for signal <calib_done_cntr>.
    Found 2-bit register for signal <l_addend>.
    Found 2-bit register for signal <h_addend>.
    Found 16-bit register for signal <low>.
    Found 16-bit register for signal <high>.
    Found 3-bit register for signal <samples_done_pl>.
    Found 4-bit register for signal <pd_done_state_r>.
    Found 1-bit register for signal <pd_incdec_done>.
    Found 1-bit register for signal <low_done>.
    Found finite state machine <FSM_6> for signal <pd_state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <dqs_dly_val_r[4]_GND_90_o_add_26_OUT> created at line 416.
    Found 6-bit adder for signal <calib_done_cntr[5]_GND_90_o_add_47_OUT> created at line 502.
    Found 16-bit adder for signal <low_d> created at line 536.
    Found 16-bit adder for signal <high_d> created at line 546.
    Found 4-bit adder for signal <pd_done_state_r[3]_GND_90_o_add_72_OUT> created at line 593.
    Found 4-bit subtractor for signal <hyst_mux_sel> created at line 184.
    Found 5-bit subtractor for signal <GND_90_o_GND_90_o_sub_28_OUT<4:0>> created at line 417.
    Found 1-bit 16-to-1 multiplexer for signal <low_mux> created at line 203.
    Found 1-bit 16-to-1 multiplexer for signal <high_mux> created at line 205.
    Found 1-bit 16-to-1 multiplexer for signal <low_nearly_done> created at line 232.
    Found 1-bit 16-to-1 multiplexer for signal <high_nearly_done> created at line 233.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phy_pd> synthesized.

Synthesizing Unit <ui_top>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_top.v".
        TCQ = 100
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
        BANK_WIDTH = 3
        COL_WIDTH = 10
        CWL = 5
        ECC = "OFF"
        ECC_TEST = "OFF"
        ORDERING = "STRICT"
        RANKS = 1
        RANK_WIDTH = 1
        ROW_WIDTH = 14
        MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
    Set property "MAX_FANOUT = 10" for signal <rst_final>.
WARNING:Xst:647 - Input <app_addr<27:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <accept> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rst_final>.
    Found 10-bit register for signal <rst_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <ui_top> synthesized.

Synthesizing Unit <ui_cmd>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_cmd.v".
        TCQ = 100
        ADDR_WIDTH = 28
        BANK_WIDTH = 3
        COL_WIDTH = 10
        RANK_WIDTH = 1
        ROW_WIDTH = 14
        RANKS = 1
        MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
    Set property "syn_maxfan = 10" for signal <app_rdy_r>.
    Set property "MAX_FANOUT = 10" for signal <app_rdy_r>.
    Found 1-bit register for signal <app_rdy_inv_r>.
    Found 28-bit register for signal <app_addr_r1>.
    Found 28-bit register for signal <app_addr_r2>.
    Found 3-bit register for signal <app_cmd_r1>.
    Found 3-bit register for signal <app_cmd_r2>.
    Found 1-bit register for signal <app_sz_r1>.
    Found 1-bit register for signal <app_sz_r2>.
    Found 1-bit register for signal <app_hi_pri_r1>.
    Found 1-bit register for signal <app_hi_pri_r2>.
    Found 1-bit register for signal <app_en_r1>.
    Found 1-bit register for signal <app_en_r2>.
    Found 1-bit register for signal <app_rdy_r>.
INFO:Xst:2774 - HDL ADVISOR - MAX_FANOUT property attached to signal app_rdy_r may hinder XST clustering optimizations.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ui_cmd> synthesized.

Synthesizing Unit <ui_wr_data>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_wr_data.v".
    Set property "MAX_FANOUT = 20" for signal <app_wdf_rdy_r>.
        TCQ = 100
        APP_DATA_WIDTH = 256
        APP_MASK_WIDTH = 32
        ECC = "OFF"
        ECC_TEST = "OFF"
        CWL = 5
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy1>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy2>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy3>.
    Set property "equivalent_register_removal = no" for signal <app_wdf_rdy_r_copy4>.
WARNING:Xst:647 - Input <app_raw_not_ecc<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <app_wdf_mask_r1>.
    Found 1-bit register for signal <app_wdf_wren_r1>.
    Found 1-bit register for signal <app_wdf_end_r1>.
    Found 4-bit register for signal <rd_data_indx_r>.
    Found 1-bit register for signal <rd_data_upd_indx_r>.
    Found 4-bit register for signal <data_buf_addr_cnt_r>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy1>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy2>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy3>.
    Found 1-bit register for signal <app_wdf_rdy_r_copy4>.
    Found 4-bit register for signal <wr_data_indx_r>.
    Found 4-bit register for signal <write_data_control.wb_wr_data_addr_r>.
    Found 1-bit register for signal <write_data_control.wb_wr_data_addr0_r>.
    Found 16-bit register for signal <occupied_counter.occ_cnt>.
    Found 1-bit register for signal <app_wdf_rdy_r>.
    Found 5-bit register for signal <wr_req_counter.wr_req_cnt_r>.
    Found 5-bit register for signal <write_buffer.rd_addr_r>.
    Found 256-bit register for signal <app_wdf_data_r1>.
    Found 5-bit subtractor for signal <wr_req_counter.wr_req_cnt_r[4]_GND_95_o_sub_38_OUT> created at line 376.
    Found 4-bit adder for signal <rd_data_indx_r[3]_GND_95_o_add_6_OUT> created at line 232.
    Found 4-bit adder for signal <data_buf_addr_cnt_r[3]_GND_95_o_add_12_OUT> created at line 252.
    Found 4-bit adder for signal <wr_data_indx_r[3]_GND_95_o_add_18_OUT> created at line 283.
    Found 5-bit adder for signal <wr_req_counter.wr_req_cnt_r[4]_GND_95_o_add_38_OUT> created at line 377.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 339 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <ui_wr_data> synthesized.

Synthesizing Unit <ui_rd_data>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/ui/ui_rd_data.v".
    Set property "MAX_FANOUT = 20".
        TCQ = 100
        APP_DATA_WIDTH = 256
        ECC = "OFF"
        ORDERING = "STRICT"
WARNING:Xst:647 - Input <rd_data_addr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecc_multiple<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_data_offset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'app_ecc_multiple_err_r', unconnected in block 'ui_rd_data', is tied to its initial value (0000).
    Found 6-bit register for signal <rd_buf_indx_r>.
    Found 4-bit register for signal <strict_mode.rd_data_buf_addr_r_lcl>.
    Found 1-bit register for signal <ram_init_done_r_lcl>.
    Found 4-bit adder for signal <strict_mode.rd_data_buf_addr_r_lcl[3]_GND_96_o_add_10_OUT> created at line 224.
    Found 6-bit adder for signal <rd_buf_indx_r[5]_GND_96_o_add_3_OUT> created at line 183.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ui_rd_data> synthesized.

Synthesizing Unit <init_mem_pattern_ctr>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/init_mem_pattern_ctr.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        TST_MEM_INSTR_MODE = "R_W_INSTR_MODE"
        MEM_BURST_LEN = 8
        CMD_PATTERN = "CGEN_ALL"
        BEGIN_ADDRESS = 32'b00000000000000000000000000000000
        END_ADDRESS = 32'b00000000111111111111111111111111
        ADDR_WIDTH = 28
        DWIDTH = 256
        CMD_SEED_VALUE = 32'b00010010001101000101011001111000
        DATA_SEED_VALUE = 32'b11001010001101000101011001110101
        DATA_MODE = 2
        PORT_MODE = "BI_MODE"
        EYE_TEST = "FALSE"
WARNING:Xst:647 - Input <mcb_cmd_addr_i<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_cmd_bl_i<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_cmd_instr_i<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_bl_mode_value<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vio_fixed_bl_value<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <current_address>.
    Found 1-bit register for signal <AC3_G_E3>.
    Found 1-bit register for signal <AC2_G_E2>.
    Found 1-bit register for signal <AC1_G_E1>.
    Found 1-bit register for signal <upper_end_matched>.
    Found 1-bit register for signal <lower_end_matched>.
    Found 1-bit register for signal <end_addr_reached>.
    Found 1-bit register for signal <mcb_init_done_reg1>.
    Found 1-bit register for signal <mcb_init_done_reg>.
    Found 1-bit register for signal <run_traffic_o>.
    Found 5-bit register for signal <current_state>.
    Found 3-bit register for signal <syn1_vio_data_mode_value>.
    Found 3-bit register for signal <syn1_vio_addr_mode_value>.
    Found 4-bit register for signal <data_mode_sel>.
    Found 3-bit register for signal <addr_mode_sel>.
    Found 4-bit register for signal <data_mode_o>.
    Found 3-bit register for signal <addr_mode_o>.
    Found 1-bit register for signal <bram_mode_enable>.
INFO:Xst:1799 - State 00100 is never reached in FSM <current_state>.
    Found finite state machine <FSM_7> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <current_address[31]_GND_97_o_add_7_OUT> created at line 309.
    Found 6-bit comparator lessequal for signal <n0007> created at line 318
    Found 8-bit comparator lessequal for signal <n0009> created at line 324
    Found 8-bit comparator lessequal for signal <n0011> created at line 329
    Found 8-bit comparator lessequal for signal <n0023> created at line 361
    WARNING:Xst:2404 -  FFs/Latches <end_boundary_addr<1:6>> (without init value) have a constant value of 0 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <end_boundary_addr<6:24>> (without init value) have a constant value of 1 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <end_boundary_addr<24:28>> (without init value) have a constant value of 0 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <fix_bl_value<5:2>> (without init value) have a constant value of 0 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <fix_bl_value<2:2>> (without init value) have a constant value of 1 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <fix_bl_value<2:2>> (without init value) have a constant value of 0 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <bl_mode_sel<1:1>> (without init value) have a constant value of 0 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <bl_mode_sel<1:1>> (without init value) have a constant value of 1 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<1:5>> (without init value) have a constant value of 0 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<5:5>> (without init value) have a constant value of 1 in block <init_mem_pattern_ctr>.
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<5:9>> (without init value) have a constant value of 0 in block <init_mem_pattern_ctr>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <init_mem_pattern_ctr> synthesized.

Synthesizing Unit <mcb_traffic_gen>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        SIMULATION = "FALSE"
        MEM_BURST_LEN = 8
        PORT_MODE = "BI_MODE"
        DATA_PATTERN = "DGEN_ALL"
        CMD_PATTERN = "CGEN_ALL"
        ADDR_WIDTH = 28
        CMP_DATA_PIPE_STAGES = 0
        MEM_COL_WIDTH = 10
        NUM_DQ_PINS = 64
        DQ_ERROR_WIDTH = 8
        SEL_VICTIM_LINE = 11
        DWIDTH = 256
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000000000000000000
        PRBS_EADDR = 32'b00000000111111111111111111111111
        PRBS_SADDR = 32'b00000000000000000000000000000000
        EYE_TEST = "FALSE"
    Set property "MAX_FANOUT = 20" for signal <rst_ra>.
    Set property "KEEP = TRUE" for signal <rst_ra>.
    Set property "MAX_FANOUT = 20" for signal <rst_rb>.
    Set property "KEEP = TRUE" for signal <rst_rb>.
    Set property "KEEP = TRUE" for signal <mcb_wr_full_r1>.
    Set property "KEEP = TRUE" for signal <mcb_wr_full_r2>.
WARNING:Xst:647 - Input <mcb_wr_fifo_counts<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mcb_rd_fifo_counts<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" line 587: Output port <rd_data> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" line 587: Output port <full> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" line 587: Output port <empty> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_traffic_gen.v" line 587: Output port <almost_full> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
    Register <data_mode_r_a> equivalent to <data_mode_r_b> has been removed
    Register <data_mode_r_c> equivalent to <data_mode_r_b> has been removed
    Found 4-bit register for signal <data_mode_r_b>.
    Found 10-bit register for signal <rst_ra>.
    Found 10-bit register for signal <rst_rb>.
    Found 1-bit register for signal <run_traffic_reg>.
    Found 48-bit register for signal <wr_data_counts>.
    Found 48-bit register for signal <rd_data_counts>.
    Found 32-bit register for signal <end_addr_r>.
    Found 48-bit adder for signal <wr_data_counts[47]_GND_98_o_add_16_OUT> created at line 397.
    Found 48-bit adder for signal <rd_data_counts[47]_GND_98_o_add_21_OUT> created at line 406.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 153 D-type flip-flop(s).
Unit <mcb_traffic_gen> synthesized.

Synthesizing Unit <cmd_gen>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        PORT_MODE = "BI_MODE"
        NUM_DQ_PINS = 64
        DATA_PATTERN = "DGEN_ALL"
        CMD_PATTERN = "CGEN_ALL"
        ADDR_WIDTH = 28
        DWIDTH = 256
        PIPE_STAGES = 0
        MEM_COL_WIDTH = 10
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000000000000000000
        PRBS_EADDR = 32'b00000000111111111111111111111111
        PRBS_SADDR = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <rst_i<5:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_buff_avail_i<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_seed_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_mode_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fixed_addr_i<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <force_wrcmd_gen_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reading_rd_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_gen.v" line 924: Output port <prbs_o> of the instance <gen_prbs_bl.bl_prbs_gen> is unconnected or connected to loadless signal.
    Register <cmd_vld> equivalent to <instr_vld> has been removed
    Found 1-bit register for signal <instr_vld>.
    Found 1-bit register for signal <first_load_pulse>.
    Found 1-bit register for signal <pipe_data_in<31>>.
    Found 1-bit register for signal <pipe_data_in<30>>.
    Found 1-bit register for signal <pipe_data_in<29>>.
    Found 1-bit register for signal <pipe_data_in<28>>.
    Found 1-bit register for signal <pipe_data_in<27>>.
    Found 1-bit register for signal <pipe_data_in<26>>.
    Found 1-bit register for signal <pipe_data_in<25>>.
    Found 1-bit register for signal <pipe_data_in<24>>.
    Found 1-bit register for signal <pipe_data_in<23>>.
    Found 1-bit register for signal <pipe_data_in<22>>.
    Found 1-bit register for signal <pipe_data_in<21>>.
    Found 1-bit register for signal <pipe_data_in<20>>.
    Found 1-bit register for signal <pipe_data_in<19>>.
    Found 1-bit register for signal <pipe_data_in<18>>.
    Found 1-bit register for signal <pipe_data_in<17>>.
    Found 1-bit register for signal <pipe_data_in<16>>.
    Found 1-bit register for signal <pipe_data_in<15>>.
    Found 1-bit register for signal <pipe_data_in<14>>.
    Found 1-bit register for signal <pipe_data_in<13>>.
    Found 1-bit register for signal <pipe_data_in<12>>.
    Found 1-bit register for signal <pipe_data_in<11>>.
    Found 1-bit register for signal <pipe_data_in<10>>.
    Found 1-bit register for signal <pipe_data_in<9>>.
    Found 1-bit register for signal <pipe_data_in<8>>.
    Found 1-bit register for signal <pipe_data_in<7>>.
    Found 1-bit register for signal <pipe_data_in<6>>.
    Found 1-bit register for signal <pipe_data_in<5>>.
    Found 1-bit register for signal <pipe_data_in<4>>.
    Found 1-bit register for signal <pipe_data_in<3>>.
    Found 1-bit register for signal <pipe_data_in<2>>.
    Found 1-bit register for signal <pipe_data_in<1>>.
    Found 1-bit register for signal <pipe_data_in<0>>.
    Found 4-bit register for signal <instr_mode_reg>.
    Found 1-bit register for signal <pipe_data_in<40>>.
    Found 1-bit register for signal <pipe_data_in<39>>.
    Found 1-bit register for signal <pipe_data_in<38>>.
    Found 1-bit register for signal <pipe_data_in<37>>.
    Found 1-bit register for signal <pipe_data_in<36>>.
    Found 1-bit register for signal <pipe_data_in<35>>.
    Found 1-bit register for signal <pipe_data_in<34>>.
    Found 1-bit register for signal <pipe_data_in<33>>.
    Found 1-bit register for signal <pipe_data_in<32>>.
    Found 1-bit register for signal <pipe_data_in<41>>.
    Found 3-bit register for signal <addr_mode_reg>.
    Found 2-bit register for signal <bl_mode_reg>.
    Found 1-bit register for signal <mode_load_d1>.
    Found 1-bit register for signal <mode_load_d2>.
    Found 1-bit register for signal <bram_rdy_o>.
    Found 32-bit register for signal <addr_out>.
    Found 1-bit register for signal <gen_addr_larger>.
    Found 32-bit register for signal <end_addr_r>.
    Found 1-bit register for signal <mode_load_pulse_r1>.
    Found 32-bit register for signal <addr_counts_next_r>.
    Found 1-bit register for signal <cmd_clk_en_r>.
    Found 32-bit register for signal <addr_counts>.
    Found 10-bit register for signal <force_rd_counts>.
    Found 1-bit register for signal <force_rd>.
    Found 3-bit register for signal <instr_out>.
    Found 6-bit register for signal <bl_out>.
    Found 1-bit register for signal <run_traffic_r>.
    Found 32-bit subtractor for signal <n0312> created at line 650.
    Found 32-bit adder for signal <end_addr_i[31]_GND_99_o_add_63_OUT> created at line 650.
    Found 32-bit adder for signal <addr_counts[31]_GND_99_o_add_76_OUT> created at line 685.
    Found 10-bit adder for signal <force_rd_counts[9]_GND_99_o_add_90_OUT> created at line 741.
    Found 32-bit 7-to-1 multiplexer for signal <addr_mode_reg[2]_GND_99_o_wide_mux_54_OUT> created at line 561.
    Found 6-bit 4-to-1 multiplexer for signal <bl_mode_reg[1]_GND_99_o_wide_mux_127_OUT> created at line 896.
    Found 3-bit 6-to-1 multiplexer for signal <_n0339> created at line 791.
    Found 24-bit comparator lessequal for signal <n0193> created at line 601
    Found 32-bit comparator greater for signal <n0206> created at line 695
    Found 32-bit comparator lessequal for signal <addr_counts[31]_end_addr_r[31]_LessThan_82_o> created at line 698
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<1:4>> (without init value) have a constant value of 0 in block <cmd_gen>.
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<4:4>> (without init value) have a constant value of 1 in block <cmd_gen>.
    WARNING:Xst:2404 -  FFs/Latches <INC_COUNTS<4:9>> (without init value) have a constant value of 0 in block <cmd_gen>.
    WARNING:Xst:2404 -  FFs/Latches <refresh_prbs<0:0>> (without init value) have a constant value of 0 in block <cmd_gen>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 208 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  63 Multiplexer(s).
Unit <cmd_gen> synthesized.

Synthesizing Unit <cmd_prbs_gen_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_prbs_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        ADDR_WIDTH = 32
        DWIDTH = 256
        PRBS_CMD = "ADDRESS"
        PRBS_WIDTH = 32
        SEED_WIDTH = 32
        PRBS_EADDR_MASK_POS = 32'b11111111000000000000000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000000000000000000
        PRBS_EADDR = 32'b00000000111111111111111111111111
        PRBS_SADDR = 32'b00000000000000000000000000000000
    Found 32-bit register for signal <lfsr_q>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cmd_prbs_gen_1> synthesized.

Synthesizing Unit <cmd_prbs_gen_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_prbs_gen.v".
        TCQ = 100
        FAMILY = "SPARTAN6"
        ADDR_WIDTH = 32
        DWIDTH = 32
        PRBS_CMD = "INSTR"
        PRBS_WIDTH = 20
        SEED_WIDTH = 15
        PRBS_EADDR_MASK_POS = 32'b11111111111111111101000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000010000000000000
        PRBS_EADDR = 32'b00000000000000000010000000000000
        PRBS_SADDR = 32'b00000000000000000010000000000000
    Found 20-bit register for signal <lfsr_q>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cmd_prbs_gen_2> synthesized.

Synthesizing Unit <cmd_prbs_gen_3>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/cmd_prbs_gen.v".
        TCQ = 100
        FAMILY = "SPARTAN6"
        ADDR_WIDTH = 29
        DWIDTH = 32
        PRBS_CMD = "INSTR"
        PRBS_WIDTH = 20
        SEED_WIDTH = 15
        PRBS_EADDR_MASK_POS = 32'b11111111111111111101000000000000
        PRBS_SADDR_MASK_POS = 32'b00000000000000000010000000000000
        PRBS_EADDR = 32'b00000000000000000010000000000000
        PRBS_SADDR = 32'b00000000000000000010000000000000
    Found 20-bit register for signal <lfsr_q>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cmd_prbs_gen_3> synthesized.

Synthesizing Unit <mcb_flow_control>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/mcb_flow_control.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <wdp_valid>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <wdp_validB>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <wdp_validC>.
WARNING:Xst:647 - Input <rst_i<1:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cmd_en_r1>.
    Found 1-bit register for signal <cmd_fifo_rdy>.
    Found 32-bit register for signal <addr_o>.
    Found 3-bit register for signal <cmd_o>.
    Found 6-bit register for signal <bl_o>.
    Found 3-bit register for signal <cmd_reg>.
    Found 32-bit register for signal <addr_reg>.
    Found 6-bit register for signal <bl_reg>.
    Found 1-bit register for signal <wr_in_progress>.
    Found 5-bit register for signal <current_state>.
    Found 1-bit register for signal <cmd_rdy_o>.
INFO:Xst:1799 - State 10000 is never reached in FSM <current_state>.
    Found finite state machine <FSM_8> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 52                                             |
    | Inputs             | 13                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i<0> (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_104_o_GND_104_o_sub_21_OUT<5:0>> created at line 240.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_flow_control> synthesized.

Synthesizing Unit <afifo_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v".
        TCQ = 100
        DSIZE = 256
        FIFO_DEPTH = 32
        ASIZE = 5
        SYNC = 1
    Found 32x256-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <empty>.
    Found 6-bit register for signal <wr_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <almost_full>.
    Found 6-bit register for signal <rd_ptr>.
    Found 6-bit subtractor for signal <buf_filled> created at line 195.
    Found 6-bit adder for signal <rd_ptr[5]_GND_105_o_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <wr_ptr[5]_GND_105_o_add_22_OUT> created at line 224.
    Found 7-bit adder for signal <n0070> created at line 241.
    Found 6-bit subtractor for signal <_n0076> created at line 247.
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <afifo_1> synthesized.

Synthesizing Unit <read_data_path>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 28
        CMP_DATA_PIPE_STAGES = 0
        DWIDTH = 256
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 64
        DQ_ERROR_WIDTH = 8
        SEL_VICTIM_LINE = 11
        MEM_COL_WIDTH = 10
WARNING:Xst:647 - Input <rst_i<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v" line 300: Output port <rd_data> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v" line 300: Output port <full> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_data_path.v" line 300: Output port <almost_full> of the instance <rd_mdata_fifo> is unconnected or connected to loadless signal.
    Found 256-bit register for signal <rd_data_r>.
    Found 1-bit register for signal <force_wrcmd_gen>.
    Found 8-bit register for signal <force_wrcmd_timeout_cnts>.
    Found 1-bit register for signal <wait_bl_end>.
    Found 256-bit register for signal <cmp_data_r>.
    Found 256-bit register for signal <cmp_data_r2>.
    Found 32-bit register for signal <error_byte_r1>.
    Found 1-bit register for signal <data_error>.
    Found 8-bit register for signal <dq_lane_error_r1>.
    Found 8-bit register for signal <cumlative_dq_lane_error_reg>.
    Found 1-bit register for signal <wait_bl_end_r1>.
    Found 8-bit adder for signal <force_wrcmd_timeout_cnts[7]_GND_106_o_add_13_OUT> created at line 207.
    Found 6-bit comparator greater for signal <GND_106_o_bl_i[5]_LessThan_10_o> created at line 195
    Found 6-bit comparator greater for signal <GND_106_o_gen_bl[5]_LessThan_21_o> created at line 216
    Found 8-bit comparator not equal for signal <n0040> created at line 452
    Found 8-bit comparator not equal for signal <n0043> created at line 452
    Found 8-bit comparator not equal for signal <n0046> created at line 452
    Found 8-bit comparator not equal for signal <n0049> created at line 452
    Found 8-bit comparator not equal for signal <n0052> created at line 452
    Found 8-bit comparator not equal for signal <n0055> created at line 452
    Found 8-bit comparator not equal for signal <n0058> created at line 452
    Found 8-bit comparator not equal for signal <n0061> created at line 452
    Found 8-bit comparator not equal for signal <n0064> created at line 452
    Found 8-bit comparator not equal for signal <n0067> created at line 452
    Found 8-bit comparator not equal for signal <n0070> created at line 452
    Found 8-bit comparator not equal for signal <n0073> created at line 452
    Found 8-bit comparator not equal for signal <n0076> created at line 452
    Found 8-bit comparator not equal for signal <n0079> created at line 452
    Found 8-bit comparator not equal for signal <n0082> created at line 452
    Found 8-bit comparator not equal for signal <n0085> created at line 452
    Found 8-bit comparator not equal for signal <n0088> created at line 452
    Found 8-bit comparator not equal for signal <n0091> created at line 452
    Found 8-bit comparator not equal for signal <n0094> created at line 452
    Found 8-bit comparator not equal for signal <n0097> created at line 452
    Found 8-bit comparator not equal for signal <n0100> created at line 452
    Found 8-bit comparator not equal for signal <n0103> created at line 452
    Found 8-bit comparator not equal for signal <n0106> created at line 452
    Found 8-bit comparator not equal for signal <n0109> created at line 452
    Found 8-bit comparator not equal for signal <n0112> created at line 452
    Found 8-bit comparator not equal for signal <n0115> created at line 452
    Found 8-bit comparator not equal for signal <n0118> created at line 452
    Found 8-bit comparator not equal for signal <n0121> created at line 452
    Found 8-bit comparator not equal for signal <n0124> created at line 452
    Found 8-bit comparator not equal for signal <n0127> created at line 452
    Found 8-bit comparator not equal for signal <n0130> created at line 452
    Found 8-bit comparator not equal for signal <n0133> created at line 452
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 828 D-type flip-flop(s).
	inferred  34 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <read_data_path> synthesized.

Synthesizing Unit <read_posted_fifo>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_posted_fifo.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 32
        BL_WIDTH = 6
WARNING:Xst:647 - Input <cmd_sent<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gen_rdy_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_mdata_fifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/read_posted_fifo.v" line 245: Output port <almost_full> of the instance <rd_fifo> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <wait_cnt>.
    Found 1-bit register for signal <wait_done>.
    Found 1-bit register for signal <dfifo_has_enough_room>.
    Found 1-bit register for signal <dfifo_has_enough_room_d1>.
    Found 1-bit register for signal <data_valid_r>.
    Found 1-bit register for signal <user_bl_cnt_not_1>.
    Found 7-bit register for signal <rd_data_counts_asked>.
    Found 7-bit register for signal <rd_data_received_counts>.
    Found 7-bit register for signal <buf_avail_r>.
    Found 1-bit register for signal <cmd_rdy_o>.
    Found 8-bit subtractor for signal <GND_107_o_GND_107_o_sub_29_OUT> created at line 205.
    Found 7-bit adder for signal <n0080> created at line 185.
    Found 7-bit adder for signal <rd_data_counts_asked[6]_BUS_0001_add_18_OUT> created at line 185.
    Found 7-bit adder for signal <rd_data_received_counts[6]_GND_107_o_add_23_OUT> created at line 196.
    Found 2-bit subtractor for signal <GND_107_o_GND_107_o_sub_5_OUT<1:0>> created at line 134.
    Found 7-bit subtractor for signal <GND_107_o_GND_107_o_sub_30_OUT<6:0>> created at line 205.
    Found 7-bit comparator lessequal for signal <n0017> created at line 157
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <read_posted_fifo> synthesized.

Synthesizing Unit <afifo_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/afifo.v".
        TCQ = 100
        DSIZE = 38
        FIFO_DEPTH = 16
        ASIZE = 4
        SYNC = 1
    Found 16x38-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <empty>.
    Found 5-bit register for signal <wr_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <almost_full>.
    Found 5-bit register for signal <rd_ptr>.
    Found 5-bit subtractor for signal <buf_filled> created at line 195.
    Found 5-bit adder for signal <rd_ptr[4]_GND_108_o_add_9_OUT> created at line 184.
    Found 5-bit adder for signal <wr_ptr[4]_GND_108_o_add_22_OUT> created at line 224.
    Found 6-bit adder for signal <n0070> created at line 241.
    Found 5-bit subtractor for signal <_n0074> created at line 247.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <afifo_2> synthesized.

Synthesizing Unit <rd_data_gen>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/rd_data_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        ADDR_WIDTH = 32
        BL_WIDTH = 6
        DWIDTH = 256
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 64
        SEL_VICTIM_LINE = 11
        COLUMN_WIDTH = 10
WARNING:Xst:647 - Input <rst_i<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rd_mdata_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cmd_valid_r1>.
    Found 1-bit register for signal <user_bl_cnt_is_1>.
    Found 7-bit register for signal <user_burst_cnt>.
    Found 1-bit register for signal <u_bcount_2>.
    Found 1-bit register for signal <cmd_rdy>.
    Found 7-bit subtractor for signal <user_burst_cnt[6]_GND_109_o_sub_11_OUT> created at line 198.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <rd_data_gen> synthesized.

Synthesizing Unit <v6_data_gen_1>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v".
        TCQ = 100
        EYE_TEST = "FALSE"
        ADDR_WIDTH = 32
        MEM_BURST_LEN = 8
        BL_WIDTH = 6
        DWIDTH = 256
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 64
        COLUMN_WIDTH = 10
        SEL_VICTIM_LINE = 11
WARNING:Xst:647 - Input <m_addr_i<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<14:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<19:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<25:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_startA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_startB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <data_mode_rr_c<2:0>>.
    Found 1-bit register for signal <sel_w1gen_logic>.
    Found 256-bit register for signal <w1data>.
    Found 36-bit register for signal <acounts>.
    Found 4-bit register for signal <data_mode_rr_a>.
    Found 36-bit adder for signal <acounts[35]_GND_110_o_add_78_OUT> created at line 2979.
    Found 256-bit 16-to-1 multiplexer for signal <addr_i[8]_GND_110_o_wide_mux_66_OUT> created at line 915.
    Found 256-bit 8-to-1 multiplexer for signal <_n0376> created at line 126.
    Found 7-bit comparator greater for signal <GND_110_o_user_burst_cnt[6]_LessThan_84_o> created at line 3009
    WARNING:Xst:2404 -  FFs/Latches <hdata<1:52>> (without init value) have a constant value of 0 in block <v6_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<52:52>> (without init value) have a constant value of 1 in block <v6_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<52:62>> (without init value) have a constant value of 0 in block <v6_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<62:125>> (without init value) have a constant value of 1 in block <v6_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<125:176>> (without init value) have a constant value of 0 in block <v6_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<176:176>> (without init value) have a constant value of 1 in block <v6_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<176:186>> (without init value) have a constant value of 0 in block <v6_data_gen_1>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<186:249>> (without init value) have a constant value of 1 in block <v6_data_gen_1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 300 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <v6_data_gen_1> synthesized.

Synthesizing Unit <data_prbs_gen>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/data_prbs_gen.v".
        TCQ = 100
        EYE_TEST = "FALSE"
        PRBS_WIDTH = 32
        SEED_WIDTH = 32
    Found 32-bit register for signal <lfsr_q>.
    Found 32-bit adder for signal <n0024> created at line 101.
    Found 32-bit adder for signal <prbs_seed_i[31]_GND_111_o_add_2_OUT> created at line 101.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <data_prbs_gen> synthesized.

Synthesizing Unit <write_data_path>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/write_data_path.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        ADDR_WIDTH = 28
        MEM_BURST_LEN = 8
        DWIDTH = 256
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 64
        SEL_VICTIM_LINE = 11
        MEM_COL_WIDTH = 10
        EYE_TEST = "FALSE"
WARNING:Xst:647 - Input <rst_i<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <write_data_path> synthesized.

Synthesizing Unit <wr_data_gen>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/wr_data_gen.v".
        TCQ = 100
        FAMILY = "VIRTEX6"
        MEM_BURST_LEN = 8
        MODE = "WR"
        ADDR_WIDTH = 32
        BL_WIDTH = 6
        DWIDTH = 256
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 64
        SEL_VICTIM_LINE = 11
        COLUMN_WIDTH = 10
        EYE_TEST = "FALSE"
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdy>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyB>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyC>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyD>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyE>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_rdyF>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_start>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startB>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startC>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startD>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startE>.
    Set property "EQUIVALENT_REGISTER_REMOVAL = NO" for signal <cmd_startF>.
WARNING:Xst:647 - Input <rst_i<2:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cmd_start>.
    Found 1-bit register for signal <cmd_startB>.
    Found 1-bit register for signal <cmd_startC>.
    Found 1-bit register for signal <cmd_startD>.
    Found 1-bit register for signal <cmd_startE>.
    Found 7-bit register for signal <user_burst_cnt>.
    Found 1-bit register for signal <u_bcount_2>.
    Found 1-bit register for signal <cmd_rdy>.
    Found 1-bit register for signal <cmd_rdyB>.
    Found 1-bit register for signal <cmd_rdyC>.
    Found 1-bit register for signal <cmd_rdyD>.
    Found 1-bit register for signal <cmd_rdyE>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <data_wr_end_o>.
    Found 7-bit subtractor for signal <user_burst_cnt[6]_GND_113_o_sub_7_OUT> created at line 181.
    Found 7-bit comparator lessequal for signal <n0061> created at line 317
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <wr_data_gen> synthesized.

Synthesizing Unit <v6_data_gen_2>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/v6_data_gen.v".
        TCQ = 100
        EYE_TEST = "FALSE"
        ADDR_WIDTH = 32
        MEM_BURST_LEN = 8
        BL_WIDTH = 6
        DWIDTH = 256
        DATA_PATTERN = "DGEN_ALL"
        NUM_DQ_PINS = 64
        COLUMN_WIDTH = 10
        SEL_VICTIM_LINE = 11
WARNING:Xst:647 - Input <m_addr_i<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<14:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<19:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_addr_i<25:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_startA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmd_startB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <data_mode_rr_c<2:0>>.
    Found 1-bit register for signal <sel_w1gen_logic>.
    Found 256-bit register for signal <w1data>.
    Found 36-bit register for signal <acounts>.
    Found 4-bit register for signal <data_mode_rr_a>.
    Found 36-bit adder for signal <acounts[35]_GND_114_o_add_78_OUT> created at line 2979.
    Found 256-bit 16-to-1 multiplexer for signal <addr_i[8]_GND_114_o_wide_mux_66_OUT> created at line 915.
    Found 256-bit 8-to-1 multiplexer for signal <_n0376> created at line 126.
    Found 7-bit comparator greater for signal <GND_114_o_user_burst_cnt[6]_LessThan_84_o> created at line 3009
    WARNING:Xst:2404 -  FFs/Latches <hdata<1:52>> (without init value) have a constant value of 0 in block <v6_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<52:52>> (without init value) have a constant value of 1 in block <v6_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<52:62>> (without init value) have a constant value of 0 in block <v6_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<62:125>> (without init value) have a constant value of 1 in block <v6_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<125:176>> (without init value) have a constant value of 0 in block <v6_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<176:176>> (without init value) have a constant value of 1 in block <v6_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<176:186>> (without init value) have a constant value of 0 in block <v6_data_gen_2>.
    WARNING:Xst:2404 -  FFs/Latches <hdata<186:249>> (without init value) have a constant value of 1 in block <v6_data_gen_2>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 300 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <v6_data_gen_2> synthesized.

Synthesizing Unit <tg_status>.
    Related source file is "/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/rtl/traffic_gen/tg_status.v".
        TCQ = 100
        DWIDTH = 256
    Found 1-bit register for signal <error_status<575>>.
    Found 1-bit register for signal <error_status<574>>.
    Found 1-bit register for signal <error_status<573>>.
    Found 1-bit register for signal <error_status<572>>.
    Found 1-bit register for signal <error_status<571>>.
    Found 1-bit register for signal <error_status<570>>.
    Found 1-bit register for signal <error_status<569>>.
    Found 1-bit register for signal <error_status<568>>.
    Found 1-bit register for signal <error_status<567>>.
    Found 1-bit register for signal <error_status<566>>.
    Found 1-bit register for signal <error_status<565>>.
    Found 1-bit register for signal <error_status<564>>.
    Found 1-bit register for signal <error_status<563>>.
    Found 1-bit register for signal <error_status<562>>.
    Found 1-bit register for signal <error_status<561>>.
    Found 1-bit register for signal <error_status<560>>.
    Found 1-bit register for signal <error_status<559>>.
    Found 1-bit register for signal <error_status<558>>.
    Found 1-bit register for signal <error_status<557>>.
    Found 1-bit register for signal <error_status<556>>.
    Found 1-bit register for signal <error_status<555>>.
    Found 1-bit register for signal <error_status<554>>.
    Found 1-bit register for signal <error_status<553>>.
    Found 1-bit register for signal <error_status<552>>.
    Found 1-bit register for signal <error_status<551>>.
    Found 1-bit register for signal <error_status<550>>.
    Found 1-bit register for signal <error_status<549>>.
    Found 1-bit register for signal <error_status<548>>.
    Found 1-bit register for signal <error_status<547>>.
    Found 1-bit register for signal <error_status<546>>.
    Found 1-bit register for signal <error_status<545>>.
    Found 1-bit register for signal <error_status<544>>.
    Found 1-bit register for signal <error_status<543>>.
    Found 1-bit register for signal <error_status<542>>.
    Found 1-bit register for signal <error_status<541>>.
    Found 1-bit register for signal <error_status<540>>.
    Found 1-bit register for signal <error_status<539>>.
    Found 1-bit register for signal <error_status<538>>.
    Found 1-bit register for signal <error_status<537>>.
    Found 1-bit register for signal <error_status<536>>.
    Found 1-bit register for signal <error_status<535>>.
    Found 1-bit register for signal <error_status<534>>.
    Found 1-bit register for signal <error_status<533>>.
    Found 1-bit register for signal <error_status<532>>.
    Found 1-bit register for signal <error_status<531>>.
    Found 1-bit register for signal <error_status<530>>.
    Found 1-bit register for signal <error_status<529>>.
    Found 1-bit register for signal <error_status<528>>.
    Found 1-bit register for signal <error_status<527>>.
    Found 1-bit register for signal <error_status<526>>.
    Found 1-bit register for signal <error_status<525>>.
    Found 1-bit register for signal <error_status<524>>.
    Found 1-bit register for signal <error_status<523>>.
    Found 1-bit register for signal <error_status<522>>.
    Found 1-bit register for signal <error_status<521>>.
    Found 1-bit register for signal <error_status<520>>.
    Found 1-bit register for signal <error_status<519>>.
    Found 1-bit register for signal <error_status<518>>.
    Found 1-bit register for signal <error_status<517>>.
    Found 1-bit register for signal <error_status<516>>.
    Found 1-bit register for signal <error_status<515>>.
    Found 1-bit register for signal <error_status<514>>.
    Found 1-bit register for signal <error_status<513>>.
    Found 1-bit register for signal <error_status<512>>.
    Found 1-bit register for signal <error_status<511>>.
    Found 1-bit register for signal <error_status<510>>.
    Found 1-bit register for signal <error_status<509>>.
    Found 1-bit register for signal <error_status<508>>.
    Found 1-bit register for signal <error_status<507>>.
    Found 1-bit register for signal <error_status<506>>.
    Found 1-bit register for signal <error_status<505>>.
    Found 1-bit register for signal <error_status<504>>.
    Found 1-bit register for signal <error_status<503>>.
    Found 1-bit register for signal <error_status<502>>.
    Found 1-bit register for signal <error_status<501>>.
    Found 1-bit register for signal <error_status<500>>.
    Found 1-bit register for signal <error_status<499>>.
    Found 1-bit register for signal <error_status<498>>.
    Found 1-bit register for signal <error_status<497>>.
    Found 1-bit register for signal <error_status<496>>.
    Found 1-bit register for signal <error_status<495>>.
    Found 1-bit register for signal <error_status<494>>.
    Found 1-bit register for signal <error_status<493>>.
    Found 1-bit register for signal <error_status<492>>.
    Found 1-bit register for signal <error_status<491>>.
    Found 1-bit register for signal <error_status<490>>.
    Found 1-bit register for signal <error_status<489>>.
    Found 1-bit register for signal <error_status<488>>.
    Found 1-bit register for signal <error_status<487>>.
    Found 1-bit register for signal <error_status<486>>.
    Found 1-bit register for signal <error_status<485>>.
    Found 1-bit register for signal <error_status<484>>.
    Found 1-bit register for signal <error_status<483>>.
    Found 1-bit register for signal <error_status<482>>.
    Found 1-bit register for signal <error_status<481>>.
    Found 1-bit register for signal <error_status<480>>.
    Found 1-bit register for signal <error_status<479>>.
    Found 1-bit register for signal <error_status<478>>.
    Found 1-bit register for signal <error_status<477>>.
    Found 1-bit register for signal <error_status<476>>.
    Found 1-bit register for signal <error_status<475>>.
    Found 1-bit register for signal <error_status<474>>.
    Found 1-bit register for signal <error_status<473>>.
    Found 1-bit register for signal <error_status<472>>.
    Found 1-bit register for signal <error_status<471>>.
    Found 1-bit register for signal <error_status<470>>.
    Found 1-bit register for signal <error_status<469>>.
    Found 1-bit register for signal <error_status<468>>.
    Found 1-bit register for signal <error_status<467>>.
    Found 1-bit register for signal <error_status<466>>.
    Found 1-bit register for signal <error_status<465>>.
    Found 1-bit register for signal <error_status<464>>.
    Found 1-bit register for signal <error_status<463>>.
    Found 1-bit register for signal <error_status<462>>.
    Found 1-bit register for signal <error_status<461>>.
    Found 1-bit register for signal <error_status<460>>.
    Found 1-bit register for signal <error_status<459>>.
    Found 1-bit register for signal <error_status<458>>.
    Found 1-bit register for signal <error_status<457>>.
    Found 1-bit register for signal <error_status<456>>.
    Found 1-bit register for signal <error_status<455>>.
    Found 1-bit register for signal <error_status<454>>.
    Found 1-bit register for signal <error_status<453>>.
    Found 1-bit register for signal <error_status<452>>.
    Found 1-bit register for signal <error_status<451>>.
    Found 1-bit register for signal <error_status<450>>.
    Found 1-bit register for signal <error_status<449>>.
    Found 1-bit register for signal <error_status<448>>.
    Found 1-bit register for signal <error_status<447>>.
    Found 1-bit register for signal <error_status<446>>.
    Found 1-bit register for signal <error_status<445>>.
    Found 1-bit register for signal <error_status<444>>.
    Found 1-bit register for signal <error_status<443>>.
    Found 1-bit register for signal <error_status<442>>.
    Found 1-bit register for signal <error_status<441>>.
    Found 1-bit register for signal <error_status<440>>.
    Found 1-bit register for signal <error_status<439>>.
    Found 1-bit register for signal <error_status<438>>.
    Found 1-bit register for signal <error_status<437>>.
    Found 1-bit register for signal <error_status<436>>.
    Found 1-bit register for signal <error_status<435>>.
    Found 1-bit register for signal <error_status<434>>.
    Found 1-bit register for signal <error_status<433>>.
    Found 1-bit register for signal <error_status<432>>.
    Found 1-bit register for signal <error_status<431>>.
    Found 1-bit register for signal <error_status<430>>.
    Found 1-bit register for signal <error_status<429>>.
    Found 1-bit register for signal <error_status<428>>.
    Found 1-bit register for signal <error_status<427>>.
    Found 1-bit register for signal <error_status<426>>.
    Found 1-bit register for signal <error_status<425>>.
    Found 1-bit register for signal <error_status<424>>.
    Found 1-bit register for signal <error_status<423>>.
    Found 1-bit register for signal <error_status<422>>.
    Found 1-bit register for signal <error_status<421>>.
    Found 1-bit register for signal <error_status<420>>.
    Found 1-bit register for signal <error_status<419>>.
    Found 1-bit register for signal <error_status<418>>.
    Found 1-bit register for signal <error_status<417>>.
    Found 1-bit register for signal <error_status<416>>.
    Found 1-bit register for signal <error_status<415>>.
    Found 1-bit register for signal <error_status<414>>.
    Found 1-bit register for signal <error_status<413>>.
    Found 1-bit register for signal <error_status<412>>.
    Found 1-bit register for signal <error_status<411>>.
    Found 1-bit register for signal <error_status<410>>.
    Found 1-bit register for signal <error_status<409>>.
    Found 1-bit register for signal <error_status<408>>.
    Found 1-bit register for signal <error_status<407>>.
    Found 1-bit register for signal <error_status<406>>.
    Found 1-bit register for signal <error_status<405>>.
    Found 1-bit register for signal <error_status<404>>.
    Found 1-bit register for signal <error_status<403>>.
    Found 1-bit register for signal <error_status<402>>.
    Found 1-bit register for signal <error_status<401>>.
    Found 1-bit register for signal <error_status<400>>.
    Found 1-bit register for signal <error_status<399>>.
    Found 1-bit register for signal <error_status<398>>.
    Found 1-bit register for signal <error_status<397>>.
    Found 1-bit register for signal <error_status<396>>.
    Found 1-bit register for signal <error_status<395>>.
    Found 1-bit register for signal <error_status<394>>.
    Found 1-bit register for signal <error_status<393>>.
    Found 1-bit register for signal <error_status<392>>.
    Found 1-bit register for signal <error_status<391>>.
    Found 1-bit register for signal <error_status<390>>.
    Found 1-bit register for signal <error_status<389>>.
    Found 1-bit register for signal <error_status<388>>.
    Found 1-bit register for signal <error_status<387>>.
    Found 1-bit register for signal <error_status<386>>.
    Found 1-bit register for signal <error_status<385>>.
    Found 1-bit register for signal <error_status<384>>.
    Found 1-bit register for signal <error_status<383>>.
    Found 1-bit register for signal <error_status<382>>.
    Found 1-bit register for signal <error_status<381>>.
    Found 1-bit register for signal <error_status<380>>.
    Found 1-bit register for signal <error_status<379>>.
    Found 1-bit register for signal <error_status<378>>.
    Found 1-bit register for signal <error_status<377>>.
    Found 1-bit register for signal <error_status<376>>.
    Found 1-bit register for signal <error_status<375>>.
    Found 1-bit register for signal <error_status<374>>.
    Found 1-bit register for signal <error_status<373>>.
    Found 1-bit register for signal <error_status<372>>.
    Found 1-bit register for signal <error_status<371>>.
    Found 1-bit register for signal <error_status<370>>.
    Found 1-bit register for signal <error_status<369>>.
    Found 1-bit register for signal <error_status<368>>.
    Found 1-bit register for signal <error_status<367>>.
    Found 1-bit register for signal <error_status<366>>.
    Found 1-bit register for signal <error_status<365>>.
    Found 1-bit register for signal <error_status<364>>.
    Found 1-bit register for signal <error_status<363>>.
    Found 1-bit register for signal <error_status<362>>.
    Found 1-bit register for signal <error_status<361>>.
    Found 1-bit register for signal <error_status<360>>.
    Found 1-bit register for signal <error_status<359>>.
    Found 1-bit register for signal <error_status<358>>.
    Found 1-bit register for signal <error_status<357>>.
    Found 1-bit register for signal <error_status<356>>.
    Found 1-bit register for signal <error_status<355>>.
    Found 1-bit register for signal <error_status<354>>.
    Found 1-bit register for signal <error_status<353>>.
    Found 1-bit register for signal <error_status<352>>.
    Found 1-bit register for signal <error_status<351>>.
    Found 1-bit register for signal <error_status<350>>.
    Found 1-bit register for signal <error_status<349>>.
    Found 1-bit register for signal <error_status<348>>.
    Found 1-bit register for signal <error_status<347>>.
    Found 1-bit register for signal <error_status<346>>.
    Found 1-bit register for signal <error_status<345>>.
    Found 1-bit register for signal <error_status<344>>.
    Found 1-bit register for signal <error_status<343>>.
    Found 1-bit register for signal <error_status<342>>.
    Found 1-bit register for signal <error_status<341>>.
    Found 1-bit register for signal <error_status<340>>.
    Found 1-bit register for signal <error_status<339>>.
    Found 1-bit register for signal <error_status<338>>.
    Found 1-bit register for signal <error_status<337>>.
    Found 1-bit register for signal <error_status<336>>.
    Found 1-bit register for signal <error_status<335>>.
    Found 1-bit register for signal <error_status<334>>.
    Found 1-bit register for signal <error_status<333>>.
    Found 1-bit register for signal <error_status<332>>.
    Found 1-bit register for signal <error_status<331>>.
    Found 1-bit register for signal <error_status<330>>.
    Found 1-bit register for signal <error_status<329>>.
    Found 1-bit register for signal <error_status<328>>.
    Found 1-bit register for signal <error_status<327>>.
    Found 1-bit register for signal <error_status<326>>.
    Found 1-bit register for signal <error_status<325>>.
    Found 1-bit register for signal <error_status<324>>.
    Found 1-bit register for signal <error_status<323>>.
    Found 1-bit register for signal <error_status<322>>.
    Found 1-bit register for signal <error_status<321>>.
    Found 1-bit register for signal <error_status<320>>.
    Found 1-bit register for signal <error_status<319>>.
    Found 1-bit register for signal <error_status<318>>.
    Found 1-bit register for signal <error_status<317>>.
    Found 1-bit register for signal <error_status<316>>.
    Found 1-bit register for signal <error_status<315>>.
    Found 1-bit register for signal <error_status<314>>.
    Found 1-bit register for signal <error_status<313>>.
    Found 1-bit register for signal <error_status<312>>.
    Found 1-bit register for signal <error_status<311>>.
    Found 1-bit register for signal <error_status<310>>.
    Found 1-bit register for signal <error_status<309>>.
    Found 1-bit register for signal <error_status<308>>.
    Found 1-bit register for signal <error_status<307>>.
    Found 1-bit register for signal <error_status<306>>.
    Found 1-bit register for signal <error_status<305>>.
    Found 1-bit register for signal <error_status<304>>.
    Found 1-bit register for signal <error_status<303>>.
    Found 1-bit register for signal <error_status<302>>.
    Found 1-bit register for signal <error_status<301>>.
    Found 1-bit register for signal <error_status<300>>.
    Found 1-bit register for signal <error_status<299>>.
    Found 1-bit register for signal <error_status<298>>.
    Found 1-bit register for signal <error_status<297>>.
    Found 1-bit register for signal <error_status<296>>.
    Found 1-bit register for signal <error_status<295>>.
    Found 1-bit register for signal <error_status<294>>.
    Found 1-bit register for signal <error_status<293>>.
    Found 1-bit register for signal <error_status<292>>.
    Found 1-bit register for signal <error_status<291>>.
    Found 1-bit register for signal <error_status<290>>.
    Found 1-bit register for signal <error_status<289>>.
    Found 1-bit register for signal <error_status<288>>.
    Found 1-bit register for signal <error_status<287>>.
    Found 1-bit register for signal <error_status<286>>.
    Found 1-bit register for signal <error_status<285>>.
    Found 1-bit register for signal <error_status<284>>.
    Found 1-bit register for signal <error_status<283>>.
    Found 1-bit register for signal <error_status<282>>.
    Found 1-bit register for signal <error_status<281>>.
    Found 1-bit register for signal <error_status<280>>.
    Found 1-bit register for signal <error_status<279>>.
    Found 1-bit register for signal <error_status<278>>.
    Found 1-bit register for signal <error_status<277>>.
    Found 1-bit register for signal <error_status<276>>.
    Found 1-bit register for signal <error_status<275>>.
    Found 1-bit register for signal <error_status<274>>.
    Found 1-bit register for signal <error_status<273>>.
    Found 1-bit register for signal <error_status<272>>.
    Found 1-bit register for signal <error_status<271>>.
    Found 1-bit register for signal <error_status<270>>.
    Found 1-bit register for signal <error_status<269>>.
    Found 1-bit register for signal <error_status<268>>.
    Found 1-bit register for signal <error_status<267>>.
    Found 1-bit register for signal <error_status<266>>.
    Found 1-bit register for signal <error_status<265>>.
    Found 1-bit register for signal <error_status<264>>.
    Found 1-bit register for signal <error_status<263>>.
    Found 1-bit register for signal <error_status<262>>.
    Found 1-bit register for signal <error_status<261>>.
    Found 1-bit register for signal <error_status<260>>.
    Found 1-bit register for signal <error_status<259>>.
    Found 1-bit register for signal <error_status<258>>.
    Found 1-bit register for signal <error_status<257>>.
    Found 1-bit register for signal <error_status<256>>.
    Found 1-bit register for signal <error_status<255>>.
    Found 1-bit register for signal <error_status<254>>.
    Found 1-bit register for signal <error_status<253>>.
    Found 1-bit register for signal <error_status<252>>.
    Found 1-bit register for signal <error_status<251>>.
    Found 1-bit register for signal <error_status<250>>.
    Found 1-bit register for signal <error_status<249>>.
    Found 1-bit register for signal <error_status<248>>.
    Found 1-bit register for signal <error_status<247>>.
    Found 1-bit register for signal <error_status<246>>.
    Found 1-bit register for signal <error_status<245>>.
    Found 1-bit register for signal <error_status<244>>.
    Found 1-bit register for signal <error_status<243>>.
    Found 1-bit register for signal <error_status<242>>.
    Found 1-bit register for signal <error_status<241>>.
    Found 1-bit register for signal <error_status<240>>.
    Found 1-bit register for signal <error_status<239>>.
    Found 1-bit register for signal <error_status<238>>.
    Found 1-bit register for signal <error_status<237>>.
    Found 1-bit register for signal <error_status<236>>.
    Found 1-bit register for signal <error_status<235>>.
    Found 1-bit register for signal <error_status<234>>.
    Found 1-bit register for signal <error_status<233>>.
    Found 1-bit register for signal <error_status<232>>.
    Found 1-bit register for signal <error_status<231>>.
    Found 1-bit register for signal <error_status<230>>.
    Found 1-bit register for signal <error_status<229>>.
    Found 1-bit register for signal <error_status<228>>.
    Found 1-bit register for signal <error_status<227>>.
    Found 1-bit register for signal <error_status<226>>.
    Found 1-bit register for signal <error_status<225>>.
    Found 1-bit register for signal <error_status<224>>.
    Found 1-bit register for signal <error_status<223>>.
    Found 1-bit register for signal <error_status<222>>.
    Found 1-bit register for signal <error_status<221>>.
    Found 1-bit register for signal <error_status<220>>.
    Found 1-bit register for signal <error_status<219>>.
    Found 1-bit register for signal <error_status<218>>.
    Found 1-bit register for signal <error_status<217>>.
    Found 1-bit register for signal <error_status<216>>.
    Found 1-bit register for signal <error_status<215>>.
    Found 1-bit register for signal <error_status<214>>.
    Found 1-bit register for signal <error_status<213>>.
    Found 1-bit register for signal <error_status<212>>.
    Found 1-bit register for signal <error_status<211>>.
    Found 1-bit register for signal <error_status<210>>.
    Found 1-bit register for signal <error_status<209>>.
    Found 1-bit register for signal <error_status<208>>.
    Found 1-bit register for signal <error_status<207>>.
    Found 1-bit register for signal <error_status<206>>.
    Found 1-bit register for signal <error_status<205>>.
    Found 1-bit register for signal <error_status<204>>.
    Found 1-bit register for signal <error_status<203>>.
    Found 1-bit register for signal <error_status<202>>.
    Found 1-bit register for signal <error_status<201>>.
    Found 1-bit register for signal <error_status<200>>.
    Found 1-bit register for signal <error_status<199>>.
    Found 1-bit register for signal <error_status<198>>.
    Found 1-bit register for signal <error_status<197>>.
    Found 1-bit register for signal <error_status<196>>.
    Found 1-bit register for signal <error_status<195>>.
    Found 1-bit register for signal <error_status<194>>.
    Found 1-bit register for signal <error_status<193>>.
    Found 1-bit register for signal <error_status<192>>.
    Found 1-bit register for signal <error_status<191>>.
    Found 1-bit register for signal <error_status<190>>.
    Found 1-bit register for signal <error_status<189>>.
    Found 1-bit register for signal <error_status<188>>.
    Found 1-bit register for signal <error_status<187>>.
    Found 1-bit register for signal <error_status<186>>.
    Found 1-bit register for signal <error_status<185>>.
    Found 1-bit register for signal <error_status<184>>.
    Found 1-bit register for signal <error_status<183>>.
    Found 1-bit register for signal <error_status<182>>.
    Found 1-bit register for signal <error_status<181>>.
    Found 1-bit register for signal <error_status<180>>.
    Found 1-bit register for signal <error_status<179>>.
    Found 1-bit register for signal <error_status<178>>.
    Found 1-bit register for signal <error_status<177>>.
    Found 1-bit register for signal <error_status<176>>.
    Found 1-bit register for signal <error_status<175>>.
    Found 1-bit register for signal <error_status<174>>.
    Found 1-bit register for signal <error_status<173>>.
    Found 1-bit register for signal <error_status<172>>.
    Found 1-bit register for signal <error_status<171>>.
    Found 1-bit register for signal <error_status<170>>.
    Found 1-bit register for signal <error_status<169>>.
    Found 1-bit register for signal <error_status<168>>.
    Found 1-bit register for signal <error_status<167>>.
    Found 1-bit register for signal <error_status<166>>.
    Found 1-bit register for signal <error_status<165>>.
    Found 1-bit register for signal <error_status<164>>.
    Found 1-bit register for signal <error_status<163>>.
    Found 1-bit register for signal <error_status<162>>.
    Found 1-bit register for signal <error_status<161>>.
    Found 1-bit register for signal <error_status<160>>.
    Found 1-bit register for signal <error_status<159>>.
    Found 1-bit register for signal <error_status<158>>.
    Found 1-bit register for signal <error_status<157>>.
    Found 1-bit register for signal <error_status<156>>.
    Found 1-bit register for signal <error_status<155>>.
    Found 1-bit register for signal <error_status<154>>.
    Found 1-bit register for signal <error_status<153>>.
    Found 1-bit register for signal <error_status<152>>.
    Found 1-bit register for signal <error_status<151>>.
    Found 1-bit register for signal <error_status<150>>.
    Found 1-bit register for signal <error_status<149>>.
    Found 1-bit register for signal <error_status<148>>.
    Found 1-bit register for signal <error_status<147>>.
    Found 1-bit register for signal <error_status<146>>.
    Found 1-bit register for signal <error_status<145>>.
    Found 1-bit register for signal <error_status<144>>.
    Found 1-bit register for signal <error_status<143>>.
    Found 1-bit register for signal <error_status<142>>.
    Found 1-bit register for signal <error_status<141>>.
    Found 1-bit register for signal <error_status<140>>.
    Found 1-bit register for signal <error_status<139>>.
    Found 1-bit register for signal <error_status<138>>.
    Found 1-bit register for signal <error_status<137>>.
    Found 1-bit register for signal <error_status<136>>.
    Found 1-bit register for signal <error_status<135>>.
    Found 1-bit register for signal <error_status<134>>.
    Found 1-bit register for signal <error_status<133>>.
    Found 1-bit register for signal <error_status<132>>.
    Found 1-bit register for signal <error_status<131>>.
    Found 1-bit register for signal <error_status<130>>.
    Found 1-bit register for signal <error_status<129>>.
    Found 1-bit register for signal <error_status<128>>.
    Found 1-bit register for signal <error_status<127>>.
    Found 1-bit register for signal <error_status<126>>.
    Found 1-bit register for signal <error_status<125>>.
    Found 1-bit register for signal <error_status<124>>.
    Found 1-bit register for signal <error_status<123>>.
    Found 1-bit register for signal <error_status<122>>.
    Found 1-bit register for signal <error_status<121>>.
    Found 1-bit register for signal <error_status<120>>.
    Found 1-bit register for signal <error_status<119>>.
    Found 1-bit register for signal <error_status<118>>.
    Found 1-bit register for signal <error_status<117>>.
    Found 1-bit register for signal <error_status<116>>.
    Found 1-bit register for signal <error_status<115>>.
    Found 1-bit register for signal <error_status<114>>.
    Found 1-bit register for signal <error_status<113>>.
    Found 1-bit register for signal <error_status<112>>.
    Found 1-bit register for signal <error_status<111>>.
    Found 1-bit register for signal <error_status<110>>.
    Found 1-bit register for signal <error_status<109>>.
    Found 1-bit register for signal <error_status<108>>.
    Found 1-bit register for signal <error_status<107>>.
    Found 1-bit register for signal <error_status<106>>.
    Found 1-bit register for signal <error_status<105>>.
    Found 1-bit register for signal <error_status<104>>.
    Found 1-bit register for signal <error_status<103>>.
    Found 1-bit register for signal <error_status<102>>.
    Found 1-bit register for signal <error_status<101>>.
    Found 1-bit register for signal <error_status<100>>.
    Found 1-bit register for signal <error_status<99>>.
    Found 1-bit register for signal <error_status<98>>.
    Found 1-bit register for signal <error_status<97>>.
    Found 1-bit register for signal <error_status<96>>.
    Found 1-bit register for signal <error_status<95>>.
    Found 1-bit register for signal <error_status<94>>.
    Found 1-bit register for signal <error_status<93>>.
    Found 1-bit register for signal <error_status<92>>.
    Found 1-bit register for signal <error_status<91>>.
    Found 1-bit register for signal <error_status<90>>.
    Found 1-bit register for signal <error_status<89>>.
    Found 1-bit register for signal <error_status<88>>.
    Found 1-bit register for signal <error_status<87>>.
    Found 1-bit register for signal <error_status<86>>.
    Found 1-bit register for signal <error_status<85>>.
    Found 1-bit register for signal <error_status<84>>.
    Found 1-bit register for signal <error_status<83>>.
    Found 1-bit register for signal <error_status<82>>.
    Found 1-bit register for signal <error_status<81>>.
    Found 1-bit register for signal <error_status<80>>.
    Found 1-bit register for signal <error_status<79>>.
    Found 1-bit register for signal <error_status<78>>.
    Found 1-bit register for signal <error_status<77>>.
    Found 1-bit register for signal <error_status<76>>.
    Found 1-bit register for signal <error_status<75>>.
    Found 1-bit register for signal <error_status<74>>.
    Found 1-bit register for signal <error_status<73>>.
    Found 1-bit register for signal <error_status<72>>.
    Found 1-bit register for signal <error_status<71>>.
    Found 1-bit register for signal <error_status<70>>.
    Found 1-bit register for signal <error_status<69>>.
    Found 1-bit register for signal <error_status<68>>.
    Found 1-bit register for signal <error_status<67>>.
    Found 1-bit register for signal <error_status<66>>.
    Found 1-bit register for signal <error_status<65>>.
    Found 1-bit register for signal <error_status<64>>.
    Found 1-bit register for signal <error_status<42>>.
    Found 1-bit register for signal <error_status<41>>.
    Found 1-bit register for signal <error_status<40>>.
    Found 1-bit register for signal <error_status<37>>.
    Found 1-bit register for signal <error_status<36>>.
    Found 1-bit register for signal <error_status<35>>.
    Found 1-bit register for signal <error_status<34>>.
    Found 1-bit register for signal <error_status<33>>.
    Found 1-bit register for signal <error_status<32>>.
    Found 1-bit register for signal <error_status<31>>.
    Found 1-bit register for signal <error_status<30>>.
    Found 1-bit register for signal <error_status<29>>.
    Found 1-bit register for signal <error_status<28>>.
    Found 1-bit register for signal <error_status<27>>.
    Found 1-bit register for signal <error_status<26>>.
    Found 1-bit register for signal <error_status<25>>.
    Found 1-bit register for signal <error_status<24>>.
    Found 1-bit register for signal <error_status<23>>.
    Found 1-bit register for signal <error_status<22>>.
    Found 1-bit register for signal <error_status<21>>.
    Found 1-bit register for signal <error_status<20>>.
    Found 1-bit register for signal <error_status<19>>.
    Found 1-bit register for signal <error_status<18>>.
    Found 1-bit register for signal <error_status<17>>.
    Found 1-bit register for signal <error_status<16>>.
    Found 1-bit register for signal <error_status<15>>.
    Found 1-bit register for signal <error_status<14>>.
    Found 1-bit register for signal <error_status<13>>.
    Found 1-bit register for signal <error_status<12>>.
    Found 1-bit register for signal <error_status<11>>.
    Found 1-bit register for signal <error_status<10>>.
    Found 1-bit register for signal <error_status<9>>.
    Found 1-bit register for signal <error_status<8>>.
    Found 1-bit register for signal <error_status<7>>.
    Found 1-bit register for signal <error_status<6>>.
    Found 1-bit register for signal <error_status<5>>.
    Found 1-bit register for signal <error_status<4>>.
    Found 1-bit register for signal <error_status<3>>.
    Found 1-bit register for signal <error_status<2>>.
    Found 1-bit register for signal <error_status<1>>.
    Found 1-bit register for signal <error_status<0>>.
    Found 1-bit register for signal <error_set>.
    Found 1-bit register for signal <data_error_r>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<63><0:0>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<62><63:63>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<61><62:62>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<60><61:61>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<59><60:60>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<58><59:59>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<57><58:58>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<56><57:57>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<55><56:56>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<54><55:55>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<53><54:54>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<52><53:53>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<51><52:52>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<50><51:51>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<49><50:50>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<48><49:49>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<47><48:48>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<46><47:47>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<45><46:46>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<44><45:45>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<43><44:44>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<39><43:43>> (without init value) have a constant value of 0 in block <tg_status>.
    WARNING:Xst:2404 -  FFs/Latches <error_status<38><39:39>> (without init value) have a constant value of 0 in block <tg_status>.
    Summary:
	inferred 555 D-type flip-flop(s).
Unit <tg_status> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x256-bit single-port Read Only RAM                  : 1
 16x38-bit dual-port RAM                               : 1
 32x256-bit dual-port RAM                              : 2
 4x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 213
 1-bit adder                                           : 17
 10-bit adder                                          : 2
 12-bit adder                                          : 2
 16-bit adder                                          : 2
 2-bit adder                                           : 36
 2-bit subtractor                                      : 27
 20-bit subtractor                                     : 1
 29-bit adder                                          : 1
 3-bit adder                                           : 16
 3-bit subtractor                                      : 8
 31-bit adder                                          : 1
 32-bit adder                                          : 9
 32-bit subtractor                                     : 1
 36-bit adder                                          : 2
 4-bit adder                                           : 15
 4-bit addsub                                          : 1
 4-bit subtractor                                      : 3
 48-bit adder                                          : 2
 5-bit adder                                           : 8
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 16
 6-bit adder                                           : 14
 6-bit subtractor                                      : 11
 7-bit adder                                           : 6
 7-bit subtractor                                      : 3
 8-bit adder                                           : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 3415
 1-bit register                                        : 2569
 10-bit register                                       : 6
 12-bit register                                       : 2
 14-bit register                                       : 7
 15-bit register                                       : 1
 16-bit register                                       : 14
 2-bit register                                        : 140
 20-bit register                                       : 4
 256-bit register                                      : 8
 28-bit register                                       : 2
 29-bit register                                       : 1
 3-bit register                                        : 55
 32-bit register                                       : 14
 36-bit register                                       : 2
 4-bit register                                        : 329
 40-bit register                                       : 6
 48-bit register                                       : 2
 5-bit register                                        : 47
 6-bit register                                        : 158
 7-bit register                                        : 8
 8-bit register                                        : 38
 9-bit register                                        : 2
# Comparators                                          : 151
 1-bit comparator equal                                : 2
 14-bit comparator equal                               : 4
 2-bit comparator equal                                : 68
 2-bit comparator greater                              : 4
 2-bit comparator lessequal                            : 2
 24-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 5
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 2
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 3
 8-bit comparator lessequal                            : 3
 8-bit comparator not equal                            : 32
# Multiplexers                                         : 1568
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 607
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 296
 14-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 69
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 12
 256-bit 16-to-1 multiplexer                           : 2
 256-bit 8-to-1 multiplexer                            : 2
 3-bit 2-to-1 multiplexer                              : 85
 3-bit 3-to-1 multiplexer                              : 1
 3-bit 6-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 18
 32-bit 7-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 29
 4-bit 4-to-1 multiplexer                              : 144
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 137
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 84
 6-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 11
# Logic shifters                                       : 8
 1-bit shifter logical left                            : 7
 30-bit shifter logical right                          : 1
# FSMs                                                 : 9
# Xors                                                 : 527
 1-bit xor2                                            : 527

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading core <ila384_8> for timing and area information for instance <gen_dbg_enable.u_cs0>.
Loading core <vio_sync_out32> for timing and area information for instance <gen_dbg_enable.u_cs4>.
Loading core <icon5> for timing and area information for instance <gen_dbg_enable.u_icon>.
Loading core <vio_async_in256> for timing and area information for instance <gen_dbg_enable.u_cs1>.
Loading core <vio_async_in256> for timing and area information for instance <gen_dbg_enable.u_cs2>.
Loading core <vio_async_in256> for timing and area information for instance <gen_dbg_enable.u_cs3>.
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:1290 - Hierarchical block <rd_mdata_fifo> is unconnected in block <RD_PATH.read_data_path>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state0> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <u_phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_0> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_1> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_3> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_2> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_4> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_6> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_7> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_5> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_9> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_10> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_7> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_12> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_8> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_13> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_9> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_15> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_10> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <u_phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_16> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_11> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_18> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_12> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_19> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_13> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_21> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_14> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_22> in Unit <u_phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_15> 
INFO:Xst:2261 - The FF/Latch <h_addend_0> in Unit <gen_pd[0].gen_pd_inst.u_phy_pd> is equivalent to the following FF/Latch, which will be removed : <l_addend_0> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <u_phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <syn1_vio_addr_mode_value_2> in Unit <init_mem0> is equivalent to the following FF/Latch, which will be removed : <addr_mode_sel_2> 
INFO:Xst:2261 - The FF/Latch <syn1_vio_addr_mode_value_1> in Unit <init_mem0> is equivalent to the following FF/Latch, which will be removed : <addr_mode_sel_1> 
INFO:Xst:2261 - The FF/Latch <syn1_vio_addr_mode_value_0> in Unit <init_mem0> is equivalent to the following FF/Latch, which will be removed : <addr_mode_sel_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_c_0> in Unit <V6_DGEN.v6_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_a_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_c_1> in Unit <V6_DGEN.v6_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_a_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_c_2> in Unit <V6_DGEN.v6_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_a_2> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_c_0> in Unit <V6_WDGEN.v6_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_a_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_c_1> in Unit <V6_WDGEN.v6_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_a_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_c_2> in Unit <V6_WDGEN.v6_data_gen> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_a_2> 
INFO:Xst:2261 - The FF/Latch <cmd_o_1> in Unit <mcb_control> is equivalent to the following FF/Latch, which will be removed : <cmd_o_2> 
INFO:Xst:2261 - The FF/Latch <rst_ra_0> in Unit <m_traffic_gen> is equivalent to the following 19 FFs/Latches, which will be removed : <rst_ra_1> <rst_ra_2> <rst_ra_3> <rst_ra_4> <rst_ra_5> <rst_ra_6> <rst_ra_7> <rst_ra_8> <rst_ra_9> <rst_rb_0> <rst_rb_1> <rst_rb_2> <rst_rb_3> <rst_rb_4> <rst_rb_5> <rst_rb_6> <rst_rb_7> <rst_rb_8> <rst_rb_9> 
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<1> rst_ra<1> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<2> rst_ra<2> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<3> rst_ra<3> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<4> rst_ra<4> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<5> rst_ra<5> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<6> rst_ra<6> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<7> rst_ra<7> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<8> rst_ra<8> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<9> rst_ra<9> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<0> rst_rb<0> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<1> rst_rb<1> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<2> rst_rb<2> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<3> rst_rb<3> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<4> rst_rb<4> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<5> rst_rb<5> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<6> rst_rb<6> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<7> rst_rb<7> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<8> rst_rb<8> signal will be lost.
WARNING:Xst:638 - in unit m_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_rb<9> rst_rb<9> signal will be lost.
WARNING:Xst:1710 - FF/Latch <end_addr_r_8> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_7> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_6> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_5> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_4> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_3> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_2> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_1> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_0> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_o_1> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_5> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_4> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_3> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_2> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_1> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_reg_0> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_mode_rr_a_3> (without init value) has a constant value of 0 in block <V6_WDGEN.v6_data_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_mode_rr_a_3> (without init value) has a constant value of 0 in block <V6_DGEN.v6_data_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_0> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_1> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_2> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_3> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_4> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pipe_data_in_5> (without init value) has a constant value of 0 in block <u_c_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_mode_r_b_3> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_31> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_30> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_29> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_28> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_27> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_26> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_25> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_24> (without init value) has a constant value of 0 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_23> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_22> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_21> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_20> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_19> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_18> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_17> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_16> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_15> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_14> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_13> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_12> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_11> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_10> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <end_addr_r_9> (without init value) has a constant value of 1 in block <m_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_27> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_26> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_25> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_24> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_23> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_22> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_21> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_20> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_19> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_18> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_17> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_16> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_15> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_14> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_13> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_12> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_11> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_10> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_9> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_8> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_7> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_6> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_5> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_4> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_3> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_2> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_1> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_0> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_mode_sel_3> (without init value) has a constant value of 0 in block <init_mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width_2> (without init value) has a constant value of 0 in block <phy_top0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_2> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_1> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_ctrl_cnt_r_0> (without init value) has a constant value of 0 in block <u_phy_init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdlvl_err_0> (without init value) has a constant value of 0 in block <u_phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dfi_odt_wr1_0> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dfi_odt_wr0_0> (without init value) has a constant value of 0 in block <mc0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_has_priority_r> (without init value) has a constant value of 0 in block <bank_queue0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <req_priority_r> (without init value) has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_31> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_30> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_29> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_28> (without init value) has a constant value of 0 in block <ui_wr_data0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_o_0> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_o_1> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_o_2> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_o_3> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_o_4> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_o_5> (without init value) has a constant value of 0 in block <mcb_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_mode_o_3> (without init value) has a constant value of 0 in block <init_mem0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <app_addr_r1_27> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <app_addr_r2_27> of sequential type is unconnected in block <ui_cmd0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_0> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_1> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_2> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_3> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_4> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <read_fifo.fifo_out_data_r_6> of sequential type is unconnected in block <col_mach0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_1> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_2> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_3> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_4> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_5> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_6> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_wrdata_en_7> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_1> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_2> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_3> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_4> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_5> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_6> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dfi_rddata_en_7> of sequential type is unconnected in block <mc0>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_2> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dlyce_rsync_mux_3> of sequential type is unconnected in block <u_phy_dly_ctrl>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_1> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_2> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_3> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_4> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_5> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_6> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_7> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_8> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_9> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_10> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_11> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_12> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_13> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_14> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_15> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_17> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_18> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_19> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_20> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_21> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_22> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_23> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_24> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_25> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_26> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_27> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_28> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_29> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_30> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <dfi_rd_dqs_31> of sequential type is unconnected in block <u_phy_rddata_sync>.
WARNING:Xst:2677 - Node <addr_out_0> of sequential type is unconnected in block <u_c_gen>.
WARNING:Xst:2677 - Node <addr_out_1> of sequential type is unconnected in block <u_c_gen>.
WARNING:Xst:2677 - Node <addr_out_2> of sequential type is unconnected in block <u_c_gen>.
WARNING:Xst:2677 - Node <addr_out_3> of sequential type is unconnected in block <u_c_gen>.
WARNING:Xst:2677 - Node <addr_out_4> of sequential type is unconnected in block <u_c_gen>.
WARNING:Xst:2677 - Node <addr_out_5> of sequential type is unconnected in block <u_c_gen>.
WARNING:Xst:2677 - Node <cmd_reg_1> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <cmd_reg_2> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_reg_27> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_reg_28> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_reg_29> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_reg_30> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_reg_31> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_o_27> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_o_28> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_o_29> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_o_30> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:2677 - Node <addr_o_31> of sequential type is unconnected in block <mcb_control>.
WARNING:Xst:1293 - FF/Latch <app_addr_r1_0> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r1_1> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r1_2> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r1_3> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r1_4> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r1_5> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r1_1> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_0> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_2> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_3> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_1> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_4> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_5> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_0> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_2> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_3> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_1> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_4> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_5> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_0> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_2> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_3> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_1> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_4> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_5> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_0> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_2> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_3> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_1> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_4> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <req_col_r_5> has a constant value of 0 in block <bank_compare0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r2_1> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r1_2> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r2_5> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r2_4> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r2_3> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r2_2> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r2_1> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <app_addr_r2_0> has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_cmd_r2_2> (without init value) has a constant value of 0 in block <ui_cmd0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <cmd_o<2:1>> (without init value) have a constant value of 0 in block <mcb_flow_control>.

Synthesizing (advanced) Unit <afifo_1>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 256-bit                   |          |
    |     clkA           | connected to signal <wr_clk>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr<4:0>>   |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 256-bit                   |          |
    |     addrB          | connected to signal <rd_ptr<4:0>>   |          |
    |     doB            | connected to signal <rd_data>       |          |
    -----------------------------------------------------------------------
Unit <afifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <afifo_2>.
The following registers are absorbed into counter <wr_ptr>: 1 register on signal <wr_ptr>.
The following registers are absorbed into counter <rd_ptr>: 1 register on signal <rd_ptr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 38-bit                    |          |
    |     clkA           | connected to signal <wr_clk>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wr_ptr<3:0>>   |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 38-bit                    |          |
    |     addrB          | connected to signal <rd_ptr<3:0>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <afifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <bank_common>.
The following registers are absorbed into counter <rfc_zq_timer.rfc_zq_timer_r>: 1 register on signal <rfc_zq_timer.rfc_zq_timer_r>.
	The following adders/subtractors are grouped into adder tree <Madd_generate_maint_cmds.present_count_Madd1> :
 	<Madd_n0212> in block <bank_common>, 	<Madd_n0218_Madd> in block <bank_common>, 	<Madd_n0224_Madd> in block <bank_common>, 	<Madd_generate_maint_cmds.present_count_Madd> in block <bank_common>.
Unit <bank_common> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_1>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_1> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_2>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_2> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_3>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_3> synthesized (advanced).

Synthesizing (advanced) Unit <bank_state_4>.
The following registers are absorbed into counter <act_starve_limit_cntr_r>: 1 register on signal <act_starve_limit_cntr_r>.
The following registers are absorbed into counter <starve_limit_cntr_r>: 1 register on signal <starve_limit_cntr_r>.
The following registers are absorbed into counter <rtp_timer_r>: 1 register on signal <rtp_timer_r>.
The following registers are absorbed into counter <rp_timer_r_0>: 1 register on signal <rp_timer_r_0>.
Unit <bank_state_4> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_1>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_1> synthesized (advanced).

Synthesizing (advanced) Unit <circ_buffer_2>.
The following registers are absorbed into counter <RdAdrsCntr>: 1 register on signal <RdAdrsCntr>.
The following registers are absorbed into counter <WtAdrsCntr>: 1 register on signal <WtAdrsCntr>.
Unit <circ_buffer_2> synthesized (advanced).

Synthesizing (advanced) Unit <cmd_gen>.
The following registers are absorbed into counter <force_rd_counts>: 1 register on signal <force_rd_counts>.
Unit <cmd_gen> synthesized (advanced).

Synthesizing (advanced) Unit <col_mach>.
The following registers are absorbed into counter <read_fifo.head_r>: 1 register on signal <read_fifo.head_r>.
Unit <col_mach> synthesized (advanced).

Synthesizing (advanced) Unit <example_top>.
The following registers are absorbed into counter <led_counter>: 1 register on signal <led_counter>.
Unit <example_top> synthesized (advanced).

Synthesizing (advanced) Unit <init_mem_pattern_ctr>.
The following registers are absorbed into accumulator <current_address>: 1 register on signal <current_address>.
Unit <init_mem_pattern_ctr> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_traffic_gen>.
The following registers are absorbed into accumulator <wr_data_counts>: 1 register on signal <wr_data_counts>.
The following registers are absorbed into accumulator <rd_data_counts>: 1 register on signal <rd_data_counts>.
Unit <mcb_traffic_gen> synthesized (advanced).

Synthesizing (advanced) Unit <phy_init>.
The following registers are absorbed into counter <cnt_cmd_r>: 1 register on signal <cnt_cmd_r>.
The following registers are absorbed into counter <cnt_pwron_ce_r>: 1 register on signal <cnt_pwron_ce_r>.
The following registers are absorbed into counter <burst_addr_r>: 1 register on signal <burst_addr_r>.
The following registers are absorbed into counter <cnt_txpr_r>: 1 register on signal <cnt_txpr_r>.
The following registers are absorbed into counter <enable_wrlvl_cnt>: 1 register on signal <enable_wrlvl_cnt>.
The following registers are absorbed into counter <cnt_dllk_zqinit_r>: 1 register on signal <cnt_dllk_zqinit_r>.
The following registers are absorbed into counter <cnt_pwron_r>: 1 register on signal <cnt_pwron_r>.
The following registers are absorbed into counter <cnt_init_mr_r>: 1 register on signal <cnt_init_mr_r>.
The following registers are absorbed into counter <cnt_init_af_r>: 1 register on signal <cnt_init_af_r>.
The following registers are absorbed into counter <reg_ctrl_cnt_r>: 1 register on signal <reg_ctrl_cnt_r>.
The following registers are absorbed into counter <auto_cnt_r>: 1 register on signal <auto_cnt_r>.
The following registers are absorbed into counter <chip_cnt_r>: 1 register on signal <chip_cnt_r>.
The following registers are absorbed into counter <cnt_init_data_r>: 1 register on signal <cnt_init_data_r>.
INFO:Xst:3231 - The small RAM <Mram_cnt_init_data_r[3]_X_39_o_wide_mux_300_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 256-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_data_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt_init_mr_r[1]_GND_42_o_wide_mux_377_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_init_mr_r> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <phy_init> synthesized (advanced).

Synthesizing (advanced) Unit <phy_pd>.
The following registers are absorbed into accumulator <high>: 1 register on signal <high>.
The following registers are absorbed into accumulator <low>: 1 register on signal <low>.
The following registers are absorbed into counter <dqs_dly_val_r>: 1 register on signal <dqs_dly_val_r>.
The following registers are absorbed into accumulator <calib_done_cntr>: 1 register on signal <calib_done_cntr>.
Unit <phy_pd> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdclk_gen>.
The following registers are absorbed into counter <en_clk_off_cnt_r>: 1 register on signal <en_clk_off_cnt_r>.
The following registers are absorbed into counter <en_clk_on_cnt_r>: 1 register on signal <en_clk_on_cnt_r>.
The following registers are absorbed into counter <wc_oserdes_cnt_r>: 1 register on signal <wc_oserdes_cnt_r>.
The following registers are absorbed into counter <rst_off_cnt_r>: 1 register on signal <rst_off_cnt_r>.
Unit <phy_rdclk_gen> synthesized (advanced).

Synthesizing (advanced) Unit <phy_rdlvl>.
The following registers are absorbed into counter <idel_tap_delta_rsync_r>: 1 register on signal <idel_tap_delta_rsync_r>.
The following registers are absorbed into counter <idel_tap_cnt_cpt_r>: 1 register on signal <idel_tap_cnt_cpt_r>.
The following registers are absorbed into counter <cnt_shift_r>: 1 register on signal <cnt_shift_r>.
The following registers are absorbed into counter <cnt_rden_wait_r>: 1 register on signal <cnt_rden_wait_r>.
The following registers are absorbed into counter <cnt_idel_skip_idel_r>: 1 register on signal <cnt_idel_skip_idel_r>.
The following registers are absorbed into counter <cnt_pipe_wait_r>: 1 register on signal <cnt_pipe_wait_r>.
The following registers are absorbed into counter <cal1_cnt_cpt_r>: 1 register on signal <cal1_cnt_cpt_r>.
The following registers are absorbed into counter <cal_clkdiv_cnt_clkdiv_r>: 1 register on signal <cal_clkdiv_cnt_clkdiv_r>.
The following registers are absorbed into counter <cal2_cnt_bitslip_r>: 1 register on signal <cal2_cnt_bitslip_r>.
The following registers are absorbed into counter <cal2_cnt_rd_dly_r>: 1 register on signal <cal2_cnt_rd_dly_r>.
The following registers are absorbed into counter <cal2_cnt_rden_r>: 1 register on signal <cal2_cnt_rden_r>.
The following registers are absorbed into counter <detect_edge_cnt0_r>: 1 register on signal <detect_edge_cnt0_r>.
The following registers are absorbed into counter <cnt_eye_size_r>: 1 register on signal <cnt_eye_size_r>.
The following registers are absorbed into counter <detect_edge_cnt1_r>: 1 register on signal <detect_edge_cnt1_r>.
Unit <phy_rdlvl> synthesized (advanced).

Synthesizing (advanced) Unit <phy_write>.
The following registers are absorbed into counter <dqs_asrt_cnt>: 1 register on signal <dqs_asrt_cnt>.
Unit <phy_write> synthesized (advanced).

Synthesizing (advanced) Unit <phy_wrlvl>.
The following registers are absorbed into counter <dqs_count_r>: 1 register on signal <dqs_count_r>.
The following registers are absorbed into counter <dqs_count_rep1>: 1 register on signal <dqs_count_rep1>.
The following registers are absorbed into counter <dqs_count_rep2>: 1 register on signal <dqs_count_rep2>.
The following registers are absorbed into counter <rank_cnt_r>: 1 register on signal <rank_cnt_r>.
The following registers are absorbed into counter <wl_tap_count_r>: 1 register on signal <wl_tap_count_r>.
The following registers are absorbed into counter <stable_cnt>: 1 register on signal <stable_cnt>.
The following registers are absorbed into counter <inv_stable_cnt>: 1 register on signal <inv_stable_cnt>.
Unit <phy_wrlvl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_cntrl>.
The following registers are absorbed into counter <refresh_generation.refresh_bank_r>: 1 register on signal <refresh_generation.refresh_bank_r>.
The following registers are absorbed into counter <periodic_rd_generation.periodic_rd_timer_r>: 1 register on signal <periodic_rd_generation.periodic_rd_timer_r>.
Unit <rank_cntrl> synthesized (advanced).

Synthesizing (advanced) Unit <rank_common>.
The following registers are absorbed into counter <refresh_timer.refresh_timer_r>: 1 register on signal <refresh_timer.refresh_timer_r>.
The following registers are absorbed into counter <maint_prescaler.maint_prescaler_r>: 1 register on signal <maint_prescaler.maint_prescaler_r>.
The following registers are absorbed into counter <zq_cntrl.zq_timer.zq_timer_r>: 1 register on signal <zq_cntrl.zq_timer.zq_timer_r>.
Unit <rank_common> synthesized (advanced).

Synthesizing (advanced) Unit <read_data_path>.
The following registers are absorbed into counter <force_wrcmd_timeout_cnts>: 1 register on signal <force_wrcmd_timeout_cnts>.
Unit <read_data_path> synthesized (advanced).

Synthesizing (advanced) Unit <read_posted_fifo>.
The following registers are absorbed into counter <rd_data_received_counts>: 1 register on signal <rd_data_received_counts>.
The following registers are absorbed into accumulator <rd_data_counts_asked>: 1 register on signal <rd_data_counts_asked>.
Unit <read_posted_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <ui_rd_data>.
The following registers are absorbed into accumulator <strict_mode.rd_data_buf_addr_r_lcl>: 1 register on signal <strict_mode.rd_data_buf_addr_r_lcl>.
The following registers are absorbed into counter <rd_buf_indx_r>: 1 register on signal <rd_buf_indx_r>.
Unit <ui_rd_data> synthesized (advanced).

Synthesizing (advanced) Unit <ui_wr_data>.
The following registers are absorbed into counter <data_buf_addr_cnt_r>: 1 register on signal <data_buf_addr_cnt_r>.
The following registers are absorbed into counter <rd_data_indx_r>: 1 register on signal <rd_data_indx_r>.
The following registers are absorbed into counter <wr_data_indx_r>: 1 register on signal <wr_data_indx_r>.
Unit <ui_wr_data> synthesized (advanced).
WARNING:Xst:2677 - Node <app_addr_r1_27> of sequential type is unconnected in block <ui_cmd>.
WARNING:Xst:2677 - Node <app_addr_r2_27> of sequential type is unconnected in block <ui_cmd>.
WARNING:Xst:2677 - Node <addr_out_0> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <addr_out_1> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <addr_out_2> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <addr_out_3> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <addr_out_4> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <addr_out_5> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <cmd_reg_1> of sequential type is unconnected in block <mcb_flow_control>.
WARNING:Xst:2677 - Node <cmd_reg_2> of sequential type is unconnected in block <mcb_flow_control>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x256-bit single-port distributed Read Only RAM      : 1
 16x38-bit dual-port distributed RAM                   : 1
 32x256-bit dual-port distributed RAM                  : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 3
 3x3-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 118
 1-bit adder                                           : 13
 2-bit adder                                           : 13
 2-bit adder carry in                                  : 1
 2-bit subtractor                                      : 23
 3-bit adder                                           : 2
 3-bit subtractor                                      : 7
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 36-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
 5-bit adder                                           : 4
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 14
 6-bit adder                                           : 12
 6-bit subtractor                                      : 8
 7-bit adder                                           : 2
 7-bit subtractor                                      : 4
# Adder Trees                                          : 1
 2-bit / 5-inputs adder tree                           : 1
# Counters                                             : 79
 1-bit up counter                                      : 4
 10-bit up counter                                     : 2
 12-bit up counter                                     : 2
 2-bit down counter                                    : 4
 2-bit up counter                                      : 14
 20-bit down counter                                   : 1
 29-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 14
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 2
 5-bit up counter                                      : 5
 5-bit updown counter                                  : 3
 6-bit down counter                                    : 3
 6-bit up counter                                      : 3
 7-bit up counter                                      : 2
 8-bit up counter                                      : 3
 9-bit up counter                                      : 1
# Accumulators                                         : 8
 16-bit up accumulator                                 : 2
 32-bit up accumulator                                 : 1
 4-bit up loadable accumulator                         : 1
 48-bit up accumulator                                 : 2
 6-bit up accumulator                                  : 1
 7-bit up accumulator cin                              : 1
# Registers                                            : 8826
 Flip-Flops                                            : 8826
# Comparators                                          : 151
 1-bit comparator equal                                : 2
 14-bit comparator equal                               : 4
 2-bit comparator equal                                : 68
 2-bit comparator greater                              : 4
 2-bit comparator lessequal                            : 2
 24-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 4
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 5
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator lessequal                            : 2
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 4
 6-bit comparator lessequal                            : 2
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 3
 8-bit comparator lessequal                            : 3
 8-bit comparator not equal                            : 32
# Multiplexers                                         : 2303
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 1272
 1-bit 4-to-1 multiplexer                              : 288
 1-bit 64-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 296
 14-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 58
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 12
 256-bit 16-to-1 multiplexer                           : 2
 256-bit 8-to-1 multiplexer                            : 2
 3-bit 2-to-1 multiplexer                              : 77
 3-bit 3-to-1 multiplexer                              : 1
 3-bit 6-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 15
 32-bit 7-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 19
 4-bit 4-to-1 multiplexer                              : 72
 40-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 25
 5-bit 8-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 84
 6-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 9
# Logic shifters                                       : 8
 1-bit shifter logical left                            : 7
 30-bit shifter logical right                          : 1
# FSMs                                                 : 9
# Xors                                                 : 527
 1-bit xor2                                            : 527

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r1> (without init value) has a constant value of 0 in block <ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <app_hi_pri_r2> (without init value) has a constant value of 0 in block <ui_cmd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <periodic_rd_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <calib_width_2> (without init value) has a constant value of 0 in block <phy_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdlvl_err_0> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_mode_sel_3> (without init value) has a constant value of 0 in block <init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_mode_o_3> (without init value) has a constant value of 0 in block <init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_1> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_2> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_3> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <rcd_timer_r_0> in Unit <bank_state_4> is equivalent to the following FF/Latch, which will be removed : <end_rcd> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_11> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_9> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_10> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_8> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_27> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_25> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_26> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_24> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_19> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_17> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_18> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_16> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_7> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_5> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_6> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_4> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_31> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_29> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_30> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_28> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_3> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_1> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_23> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_21> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_22> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_20> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_2> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_0> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_15> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_13> 
INFO:Xst:2261 - The FF/Latch <dqs_rst_14> in Unit <phy_write> is equivalent to the following FF/Latch, which will be removed : <dqs_rst_12> 
INFO:Xst:2261 - The FF/Latch <dlyinc_rsync_mux_0> in Unit <phy_dly_ctrl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyinc_rsync_mux_1> <dlyinc_rsync_mux_2> <dlyinc_rsync_mux_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_0> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_1> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_1> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_3> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_2> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_4> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_6> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_4> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_7> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_5> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_9> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_6> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_10> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_7> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_12> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_8> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_13> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_9> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_15> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_10> 
INFO:Xst:2261 - The FF/Latch <dlyce_rsync_0> in Unit <phy_rdlvl> is equivalent to the following 3 FFs/Latches, which will be removed : <dlyce_rsync_1> <dlyce_rsync_2> <dlyce_rsync_3> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_16> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_11> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_18> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_12> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_19> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_13> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_21> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_14> 
INFO:Xst:2261 - The FF/Latch <dbg_rd_bitslip_cnt_22> in Unit <phy_rdlvl> is equivalent to the following FF/Latch, which will be removed : <rd_bitslip_cnt_15> 
INFO:Xst:2261 - The FF/Latch <h_addend_0> in Unit <phy_pd> is equivalent to the following FF/Latch, which will be removed : <l_addend_0> 
INFO:Xst:2261 - The FF/Latch <rst_rsync_0> in Unit <phy_rdclk_gen> is equivalent to the following 3 FFs/Latches, which will be removed : <rst_rsync_1> <rst_rsync_2> <rst_rsync_3> 
INFO:Xst:2261 - The FF/Latch <addr_mode_sel_0> in Unit <init_mem_pattern_ctr> is equivalent to the following FF/Latch, which will be removed : <syn1_vio_addr_mode_value_0> 
INFO:Xst:2261 - The FF/Latch <addr_mode_sel_1> in Unit <init_mem_pattern_ctr> is equivalent to the following FF/Latch, which will be removed : <syn1_vio_addr_mode_value_1> 
INFO:Xst:2261 - The FF/Latch <addr_mode_sel_2> in Unit <init_mem_pattern_ctr> is equivalent to the following FF/Latch, which will be removed : <syn1_vio_addr_mode_value_2> 
INFO:Xst:2261 - The FF/Latch <rst_rb_0> in Unit <mcb_traffic_gen> is equivalent to the following 19 FFs/Latches, which will be removed : <rst_rb_1> <rst_rb_2> <rst_rb_3> <rst_rb_4> <rst_rb_5> <rst_rb_6> <rst_rb_7> <rst_rb_8> <rst_rb_9> <rst_ra_0> <rst_ra_1> <rst_ra_2> <rst_ra_3> <rst_ra_4> <rst_ra_5> <rst_ra_6> <rst_ra_7> <rst_ra_8> <rst_ra_9> 
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<1> rst_rb<1> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<2> rst_rb<2> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<3> rst_rb<3> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<4> rst_rb<4> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<5> rst_rb<5> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<6> rst_rb<6> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<7> rst_rb<7> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<8> rst_rb<8> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_rb<9> rst_rb<9> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_rb<0> and rst_ra<0> rst_ra<0> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<1> rst_ra<1> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<2> rst_ra<2> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<3> rst_ra<3> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<4> rst_ra<4> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<5> rst_ra<5> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<6> rst_ra<6> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<7> rst_ra<7> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<8> rst_ra<8> signal will be lost.
WARNING:Xst:638 - in unit mcb_traffic_gen Conflict on KEEP property on signal rst_ra<0> and rst_ra<9> rst_ra<9> signal will be lost.
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_0> in Unit <v6_data_gen_1> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_1> in Unit <v6_data_gen_1> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_2> in Unit <v6_data_gen_1> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_2> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_0> in Unit <v6_data_gen_2> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_0> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_1> in Unit <v6_data_gen_2> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_1> 
INFO:Xst:2261 - The FF/Latch <data_mode_rr_a_2> in Unit <v6_data_gen_2> is equivalent to the following FF/Latch, which will be removed : <data_mode_rr_c_2> 
INFO:Xst:2261 - The FF/Latch <app_wdf_mask_r1_0> in Unit <ui_wr_data> is equivalent to the following 31 FFs/Latches, which will be removed : <app_wdf_mask_r1_1> <app_wdf_mask_r1_2> <app_wdf_mask_r1_3> <app_wdf_mask_r1_4> <app_wdf_mask_r1_5> <app_wdf_mask_r1_6> <app_wdf_mask_r1_7> <app_wdf_mask_r1_8> <app_wdf_mask_r1_9> <app_wdf_mask_r1_10> <app_wdf_mask_r1_11> <app_wdf_mask_r1_12> <app_wdf_mask_r1_13> <app_wdf_mask_r1_14> <app_wdf_mask_r1_15> <app_wdf_mask_r1_16> <app_wdf_mask_r1_17> <app_wdf_mask_r1_18> <app_wdf_mask_r1_19> <app_wdf_mask_r1_20> <app_wdf_mask_r1_21> <app_wdf_mask_r1_22> <app_wdf_mask_r1_23> <app_wdf_mask_r1_24> <app_wdf_mask_r1_25> <app_wdf_mask_r1_26> <app_wdf_mask_r1_27> <app_wdf_mask_r1_28> <app_wdf_mask_r1_29> <app_wdf_mask_r1_30> <app_wdf_mask_r1_31> 
WARNING:Xst:1710 - FF/Latch <app_wdf_mask_r1_0> (without init value) has a constant value of 0 in block <ui_wr_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_priority_r> (without init value) has a constant value of 0 in block <mc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <periodic_read_request.periodic_rd_arb0/grant_r_0> of sequential type is unconnected in block <rank_common>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_5> on signal <cal2_state_r[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 110   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_3> on signal <cal1_state_r[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01100 | 01100
 01011 | 01011
 00100 | 00100
 00111 | 00111
 00101 | 00101
 01101 | 01101
 00110 | 00110
 01000 | 01000
 10010 | 10010
 01010 | 01010
 01111 | 01111
 01110 | 01110
 10000 | 10000
 01001 | 01001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/FSM_4> on signal <cal_clkdiv_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0110  | 0110
 0101  | 0101
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/FSM_6> on signal <pd_state_r[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/FSM_2> on signal <reset_state_r[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/FSM_0> on signal <init_state_r[1:37]> with one-hot encoding.
-------------------------------------------------
 State  | Encoding
-------------------------------------------------
 000000 | 0000000000000000000000000000000000001
 000001 | 0000000000000000000000000000000000010
 000010 | 0000000000000000000000000000000000100
 000011 | 0000000000000000000000000000000001000
 000100 | 0000000000000000000000000000000010000
 010110 | 0000000000000000000000000000000100000
 000101 | 0000000000000000000000000000001000000
 000110 | 0000000000000000000000000000010000000
 000111 | 0000000000000000000000000000100000000
 001000 | 0000000000000000000000000001000000000
 001001 | 0000000000000000000000000010000000000
 001010 | 0000000000000000000000000100000000000
 001011 | 0000000000000000000000001000000000000
 001100 | 0000000000000000000000010000000000000
 001101 | 0000000000000000000000100000000000000
 010101 | 0000000000000000000001000000000000000
 011010 | 0000000000000000000010000000000000000
 011001 | 0000000000000000000100000000000000000
 001111 | 0000000000000000001000000000000000000
 010010 | 0000000000000000010000000000000000000
 010100 | 0000000000000000100000000000000000000
 010011 | 0000000000000001000000000000000000000
 010111 | 0000000000000010000000000000000000000
 011111 | 0000000000000100000000000000000000000
 011000 | 0000000000001000000000000000000000000
 011011 | 0000000000010000000000000000000000000
 011100 | 0000000000100000000000000000000000000
 010001 | 0000000001000000000000000000000000000
 101000 | 0000000010000000000000000000000000000
 001110 | 0000000100000000000000000000000000000
 100011 | 0000001000000000000000000000000000000
 101010 | 0000010000000000000000000000000000000
 010000 | 0000100000000000000000000000000000000
 011110 | unreached
 100000 | 0001000000000000000000000000000000000
 100001 | 0010000000000000000000000000000000000
 100010 | 0100000000000000000000000000000000000
 100101 | unreached
 100100 | unreached
 100111 | unreached
 011101 | unreached
 101001 | 1000000000000000000000000000000000000
-------------------------------------------------
INFO:Xst:2146 - In block <phy_wrlvl>, Counter <dqs_count_r> <dqs_count_rep2> <dqs_count_rep1> are equivalent, XST will keep only <dqs_count_r>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/FSM_1> on signal <wl_state_r[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 0111  | 0111
 0110  | 0110
 0101  | 0101
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <init_mem0/FSM_7> on signal <current_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 00010 | 01
 00100 | unreached
 01000 | 11
 10000 | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <m_traffic_gen/mcb_control/FSM_8> on signal <current_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | unreached
 00010 | 01
 00100 | 10
 01000 | 11
-------------------
WARNING:Xst:2677 - Node <ddr2_pre_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <ddr2_refresh_flag_r> of sequential type is unconnected in block <phy_init>.
WARNING:Xst:2677 - Node <rd_buf_indx_r_5> of sequential type is unconnected in block <ui_rd_data>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:2677 - Node <bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_2> of sequential type is unconnected in block <mc>.
WARNING:Xst:1710 - FF/Latch <maint_rank_r_lcl_0> (without init value) has a constant value of 0 in block <rank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <AC3_G_E3> (without init value) has a constant value of 1 in block <init_mem_pattern_ctr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <current_address_0> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_1> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_2> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_3> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_4> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_24> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_25> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_26> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_27> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_28> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_29> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_30> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:2677 - Node <current_address_31> of sequential type is unconnected in block <init_mem_pattern_ctr>.
WARNING:Xst:1710 - FF/Latch <wr_data_counts_0> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_counts_1> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_counts_2> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_counts_3> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_counts_4> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_0> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_1> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_2> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_3> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_data_counts_4> (without init value) has a constant value of 0 in block <mcb_traffic_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <force_rd_counts_4> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_5> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_6> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_7> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_8> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <force_rd_counts_9> of sequential type is unconnected in block <cmd_gen>.
WARNING:Xst:2677 - Node <acounts_32> of sequential type is unconnected in block <v6_data_gen_1>.
WARNING:Xst:2677 - Node <acounts_33> of sequential type is unconnected in block <v6_data_gen_1>.
WARNING:Xst:2677 - Node <acounts_34> of sequential type is unconnected in block <v6_data_gen_1>.
WARNING:Xst:2677 - Node <acounts_35> of sequential type is unconnected in block <v6_data_gen_1>.
WARNING:Xst:2677 - Node <acounts_32> of sequential type is unconnected in block <v6_data_gen_2>.
WARNING:Xst:2677 - Node <acounts_33> of sequential type is unconnected in block <v6_data_gen_2>.
WARNING:Xst:2677 - Node <acounts_34> of sequential type is unconnected in block <v6_data_gen_2>.
WARNING:Xst:2677 - Node <acounts_35> of sequential type is unconnected in block <v6_data_gen_2>.
WARNING:Xst:2677 - Node <led_counter_28> of sequential type is unconnected in block <example_top>.
INFO:Xst:1901 - Instance gen_ck_cpt[0].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[1].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[2].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[3].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[4].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[5].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[6].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance gen_ck_cpt[7].u_bufio_cpt in unit phy_rdclk_gen of type BUFIO has been replaced by BUFIODQS
INFO:Xst:2261 - The FF/Latch <dlyinc_cpt_mux_1> in Unit <phy_dly_ctrl> is equivalent to the following 6 FFs/Latches, which will be removed : <dlyinc_cpt_mux_2> <dlyinc_cpt_mux_3> <dlyinc_cpt_mux_4> <dlyinc_cpt_mux_5> <dlyinc_cpt_mux_6> <dlyinc_cpt_mux_7> 
INFO:Xst:2261 - The FF/Latch <en_clk_cpt_odd_r_0> in Unit <phy_rdclk_gen> is equivalent to the following 9 FFs/Latches, which will be removed : <en_clk_cpt_odd_r_1> <en_clk_cpt_odd_r_2> <en_clk_cpt_odd_r_3> <en_clk_cpt_odd_r_4> <en_clk_cpt_odd_r_5> <en_clk_cpt_odd_r_6> <en_clk_cpt_odd_r_7> <en_clk_rsync_odd_r_0> <en_clk_rsync_odd_r_1> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_0> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_2> <phy_wrdata_4> <phy_wrdata_6> <phy_wrdata_8> <phy_wrdata_10> <phy_wrdata_12> <phy_wrdata_14> <phy_wrdata_16> <phy_wrdata_18> <phy_wrdata_20> <phy_wrdata_22> <phy_wrdata_24> <phy_wrdata_26> <phy_wrdata_28> <phy_wrdata_30> <phy_wrdata_32> <phy_wrdata_34> <phy_wrdata_36> <phy_wrdata_38> <phy_wrdata_40> <phy_wrdata_42> <phy_wrdata_44> <phy_wrdata_46> <phy_wrdata_48> <phy_wrdata_50> <phy_wrdata_52> <phy_wrdata_54> <phy_wrdata_56> <phy_wrdata_58> <phy_wrdata_60> <phy_wrdata_62> <phy_wrdata_131> <phy_wrdata_135> <phy_wrdata_139> <phy_wrdata_143> <phy_wrdata_147> <phy_wrdata_151> <phy_wrdata_155> <phy_wrdata_159> <phy_wrdata_163> <phy_wrdata_167> <phy_wrdata_171> <phy_wrdata_175> <phy_wrdata_179> <phy_wrdata_183> <phy_wrdata_187> <phy_wrdata_191> 
INFO:Xst:2261 - The FF/Latch <phy_address0_0> in Unit <phy_init> is equivalent to the following 5 FFs/Latches, which will be removed : <phy_address0_4> <phy_address0_6> <phy_address0_9> <phy_address0_11> <phy_address0_13> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_64> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_66> <phy_wrdata_68> <phy_wrdata_70> <phy_wrdata_72> <phy_wrdata_74> <phy_wrdata_76> <phy_wrdata_78> <phy_wrdata_80> <phy_wrdata_82> <phy_wrdata_84> <phy_wrdata_86> <phy_wrdata_88> <phy_wrdata_90> <phy_wrdata_92> <phy_wrdata_94> <phy_wrdata_96> <phy_wrdata_98> <phy_wrdata_100> <phy_wrdata_102> <phy_wrdata_104> <phy_wrdata_106> <phy_wrdata_108> <phy_wrdata_110> <phy_wrdata_112> <phy_wrdata_114> <phy_wrdata_116> <phy_wrdata_118> <phy_wrdata_120> <phy_wrdata_122> <phy_wrdata_124> <phy_wrdata_126> <phy_wrdata_195> <phy_wrdata_199> <phy_wrdata_203> <phy_wrdata_207> <phy_wrdata_211> <phy_wrdata_215> <phy_wrdata_219> <phy_wrdata_223> <phy_wrdata_227> <phy_wrdata_231> <phy_wrdata_235> <phy_wrdata_239> <phy_wrdata_243> <phy_wrdata_247> <phy_wrdata_251> <phy_wrdata_255> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_65> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_67> <phy_wrdata_69> <phy_wrdata_71> <phy_wrdata_73> <phy_wrdata_75> <phy_wrdata_77> <phy_wrdata_79> <phy_wrdata_81> <phy_wrdata_83> <phy_wrdata_85> <phy_wrdata_87> <phy_wrdata_89> <phy_wrdata_91> <phy_wrdata_93> <phy_wrdata_95> <phy_wrdata_97> <phy_wrdata_99> <phy_wrdata_101> <phy_wrdata_103> <phy_wrdata_105> <phy_wrdata_107> <phy_wrdata_109> <phy_wrdata_111> <phy_wrdata_113> <phy_wrdata_115> <phy_wrdata_117> <phy_wrdata_119> <phy_wrdata_121> <phy_wrdata_123> <phy_wrdata_125> <phy_wrdata_127> <phy_wrdata_193> <phy_wrdata_197> <phy_wrdata_201> <phy_wrdata_205> <phy_wrdata_209> <phy_wrdata_213> <phy_wrdata_217> <phy_wrdata_221> <phy_wrdata_225> <phy_wrdata_229> <phy_wrdata_233> <phy_wrdata_237> <phy_wrdata_241> <phy_wrdata_245> <phy_wrdata_249> <phy_wrdata_253> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_130> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_134> <phy_wrdata_138> <phy_wrdata_142> <phy_wrdata_146> <phy_wrdata_150> <phy_wrdata_154> <phy_wrdata_158> <phy_wrdata_162> <phy_wrdata_166> <phy_wrdata_170> <phy_wrdata_174> <phy_wrdata_178> <phy_wrdata_182> <phy_wrdata_186> <phy_wrdata_190> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_128> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_132> <phy_wrdata_136> <phy_wrdata_140> <phy_wrdata_144> <phy_wrdata_148> <phy_wrdata_152> <phy_wrdata_156> <phy_wrdata_160> <phy_wrdata_164> <phy_wrdata_168> <phy_wrdata_172> <phy_wrdata_176> <phy_wrdata_180> <phy_wrdata_184> <phy_wrdata_188> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_192> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_196> <phy_wrdata_200> <phy_wrdata_204> <phy_wrdata_208> <phy_wrdata_212> <phy_wrdata_216> <phy_wrdata_220> <phy_wrdata_224> <phy_wrdata_228> <phy_wrdata_232> <phy_wrdata_236> <phy_wrdata_240> <phy_wrdata_244> <phy_wrdata_248> <phy_wrdata_252> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_194> in Unit <phy_init> is equivalent to the following 15 FFs/Latches, which will be removed : <phy_wrdata_198> <phy_wrdata_202> <phy_wrdata_206> <phy_wrdata_210> <phy_wrdata_214> <phy_wrdata_218> <phy_wrdata_222> <phy_wrdata_226> <phy_wrdata_230> <phy_wrdata_234> <phy_wrdata_238> <phy_wrdata_242> <phy_wrdata_246> <phy_wrdata_250> <phy_wrdata_254> 
INFO:Xst:2261 - The FF/Latch <phy_wrdata_1> in Unit <phy_init> is equivalent to the following 47 FFs/Latches, which will be removed : <phy_wrdata_3> <phy_wrdata_5> <phy_wrdata_7> <phy_wrdata_9> <phy_wrdata_11> <phy_wrdata_13> <phy_wrdata_15> <phy_wrdata_17> <phy_wrdata_19> <phy_wrdata_21> <phy_wrdata_23> <phy_wrdata_25> <phy_wrdata_27> <phy_wrdata_29> <phy_wrdata_31> <phy_wrdata_33> <phy_wrdata_35> <phy_wrdata_37> <phy_wrdata_39> <phy_wrdata_41> <phy_wrdata_43> <phy_wrdata_45> <phy_wrdata_47> <phy_wrdata_49> <phy_wrdata_51> <phy_wrdata_53> <phy_wrdata_55> <phy_wrdata_57> <phy_wrdata_59> <phy_wrdata_61> <phy_wrdata_63> <phy_wrdata_129> <phy_wrdata_133> <phy_wrdata_137> <phy_wrdata_141> <phy_wrdata_145> <phy_wrdata_149> <phy_wrdata_153> <phy_wrdata_157> <phy_wrdata_161> <phy_wrdata_165> <phy_wrdata_169> <phy_wrdata_173> <phy_wrdata_177> <phy_wrdata_181> <phy_wrdata_185> <phy_wrdata_189> 

Optimizing unit <iodelay_ctrl> ...

Optimizing unit <ui_top> ...

Optimizing unit <phy_data_io> ...

Optimizing unit <phy_rddata_sync> ...

Optimizing unit <example_top> ...

Optimizing unit <infrastructure> ...

Optimizing unit <ui_wr_data> ...

Optimizing unit <ui_rd_data> ...

Optimizing unit <ui_cmd> ...

Optimizing unit <mc> ...

Optimizing unit <rank_cntrl> ...

Optimizing unit <rank_common> ...

Optimizing unit <round_robin_arb_1> ...

Optimizing unit <bank_state_1> ...

Optimizing unit <bank_queue_1> ...

Optimizing unit <bank_state_2> ...

Optimizing unit <bank_queue_2> ...

Optimizing unit <bank_state_3> ...

Optimizing unit <bank_queue_3> ...

Optimizing unit <bank_state_4> ...

Optimizing unit <bank_queue_4> ...

Optimizing unit <bank_common> ...
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <generate_maint_cmds.send_cnt_r_0> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <generate_maint_cmds.send_cnt_r_1> (without init value) has a constant value of 0 in block <bank_common>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_select> ...
WARNING:Xst:1710 - FF/Latch <io_config_r_0> (without init value) has a constant value of 0 in block <arb_select>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <arb_row_col> ...

Optimizing unit <round_robin_arb_3> ...

Optimizing unit <col_mach> ...

Optimizing unit <phy_top> ...

Optimizing unit <phy_control_io> ...

Optimizing unit <phy_write> ...

Optimizing unit <phy_dly_ctrl> ...

Optimizing unit <phy_rdlvl> ...
WARNING:Xst:1710 - FF/Latch <tby4_r_5> (without init value) has a constant value of 0 in block <phy_rdlvl>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <phy_pd> ...

Optimizing unit <phy_dqs_iob> ...

Optimizing unit <phy_dm_iob> ...

Optimizing unit <phy_dq_iob> ...

Optimizing unit <phy_rdclk_gen> ...

Optimizing unit <phy_rdctrl_sync> ...

Optimizing unit <circ_buffer_1> ...

Optimizing unit <circ_buffer_2> ...

Optimizing unit <phy_init> ...

Optimizing unit <phy_wrlvl> ...

Optimizing unit <init_mem_pattern_ctr> ...

Optimizing unit <mcb_traffic_gen> ...

Optimizing unit <cmd_gen> ...

Optimizing unit <cmd_prbs_gen_1> ...

Optimizing unit <cmd_prbs_gen_2> ...

Optimizing unit <cmd_prbs_gen_3> ...

Optimizing unit <read_data_path> ...

Optimizing unit <rd_data_gen> ...

Optimizing unit <v6_data_gen_1> ...

Optimizing unit <read_posted_fifo> ...

Optimizing unit <afifo_2> ...

Optimizing unit <afifo_1> ...

Optimizing unit <wr_data_gen> ...
WARNING:Xst:1710 - FF/Latch <user_burst_cnt_6> (without init value) has a constant value of 0 in block <wr_data_gen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <v6_data_gen_2> ...

Optimizing unit <mcb_flow_control> ...

Optimizing unit <tg_status> ...
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/bl_out_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/bl_out_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/bl_out_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/bl_out_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/bl_out_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_out_30> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_out_31> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_31> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_30> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_0> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_1> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_2> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_3> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_4> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_5> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_6> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_7> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_8> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/mcb_control/bl_reg_0> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/acounts_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/acounts_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/acounts_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/acounts_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/acounts_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/instr_mode_reg_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/instr_mode_reg_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/bl_mode_reg_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/instr_out_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_27> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_28> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_29> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_30> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_31> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/data_mode_r_b_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_5> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_4> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_3> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_2> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_1> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_0> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_13> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_11> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/io_config_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_cas_n1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_has_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr1_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_wr0_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_16> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_17> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_18> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_19> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_15> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_14> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_13> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_12> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_11> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_10> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_20> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_21> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_22> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_23> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_24> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/end_addr_r_9> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/data_mode_rr_a_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/data_mode_rr_a_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_40> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_39> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_38> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_37> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_35> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_34> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_31> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_30> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_29> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_28> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_27> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r2_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_ui_top/ui_cmd0/app_sz_r2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_ui_top/ui_cmd0/app_cmd_r1_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_rddata_en_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/last_master_r_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_out_data_r_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/found_dq_edge_r> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/pd_incdec_tp> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_26> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_25> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_24> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_23> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_22> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_21> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/dfi_rd_dqs_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrlvl_err> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wrcal_err> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_47> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_46> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_45> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_44> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_43> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_42> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_41> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_40> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_39> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_38> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_37> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_36> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_35> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_34> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_33> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_32> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_26> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_25> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_24> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_23> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_22> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_21> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/rd_data_counts_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_47> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_46> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_45> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_44> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_43> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_42> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_41> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_40> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_39> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_38> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_37> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_36> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_35> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_34> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_33> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_32> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_26> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_25> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_24> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_23> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_22> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_21> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/wr_data_counts_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/pipe_data_in_33> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/instr_out_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/u_c_gen/gen_prbs_instr.instr_prbs_gen_b/lfsr_q_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_timeout_cnts_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_255> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_254> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_253> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_252> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_251> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_250> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_249> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_248> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_247> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_246> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_245> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_244> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_243> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_242> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_241> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_240> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_239> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_238> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_237> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_236> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_235> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_234> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_233> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_232> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_231> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_230> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_229> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_228> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_227> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_226> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_225> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_224> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_223> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_222> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_221> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_220> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_219> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_218> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_217> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_216> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_215> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_214> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_213> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_212> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_211> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_210> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_209> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_208> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_207> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_206> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_205> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_204> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_203> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_202> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_201> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_200> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_199> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_198> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_197> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_196> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_195> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_194> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_193> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_192> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_191> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_190> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_189> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_188> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_187> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_186> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_185> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_184> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_183> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_182> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_181> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_180> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_179> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_178> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_177> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_176> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_175> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_174> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_173> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_172> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_171> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_170> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_169> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_168> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_167> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_166> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_165> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_164> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_163> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_162> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_161> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_160> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_159> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_158> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_157> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_156> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_155> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_154> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_153> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_152> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_151> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_150> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_149> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_148> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_147> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_146> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_145> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_144> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_143> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_142> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_141> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_140> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_139> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_138> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_137> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_136> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_135> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_134> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_133> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_132> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_131> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_130> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_129> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_128> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_127> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_126> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_125> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_124> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_123> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_122> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_121> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_120> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_119> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_118> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_117> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_116> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_115> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_114> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_113> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_112> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_111> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_110> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_109> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_108> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_107> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_106> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_105> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_104> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_103> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_102> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_101> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_100> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_99> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_98> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_97> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_96> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_95> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_94> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_93> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_92> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_91> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_90> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_89> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_88> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_87> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_86> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_85> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_84> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_83> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_82> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_81> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_80> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_79> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_78> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_77> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_76> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_75> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_74> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_73> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_72> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_71> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_70> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_69> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_68> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_67> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_66> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_65> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_64> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_63> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_62> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_61> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_60> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_59> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_58> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_57> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_56> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_55> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_54> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_53> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_52> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_51> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_50> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_49> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_48> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_47> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_46> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_45> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_44> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_43> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_42> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_41> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_40> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_39> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_38> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_37> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_36> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_35> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_34> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_33> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_32> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_26> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_25> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_24> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_23> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_22> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_21> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r2_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_255> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_254> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_253> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_252> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_251> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_250> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_249> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_248> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_247> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_246> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_245> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_244> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_243> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_242> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_241> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_240> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_239> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_238> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_237> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_236> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_235> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_234> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_233> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_232> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_231> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_230> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_229> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_228> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_227> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_226> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_225> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_224> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_223> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_222> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_221> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_220> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_219> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_218> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_217> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_216> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_215> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_214> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_213> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_212> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_211> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_210> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_209> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_208> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_207> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_206> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_205> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_204> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_203> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_202> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_201> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_200> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_199> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_198> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_197> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_196> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_195> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_194> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_193> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_192> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_191> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_190> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_189> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_188> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_187> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_186> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_185> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_184> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_183> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_182> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_181> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_180> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_179> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_178> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_177> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_176> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_175> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_174> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_173> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_172> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_171> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_170> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_169> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_168> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_167> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_166> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_165> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_164> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_163> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_162> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_161> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_160> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_159> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_158> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_157> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_156> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_155> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_154> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_153> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_152> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_151> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_150> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_149> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_148> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_147> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_146> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_145> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_144> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_143> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_142> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_141> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_140> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_139> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_138> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_137> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_136> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_135> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_134> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_133> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_132> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_131> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_130> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_129> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_128> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_127> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_126> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_125> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_124> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_123> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_122> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_121> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_120> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_119> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_118> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_117> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_116> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_115> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_114> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_113> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_112> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_111> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_110> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_109> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_108> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_107> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_106> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_105> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_104> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_103> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_102> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_101> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_100> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_99> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_98> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_97> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_96> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_95> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_94> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_93> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_92> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_91> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_90> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_89> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_88> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_87> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_86> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_85> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_84> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_83> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_82> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_81> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_80> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_79> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_78> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_77> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_76> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_75> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_74> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_73> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_72> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_71> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_70> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_69> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_68> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_67> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_66> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_65> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_64> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_63> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_62> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_61> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_60> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_59> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_58> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_57> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_56> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_55> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_54> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_53> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_52> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_51> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_50> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_49> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_48> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_47> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_46> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_45> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_44> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_43> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_42> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_41> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_40> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_39> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_38> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_37> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_36> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_35> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_34> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_33> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_32> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_26> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_25> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_24> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_23> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_22> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_21> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cmp_data_r_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/wait_bl_end_r1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/wait_bl_end> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/force_wrcmd_gen> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/dq_lane_error_r1_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/cumlative_dq_lane_error_reg_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_255> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_254> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_253> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_252> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_251> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_250> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_249> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_248> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_247> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_246> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_245> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_244> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_243> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_242> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_241> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_240> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_239> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_238> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_237> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_236> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_235> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_234> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_233> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_232> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_231> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_230> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_229> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_228> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_227> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_226> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_225> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_224> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_223> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_222> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_221> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_220> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_219> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_218> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_217> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_216> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_215> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_214> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_213> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_212> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_211> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_210> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_209> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_208> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_207> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_206> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_205> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_204> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_203> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_202> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_201> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_200> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_199> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_198> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_197> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_196> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_195> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_194> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_193> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_192> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_191> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_190> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_189> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_188> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_187> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_186> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_185> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_184> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_183> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_182> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_181> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_180> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_179> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_178> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_177> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_176> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_175> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_174> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_173> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_172> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_171> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_170> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_169> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_168> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_167> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_166> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_165> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_164> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_163> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_162> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_161> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_160> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_159> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_158> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_157> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_156> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_155> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_154> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_153> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_152> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_151> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_150> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_149> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_148> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_147> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_146> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_145> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_144> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_143> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_142> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_141> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_140> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_139> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_138> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_137> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_136> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_135> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_134> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_133> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_132> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_131> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_130> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_129> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_128> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_127> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_126> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_125> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_124> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_123> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_122> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_121> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_120> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_119> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_118> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_117> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_116> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_115> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_114> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_113> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_112> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_111> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_110> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_109> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_108> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_107> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_106> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_105> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_104> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_103> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_102> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_101> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_100> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_99> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_98> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_97> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_96> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_95> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_94> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_93> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_92> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_91> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_90> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_89> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_88> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_87> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_86> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_85> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_84> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_83> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_82> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_81> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_80> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_79> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_78> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_77> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_76> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_75> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_74> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_73> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_72> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_71> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_70> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_69> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_68> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_67> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_66> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_65> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_64> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_63> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_62> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_61> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_60> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_59> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_58> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_57> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_56> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_55> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_54> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_53> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_52> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_51> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_50> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_49> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_48> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_47> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_46> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_45> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_44> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_43> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_42> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_41> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_40> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_39> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_38> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_37> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_36> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_35> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_34> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_33> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_32> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_26> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_25> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_24> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_23> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_22> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_21> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_data_r_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/cmd_rdy> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/u_bcount_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/almost_full> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/rd_ptr_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/rd_ptr_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/rd_ptr_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/rd_ptr_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/rd_ptr_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/rd_ptr_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/wr_ptr_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/wr_ptr_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/wr_ptr_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/wr_ptr_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/wr_ptr_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/wr_ptr_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem1434> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem1433> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem1432> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem1431> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem142> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem141> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem139> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem138> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem140> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem136> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem135> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem137> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem133> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem132> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem134> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem130> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem129> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem131> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem127> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem126> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem128> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem124> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem123> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem125> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem121> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem120> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem122> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem118> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem117> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem119> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem115> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem114> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem116> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem112> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem111> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem113> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem110> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/Mram_mem11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/empty> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/full> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/RD_PATH.read_data_path/rd_mdata_fifo/almost_full> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_startB> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/cmd_rdyB> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_o_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_o_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_o_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_o_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_o_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_reg_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_reg_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_reg_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_reg_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/mcb_control/addr_reg_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_0> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_1> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_2> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_3> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_4> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_5> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_6> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_7> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_8> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_9> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_10> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_11> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_12> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_13> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_15> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_16> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_14> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_17> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_18> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_19> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_20> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_21> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_22> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_23> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_24> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_25> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_26> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_27> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_28> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_29> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_30> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_32> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_33> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_31> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_34> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_35> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_36> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_37> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_40> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_41> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_42> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_64> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_65> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_66> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_67> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_68> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_69> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_70> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_72> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_73> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_71> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_74> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_75> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_76> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_77> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_78> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_79> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_81> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_82> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_80> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_83> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_84> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_85> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_86> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_87> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_88> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_90> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_91> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_89> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_92> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_93> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_94> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_95> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_96> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_97> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_98> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_99> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_100> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_101> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_102> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_103> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_104> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_105> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_107> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_108> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_106> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_109> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_110> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_111> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_112> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_113> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_114> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_115> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_116> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_117> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_118> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_119> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_120> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_121> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_122> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_124> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_125> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_123> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_126> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_127> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_128> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_129> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_130> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_131> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_132> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_133> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_134> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_135> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_136> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_137> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_138> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_139> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_141> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_142> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_140> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_143> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_144> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_145> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_146> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_147> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_148> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_150> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_151> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_149> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_152> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_153> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_154> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_155> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_156> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_157> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_159> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_160> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_158> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_161> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_162> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_163> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_164> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_165> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_166> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_167> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_168> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_169> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_170> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_171> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_172> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_173> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_174> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_176> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_177> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_175> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_178> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_179> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_180> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_181> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_182> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_183> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_184> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_185> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_186> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_187> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_188> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_189> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_190> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_191> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_193> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_194> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_192> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_195> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_196> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_197> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_198> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_199> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_200> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_201> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_202> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_203> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_204> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_205> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_206> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_207> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_208> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_210> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_211> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_209> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_212> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_213> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_214> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_215> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_216> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_217> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_219> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_220> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_218> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_221> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_222> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_223> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_224> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_225> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_226> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_228> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_229> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_227> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_230> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_231> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_232> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_233> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_234> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_235> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_236> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_237> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_238> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_239> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_240> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_241> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_242> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_243> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_245> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_246> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_244> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_247> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_248> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_249> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_250> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_251> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_252> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_254> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_255> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_253> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_256> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_257> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_258> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_259> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_260> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_261> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_263> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_264> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_262> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_265> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_266> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_267> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_268> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_269> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_270> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_271> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_272> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_273> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_274> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_275> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_276> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_277> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_278> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_280> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_281> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_279> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_282> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_283> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_284> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_285> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_286> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_287> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_289> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_290> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_288> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_291> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_292> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_293> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_294> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_295> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_296> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_298> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_299> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_297> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_300> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_301> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_302> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_303> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_304> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_305> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_306> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_307> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_308> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_309> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_310> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_311> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_312> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_313> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_315> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_316> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_314> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_317> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_318> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_319> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_320> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_321> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_322> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_323> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_324> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_325> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_326> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_327> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_328> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_329> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_330> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_332> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_333> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_331> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_334> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_335> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_336> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_337> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_338> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_339> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_340> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_341> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_342> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_343> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_344> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_345> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_346> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_347> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_349> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_350> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_348> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_351> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_352> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_353> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_354> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_355> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_356> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_358> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_359> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_357> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_360> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_361> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_362> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_363> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_364> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_365> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_367> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_368> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_366> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_369> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_370> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_371> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_372> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_373> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_374> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_375> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_376> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_377> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_378> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_379> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_380> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_381> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_382> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_384> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_385> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_383> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_386> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_387> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_388> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_389> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_390> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_391> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_393> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_394> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_392> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_395> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_396> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_397> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_398> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_399> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_400> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_402> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_403> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_401> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_404> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_405> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_406> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_407> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_408> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_409> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_410> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_411> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_412> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_413> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_414> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_415> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_416> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_417> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_419> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_420> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_418> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_421> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_422> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_423> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_424> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_425> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_426> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_428> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_429> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_427> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_430> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_431> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_432> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_433> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_434> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_435> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_437> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_438> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_436> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_439> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_440> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_441> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_442> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_443> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_444> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_445> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_446> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_447> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_448> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_449> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_450> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_451> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_452> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_454> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_455> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_453> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_456> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_457> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_458> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_459> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_460> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_461> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_462> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_463> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_464> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_465> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_466> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_467> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_468> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_469> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_471> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_472> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_470> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_473> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_474> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_475> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_476> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_477> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_478> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_479> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_480> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_481> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_482> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_483> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_484> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_485> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_486> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_488> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_489> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_487> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_490> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_491> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_492> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_493> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_494> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_495> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_497> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_498> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_496> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_499> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_500> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_501> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_502> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_503> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_504> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_506> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_507> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_505> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_508> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_509> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_510> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_511> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_512> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_513> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_514> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_515> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_516> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_517> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_518> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_519> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_520> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_521> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_523> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_524> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_522> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_525> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_526> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_527> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_528> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_529> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_530> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_532> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_533> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_531> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_534> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_535> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_536> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_537> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_538> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_539> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_541> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_542> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_540> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_543> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_544> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_545> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_546> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_547> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_548> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_549> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_550> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_551> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_552> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_553> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_554> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_555> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_556> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_558> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_559> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_557> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_560> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_561> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_562> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_563> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_564> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_565> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_567> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_568> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_566> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_569> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_570> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_571> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_572> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_573> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_574> of sequential type is unconnected in block <example_top>.
WARNING:Xst:2677 - Node <m_traffic_gen/tg_status/error_status_575> of sequential type is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/instr_mode_reg_0> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/instr_mode_reg_1> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_6> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_7> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_8> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_9> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_10> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_11> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_12> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_13> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_14> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_15> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_16> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_17> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_18> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_19> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_20> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_21> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_22> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_23> is unconnected in block <example_top>.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_3> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_4> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_5> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_5> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_4> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_3> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_5> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_4> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_3> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_2> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_1> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_0> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_3> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_4> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_5> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_1> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_2> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_0> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_3> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_4> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_5> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2399 - RAMs <m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71>, <m_traffic_gen/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72> are equivalent, second RAM is removed
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_31> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_out_24> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_out_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_out_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_out_27> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_out_29> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_29> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_27> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/pipe_data_in_24> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dqs_count_r_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/rank_cnt_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/chip_cnt_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/auto_cnt_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_27> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_28> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_29> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_30> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_next_r_31> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_2> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_4> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_5> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_24> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_24> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_27> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_28> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_29> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_traffic_gen/u_c_gen/addr_counts_30> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address0_12> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address0_13> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl_13> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl_12> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_row_r_lcl_11> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl_11> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl_12> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_row_r_lcl_13> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl_11> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl_12> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_row_r_lcl_13> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_11> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_12> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_row_r_lcl_13> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_24> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_25> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r1_26> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_24> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_25> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <u_memc_ui_top/u_ui_top/ui_cmd0/app_addr_r2_26> has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_3> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/calib_width_0> (without init value) has a constant value of 1 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/calib_width_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/demand_act_priority_r> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address0_11> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_24> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_reg_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_0> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/chip_cnt_r1_1> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_25> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_24> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_traffic_gen/mcb_control/addr_o_26> (without init value) has a constant value of 0 in block <example_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_5> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_4> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_3> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_2> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_1> is unconnected in block <example_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/init_state_r1_0> is unconnected in block <example_top>.
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/sel_w1gen_logic> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/sel_w1gen_logic> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_34> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_42> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_10> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_38> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_6> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_50> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_18> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_103> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_71> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_46> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_14> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_111> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_79> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_54> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_22> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_62> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_30> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_115> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_83> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_58> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_26> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_123> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_91> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_119> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_87> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_127> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_95> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_139> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_75> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_11> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_160> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_128> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_161> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_129> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_33> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/wr_data_en> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/dfi_wrdata_en_0> <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_99> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_67> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_163> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_131> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_35> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_164> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_132> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_165> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_133> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_37> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_5> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_171> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_43> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_bank0_2> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_address0_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_172> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_140> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_167> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_135> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_39> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_7> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_173> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_141> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_45> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_13> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_168> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_136> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_224> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_192> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_96> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_64> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_169> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_137> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_41> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_9> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_230> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_198> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_102> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_70> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_175> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_143> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_47> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_15> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_180> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_148> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_225> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_193> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_226> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_194> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_98> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_66> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_176> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_144> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_181> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_149> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_53> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_21> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_232> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_200> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_104> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_72> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_177> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_145> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_49> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_17> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_233> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_201> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_183> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_151> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_55> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_23> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_228> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_196> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_100> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_68> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_234> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_202> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_106> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_74> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_179> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_147> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_51> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_19> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_184> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_152> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_229> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_197> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_240> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_208> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_112> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_80> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_185> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_153> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_57> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_25> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_241> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_209> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_191> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_159> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_63> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_31> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_236> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_204> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_108> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_76> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_242> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_210> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_114> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_82> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_187> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_155> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_59> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_27> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_237> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_205> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_238> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_206> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_110> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_78> 
INFO:Xst:2261 - The FF/Latch <led_counter_0> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_shift_r_0> <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_188> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_156> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_244> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_212> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_116> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_84> 
INFO:Xst:2261 - The FF/Latch <led_counter_1> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_189> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_157> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_61> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_29> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_250> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_218> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_122> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_90> 
INFO:Xst:2261 - The FF/Latch <led_counter_2> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_245> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_213> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_246> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_214> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_118> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_86> 
INFO:Xst:2261 - The FF/Latch <led_counter_3> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_252> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_220> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_124> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_92> 
INFO:Xst:2261 - The FF/Latch <led_counter_4> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_253> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_221> 
INFO:Xst:2261 - The FF/Latch <led_counter_5> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_5> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_248> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_216> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_120> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_88> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_254> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_222> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_126> <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_94> 
INFO:Xst:2261 - The FF/Latch <led_counter_6> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_6> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_249> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_217> 
INFO:Xst:2261 - The FF/Latch <led_counter_7> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_7> 
INFO:Xst:2261 - The FF/Latch <led_counter_8> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_8> 
INFO:Xst:2261 - The FF/Latch <led_counter_9> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/cnt_pwron_ce_r_9> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_203> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_138> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_73> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_8> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_periodic_rd_r> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_5> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/io_config_1> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom0_0> <u_memc_ui_top/u_mem_intfc/mc0/dfi_odt_nom1_0> <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/io_config_r_1> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_211> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_146> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_81> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_16> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_207> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_142> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_77> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_12> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_215> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_150> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_85> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_20> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_223> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_158> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_93> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_28> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_0> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_0> <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_0> <m_traffic_gen/rst_rb_0> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_219> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_154> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_89> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_24> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_final> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_final> 
WARNING:Xst:638 - in unit example_top Conflict on KEEP property on signal u_memc_ui_top/u_ui_top/rst_final and u_memc_ui_top/u_mem_intfc/mc0/rst_final u_memc_ui_top/u_mem_intfc/mc0/rst_final signal will be lost.
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/mcb_control/bl_reg_5> in Unit <example_top> is equivalent to the following 4 FFs/Latches, which will be removed : <m_traffic_gen/mcb_control/bl_reg_4> <m_traffic_gen/mcb_control/bl_reg_3> <m_traffic_gen/mcb_control/bl_reg_2> <m_traffic_gen/mcb_control/bl_reg_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_1> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_1> <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_2> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_2> <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_2> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_231> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_166> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_101> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_36> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_3> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_3> <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_control_io/rst_delayed_3> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_227> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_162> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_97> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_32> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_4> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_5> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_5> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_6> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_6> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_235> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_170> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_105> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_40> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/wr_data_offset_0> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_7> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_7> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_1> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_dly_ctrl/dlyce_rsync_mux_0> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_8> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_8> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_ui_top/rst_reg_9> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/rst_reg_9> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_243> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_178> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_113> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_48> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_239> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_174> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_109> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_44> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_195> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_130> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_65> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_0> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_251> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_186> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_121> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_56> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_247> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_182> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_117> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_52> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_254> in Unit <example_top> is equivalent to the following 191 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_253> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_252> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_250> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_249> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_248> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_246> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_245> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_244> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_242> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_241>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_240> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_238> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_237> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_236> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_234> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_233> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_232> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_230> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_229> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_228> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_226> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_225>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_224> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_222> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_221> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_220> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_218> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_217> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_216> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_214> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_213> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_212> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_210> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_209>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_208> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_206> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_205> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_204> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_202> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_201> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_200> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_198> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_197> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_196> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_194> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_193>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_192> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_191> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_189> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_188> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_187> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_185> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_184> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_183> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_181> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_180> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_179> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_177>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_176> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_175> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_173> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_172> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_171> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_169> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_168> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_167> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_165> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_164> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_163> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_161>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_160> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_159> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_157> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_156> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_155> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_153> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_152> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_151> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_149> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_148> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_147> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_145>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_144> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_143> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_141> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_140> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_139> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_137> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_136> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_135> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_133> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_132> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_131> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_129>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_128> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_127> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_126> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_124> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_123> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_122> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_120> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_119> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_118> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_116> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_115> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_114>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_112> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_111> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_110> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_108> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_107> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_106> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_104> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_103> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_102> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_100> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_99> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_98>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_96> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_95> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_94> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_92> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_91> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_90> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_88> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_87> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_86> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_84> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_83> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_82>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_80> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_79> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_78> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_76> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_75> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_74> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_72> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_71> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_70> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_68> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_67> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_66>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_64> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_63> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_62> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_61> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_59> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_58> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_57> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_55> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_54> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_53> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_51> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_50>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_49> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_47> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_46> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_45> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_43> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_42> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_41> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_39> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_38> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_37> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_35> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_34>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_33> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_31> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_30> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_29> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_27> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_26> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_25> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_23> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_22> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_21> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_19> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_18>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_17> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_15> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_14> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_13> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_11> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_10> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_9> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_7> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_6> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_5> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_3> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_2>
   <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_1>
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_199> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_134> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_69> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_4> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_255> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_190> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_125> <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/w1data_60> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/dfi_address1_12> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/dfi_ras_n1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_0> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_0> <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_1> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_1> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_1> <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_2> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_2> <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_3> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/wr_data_addr_3> in Unit <example_top> is equivalent to the following 2 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/arb_mux0/arb_select0/col_mux.col_data_buf_addr_r_3> <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_in_data_r_4> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/high_0> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/low_0> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_203> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_138> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_73> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_8> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_211> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_146> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_81> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_16> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_207> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_142> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_77> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_12> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_0> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/reset> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_215> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_150> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_85> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_20> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_223> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_158> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_93> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_28> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_219> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_154> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_89> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_24> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/mcb_control/bl_o_5> in Unit <example_top> is equivalent to the following 4 FFs/Latches, which will be removed : <m_traffic_gen/mcb_control/bl_o_4> <m_traffic_gen/mcb_control/bl_o_3> <m_traffic_gen/mcb_control/bl_o_2> <m_traffic_gen/mcb_control/bl_o_1> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_231> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_166> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_101> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_36> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_227> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_162> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_97> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_32> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/u_c_gen/end_addr_r_23> in Unit <example_top> is equivalent to the following 17 FFs/Latches, which will be removed : <m_traffic_gen/u_c_gen/end_addr_r_22> <m_traffic_gen/u_c_gen/end_addr_r_21> <m_traffic_gen/u_c_gen/end_addr_r_20> <m_traffic_gen/u_c_gen/end_addr_r_19> <m_traffic_gen/u_c_gen/end_addr_r_18> <m_traffic_gen/u_c_gen/end_addr_r_17> <m_traffic_gen/u_c_gen/end_addr_r_16> <m_traffic_gen/u_c_gen/end_addr_r_15> <m_traffic_gen/u_c_gen/end_addr_r_14> <m_traffic_gen/u_c_gen/end_addr_r_13> <m_traffic_gen/u_c_gen/end_addr_r_12> <m_traffic_gen/u_c_gen/end_addr_r_11> <m_traffic_gen/u_c_gen/end_addr_r_10> <m_traffic_gen/u_c_gen/end_addr_r_9> <m_traffic_gen/u_c_gen/end_addr_r_8> <m_traffic_gen/u_c_gen/end_addr_r_7> <m_traffic_gen/u_c_gen/end_addr_r_6> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_235> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_170> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_105> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_40> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_243> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_178> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_113> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_48> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_239> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_174> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_109> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_44> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_195> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_130> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_65> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_0> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_251> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_186> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_121> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_56> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_247> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_182> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_117> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_52> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_254> in Unit <example_top> is equivalent to the following 191 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_253> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_252> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_250> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_249> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_248> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_246> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_245> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_244> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_242>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_241> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_240> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_238> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_237> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_236> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_234> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_233> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_232> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_230> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_229> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_228> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_226>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_225> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_224> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_222> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_221> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_220> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_218> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_217> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_216> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_214> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_213> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_212> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_210>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_209> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_208> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_206> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_205> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_204> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_202> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_201> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_200> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_198> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_197> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_196> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_194>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_193> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_192> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_191> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_189> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_188> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_187> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_185> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_184> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_183> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_181> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_180> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_179>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_177> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_176> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_175> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_173> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_172> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_171> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_169> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_168> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_167> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_165> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_164> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_163>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_161> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_160> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_159> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_157> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_156> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_155> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_153> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_152> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_151> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_149> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_148> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_147>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_145> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_144> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_143> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_141> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_140> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_139> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_137> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_136> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_135> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_133> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_132> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_131>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_129> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_128> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_127> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_126> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_124> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_123> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_122> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_120> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_119> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_118> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_116> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_115>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_114> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_112> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_111> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_110> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_108> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_107> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_106> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_104> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_103> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_102> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_100> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_99>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_98> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_96> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_95> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_94> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_92> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_91> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_90> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_88> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_87> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_86> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_84> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_83>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_82> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_80> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_79> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_78> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_76> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_75> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_74> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_72> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_71> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_70> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_68> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_67>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_66> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_64> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_63> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_62> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_61> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_59> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_58> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_57> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_55> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_54> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_53> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_51>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_50> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_49> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_47> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_46> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_45> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_43> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_42> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_41> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_39> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_38> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_37> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_35>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_34> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_33> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_31> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_30> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_29> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_27> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_26> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_25> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_23> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_22> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_21> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_19>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_18> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_17> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_15> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_14> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_13> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_11> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_10> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_9> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_7> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_6> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_5> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_3>
   <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_2> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_1>
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_199> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_134> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_69> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_4> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_255> in Unit <example_top> is equivalent to the following 3 FFs/Latches, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_190> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_125> <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/w1data_60> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/data_mode_rr_a_0> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/data_mode_rr_a_0> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/data_mode_rr_a_1> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/data_mode_rr_a_1> 
INFO:Xst:2261 - The FF/Latch <m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/data_mode_rr_a_2> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <m_traffic_gen/WR_PATH.write_data_path/wr_data_gen/V6_WDGEN.v6_data_gen/data_mode_rr_a_2> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/mc0/io_config_strobe> in Unit <example_top> is equivalent to the following 4 FFs/Latches, which will be removed : <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/override_demand_r> <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/override_demand_r> <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/override_demand_r> <u_memc_ui_top/u_mem_intfc/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/override_demand_r> 
INFO:Xst:3203 - The FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_sync_r_0> in Unit <example_top> is the opposite to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/mr1_r<0>_0> 
INFO:Xst:3203 - The FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/burst_addr_r_0> in Unit <example_top> is the opposite to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/new_burst_r> 
INFO:Xst:2261 - The FF/Latch <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/SyncResetRd> in Unit <example_top> is equivalent to the following FF/Latch, which will be removed : <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/SyncResetRd> 

Mapping all equations...
WARNING:Xst:2677 - Node <u_memc_ui_top/u_mem_intfc/mc0/col_mach0/cnfg_rd_wait_r_0> of sequential type is unconnected in block <example_top>.
Annotating constraints using XCF file 'constraints.xcf'
XCF parsing done.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
WARNING:Xst:1513 - No elements found for TNM 'D_CLK' on object 'gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/CLK_I'.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block example_top, actual ratio is 10.
FlipFlop u_infrastructure/rstdiv0_sync_r_6 has been replicated 7 time(s)
FlipFlop u_infrastructure/rstdiv0_sync_r_7 has been replicated 75 time(s)
FlipFlop u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_sync_r_8 has been replicated 4 time(s)
FlipFlop u_memc_ui_top/u_ui_top/rst_final has been replicated 21 time(s)
FlipFlop u_memc_ui_top/u_ui_top/rst_reg_0 has been replicated 10 time(s)
FlipFlop u_memc_ui_top/u_ui_top/ui_cmd0/app_rdy_r has been replicated 6 time(s)
FlipFlop m_traffic_gen/tg_status/error_set has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop led_counter_27 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <example_top> :
	Found 6-bit shift register for signal <u_memc_ui_top/u_ui_top/rst_reg_9>.
	Found 3-bit shift register for signal <u_memc_ui_top/u_ui_top/rst_reg_3>.
	Found 19-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_level_dqs_stg_r_18>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_07>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_07>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_07>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_07>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_06>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_06>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_06>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_06>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_05>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_05>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_05>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_05>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_04>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_04>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_04>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_04>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_03>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_03>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_03>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_03>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_02>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_02>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_02>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_02>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_01>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_01>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_01>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_01>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r_0>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_0>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall0_r_0>.
	Found 2-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise0_r_0>.
	Found 4-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1>.
	Found 16-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/pd_cal_start_dly_r_15>.
	Found 3-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/wrlvl_rank_done_r3>.
	Found 16-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/prech_done>.
	Found 16-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly_clkdiv_r_15>.
	Found 16-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly0_r_15>.
	Found 16-bit shift register for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/rdlvl_start_dly1_r_15>.
	Found 2-bit shift register for signal <init_mem0/mcb_init_done_reg>.
	Found 2-bit shift register for signal <m_traffic_gen/data_mode_r_b_2>.
	Found 2-bit shift register for signal <m_traffic_gen/data_mode_r_b_1>.
	Found 2-bit shift register for signal <m_traffic_gen/data_mode_r_b_0>.
INFO:Xst:741 - HDL ADVISOR - A 15-bit shift register was found for signal <u_iodelay_ctrl/rst_ref_sync_r_14> and currently occupies 15 logic cells (7 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/rst_delayed_7> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rdpath_rdy_dly_r_9> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <example_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6412
 Flip-Flops                                            : 6412
# Shift Registers                                      : 46
 16-bit shift register                                 : 5
 19-bit shift register                                 : 1
 2-bit shift register                                  : 36
 3-bit shift register                                  : 2
 4-bit shift register                                  : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : example_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 10316
#      GND                         : 22
#      INV                         : 877
#      LUT1                        : 286
#      LUT2                        : 502
#      LUT3                        : 3390
#      LUT4                        : 730
#      LUT5                        : 1005
#      LUT6                        : 2220
#      MUXCY                       : 357
#      MUXCY_L                     : 108
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 373
#      MUXF8                       : 15
#      VCC                         : 26
#      XORCY                       : 402
# FlipFlops/Latches                : 12237
#      FD                          : 4617
#      FD_1                        : 432
#      FDC                         : 1560
#      FDCE                        : 30
#      FDE                         : 4005
#      FDP                         : 126
#      FDR                         : 576
#      FDRE                        : 795
#      FDS                         : 70
#      FDSE                        : 24
#      LDC                         : 1
#      ODDR                        : 1
# RAMS                             : 358
#      RAM32M                      : 58
#      RAM32X1D                    : 1
#      RAM64X1D                    : 288
#      RAMB36E1                    : 11
# Shift Registers                  : 502
#      SRL16                       : 384
#      SRL16E                      : 1
#      SRLC16E                     : 81
#      SRLC32E                     : 36
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 111
#      IBUF                        : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 64
#      IOBUFDS_DIFF_OUT            : 8
#      OBUF                        : 36
#      OBUFDS                      : 1
# Others                           : 300
#      BSCAN_VIRTEX6               : 1
#      BUFIODQS                    : 8
#      BUFR                        : 2
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 90
#      ISERDESE1                   : 72
#      MMCM_ADV                    : 1
#      OSERDESE1                   : 123
#      TIMESPEC                    : 2

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           12234  out of  301440     4%  
 Number of Slice LUTs:                10322  out of  150720     6%  
    Number used as Logic:              9010  out of  150720     5%  
    Number used as Memory:             1312  out of  58400     2%  
       Number used as RAM:              810
       Number used as SRL:              502

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15011
   Number with an unused Flip Flop:    2777  out of  15011    18%  
   Number with an unused LUT:          4689  out of  15011    31%  
   Number of fully used LUT-FF pairs:  7545  out of  15011    50%  
   Number of unique control sets:      1919

IO Utilization: 
 Number of IOs:                         121
 Number of bonded IOBs:                 121  out of    600    20%  
    IOB Flip Flops/Latches:               3

Specific Feature Utilization:
 Number of Block RAM/FIFO:               11  out of    416     2%  
    Number using Block RAM only:         11
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
Clock Signal                                                                                            | Clock buffer(FF name)                                                        | Load  |
--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
clk_ref_p                                                                                               | u_infrastructure/u_mmcm_adv:CLKOUT1                                          | 5766  |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>                           | BUFR                                                                         | 1542  |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>                           | BUFR                                                                         | 928   |
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                            | BUFG                                                                         | 3336  |
gen_dbg_enable.u_icon/CONTROL0<13>(gen_dbg_enable.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)            | 1     |
gen_dbg_enable.u_icon/U0/iUPDATE_OUT                                                                    | NONE(gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD)                            | 1     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux1042                                    | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[255].ASYNC_IN_CELL/U_FALLING)| 1004  |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_15                                     | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[195].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14                                     | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[194].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_13                                     | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[193].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_12                                     | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[192].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_11                                     | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[191].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_10                                     | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[190].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_9                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[189].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[188].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_7                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[187].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_6                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[186].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_5                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[185].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_4                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[184].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_3                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_2                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[182].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_1                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[181].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_0                                      | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[129].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[128].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[126].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[125].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[124].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[122].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[120].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[119].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[118].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[117].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[116].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[114].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[113].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[112].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[111].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[110].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[108].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[107].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[106].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[104].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[103].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[102].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[100].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[99].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[98].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[97].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[96].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[95].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_0                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[93].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[92].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[91].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4                            | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[90].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[39].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[38].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[37].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[36].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[35].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[34].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[33].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[32].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_4                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_3                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_2                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_1                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_0                             | NONE(gen_dbg_enable.u_cs3/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_4                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[238].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_3                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[237].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_2                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[236].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_1                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[235].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_0                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[234].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_22                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[202].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_21                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[201].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_19                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[199].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_18                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[198].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_16                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[196].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_15                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[195].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_13                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[193].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_12                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[192].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_10                                    | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[190].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_9                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[189].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[187].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[186].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_4                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[184].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_3                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_1                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[181].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_0                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/U_FALLING)| 2     |
dbg_cpt_tap_cnt<39>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[39].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<38>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[38].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<37>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[37].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<36>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[36].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<35>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[35].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<34>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[34].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<33>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[33].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<32>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[32].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<31>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<30>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<29>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<28>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<27>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<26>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<25>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<24>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<23>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<22>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<21>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<20>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<19>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<18>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<17>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<16>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<15>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<14>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<13>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<12>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<11>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<10>                                                                                     | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING) | 2     |
dbg_cpt_tap_cnt<9>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<8>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<7>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<6>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<5>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<4>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<3>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<2>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<1>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING)  | 2     |
dbg_cpt_tap_cnt<0>                                                                                      | NONE(gen_dbg_enable.u_cs2/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)  | 2     |
m_traffic_gen/tg_status/error_set                                                                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[240].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete                                         | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[238].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_err_1                                              | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[237].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1                                             | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[235].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_0                                             | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[234].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_15                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[213].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_14                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[212].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_13                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[211].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_12                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[210].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_11                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[209].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[208].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_9                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[207].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_8                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[206].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_7                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[205].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_6                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[204].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[203].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[202].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_3                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[201].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_2                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[200].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_1                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[199].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[198].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[187].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[186].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_5                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[185].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_4                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[184].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[183].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[182].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[181].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[180].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_39                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[129].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_38                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[128].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_37                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[127].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_36                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[126].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_35                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[125].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_34                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[124].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_33                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[123].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_32                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[122].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_31                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[121].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_30                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[120].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_29                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[119].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_28                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[118].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_27                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[117].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_26                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[116].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_25                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[115].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_24                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[114].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_23                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[113].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_22                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[112].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_21                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[111].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_20                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[110].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_19                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[109].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_18                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[108].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_17                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[107].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_16                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[106].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_15                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[105].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_14                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[104].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_13                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[103].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_12                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[102].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_11                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[101].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_10                       | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[100].ASYNC_IN_CELL/U_FALLING)| 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_9                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[99].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_8                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[98].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_7                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[97].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_6                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[96].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_5                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[95].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_4                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[94].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_3                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[93].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_2                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[92].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_1                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[91].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_0                        | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[90].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_39                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[39].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_38                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[38].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_37                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[37].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_36                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[36].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_35                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[35].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_34                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[34].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_33                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[33].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_32                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[32].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_31                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_30                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_29                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_28                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_27                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_26                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_25                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_24                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_23                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_22                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_21                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_20                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_19                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_18                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_17                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_16                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_15                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_14                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_13                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_12                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_11                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_10                          | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING) | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_9                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_8                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_7                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_6                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_5                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_4                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_3                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_2                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_1                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING)  | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_0                           | NONE(gen_dbg_enable.u_cs1/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING)  | 2     |
--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                         | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 124   |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 72    |
gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_STAT/U_ECR_glue_set(gen_dbg_enable.u_cs0/XST_VCC:P)                                                                                                                                                                                                                                                                                           | NONE(gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 44    |
m_traffic_gen/RD_PATH.read_data_path/rd_datagen/V6_DGEN.v6_data_gen/PRBS_PATTERN.data_prbs_gen/Madd_prbs_seed_i[31]_GND_111_o_add_2_OUT(XST_VCC:P)                                                                                                                                                                                                                                    | NONE(u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                                                                                                                          | 2     |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0(u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)                                                                                                                                                                                                                                | NONE(u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync)                                                                                                                                                                                                                                                          | 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.795ns (Maximum Frequency: 172.563MHz)
   Minimum input arrival time before clock: 1.793ns
   Maximum output required time after clock: 1.662ns
   Maximum combinational path delay: 0.485ns

=========================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 nS HIGH 15 nS
  Clock period: 1.753ns (frequency: 570.451MHz)
  Total number of paths / destination ports: 35612 / 3707
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.247ns
  Source:               gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Source Clock:         gen_dbg_enable.u_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 30.000ns

  Data Path: gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF) to gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.086   0.445  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.434          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.753ns (0.895ns logic, 0.858ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS
  Clock period: 1.753ns (frequency: 570.451MHz)
  Total number of paths / destination ports: 18 / 18
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.247ns
  Source:               gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Source Clock:         gen_dbg_enable.u_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 15.000ns

  Data Path: gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF) to gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.086   0.445  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.434          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.753ns (0.895ns logic, 0.858ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS
  Clock period: 1.284ns (frequency: 778.816MHz)
  Total number of paths / destination ports: 1 / 1
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  13.716ns
  Source:               gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Data Path Delay:      1.284ns (Levels of Logic = 1)
  Source Clock:         gen_dbg_enable.u_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    gen_dbg_enable.u_icon/U0/iUPDATE_OUT rising at 15.000ns

  Data Path: gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF) to gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.086   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.284ns (0.472ns logic, 0.812ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: TS_J_TO_D = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK" TIG;
  Clock period: 5.795ns (frequency: 172.563MHz)
  Total number of paths / destination ports: 1010 / 318
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -25.607ns
  Source:               gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          gen_dbg_enable.u_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      5.795ns (Levels of Logic = 10)
  Source Clock:         gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns
  Destination Clock:    gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: gen_dbg_enable.u_cs0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF) to gen_dbg_enable.u_icon/U0/U_ICON/U_TDO_reg (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            50   0.375   0.934  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.068   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_1310 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_1310)
     MUXF7:I1->O           1   0.248   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f7_3 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12_f74)
     MUXF8:I0->O           1   0.175   0.638  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f8_2 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_10_f83)
     LUT6:I2->O            1   0.068   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_511 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_51)
     MUXF7:I1->O           1   0.248   0.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_4_f7 (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_4_f7)
     MUXF8:I0->O           1   0.175   0.491  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_2_f8 (U0/I_YES_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.068   0.581  U0/I_YES_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'gen_dbg_enable.u_cs0:CONTROL<3>'
     begin scope: 'gen_dbg_enable.u_icon:CONTROL0<3>'
     LUT6:I3->O            1   0.068   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23_F (N182)
     MUXF7:I0->O           1   0.245   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23 (U0/U_ICON/iTDO_next)
     FDE:D                     0.011          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      5.795ns (3.151ns logic, 2.644ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: TS_D_TO_J = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK" TIG;
  Clock period: 1.753ns (frequency: 570.451MHz)
  Total number of paths / destination ports: 1026 / 813
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Delay:                  -13.247ns
  Source:               gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Source Clock:         gen_dbg_enable.u_icon/U0/iUPDATE_OUT rising at 0.000ns
  Destination Clock:    gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising at 0.000ns

  Data Path: gen_dbg_enable.u_icon/U0/U_ICON/U_iDATA_CMD (FF) to gen_dbg_enable.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              8   0.086   0.445  U0/U_ICON/U_SYNC/U_iDATA_CMD_n (U0/U_ICON/U_SYNC/iDATA_CMD_n)
     FDR:R                     0.434          U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    ----------------------------------------
    Total                      1.753ns (0.895ns logic, 0.858ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_ref_p
-----------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                                                    |    5.586|         |         |         |
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                 |    3.283|         |         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.675|         |         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    1.675|         |         |         |
-----------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<0>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<10>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<11>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<12>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<13>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<14>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<15>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<16>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<17>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<18>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<19>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<1>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<20>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<21>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<22>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<23>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<24>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<25>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<26>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<27>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<28>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<29>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<2>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<30>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<31>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<32>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<33>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<34>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<35>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<36>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<37>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<38>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<39>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<3>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<4>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<5>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<6>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<7>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<8>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dbg_cpt_tap_cnt<9>
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_dbg_enable.u_icon/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref_p      |         |         |    1.327|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
---------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                                                        |    2.842|         |         |         |
dbg_cpt_tap_cnt<0>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<10>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<11>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<12>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<13>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<14>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<15>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<16>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<17>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<18>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<19>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<1>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<20>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<21>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<22>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<23>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<24>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<25>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<26>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<27>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<28>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<29>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<2>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<30>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<31>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<32>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<33>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<34>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<35>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<36>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<37>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<38>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<39>                                                              |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<3>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<4>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<5>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<6>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<7>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<8>                                                               |    1.035|    1.035|         |         |
dbg_cpt_tap_cnt<9>                                                               |    1.035|    1.035|         |         |
gen_dbg_enable.u_icon/CONTROL0<13>                                               |         |    3.112|         |         |
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                     |    5.795|         |         |         |
gen_dbg_enable.u_icon/U0/iUPDATE_OUT                                             |    1.753|         |         |         |
m_traffic_gen/tg_status/error_set                                                |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_0    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_1    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_10   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_11   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_12   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_13   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_14   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_15   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_16   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_17   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_18   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_19   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_2    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_20   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_21   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_22   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_23   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_24   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_25   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_26   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_27   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_28   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_29   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_3    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_30   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_31   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_32   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_33   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_34   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_35   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_36   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_37   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_38   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_39   |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_4    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_5    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_6    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_7    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_8    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_9    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_0 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_1 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_10|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_11|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_12|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_13|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_14|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_15|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_16|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_17|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_18|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_19|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_2 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_20|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_21|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_22|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_23|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_24|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_25|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_26|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_27|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_28|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_29|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_3 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_30|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_31|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_32|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_33|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_34|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_35|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_36|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_37|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_38|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_39|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_4 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_5 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_6 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_7 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_8 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_9 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_4    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_5    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7    |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux1042             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_1 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_11|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_12|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_13|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_14|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_15|    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_2 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_3 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_6 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_7 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_8 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_9 |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete                  |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_0      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_1      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_2      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_3      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_4      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_0     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_1     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_2     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_3     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_4     |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_0               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_1               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_2               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_3               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_4               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_0              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_1              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_10             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_12             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_13             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_15             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_16             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_18             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_19             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_21             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_22             |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_3              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_4              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_9              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_0               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_1               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_10              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_11              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_12              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_13              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_15              |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_2               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_3               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_4               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_5               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_6               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_7               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_9               |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_0                      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1                      |    1.035|    1.035|         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_err_1                       |    1.035|    1.035|         |         |
---------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gen_dbg_enable.u_icon/U0/iUPDATE_OUT
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/iUPDATE_OUT|    1.284|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_traffic_gen/tg_status/error_set
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_10
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_11
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_12
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_13
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_14
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_15
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_16
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_17
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_18
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_19
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_20
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_21
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_22
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_23
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_24
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_25
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_26
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_27
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_28
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_29
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_30
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_31
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_32
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_33
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_34
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_35
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_36
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_37
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_38
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_39
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_5
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_6
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_7
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_8
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dq_r_9
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_10
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_11
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_12
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_13
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_14
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_15
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_16
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_17
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_18
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_19
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_20
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_21
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_22
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_23
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_24
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_25
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_26
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_27
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_28
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_29
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_30
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_31
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_32
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_33
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_34
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_35
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_36
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_37
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_38
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_39
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_5
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_6
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_7
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_8
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/dlyval_wr_dqs_r_0_9
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_5
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_6
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/mux1042
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_10
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_11
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_12
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_13
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_14
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_15
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_5
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_6
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_7
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_8
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/wr_calib_dly_r1_0_9
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<0>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<1>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<2>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<3>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<4>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<5>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<6>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_first_edge_taps<7>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<0>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<1>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<2>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<3>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<4>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<5>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<6>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_cpt_second_edge_taps<7>_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_active_dly_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_10
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_12
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_13
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_15
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_16
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_18
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_19
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_21
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_22
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_6
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_7
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_9
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_10
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_11
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_12
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_13
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_14
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_15
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_2
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_3
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_4
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_5
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_6
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_7
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_8
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_clkdly_cnt_9
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_0
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_done_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/rdlvl_err_1
------------------------------------------------------------+---------+---------+---------+---------+
                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------+---------+---------+---------+---------+
gen_dbg_enable.u_icon/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    1.464|         |    1.464|         |
------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
-----------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                                                    |    2.446|         |         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    2.091|    0.778|         |         |
-----------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>
-----------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------------------+---------+---------+---------+---------+
clk_ref_p                                                                    |    2.446|         |         |         |
u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    2.091|    0.778|         |         |
-----------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 48.00 secs
Total CPU time to Xst completion: 47.19 secs
 
--> 


Total memory usage is 222596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2918 (   0 filtered)
Number of infos    :  392 (   0 filtered)

