   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"system_stm32f10x.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.global	SystemCoreClock
  19              		.data
  20              		.align	2
  23              	SystemCoreClock:
  24 0000 00A24A04 		.word	72000000
  25              		.global	AHBPrescTable
  26              		.align	2
  29              	AHBPrescTable:
  30 0004 00       		.byte	0
  31 0005 00       		.byte	0
  32 0006 00       		.byte	0
  33 0007 00       		.byte	0
  34 0008 00       		.byte	0
  35 0009 00       		.byte	0
  36 000a 00       		.byte	0
  37 000b 00       		.byte	0
  38 000c 01       		.byte	1
  39 000d 02       		.byte	2
  40 000e 03       		.byte	3
  41 000f 04       		.byte	4
  42 0010 06       		.byte	6
  43 0011 07       		.byte	7
  44 0012 08       		.byte	8
  45 0013 09       		.byte	9
  46              		.text
  47              		.align	2
  48              		.global	SystemInit
  49              		.thumb
  50              		.thumb_func
  52              	SystemInit:
  53              	.LFB29:
  54              		.file 1 "../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
   1:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
   2:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
   3:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
   4:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
   5:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in Internal SRAM. */
   6:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
   7:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
   8:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
   9:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  10:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cloc
  11:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  12:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
  13:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  14:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
  15:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  16:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  17:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
  18:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
  19:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
  20:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
  21:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
  22:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
  23:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  24:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
  25:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  55              		.loc 1 25 0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 1, uses_anonymous_args = 0
  59 0000 80B5     		push	{r7, lr}
  60              	.LCFI0:
  61              		.cfi_def_cfa_offset 8
  62              		.cfi_offset 7, -8
  63              		.cfi_offset 14, -4
  64 0002 00AF     		add	r7, sp, #0
  65              	.LCFI1:
  66              		.cfi_def_cfa_register 7
  26:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  27:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
  28:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  67              		.loc 1 28 0
  68 0004 154B     		ldr	r3, .L2
  69 0006 154A     		ldr	r2, .L2
  70 0008 1268     		ldr	r2, [r2, #0]
  71 000a 42F00102 		orr	r2, r2, #1
  72 000e 1A60     		str	r2, [r3, #0]
  29:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  30:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
  31:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  73              		.loc 1 31 0
  74 0010 124A     		ldr	r2, .L2
  75 0012 124B     		ldr	r3, .L2
  76 0014 5968     		ldr	r1, [r3, #4]
  77 0016 124B     		ldr	r3, .L2+4
  78 0018 0B40     		ands	r3, r3, r1
  79 001a 5360     		str	r3, [r2, #4]
  32:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  33:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
  34:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  80              		.loc 1 34 0
  81 001c 0F4A     		ldr	r2, .L2
  82 001e 0F4B     		ldr	r3, .L2
  83 0020 1B68     		ldr	r3, [r3, #0]
  84 0022 23F08473 		bic	r3, r3, #17301504
  85 0026 23F48033 		bic	r3, r3, #65536
  86 002a 1360     		str	r3, [r2, #0]
  35:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  36:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
  37:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  87              		.loc 1 37 0
  88 002c 0B4B     		ldr	r3, .L2
  89 002e 0B4A     		ldr	r2, .L2
  90 0030 1268     		ldr	r2, [r2, #0]
  91 0032 22F48022 		bic	r2, r2, #262144
  92 0036 1A60     		str	r2, [r3, #0]
  38:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  39:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  40:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  93              		.loc 1 40 0
  94 0038 084B     		ldr	r3, .L2
  95 003a 084A     		ldr	r2, .L2
  96 003c 5268     		ldr	r2, [r2, #4]
  97 003e 22F4FE02 		bic	r2, r2, #8323072
  98 0042 5A60     		str	r2, [r3, #4]
  41:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  42:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
  43:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
  99              		.loc 1 43 0
 100 0044 054B     		ldr	r3, .L2
 101 0046 4FF41F02 		mov	r2, #10420224
 102 004a 9A60     		str	r2, [r3, #8]
  44:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
  45:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  46:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
  47:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
 103              		.loc 1 47 0
 104 004c 00F07EF8 		bl	SetSysClock
  48:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  49:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
  50:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
  51:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
  52:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 105              		.loc 1 52 0
 106 0050 044B     		ldr	r3, .L2+8
 107 0052 4FF00062 		mov	r2, #134217728
 108 0056 9A60     		str	r2, [r3, #8]
  53:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
  54:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 109              		.loc 1 54 0
 110 0058 80BD     		pop	{r7, pc}
 111              	.L3:
 112 005a 00BF     		.align	2
 113              	.L2:
 114 005c 00100240 		.word	1073876992
 115 0060 0000FFF8 		.word	-117506048
 116 0064 00ED00E0 		.word	-536810240
 117              		.cfi_endproc
 118              	.LFE29:
 120              		.align	2
 121              		.global	SystemCoreClockUpdate
 122              		.thumb
 123              		.thumb_func
 125              	SystemCoreClockUpdate:
 126              	.LFB30:
  55:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  56:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  57:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
  58:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
  59:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
  60:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
  61:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
  62:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
  63:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
  64:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
  65:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
  66:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
  67:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
  68:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
  69:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
  70:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
  71:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
  72:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
  73:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
  74:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
  75:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
  76:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
  77:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
  78:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
  79:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
  80:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
  81:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
  82:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
  83:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
  84:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
  85:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
  86:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
  87:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
  88:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
  89:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
  90:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  91:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
  92:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 127              		.loc 1 92 0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 16
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131              		@ link register save eliminated.
 132 0068 80B4     		push	{r7}
 133              	.LCFI2:
 134              		.cfi_def_cfa_offset 4
 135              		.cfi_offset 7, -4
 136 006a 85B0     		sub	sp, sp, #20
 137              	.LCFI3:
 138              		.cfi_def_cfa_offset 24
 139 006c 00AF     		add	r7, sp, #0
 140              	.LCFI4:
 141              		.cfi_def_cfa_register 7
  93:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 142              		.loc 1 93 0
 143 006e 4FF00003 		mov	r3, #0
 144 0072 FB60     		str	r3, [r7, #12]
 145 0074 4FF00003 		mov	r3, #0
 146 0078 BB60     		str	r3, [r7, #8]
 147 007a 4FF00003 		mov	r3, #0
 148 007e 7B60     		str	r3, [r7, #4]
  94:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
  95:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
  96:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 149              		.loc 1 96 0
 150 0080 2D4B     		ldr	r3, .L14
 151 0082 5B68     		ldr	r3, [r3, #4]
 152 0084 03F00C03 		and	r3, r3, #12
 153 0088 FB60     		str	r3, [r7, #12]
  97:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  98:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 154              		.loc 1 98 0
 155 008a FB68     		ldr	r3, [r7, #12]
 156 008c 042B     		cmp	r3, #4
 157 008e 07D0     		beq	.L7
 158 0090 082B     		cmp	r3, #8
 159 0092 09D0     		beq	.L8
 160 0094 002B     		cmp	r3, #0
 161 0096 35D1     		bne	.L13
 162              	.L6:
  99:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 100:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 101:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 163              		.loc 1 101 0
 164 0098 284B     		ldr	r3, .L14+4
 165 009a 294A     		ldr	r2, .L14+8
 166 009c 1A60     		str	r2, [r3, #0]
 102:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 167              		.loc 1 102 0
 168 009e 35E0     		b	.L9
 169              	.L7:
 103:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 104:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 170              		.loc 1 104 0
 171 00a0 264B     		ldr	r3, .L14+4
 172 00a2 274A     		ldr	r2, .L14+8
 173 00a4 1A60     		str	r2, [r3, #0]
 105:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 174              		.loc 1 105 0
 175 00a6 31E0     		b	.L9
 176              	.L8:
 106:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 107:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 108:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 109:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 177              		.loc 1 109 0
 178 00a8 234B     		ldr	r3, .L14
 179 00aa 5B68     		ldr	r3, [r3, #4]
 180 00ac 03F47013 		and	r3, r3, #3932160
 181 00b0 BB60     		str	r3, [r7, #8]
 110:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 182              		.loc 1 110 0
 183 00b2 214B     		ldr	r3, .L14
 184 00b4 5B68     		ldr	r3, [r3, #4]
 185 00b6 03F48033 		and	r3, r3, #65536
 186 00ba 7B60     		str	r3, [r7, #4]
 111:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 112:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 187              		.loc 1 112 0
 188 00bc BB68     		ldr	r3, [r7, #8]
 189 00be 4FEA9343 		lsr	r3, r3, #18
 190 00c2 03F10203 		add	r3, r3, #2
 191 00c6 BB60     		str	r3, [r7, #8]
 113:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 114:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 192              		.loc 1 114 0
 193 00c8 7B68     		ldr	r3, [r7, #4]
 194 00ca 002B     		cmp	r3, #0
 195 00cc 06D1     		bne	.L10
 115:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 116:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 117:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 196              		.loc 1 117 0
 197 00ce BB68     		ldr	r3, [r7, #8]
 198 00d0 1C4A     		ldr	r2, .L14+12
 199 00d2 02FB03F2 		mul	r2, r2, r3
 200 00d6 194B     		ldr	r3, .L14+4
 201 00d8 1A60     		str	r2, [r3, #0]
 118:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 119:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 120:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 121:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 122:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 123:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 124:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 125:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 126:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 127:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 128:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 129:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 130:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 131:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 202              		.loc 1 131 0
 203 00da 17E0     		b	.L9
 204              	.L10:
 122:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 205              		.loc 1 122 0
 206 00dc 164B     		ldr	r3, .L14
 207 00de 5B68     		ldr	r3, [r3, #4]
 208 00e0 03F40033 		and	r3, r3, #131072
 209 00e4 002B     		cmp	r3, #0
 210 00e6 06D0     		beq	.L12
 124:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 211              		.loc 1 124 0
 212 00e8 BB68     		ldr	r3, [r7, #8]
 213 00ea 164A     		ldr	r2, .L14+12
 214 00ec 02FB03F2 		mul	r2, r2, r3
 215 00f0 124B     		ldr	r3, .L14+4
 216 00f2 1A60     		str	r2, [r3, #0]
 217              		.loc 1 131 0
 218 00f4 0AE0     		b	.L9
 219              	.L12:
 128:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 220              		.loc 1 128 0
 221 00f6 BB68     		ldr	r3, [r7, #8]
 222 00f8 114A     		ldr	r2, .L14+8
 223 00fa 02FB03F2 		mul	r2, r2, r3
 224 00fe 0F4B     		ldr	r3, .L14+4
 225 0100 1A60     		str	r2, [r3, #0]
 226              		.loc 1 131 0
 227 0102 03E0     		b	.L9
 228              	.L13:
 132:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 133:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 134:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 229              		.loc 1 134 0
 230 0104 0D4B     		ldr	r3, .L14+4
 231 0106 0E4A     		ldr	r2, .L14+8
 232 0108 1A60     		str	r2, [r3, #0]
 135:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 233              		.loc 1 135 0
 234 010a 00BF     		nop
 235              	.L9:
 136:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 137:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 138:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 139:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 140:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 236              		.loc 1 140 0
 237 010c 0A4B     		ldr	r3, .L14
 238 010e 5B68     		ldr	r3, [r3, #4]
 239 0110 03F0F003 		and	r3, r3, #240
 240 0114 4FEA1313 		lsr	r3, r3, #4
 241 0118 0B4A     		ldr	r2, .L14+16
 242 011a D35C     		ldrb	r3, [r2, r3]
 243 011c DBB2     		uxtb	r3, r3
 244 011e FB60     		str	r3, [r7, #12]
 141:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 142:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 245              		.loc 1 142 0
 246 0120 064B     		ldr	r3, .L14+4
 247 0122 1A68     		ldr	r2, [r3, #0]
 248 0124 FB68     		ldr	r3, [r7, #12]
 249 0126 22FA03F2 		lsr	r2, r2, r3
 250 012a 044B     		ldr	r3, .L14+4
 251 012c 1A60     		str	r2, [r3, #0]
 143:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 252              		.loc 1 143 0
 253 012e 07F11407 		add	r7, r7, #20
 254 0132 BD46     		mov	sp, r7
 255 0134 80BC     		pop	{r7}
 256 0136 7047     		bx	lr
 257              	.L15:
 258              		.align	2
 259              	.L14:
 260 0138 00100240 		.word	1073876992
 261 013c 00000000 		.word	SystemCoreClock
 262 0140 00127A00 		.word	8000000
 263 0144 00093D00 		.word	4000000
 264 0148 00000000 		.word	AHBPrescTable
 265              		.cfi_endproc
 266              	.LFE30:
 268              		.align	2
 269              		.thumb
 270              		.thumb_func
 272              	SetSysClock:
 273              	.LFB31:
 144:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 145:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** // Set system clock to 72 (HSE) or 64 (HSI) MHz
 146:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 147:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 274              		.loc 1 147 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 16
 277              		@ frame_needed = 1, uses_anonymous_args = 0
 278 014c 80B5     		push	{r7, lr}
 279              	.LCFI5:
 280              		.cfi_def_cfa_offset 8
 281              		.cfi_offset 7, -8
 282              		.cfi_offset 14, -4
 283 014e 84B0     		sub	sp, sp, #16
 284              	.LCFI6:
 285              		.cfi_def_cfa_offset 24
 286 0150 00AF     		add	r7, sp, #0
 287              	.LCFI7:
 288              		.cfi_def_cfa_register 7
 148:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0, HSIStatus = 0;
 289              		.loc 1 148 0
 290 0152 4FF00003 		mov	r3, #0
 291 0156 FB60     		str	r3, [r7, #12]
 292 0158 4FF00003 		mov	r3, #0
 293 015c BB60     		str	r3, [r7, #8]
 294 015e 4FF00003 		mov	r3, #0
 295 0162 7B60     		str	r3, [r7, #4]
 149:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 150:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 151:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 152:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 296              		.loc 1 152 0
 297 0164 714B     		ldr	r3, .L29
 298 0166 714A     		ldr	r2, .L29
 299 0168 1268     		ldr	r2, [r2, #0]
 300 016a 42F48032 		orr	r2, r2, #65536
 301 016e 1A60     		str	r2, [r3, #0]
 302              	.L18:
 153:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 154:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 155:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 156:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 157:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 303              		.loc 1 157 0 discriminator 1
 304 0170 6E4B     		ldr	r3, .L29
 305 0172 1B68     		ldr	r3, [r3, #0]
 306 0174 03F40033 		and	r3, r3, #131072
 307 0178 BB60     		str	r3, [r7, #8]
 158:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 308              		.loc 1 158 0 discriminator 1
 309 017a FB68     		ldr	r3, [r7, #12]
 310 017c 03F10103 		add	r3, r3, #1
 311 0180 FB60     		str	r3, [r7, #12]
 159:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 312              		.loc 1 159 0 discriminator 1
 313 0182 BB68     		ldr	r3, [r7, #8]
 314 0184 002B     		cmp	r3, #0
 315 0186 03D1     		bne	.L17
 316 0188 FB68     		ldr	r3, [r7, #12]
 317 018a B3F5A06F 		cmp	r3, #1280
 318 018e EFD1     		bne	.L18
 319              	.L17:
 160:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 161:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 320              		.loc 1 161 0
 321 0190 664B     		ldr	r3, .L29
 322 0192 1B68     		ldr	r3, [r3, #0]
 323 0194 03F40033 		and	r3, r3, #131072
 324 0198 002B     		cmp	r3, #0
 325 019a 03D0     		beq	.L19
 162:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 163:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 326              		.loc 1 163 0
 327 019c 4FF00103 		mov	r3, #1
 328 01a0 BB60     		str	r3, [r7, #8]
 329 01a2 02E0     		b	.L20
 330              	.L19:
 164:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 165:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 166:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 167:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 331              		.loc 1 167 0
 332 01a4 4FF00003 		mov	r3, #0
 333 01a8 BB60     		str	r3, [r7, #8]
 334              	.L20:
 168:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 169:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 170:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 335              		.loc 1 170 0
 336 01aa BB68     		ldr	r3, [r7, #8]
 337 01ac 012B     		cmp	r3, #1
 338 01ae 4CD1     		bne	.L21
 171:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 172:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 173:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 339              		.loc 1 173 0
 340 01b0 5F4B     		ldr	r3, .L29+4
 341 01b2 5F4A     		ldr	r2, .L29+4
 342 01b4 1268     		ldr	r2, [r2, #0]
 343 01b6 42F01002 		orr	r2, r2, #16
 344 01ba 1A60     		str	r2, [r3, #0]
 174:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 175:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
 176:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 345              		.loc 1 176 0
 346 01bc 5C4B     		ldr	r3, .L29+4
 347 01be 5C4A     		ldr	r2, .L29+4
 348 01c0 1268     		ldr	r2, [r2, #0]
 349 01c2 22F00302 		bic	r2, r2, #3
 350 01c6 1A60     		str	r2, [r3, #0]
 177:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 351              		.loc 1 177 0
 352 01c8 594B     		ldr	r3, .L29+4
 353 01ca 594A     		ldr	r2, .L29+4
 354 01cc 1268     		ldr	r2, [r2, #0]
 355 01ce 42F00202 		orr	r2, r2, #2
 356 01d2 1A60     		str	r2, [r3, #0]
 178:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 179:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 180:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 181:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 357              		.loc 1 181 0
 358 01d4 554B     		ldr	r3, .L29
 359 01d6 554A     		ldr	r2, .L29
 360 01d8 5268     		ldr	r2, [r2, #4]
 361 01da 5A60     		str	r2, [r3, #4]
 182:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 183:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 184:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 362              		.loc 1 184 0
 363 01dc 534B     		ldr	r3, .L29
 364 01de 534A     		ldr	r2, .L29
 365 01e0 5268     		ldr	r2, [r2, #4]
 366 01e2 5A60     		str	r2, [r3, #4]
 185:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 186:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 187:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 367              		.loc 1 187 0
 368 01e4 514B     		ldr	r3, .L29
 369 01e6 514A     		ldr	r2, .L29
 370 01e8 5268     		ldr	r2, [r2, #4]
 371 01ea 42F48062 		orr	r2, r2, #1024
 372 01ee 5A60     		str	r2, [r3, #4]
 188:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 189:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
 190:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 373              		.loc 1 190 0
 374 01f0 4E4B     		ldr	r3, .L29
 375 01f2 4E4A     		ldr	r2, .L29
 376 01f4 5268     		ldr	r2, [r2, #4]
 377 01f6 22F47C12 		bic	r2, r2, #4128768
 378 01fa 5A60     		str	r2, [r3, #4]
 191:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 379              		.loc 1 191 0
 380 01fc 4B4B     		ldr	r3, .L29
 381 01fe 4B4A     		ldr	r2, .L29
 382 0200 5268     		ldr	r2, [r2, #4]
 383 0202 42F4E812 		orr	r2, r2, #1900544
 384 0206 5A60     		str	r2, [r3, #4]
 192:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 193:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 194:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 385              		.loc 1 194 0
 386 0208 484B     		ldr	r3, .L29
 387 020a 484A     		ldr	r2, .L29
 388 020c 1268     		ldr	r2, [r2, #0]
 389 020e 42F08072 		orr	r2, r2, #16777216
 390 0212 1A60     		str	r2, [r3, #0]
 195:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 197:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0);
 391              		.loc 1 197 0
 392 0214 00BF     		nop
 393              	.L22:
 394              		.loc 1 197 0 is_stmt 0 discriminator 1
 395 0216 454B     		ldr	r3, .L29
 396 0218 1B68     		ldr	r3, [r3, #0]
 397 021a 03F00073 		and	r3, r3, #33554432
 398 021e 002B     		cmp	r3, #0
 399 0220 F9D0     		beq	.L22
 198:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 199:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 200:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 400              		.loc 1 200 0 is_stmt 1
 401 0222 424B     		ldr	r3, .L29
 402 0224 414A     		ldr	r2, .L29
 403 0226 5268     		ldr	r2, [r2, #4]
 404 0228 22F00302 		bic	r2, r2, #3
 405 022c 5A60     		str	r2, [r3, #4]
 201:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 406              		.loc 1 201 0
 407 022e 3F4B     		ldr	r3, .L29
 408 0230 3E4A     		ldr	r2, .L29
 409 0232 5268     		ldr	r2, [r2, #4]
 410 0234 42F00202 		orr	r2, r2, #2
 411 0238 5A60     		str	r2, [r3, #4]
 202:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 203:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 204:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08);
 412              		.loc 1 204 0
 413 023a 00BF     		nop
 414              	.L23:
 415              		.loc 1 204 0 is_stmt 0 discriminator 1
 416 023c 3B4B     		ldr	r3, .L29
 417 023e 5B68     		ldr	r3, [r3, #4]
 418 0240 03F00C03 		and	r3, r3, #12
 419 0244 082B     		cmp	r3, #8
 420 0246 F9D1     		bne	.L23
 421              		.loc 1 204 0
 422 0248 6CE0     		b	.L16
 423              	.L21:
 205:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 206:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 207:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock configuration. User can add 
 208:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable HSI */
 209:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= ((uint32_t)RCC_CR_HSION);
 424              		.loc 1 209 0 is_stmt 1
 425 024a 384B     		ldr	r3, .L29
 426 024c 374A     		ldr	r2, .L29
 427 024e 1268     		ldr	r2, [r2, #0]
 428 0250 42F00102 		orr	r2, r2, #1
 429 0254 1A60     		str	r2, [r3, #0]
 210:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter = 0;
 430              		.loc 1 210 0
 431 0256 4FF00003 		mov	r3, #0
 432 025a FB60     		str	r3, [r7, #12]
 433              	.L26:
 211:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     do {
 212:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       HSIStatus = RCC->CR & RCC_CR_HSIRDY;
 434              		.loc 1 212 0 discriminator 1
 435 025c 334B     		ldr	r3, .L29
 436 025e 1B68     		ldr	r3, [r3, #0]
 437 0260 03F00203 		and	r3, r3, #2
 438 0264 7B60     		str	r3, [r7, #4]
 213:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       StartUpCounter++;
 439              		.loc 1 213 0 discriminator 1
 440 0266 FB68     		ldr	r3, [r7, #12]
 441 0268 03F10103 		add	r3, r3, #1
 442 026c FB60     		str	r3, [r7, #12]
 214:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     } while((HSIStatus == 0) && (StartUpCounter != 0x0500));
 443              		.loc 1 214 0 discriminator 1
 444 026e 7B68     		ldr	r3, [r7, #4]
 445 0270 002B     		cmp	r3, #0
 446 0272 03D1     		bne	.L25
 447 0274 FB68     		ldr	r3, [r7, #12]
 448 0276 B3F5A06F 		cmp	r3, #1280
 449 027a EFD1     		bne	.L26
 450              	.L25:
 215:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 216:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* If that was successfull, we configure the PLL to use HSI as entry clock and to generate a sy
 217:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if ((RCC->CR & RCC_CR_HSIRDY) != RESET) {
 451              		.loc 1 217 0
 452 027c 2B4B     		ldr	r3, .L29
 453 027e 1B68     		ldr	r3, [r3, #0]
 454 0280 03F00203 		and	r3, r3, #2
 455 0284 002B     		cmp	r3, #0
 456 0286 4DD0     		beq	.L16
 218:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Enable Prefetch Buffer */
 219:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= FLASH_ACR_PRFTBE;
 457              		.loc 1 219 0
 458 0288 294B     		ldr	r3, .L29+4
 459 028a 294A     		ldr	r2, .L29+4
 460 028c 1268     		ldr	r2, [r2, #0]
 461 028e 42F01002 		orr	r2, r2, #16
 462 0292 1A60     		str	r2, [r3, #0]
 220:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 221:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Flash 2 wait state */
 222:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 463              		.loc 1 222 0
 464 0294 264B     		ldr	r3, .L29+4
 465 0296 264A     		ldr	r2, .L29+4
 466 0298 1268     		ldr	r2, [r2, #0]
 467 029a 22F00302 		bic	r2, r2, #3
 468 029e 1A60     		str	r2, [r3, #0]
 223:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;
 469              		.loc 1 223 0
 470 02a0 234B     		ldr	r3, .L29+4
 471 02a2 234A     		ldr	r2, .L29+4
 472 02a4 1268     		ldr	r2, [r2, #0]
 473 02a6 42F00202 		orr	r2, r2, #2
 474 02aa 1A60     		str	r2, [r3, #0]
 224:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 225:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* HCLK = SYSCLK */
 226:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 475              		.loc 1 226 0
 476 02ac 1F4B     		ldr	r3, .L29
 477 02ae 1F4A     		ldr	r2, .L29
 478 02b0 5268     		ldr	r2, [r2, #4]
 479 02b2 5A60     		str	r2, [r3, #4]
 227:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 228:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* PCLK2 = HCLK */
 229:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 480              		.loc 1 229 0
 481 02b4 1D4B     		ldr	r3, .L29
 482 02b6 1D4A     		ldr	r2, .L29
 483 02b8 5268     		ldr	r2, [r2, #4]
 484 02ba 5A60     		str	r2, [r3, #4]
 230:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 231:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* PCLK1 = HCLK */
 232:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 485              		.loc 1 232 0
 486 02bc 1B4B     		ldr	r3, .L29
 487 02be 1B4A     		ldr	r2, .L29
 488 02c0 5268     		ldr	r2, [r2, #4]
 489 02c2 42F48062 		orr	r2, r2, #1024
 490 02c6 5A60     		str	r2, [r3, #4]
 233:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 234:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /*  PLL configuration: PLLCLK = HSI/2 * 16 = 64 MHz */
 235:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 236:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Set Bits to 0 */
 237:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 491              		.loc 1 237 0
 492 02c8 184B     		ldr	r3, .L29
 493 02ca 184A     		ldr	r2, .L29
 494 02cc 5268     		ldr	r2, [r2, #4]
 495 02ce 22F47C12 		bic	r2, r2, #4128768
 496 02d2 5A60     		str	r2, [r3, #4]
 238:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Set Bits to 1 */
 239:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLMULL16);
 497              		.loc 1 239 0
 498 02d4 154B     		ldr	r3, .L29
 499 02d6 154A     		ldr	r2, .L29
 500 02d8 5268     		ldr	r2, [r2, #4]
 501 02da 42F46012 		orr	r2, r2, #3670016
 502 02de 5A60     		str	r2, [r3, #4]
 240:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 241:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Enable PLL */
 242:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CR |= RCC_CR_PLLON;
 503              		.loc 1 242 0
 504 02e0 124B     		ldr	r3, .L29
 505 02e2 124A     		ldr	r2, .L29
 506 02e4 1268     		ldr	r2, [r2, #0]
 507 02e6 42F08072 		orr	r2, r2, #16777216
 508 02ea 1A60     		str	r2, [r3, #0]
 243:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 244:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Wait till PLL is ready */
 245:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       while((RCC->CR & RCC_CR_PLLRDY) == 0);
 509              		.loc 1 245 0
 510 02ec 00BF     		nop
 511              	.L27:
 512              		.loc 1 245 0 is_stmt 0 discriminator 1
 513 02ee 0F4B     		ldr	r3, .L29
 514 02f0 1B68     		ldr	r3, [r3, #0]
 515 02f2 03F00073 		and	r3, r3, #33554432
 516 02f6 002B     		cmp	r3, #0
 517 02f8 F9D0     		beq	.L27
 246:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 247:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Select PLL as system clock source */
 248:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 518              		.loc 1 248 0 is_stmt 1
 519 02fa 0C4B     		ldr	r3, .L29
 520 02fc 0B4A     		ldr	r2, .L29
 521 02fe 5268     		ldr	r2, [r2, #4]
 522 0300 22F00302 		bic	r2, r2, #3
 523 0304 5A60     		str	r2, [r3, #4]
 249:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 524              		.loc 1 249 0
 525 0306 094B     		ldr	r3, .L29
 526 0308 084A     		ldr	r2, .L29
 527 030a 5268     		ldr	r2, [r2, #4]
 528 030c 42F00202 		orr	r2, r2, #2
 529 0310 5A60     		str	r2, [r3, #4]
 250:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 251:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Wait till PLL is used as system clock source */
 252:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08);
 530              		.loc 1 252 0
 531 0312 00BF     		nop
 532              	.L28:
 533              		.loc 1 252 0 is_stmt 0 discriminator 1
 534 0314 054B     		ldr	r3, .L29
 535 0316 5B68     		ldr	r3, [r3, #4]
 536 0318 03F00C03 		and	r3, r3, #12
 537 031c 082B     		cmp	r3, #8
 538 031e F9D1     		bne	.L28
 253:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClockUpdate();
 539              		.loc 1 253 0 is_stmt 1
 540 0320 FFF7FEFF 		bl	SystemCoreClockUpdate
 541              	.L16:
 254:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 255:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 256:../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 542              		.loc 1 256 0
 543 0324 07F11007 		add	r7, r7, #16
 544 0328 BD46     		mov	sp, r7
 545 032a 80BD     		pop	{r7, pc}
 546              	.L30:
 547              		.align	2
 548              	.L29:
 549 032c 00100240 		.word	1073876992
 550 0330 00200240 		.word	1073881088
 551              		.cfi_endproc
 552              	.LFE31:
 554              	.Letext0:
 555              		.file 2 "/home/oni/ARM_EABI/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/s
 556              		.file 3 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h"
 557              		.file 4 "../lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
     /tmp/ccFGJXpe.s:23     .data:00000000 SystemCoreClock
     /tmp/ccFGJXpe.s:20     .data:00000000 $d
     /tmp/ccFGJXpe.s:29     .data:00000004 AHBPrescTable
     /tmp/ccFGJXpe.s:47     .text:00000000 $t
     /tmp/ccFGJXpe.s:52     .text:00000000 SystemInit
     /tmp/ccFGJXpe.s:272    .text:0000014c SetSysClock
     /tmp/ccFGJXpe.s:114    .text:0000005c $d
     /tmp/ccFGJXpe.s:120    .text:00000068 $t
     /tmp/ccFGJXpe.s:125    .text:00000068 SystemCoreClockUpdate
     /tmp/ccFGJXpe.s:260    .text:00000138 $d
     /tmp/ccFGJXpe.s:268    .text:0000014c $t
     /tmp/ccFGJXpe.s:549    .text:0000032c $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.809c0ff785d6d6219236c5d51f444c16
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.9a9f642c8c562acb4a63ad5d933b7c01
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.6e7f2924f39c60c10815105b99b8b446
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.968bcf08d813e68e57c280a4da69fa5a
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe

NO UNDEFINED SYMBOLS
