{
  "Top": "wGenerator",
  "RtlTop": "wGenerator",
  "RtlPrefix": "",
  "RtlSubPrefix": "wGenerator_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "aspartan7",
    "Device": "xa7s6",
    "Package": "-cpga196",
    "Speed": "-2I",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "win": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "win_address0",
          "name": "win_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "win_ce0",
          "name": "win_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "win_q0",
          "name": "win_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "wout": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "wout_address0",
          "name": "wout_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wout_ce0",
          "name": "wout_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wout_we0",
          "name": "wout_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wout_d0",
          "name": "wout_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wout_q0",
          "name": "wout_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "wout_address1",
          "name": "wout_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wout_ce1",
          "name": "wout_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "wout_q1",
          "name": "wout_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -clean=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "wGenerator"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "170",
    "Latency": "169"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "wGenerator",
    "Version": "1.0",
    "DisplayName": "Wgenerator",
    "Revision": "2114174088",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_wGenerator_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/dataTypes.h",
      "..\/..\/..\/functions256.cpp",
      "..\/..\/..\/functions256.h",
      "..\/..\/wGenerator.h",
      "..\/..\/wGenerator.cpp"
    ],
    "TestBench": [
      "..\/..\/tb.cpp",
      "..\/..\/ans.dat",
      "..\/..\/in.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/wGenerator_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/wGenerator_wGenerator_Pipeline_VITIS_LOOP_7_1.vhd",
      "impl\/vhdl\/wGenerator_wGenerator_Pipeline_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/wGenerator.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/wGenerator_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/wGenerator_wGenerator_Pipeline_VITIS_LOOP_7_1.v",
      "impl\/verilog\/wGenerator_wGenerator_Pipeline_VITIS_LOOP_10_2.v",
      "impl\/verilog\/wGenerator.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/wGenerator.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "win_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"win_address0": "DATA"},
      "ports": ["win_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "win"
        }]
    },
    "win_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"win_q0": "DATA"},
      "ports": ["win_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "win"
        }]
    },
    "wout_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"wout_address0": "DATA"},
      "ports": ["wout_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wout"
        }]
    },
    "wout_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"wout_d0": "DATA"},
      "ports": ["wout_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wout"
        }]
    },
    "wout_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"wout_q0": "DATA"},
      "ports": ["wout_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wout"
        }]
    },
    "wout_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"wout_address1": "DATA"},
      "ports": ["wout_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wout"
        }]
    },
    "wout_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"wout_q1": "DATA"},
      "ports": ["wout_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "wout"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "win_address0": {
      "dir": "out",
      "width": "4"
    },
    "win_ce0": {
      "dir": "out",
      "width": "1"
    },
    "win_q0": {
      "dir": "in",
      "width": "32"
    },
    "wout_address0": {
      "dir": "out",
      "width": "6"
    },
    "wout_ce0": {
      "dir": "out",
      "width": "1"
    },
    "wout_we0": {
      "dir": "out",
      "width": "1"
    },
    "wout_d0": {
      "dir": "out",
      "width": "32"
    },
    "wout_q0": {
      "dir": "in",
      "width": "32"
    },
    "wout_address1": {
      "dir": "out",
      "width": "6"
    },
    "wout_ce1": {
      "dir": "out",
      "width": "1"
    },
    "wout_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "wGenerator",
      "Instances": [
        {
          "ModuleName": "wGenerator_Pipeline_VITIS_LOOP_7_1",
          "InstanceName": "grp_wGenerator_Pipeline_VITIS_LOOP_7_1_fu_24",
          "BindInstances": "icmp_ln7_fu_73_p2 add_ln7_fu_79_p2"
        },
        {
          "ModuleName": "wGenerator_Pipeline_VITIS_LOOP_10_2",
          "InstanceName": "grp_wGenerator_Pipeline_VITIS_LOOP_10_2_fu_32",
          "BindInstances": "icmp_ln10_fu_135_p2 add_ln12_fu_178_p2 add_ln13_fu_188_p2 add_ln15_fu_145_p2 add_ln15_1_fu_156_p2 xor_ln15_fu_306_p2 xor_ln15_1_fu_312_p2 xor_ln15_2_fu_326_p2 xor_ln15_3_fu_332_p2 add_ln15_3_fu_338_p2 add_ln10_fu_167_p2"
        }
      ]
    },
    "Info": {
      "wGenerator_Pipeline_VITIS_LOOP_7_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "wGenerator_Pipeline_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "wGenerator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "wGenerator_Pipeline_VITIS_LOOP_7_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.540"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "wGenerator_Pipeline_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "148",
          "LatencyAvg": "148",
          "LatencyWorst": "148",
          "PipelineII": "147",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.329"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_2",
            "TripCount": "48",
            "Latency": "146",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "130",
          "AVAIL_FF": "7500",
          "UTIL_FF": "1",
          "LUT": "411",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "wGenerator": {
        "Latency": {
          "LatencyBest": "169",
          "LatencyAvg": "169",
          "LatencyWorst": "169",
          "PipelineII": "170",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.329"
        },
        "Area": {
          "FF": "149",
          "AVAIL_FF": "7500",
          "UTIL_FF": "1",
          "LUT": "572",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-16 21:48:27 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
