{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 15 01:15:51 2019 " "Info: Processing started: Mon Jul 15 01:15:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bench_canal_tx -c bench_canal_tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "bench_canal_tx EP2C50F484C8 " "Info: Selected device EP2C50F484C8 for design \"bench_canal_tx\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Info: Device EP2C15AF484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Info: Device EP2C15AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Info: Device EP2C20F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Info: Device EP2C20F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Info: Device EP2C20AF484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Info: Device EP2C35F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484I8 " "Info: Device EP2C35F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Info: Device EP2C50F484I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ W20 " "Info: Pin ~LVDS142p/nCEO~ is reserved at location W20" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS142p/nCEO~ } } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS142p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[0\] " "Info: Pin dataout\[0\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[0] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[1\] " "Info: Pin dataout\[1\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[1] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[2\] " "Info: Pin dataout\[2\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[2] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[3\] " "Info: Pin dataout\[3\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[3] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[4\] " "Info: Pin dataout\[4\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[4] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[5\] " "Info: Pin dataout\[5\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[5] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[6\] " "Info: Pin dataout\[6\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[6] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataout\[7\] " "Info: Pin dataout\[7\] not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { dataout[7] } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 116 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "recu " "Info: Pin recu not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { recu } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 17 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { recu } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { reset } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { clk } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node reset (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|RegOut:U6\|Tx " "Info: Destination node canal_tx:comp2\|RegOut:U6\|Tx" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RegOut:U6|Tx } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Info: Destination node comb~2" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~3 " "Info: Destination node comb~3" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|RegOut:U6\|sof " "Info: Destination node canal_tx:comp2\|RegOut:U6\|sof" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RegOut:U6|sof } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|RegOut:U6\|eof~3 " "Info: Destination node canal_tx:comp2\|RegOut:U6\|eof~3" {  } { { "RegOut.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/RegOut.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RegOut:U6|eof~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|p_emetteur:U4\|pr~3 " "Info: Destination node canal_tx:comp2\|p_emetteur:U4\|pr~3" {  } { { "p_emetteur.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/p_emetteur.vhd" 13 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|p_emetteur:U4|pr~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/backup/quart/altera/90/quartus/bin/pin_planner.ppl" { reset } } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "canal_tx:comp2\|RAZ3  " "Info: Automatically promoted node canal_tx:comp2\|RAZ3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C3:U7\|C3eq14 " "Info: Destination node canal_tx:comp2\|C3:U7\|C3eq14" {  } { { "C3.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C3.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C3:U7|C3eq14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C3:U7\|C3eq13 " "Info: Destination node canal_tx:comp2\|C3:U7\|C3eq13" {  } { { "C3.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C3.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C3:U7|C3eq13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 34 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RAZ3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "canal_tx:comp2\|RAZ2  " "Info: Automatically promoted node canal_tx:comp2\|RAZ2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C2:U8\|C2EQ144 " "Info: Destination node canal_tx:comp2\|C2:U8\|C2EQ144" {  } { { "C2.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C2.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C2:U8|C2EQ144 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "canal_tx:comp2\|C2:U8\|C2EQF " "Info: Destination node canal_tx:comp2\|C2:U8\|C2EQF" {  } { { "C2.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/C2.vhd" 12 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|C2:U8|C2EQF } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "canal_tx .vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/canal_tx .vhd" 35 -1 0 } } { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|RAZ2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 0 9 0 " "Info: Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 35 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 32 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 32 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 35 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 register canal_tx:comp2\|reg1:U3\|Container\[15\] -5.778 ns " "Info: Slack time is -5.778 ns between source memory \"canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3\" and destination register \"canal_tx:comp2\|reg1:U3\|Container\[15\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.568 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.568 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.965 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 438 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 438; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.666 ns) 2.965 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 3 REG Unassigned 2 " "Info: 3: + IC(1.310 ns) + CELL(0.666 ns) = 2.965 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { clk~clkctrl canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 51.26 % ) " "Info: Total cell delay = 1.520 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 48.74 % ) " "Info: Total interconnect delay = 1.445 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.965 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 438 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 438; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.666 ns) 2.965 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 3 REG Unassigned 2 " "Info: 3: + IC(1.310 ns) + CELL(0.666 ns) = 2.965 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { clk~clkctrl canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 51.26 % ) " "Info: Total cell delay = 1.520 ns ( 51.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 48.74 % ) " "Info: Total interconnect delay = 1.445 ns ( 48.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.177 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 438 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 438; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.878 ns) 3.177 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 3 MEM Unassigned 1 " "Info: 3: + IC(1.310 ns) + CELL(0.878 ns) = 3.177 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk~clkctrl canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 54.52 % ) " "Info: Total cell delay = 1.732 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 45.48 % ) " "Info: Total interconnect delay = 1.445 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.177 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 0.989 ns clk~clkctrl 2 COMB Unassigned 438 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 0.989 ns; Loc. = Unassigned; Fanout = 438; COMB Node = 'clk~clkctrl'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.878 ns) 3.177 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 3 MEM Unassigned 1 " "Info: 3: + IC(1.310 ns) + CELL(0.878 ns) = 3.177 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { clk~clkctrl canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.732 ns ( 54.52 % ) " "Info: Total cell delay = 1.732 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 45.48 % ) " "Info: Total interconnect delay = 1.445 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "bench_canal_tx.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.vhd" 7 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.346 ns - Longest memory register " "Info: - Longest memory to register delay is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\] 2 MEM Unassigned 4 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = Unassigned; Fanout = 4; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 5.522 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell 3 COMB Unassigned 1 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 5.522 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.460 ns) 6.346 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 4 REG Unassigned 2 " "Info: 4: + IC(0.364 ns) + CELL(0.460 ns) = 6.346 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.755 ns ( 74.93 % ) " "Info: Total cell delay = 4.755 ns ( 74.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.591 ns ( 25.07 % ) " "Info: Total interconnect delay = 1.591 ns ( 25.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.346 ns memory register " "Info: Estimated most critical path is memory to register delay of 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3 1 MEM M4K_X69_Y21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X69_Y21; Fanout = 1; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|ram_block3a7~portb_address_reg3'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\] 2 MEM M4K_X69_Y21 4 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = M4K_X69_Y21; Fanout = 4; MEM Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.758 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 5.522 ns canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell 3 COMB LAB_X67_Y20 1 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 5.522 ns; Loc. = LAB_X67_Y20; Fanout = 1; COMB Node = 'canal_tx:comp2\|fifo:U1\|scfifo:scfifo_component\|scfifo_7p21:auto_generated\|a_dpfifo_ev21:dpfifo\|dpram_st01:FIFOram\|altsyncram_0sj1:altsyncram2\|q_b\[7\]~_wirecell'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell } "NODE_NAME" } } { "db/altsyncram_0sj1.tdf" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/db/altsyncram_0sj1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.460 ns) 6.346 ns canal_tx:comp2\|reg1:U3\|Container\[15\] 4 REG LAB_X67_Y20 2 " "Info: 4: + IC(0.364 ns) + CELL(0.460 ns) = 6.346 ns; Loc. = LAB_X67_Y20; Fanout = 2; REG Node = 'canal_tx:comp2\|reg1:U3\|Container\[15\]'" {  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } } { "R_dec.vhd" "" { Text "C:/Users/zakar/Desktop/benchPLEASEWORK/R_dec.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.755 ns ( 74.93 % ) " "Info: Total cell delay = 4.755 ns ( 74.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.591 ns ( 25.07 % ) " "Info: Total interconnect delay = 1.591 ns ( 25.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/backup/quart/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~portb_address_reg3 canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7] canal_tx:comp2|fifo:U1|scfifo:scfifo_component|scfifo_7p21:auto_generated|a_dpfifo_ev21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|q_b[7]~_wirecell canal_tx:comp2|reg1:U3|Container[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y22 X68_Y32 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y22 to location X68_Y32" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[0\] 0 " "Info: Pin \"dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[1\] 0 " "Info: Pin \"dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[2\] 0 " "Info: Pin \"dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[3\] 0 " "Info: Pin \"dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[4\] 0 " "Info: Pin \"dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[5\] 0 " "Info: Pin \"dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[6\] 0 " "Info: Pin \"dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dataout\[7\] 0 " "Info: Pin \"dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "recu 0 " "Info: Pin \"recu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.fit.smsg " "Info: Generated suppressed messages file C:/Users/zakar/Desktop/benchPLEASEWORK/bench_canal_tx.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 15 01:16:02 2019 " "Info: Processing ended: Mon Jul 15 01:16:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
