(pcb /Users/liebman/src/AnalogClock/kicad/SynchroClock/SynchroClock.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  115824 -82296  115824 -128524  181864 -128524  181864 -82296
            115824 -82296  115824 -82296)
    )
    (plane GNDREF (polygon B.Cu 0  115824 -82296  181864 -82296  181864 -128524  115824 -128524))
    (plane +3V3 (polygon F.Cu 0  115824 -82296  181864 -82296  181864 -128524  115824 -128524))
    (keepout "" (polygon F.Cu 0  124714 -82296  124714 -90424  143256 -90424  143256 -82296))
    (keepout "" (polygon B.Cu 0  124714 -82296  124714 -90424  143256 -90424  143256 -82296))
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place BT1 178816 -122936 front 0 (PN 4xAA))
      (place J4 179070 -113030 front 0 (PN CLOCK))
    )
    (component Connectors:CR2032V
      (place BT2 173990 -91440 front 270 (PN CR2032))
    )
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C1 153924 -117856 front 180 (PN 0.1uf))
      (place C2 162052 -116840 front 270 (PN 0.1uf))
      (place C4 173228 -118872 front 90 (PN 1uf))
      (place C5 135890 -111760 front 180 (PN 0.1uf))
      (place C7 151130 -99060 front 0 (PN 0.1uf))
    )
    (component Capacitors_THT:CP_Radial_D6.3mm_P2.50mm
      (place C3 142748 -122428 front 270 (PN 100uf))
    )
    (component LEDs:LED_D3.0mm
      (place D1 130556 -122936 front 0 (PN LED))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (place J1 143764 -112268 front 90 (PN SERIAL0))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (place R1 119888 -106680 front 0 (PN 10k))
      (place R2 119888 -94996 front 0 (PN 1k))
      (place R3 121920 -90932 front 180 (PN 1k))
      (place R4 121920 -103124 front 180 (PN 10k))
      (place R5 130556 -116840 front 0 (PN 220))
      (place R6 121920 -86868 front 180 (PN 1k))
      (place R7 121920 -99060 front 180 (PN 10k))
      (place R8 145288 -96520 front 90 (PN 10k))
      (place R9 145415 -86360 front 270 (PN 10k))
      (place R10 137160 -116840 front 0 (PN 10k))
      (place R11 146050 -104140 front 0 (PN 10k))
      (place R12 146304 -107696 front 0 (PN 10k))
      (place R13 151892 -104140 front 0 (PN 10k))
    )
    (component Buttons_Switches_THT:SW_PUSH_6mm
      (place SW1 119380 -112268 front 0 (PN SW_Push))
    )
    (component "TO_SOT_Packages_THT:TO-220_Vertical"
      (place U1 150876 -123952 front 0 (PN "TC1262-33VAB"))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place U2 166624 -118364 front 0 (PN "MCP1702-1502E/TO"))
    )
    (component "ESP8266:ESP-12E"
      (place U3 127000 -92710 front 0 (PN "ESP-12E"))
    )
    (component "Housings_DIP:DIP-10_W7.62mm"
      (place U6 161290 -99060 front 0 (PN DRV8838))
    )
    (component "Housings_SOIC:SOIC-16W_7.5x10.3mm_Pitch1.27mm"
      (place U4 165100 -90170 front 0 (PN DS3231))
    )
    (component "Housings_DIP:DIP-8_W7.62mm"
      (place U5 148590 -86360 front 0 (PN "ATTINY85-20PU"))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -3810))
      (outline (path signal 100  -1270 -3810  1270 -3810))
      (outline (path signal 100  1270 -3810  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -3870  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connectors:CR2032V
      (outline (path signal 120  6180 4430  17230 4430))
      (outline (path signal 120  -7120 4430  3980 4430))
      (outline (path signal 120  -7070 5080  17230 5080))
      (outline (path signal 120  17230 5080  17230 -1470))
      (outline (path signal 120  17230 -1470  -7120 -1470))
      (outline (path signal 120  -7120 -1470  -7120 5080))
      (outline (path signal 100  -6980 4980  17140 4980))
      (outline (path signal 120  6860 3560  7870 3560))
      (outline (path signal 120  12950 -510  12950 510))
      (outline (path signal 120  12450 0  13460 0))
      (outline (path signal 100  17140 -1400  17140 4950))
      (outline (path signal 100  17140 4450  -6980 4450))
      (outline (path signal 100  -6980 4950  -6980 -1400))
      (outline (path signal 100  -6980 -1400  17140 -1400))
      (outline (path signal 50  -7230 5230  17390 5230))
      (outline (path signal 50  -7230 5230  -7230 -1650))
      (outline (path signal 50  17390 -1650  17390 5230))
      (outline (path signal 50  17390 -1650  -7230 -1650))
      (pin Round[A]Pad_2290_um 1 0 0)
      (pin Round[A]Pad_2290_um 1@1 10160 0)
      (pin Round[A]Pad_2290_um 2 5080 3300)
    )
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1310 1310  3810 1310))
      (outline (path signal 120  -1310 -1310  3810 -1310))
      (outline (path signal 120  -1310 1310  -1310 -1310))
      (outline (path signal 120  3810 1310  3810 -1310))
      (outline (path signal 50  -1600 1600  -1600 -1600))
      (outline (path signal 50  -1600 -1600  4100 -1600))
      (outline (path signal 50  4100 -1600  4100 1600))
      (outline (path signal 50  4100 1600  -1600 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 100  4400 0  4245.83 -973.404  3798.4 -1851.52  3101.52 -2548.4
            2223.4 -2995.83  1250 -3150  276.596 -2995.83  -601.524 -2548.4
            -1298.4 -1851.52  -1745.83 -973.404  -1900 0  -1745.83 973.404
            -1298.4 1851.52  -601.524 2548.4  276.596 2995.83  1250 3150
            2223.4 2995.83  3101.52 2548.4  3798.4 1851.52  4245.83 973.404))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 3200  1250 -3200))
      (outline (path signal 120  1290 3200  1290 -3200))
      (outline (path signal 120  1330 3200  1330 -3200))
      (outline (path signal 120  1370 3198  1370 -3198))
      (outline (path signal 120  1410 3197  1410 -3197))
      (outline (path signal 120  1450 3194  1450 -3194))
      (outline (path signal 120  1490 3192  1490 -3192))
      (outline (path signal 120  1530 3188  1530 980))
      (outline (path signal 120  1530 -980  1530 -3188))
      (outline (path signal 120  1570 3185  1570 980))
      (outline (path signal 120  1570 -980  1570 -3185))
      (outline (path signal 120  1610 3180  1610 980))
      (outline (path signal 120  1610 -980  1610 -3180))
      (outline (path signal 120  1650 3176  1650 980))
      (outline (path signal 120  1650 -980  1650 -3176))
      (outline (path signal 120  1690 3170  1690 980))
      (outline (path signal 120  1690 -980  1690 -3170))
      (outline (path signal 120  1730 3165  1730 980))
      (outline (path signal 120  1730 -980  1730 -3165))
      (outline (path signal 120  1770 3158  1770 980))
      (outline (path signal 120  1770 -980  1770 -3158))
      (outline (path signal 120  1810 3152  1810 980))
      (outline (path signal 120  1810 -980  1810 -3152))
      (outline (path signal 120  1850 3144  1850 980))
      (outline (path signal 120  1850 -980  1850 -3144))
      (outline (path signal 120  1890 3137  1890 980))
      (outline (path signal 120  1890 -980  1890 -3137))
      (outline (path signal 120  1930 3128  1930 980))
      (outline (path signal 120  1930 -980  1930 -3128))
      (outline (path signal 120  1971 3119  1971 980))
      (outline (path signal 120  1971 -980  1971 -3119))
      (outline (path signal 120  2011 3110  2011 980))
      (outline (path signal 120  2011 -980  2011 -3110))
      (outline (path signal 120  2051 3100  2051 980))
      (outline (path signal 120  2051 -980  2051 -3100))
      (outline (path signal 120  2091 3090  2091 980))
      (outline (path signal 120  2091 -980  2091 -3090))
      (outline (path signal 120  2131 3079  2131 980))
      (outline (path signal 120  2131 -980  2131 -3079))
      (outline (path signal 120  2171 3067  2171 980))
      (outline (path signal 120  2171 -980  2171 -3067))
      (outline (path signal 120  2211 3055  2211 980))
      (outline (path signal 120  2211 -980  2211 -3055))
      (outline (path signal 120  2251 3042  2251 980))
      (outline (path signal 120  2251 -980  2251 -3042))
      (outline (path signal 120  2291 3029  2291 980))
      (outline (path signal 120  2291 -980  2291 -3029))
      (outline (path signal 120  2331 3015  2331 980))
      (outline (path signal 120  2331 -980  2331 -3015))
      (outline (path signal 120  2371 3001  2371 980))
      (outline (path signal 120  2371 -980  2371 -3001))
      (outline (path signal 120  2411 2986  2411 980))
      (outline (path signal 120  2411 -980  2411 -2986))
      (outline (path signal 120  2451 2970  2451 980))
      (outline (path signal 120  2451 -980  2451 -2970))
      (outline (path signal 120  2491 2954  2491 980))
      (outline (path signal 120  2491 -980  2491 -2954))
      (outline (path signal 120  2531 2937  2531 980))
      (outline (path signal 120  2531 -980  2531 -2937))
      (outline (path signal 120  2571 2919  2571 980))
      (outline (path signal 120  2571 -980  2571 -2919))
      (outline (path signal 120  2611 2901  2611 980))
      (outline (path signal 120  2611 -980  2611 -2901))
      (outline (path signal 120  2651 2882  2651 980))
      (outline (path signal 120  2651 -980  2651 -2882))
      (outline (path signal 120  2691 2863  2691 980))
      (outline (path signal 120  2691 -980  2691 -2863))
      (outline (path signal 120  2731 2843  2731 980))
      (outline (path signal 120  2731 -980  2731 -2843))
      (outline (path signal 120  2771 2822  2771 980))
      (outline (path signal 120  2771 -980  2771 -2822))
      (outline (path signal 120  2811 2800  2811 980))
      (outline (path signal 120  2811 -980  2811 -2800))
      (outline (path signal 120  2851 2778  2851 980))
      (outline (path signal 120  2851 -980  2851 -2778))
      (outline (path signal 120  2891 2755  2891 980))
      (outline (path signal 120  2891 -980  2891 -2755))
      (outline (path signal 120  2931 2731  2931 980))
      (outline (path signal 120  2931 -980  2931 -2731))
      (outline (path signal 120  2971 2706  2971 980))
      (outline (path signal 120  2971 -980  2971 -2706))
      (outline (path signal 120  3011 2681  3011 980))
      (outline (path signal 120  3011 -980  3011 -2681))
      (outline (path signal 120  3051 2654  3051 980))
      (outline (path signal 120  3051 -980  3051 -2654))
      (outline (path signal 120  3091 2627  3091 980))
      (outline (path signal 120  3091 -980  3091 -2627))
      (outline (path signal 120  3131 2599  3131 980))
      (outline (path signal 120  3131 -980  3131 -2599))
      (outline (path signal 120  3171 2570  3171 980))
      (outline (path signal 120  3171 -980  3171 -2570))
      (outline (path signal 120  3211 2540  3211 980))
      (outline (path signal 120  3211 -980  3211 -2540))
      (outline (path signal 120  3251 2510  3251 980))
      (outline (path signal 120  3251 -980  3251 -2510))
      (outline (path signal 120  3291 2478  3291 980))
      (outline (path signal 120  3291 -980  3291 -2478))
      (outline (path signal 120  3331 2445  3331 980))
      (outline (path signal 120  3331 -980  3331 -2445))
      (outline (path signal 120  3371 2411  3371 980))
      (outline (path signal 120  3371 -980  3371 -2411))
      (outline (path signal 120  3411 2375  3411 980))
      (outline (path signal 120  3411 -980  3411 -2375))
      (outline (path signal 120  3451 2339  3451 980))
      (outline (path signal 120  3451 -980  3451 -2339))
      (outline (path signal 120  3491 2301  3491 -2301))
      (outline (path signal 120  3531 2262  3531 -2262))
      (outline (path signal 120  3571 2222  3571 -2222))
      (outline (path signal 120  3611 2180  3611 -2180))
      (outline (path signal 120  3651 2137  3651 -2137))
      (outline (path signal 120  3691 2092  3691 -2092))
      (outline (path signal 120  3731 2045  3731 -2045))
      (outline (path signal 120  3771 1997  3771 -1997))
      (outline (path signal 120  3811 1946  3811 -1946))
      (outline (path signal 120  3851 1894  3851 -1894))
      (outline (path signal 120  3891 1839  3891 -1839))
      (outline (path signal 120  3931 1781  3931 -1781))
      (outline (path signal 120  3971 1721  3971 -1721))
      (outline (path signal 120  4011 1658  4011 -1658))
      (outline (path signal 120  4051 1591  4051 -1591))
      (outline (path signal 120  4091 1520  4091 -1520))
      (outline (path signal 120  4131 1445  4131 -1445))
      (outline (path signal 120  4171 1364  4171 -1364))
      (outline (path signal 120  4211 1278  4211 -1278))
      (outline (path signal 120  4251 1184  4251 -1184))
      (outline (path signal 120  4291 1081  4291 -1081))
      (outline (path signal 120  4331 966  4331 -966))
      (outline (path signal 120  4371 834  4371 -834))
      (outline (path signal 120  4411 676  4411 -676))
      (outline (path signal 120  4451 468  4451 -468))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -2250 3500  -2250 -3500))
      (outline (path signal 50  -2250 -3500  4750 -3500))
      (outline (path signal 50  4750 -3500  4750 3500))
      (outline (path signal 50  4750 3500  -2250 3500))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image LEDs:LED_D3.0mm
      (outline (path signal 100  2770 0  2696.59 -463.525  2483.53 -881.678  2151.68 -1213.53
            1733.53 -1426.59  1270 -1500  806.475 -1426.59  388.322 -1213.53
            56.475 -881.678  -156.585 -463.525  -230 0  -156.585 463.525
            56.475 881.678  388.322 1213.53  806.475 1426.59  1270 1500
            1733.53 1426.59  2151.68 1213.53  2483.53 881.678  2696.59 463.525))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -13970))
      (outline (path signal 100  -1270 -13970  1270 -13970))
      (outline (path signal 100  1270 -13970  1270 1270))
      (outline (path signal 100  1270 1270  -1270 1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -14030  1330 -1270))
      (outline (path signal 120  1330 -1270  -1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P2.54mm_Vertical
      (outline (path signal 100  1250 0  1188.82 -386.271  1011.27 -734.732  734.732 -1011.27
            386.271 -1188.82  0 -1250  -386.271 -1188.82  -734.732 -1011.27
            -1011.27 -734.732  -1188.82 -386.271  -1250 0  -1188.82 386.271
            -1011.27 734.732  -734.732 1011.27  -386.271 1188.82  0 1250
            386.271 1188.82  734.732 1011.27  1011.27 734.732  1188.82 386.271))
      (outline (path signal 120  1310 0  1245.88 -404.812  1059.81 -769.999  769.999 -1059.81
            404.812 -1245.88  0 -1310  -404.812 -1245.88  -769.999 -1059.81
            -1059.81 -769.999  -1245.88 -404.812  -1310 0  -1245.88 404.812
            -1059.81 769.999  -769.999 1059.81  -404.812 1245.88  0 1310
            404.812 1245.88  769.999 1059.81  1059.81 769.999  1245.88 404.812))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  1310 0  1440 0))
      (outline (path signal 50  -1600 1600  -1600 -1600))
      (outline (path signal 50  -1600 -1600  3650 -1600))
      (outline (path signal 50  3650 -1600  3650 1600))
      (outline (path signal 50  3650 1600  -1600 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
    )
    (image Buttons_Switches_THT:SW_PUSH_6mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5166.92 -2872.84  4880.63 -3434.72  4434.72 -3880.63
            3872.84 -4166.92  3250 -4265.56  2627.16 -4166.92  2065.28 -3880.63
            1619.37 -3434.72  1333.08 -2872.84  1234.44 -2250  1333.08 -1627.16
            1619.37 -1065.28  2065.28 -619.374  2627.16 -333.084  3250 -234.436
            3872.84 -333.084  4434.72 -619.374  4880.63 -1065.28  5166.92 -1627.16))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "TO_SOT_Packages_THT:TO-220_Vertical"
      (outline (path signal 100  -2460 2500  -2460 -1900))
      (outline (path signal 100  -2460 -1900  7540 -1900))
      (outline (path signal 100  7540 -1900  7540 2500))
      (outline (path signal 100  7540 2500  -2460 2500))
      (outline (path signal 100  -2460 1230  7540 1230))
      (outline (path signal 100  690 2500  690 1230))
      (outline (path signal 100  4390 2500  4390 1230))
      (outline (path signal 120  -2580 2620  7660 2620))
      (outline (path signal 120  -2580 -2021  7660 -2021))
      (outline (path signal 120  -2580 2620  -2580 -2021))
      (outline (path signal 120  7660 2620  7660 -2021))
      (outline (path signal 120  -2580 1110  7660 1110))
      (outline (path signal 120  690 2620  690 1110))
      (outline (path signal 120  4391 2620  4391 1110))
      (outline (path signal 50  -2710 2750  -2710 -2160))
      (outline (path signal 50  -2710 -2160  7790 -2160))
      (outline (path signal 50  7790 -2160  7790 2750))
      (outline (path signal 50  7790 2750  -2710 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_900x1500_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_900x1500_um (rotate 180) 3 2540 0)
      (pin Rect[A]Pad_900x1500_um (rotate 180) 1 0 0)
    )
    (image "ESP8266:ESP-12E"
      (outline (path signal 50  -2250 500  -2250 8750))
      (outline (path signal 50  -2250 8750  15250 8750))
      (outline (path signal 50  15250 8750  16250 8750))
      (outline (path signal 50  16250 8750  16250 -16000))
      (outline (path signal 50  16250 -16000  -2250 -16000))
      (outline (path signal 50  -2250 -16000  -2250 500))
      (outline (path signal 152.4  -1016 8382  14986 8382))
      (outline (path signal 152.4  14986 8382  14986 889))
      (outline (path signal 152.4  -1016 8382  -1016 1016))
      (outline (path signal 152.4  -1016 -14859  -1016 -15621))
      (outline (path signal 152.4  -1016 -15621  14986 -15621))
      (outline (path signal 152.4  14986 -15621  14986 -14859))
      (outline (path signal 152.4  14992 8400  -1008 2600))
      (outline (path signal 152.4  -1008 8400  14992 2600))
      (outline (path signal 152.4  -1008 2600  14992 2600))
      (outline (path signal 50  15000 8400  15000 -15600))
      (outline (path signal 50  14992 -15600  -1008 -15600))
      (outline (path signal 50  -1008 -15600  -1008 8400))
      (outline (path signal 50  -1008 8400  14992 8400))
      (pin "Rect[A][-700,0]Pad_2500x1100_um" 1 0 0)
      (pin "Oval[A][-700,0]Pad_2500x1100_um" 2 0 -2000)
      (pin "Oval[A][-700,0]Pad_2500x1100_um" 3 0 -4000)
      (pin "Oval[A][-700,0]Pad_2500x1100_um" 4 0 -6000)
      (pin "Oval[A][-700,0]Pad_2500x1100_um" 5 0 -8000)
      (pin "Oval[A][-700,0]Pad_2500x1100_um" 6 0 -10000)
      (pin "Oval[A][-700,0]Pad_2500x1100_um" 7 0 -12000)
      (pin "Oval[A][-700,0]Pad_2500x1100_um" 8 0 -14000)
      (pin Oval[A][700,0]Pad_2500x1100_um 9 14000 -14000)
      (pin Oval[A][600,0]Pad_2500x1100_um 10 14000 -12000)
      (pin Oval[A][700,0]Pad_2500x1100_um 11 14000 -10000)
      (pin Oval[A][700,0]Pad_2500x1100_um 12 14000 -8000)
      (pin Oval[A][700,0]Pad_2500x1100_um 13 14000 -6000)
      (pin Oval[A][700,0]Pad_2500x1100_um 14 14000 -4000)
      (pin Oval[A][700,0]Pad_2500x1100_um 15 14000 -2000)
      (pin Oval[A][700,0]Pad_2500x1100_um 16 14000 0)
      (pin Oval[T]Pad_2400x1100_um (rotate 90) 17 1990 -15750)
      (pin Oval[T]Pad_2400x1100_um (rotate 90) 18 3990 -15750)
      (pin Oval[T]Pad_2400x1100_um (rotate 90) 19 5990 -15750)
      (pin Oval[T]Pad_2400x1100_um (rotate 90) 20 7990 -15750)
      (pin Oval[T]Pad_2400x1100_um (rotate 90) 21 9990 -15750)
      (pin Oval[T]Pad_2400x1100_um (rotate 90) 22 11990 -15750)
    )
    (image "Housings_DIP:DIP-10_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -11430))
      (outline (path signal 100  6985 -11430  635 -11430))
      (outline (path signal 100  635 -11430  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -11550))
      (outline (path signal 120  1040 -11550  6580 -11550))
      (outline (path signal 120  6580 -11550  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -11700))
      (outline (path signal 50  -1100 -11700  8700 -11700))
      (outline (path signal 50  8700 -11700  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 7620 0)
    )
    (image "Housings_SOIC:SOIC-16W_7.5x10.3mm_Pitch1.27mm"
      (outline (path signal 150  -2750 5150  3750 5150))
      (outline (path signal 150  3750 5150  3750 -5150))
      (outline (path signal 150  3750 -5150  -3750 -5150))
      (outline (path signal 150  -3750 -5150  -3750 4150))
      (outline (path signal 150  -3750 4150  -2750 5150))
      (outline (path signal 50  -5650 5500  -5650 -5500))
      (outline (path signal 50  5650 5500  5650 -5500))
      (outline (path signal 50  -5650 5500  5650 5500))
      (outline (path signal 50  -5650 -5500  5650 -5500))
      (outline (path signal 150  -3875 5325  -3875 5050))
      (outline (path signal 150  3875 5325  3875 4970))
      (outline (path signal 150  3875 -5325  3875 -4970))
      (outline (path signal 150  -3875 -5325  -3875 -4970))
      (outline (path signal 150  -3875 5325  3875 5325))
      (outline (path signal 150  -3875 -5325  3875 -5325))
      (outline (path signal 150  -3875 5050  -5400 5050))
      (pin Rect[T]Pad_1500x600_um 1 -4650 4445)
      (pin Rect[T]Pad_1500x600_um 2 -4650 3175)
      (pin Rect[T]Pad_1500x600_um 3 -4650 1905)
      (pin Rect[T]Pad_1500x600_um 4 -4650 635)
      (pin Rect[T]Pad_1500x600_um 5 -4650 -635)
      (pin Rect[T]Pad_1500x600_um 6 -4650 -1905)
      (pin Rect[T]Pad_1500x600_um 7 -4650 -3175)
      (pin Rect[T]Pad_1500x600_um 8 -4650 -4445)
      (pin Rect[T]Pad_1500x600_um 9 4650 -4445)
      (pin Rect[T]Pad_1500x600_um 10 4650 -3175)
      (pin Rect[T]Pad_1500x600_um 11 4650 -1905)
      (pin Rect[T]Pad_1500x600_um 12 4650 -635)
      (pin Rect[T]Pad_1500x600_um 13 4650 635)
      (pin Rect[T]Pad_1500x600_um 14 4650 1905)
      (pin Rect[T]Pad_1500x600_um 15 4650 3175)
      (pin Rect[T]Pad_1500x600_um 16 4650 4445)
    )
    (image "Housings_DIP:DIP-8_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1040 1390))
      (outline (path signal 120  1040 1390  1040 -9010))
      (outline (path signal 120  1040 -9010  6580 -9010))
      (outline (path signal 120  6580 -9010  6580 1390))
      (outline (path signal 120  6580 1390  4810 1390))
      (outline (path signal 50  -1100 1600  -1100 -9200))
      (outline (path signal 50  -1100 -9200  8700 -9200))
      (outline (path signal 50  8700 -9200  8700 1600))
      (outline (path signal 50  8700 1600  -1100 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2290_um
      (shape (circle F.Cu 2290))
      (shape (circle B.Cu 2290))
      (attach off)
    )
    (padstack Oval[A][600,0]Pad_2500x1100_um
      (shape (path F.Cu 1100  -100 0  1300 0))
      (shape (path B.Cu 1100  -100 0  1300 0))
      (attach off)
    )
    (padstack "Oval[A][-700,0]Pad_2500x1100_um"
      (shape (path F.Cu 1100  -1400 0  0 0))
      (shape (path B.Cu 1100  -1400 0  0 0))
      (attach off)
    )
    (padstack Oval[T]Pad_2400x1100_um
      (shape (path F.Cu 1100  -650 0  650 0))
      (attach off)
    )
    (padstack Oval[A][700,0]Pad_2500x1100_um
      (shape (path F.Cu 1100  0 0  1400 0))
      (shape (path B.Cu 1100  0 0  1400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_900x1500_um
      (shape (path F.Cu 900  0 -300  0 300))
      (shape (path B.Cu 900  0 -300  0 300))
      (attach off)
    )
    (padstack "Rect[A][-700,0]Pad_2500x1100_um"
      (shape (rect F.Cu -1950 -550 550 550))
      (shape (rect B.Cu -1950 -550 550 550))
      (attach off)
    )
    (padstack Rect[A]Pad_900x1500_um
      (shape (rect F.Cu -450 -750 450 750))
      (shape (rect B.Cu -450 -750 450 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x600_um
      (shape (rect F.Cu -750 -300 750 300))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(BT1-Pad1)"
      (pins BT1-1 C1-1 C2-1 U1-1 U2-2)
    )
    (net GNDREF
      (pins BT1-2 BT2-2 C1-2 C2-2 C3-2 C4-2 C5-1 C7-1 J1-6 R10-2 SW1-1 SW1-1@1 U1-2
        U2-1 U3-9 U6-1 U6-10 U4-5 U4-6 U4-7 U4-8 U4-9 U4-10 U4-11 U4-12 U4-13 U5-4)
    )
    (net "Net-(BT2-Pad1)"
      (pins BT2-1 BT2-1@1 U4-14)
    )
    (net +3V3
      (pins C3-1 C5-2 C7-2 D1-2 R1-1 R4-1 R7-1 R8-1 R9-1 R11-1 R12-1 R13-2 U1-3 U3-8
        U6-2 U4-2 U5-8)
    )
    (net +1V5
      (pins C4-1 U2-3 U6-9)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R5-2)
    )
    (net /TX0
      (pins J1-1 U3-16)
    )
    (net /RX0
      (pins J1-2 U3-15)
    )
    (net /GPIO0
      (pins J1-3 R11-2 U3-12)
    )
    (net /RST0
      (pins J1-4 R4-2 R6-2)
    )
    (net "Net-(J4-Pad1)"
      (pins J4-1 U6-8)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2 U6-7)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 R3-2 SW1-2 SW1-2@1)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 R7-2 U3-1)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 U3-4)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U3-6)
    )
    (net "Net-(R5-Pad1)"
      (pins R5-1 U3-7)
    )
    (net "Net-(R6-Pad1)"
      (pins R6-1 U3-3)
    )
    (net /SDA
      (pins R8-2 U3-13 U4-16 U5-5)
    )
    (net /SCL
      (pins R9-2 U3-14 U4-15 U5-7)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 U3-10)
    )
    (net "Net-(R12-Pad2)"
      (pins R12-2 U3-11)
    )
    (net /1HZ
      (pins U3-5 U4-3 U5-6)
    )
    (net "Net-(R13-Pad1)"
      (pins R13-1 U5-1)
    )
    (net "Net-(U5-Pad2)"
      (pins U6-4 U5-2)
    )
    (net "Net-(U5-Pad3)"
      (pins U6-3 U5-3)
    )
    (class kicad_default "" +1V5 +3V3 /1HZ /GPIO0 /RST0 /RX0 /SCL /SDA /TX0
      GNDREF "Net-(BT1-Pad1)" "Net-(BT2-Pad1)" "Net-(D1-Pad1)" "Net-(J4-Pad1)"
      "Net-(J4-Pad2)" "Net-(R1-Pad2)" "Net-(R10-Pad1)" "Net-(R12-Pad2)" "Net-(R13-Pad1)"
      "Net-(R2-Pad1)" "Net-(R2-Pad2)" "Net-(R3-Pad1)" "Net-(R5-Pad1)" "Net-(R6-Pad1)"
      "Net-(U5-Pad2)" "Net-(U5-Pad3)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
