module two_to_one_mux(
	input logic A, 
	input logic B, 
	input logic S, 
	output logic D
);

always_comb
	begin
		if (S == 1'b0)
			D = A;
		else
			D = B;
	end
endmodule