
*** Running vivado
    with args -log xilinx_pcie_2_1_ep_7x.vdi -applog -m64 -messageDb vivado.pb -mode batch -source xilinx_pcie_2_1_ep_7x.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source xilinx_pcie_2_1_ep_7x.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/sources_1/ip/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2.dcp' for cell 'kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i'
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3/data\./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.3/data\parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Feature available: Internal_bitstream
Parsing XDC File [c:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/sources_1/ip/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2-PCIE_X0Y0.xdc] for cell 'kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst'
Finished Parsing XDC File [c:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/sources_1/ip/kc705_pcie_x8_gen2/source/kc705_pcie_x8_gen2-PCIE_X0Y0.xdc] for cell 'kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst'
Parsing XDC File [C:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc:95]
INFO: [Timing 38-2] Deriving generated clocks [C:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc:95]
create_generated_clock: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1081.215 ; gain = 529.227
Finished Parsing XDC File [C:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_KC705_REVC.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.srcs/sources_1/ip/kc705_pcie_x8_gen2/kc705_pcie_x8_gen2.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1082.262 ; gain = 874.082
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1082.262 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 130621b03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.610 . Memory (MB): peak = 1082.262 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 32 inverter(s) to 40 load pin(s).
WARNING: [Constraints 18-1079] Register kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 2221 cells.
Phase 2 Constant Propagation | Checksum: 133b7debb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1082.262 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 3232 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-11] Eliminated 1557 unconnected cells.
Phase 3 Sweep | Checksum: 1ad23b254

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1082.262 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ad23b254

Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1082.262 ; gain = 0.000
Implement Debug Cores | Checksum: be3e8c8c
Logic Optimization | Checksum: be3e8c8c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 10cfbebe7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1082.262 ; gain = 0.000
Ending Power Optimization Task | Checksum: 10cfbebe7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1082.262 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.262 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1082.262 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: d416c936

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1084.547 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1084.547 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1084.547 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 59907ed1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1084.547 ; gain = 0.000
WARNING: [Constraints 18-1079] Register kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg and kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg1_reg and kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 59907ed1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.547 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 59907ed1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.547 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: afd03391

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.547 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1022d198c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.547 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 145789682

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1085.703 ; gain = 1.156
Phase 2.1.2.1 Place Init Design | Checksum: 1610c776b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.703 ; gain = 1.156
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1610c776b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.703 ; gain = 1.156

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1610c776b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.703 ; gain = 1.156
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1610c776b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.703 ; gain = 1.156
Phase 2.1 Placer Initialization Core | Checksum: 1610c776b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.703 ; gain = 1.156
Phase 2 Placer Initialization | Checksum: 1610c776b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1085.703 ; gain = 1.156

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1e93e0f61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1091.695 ; gain = 7.148

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1e93e0f61

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1091.695 ; gain = 7.148

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1bb983862

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1094.145 ; gain = 9.598

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a0362538

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1094.145 ; gain = 9.598

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 193d03427

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1094.324 ; gain = 9.777

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 1c06c1b88

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1094.324 ; gain = 9.777

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 1530906b8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1117.125 ; gain = 32.578
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1530906b8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1117.125 ; gain = 32.578

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 1530906b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1118.336 ; gain = 33.789

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1530906b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1118.336 ; gain = 33.789

Phase 4.8 Re-assign LUT pins
Phase 4.8 Re-assign LUT pins | Checksum: 1530906b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1118.336 ; gain = 33.789
Phase 4 Detail Placement | Checksum: 1530906b8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1118.336 ; gain = 33.789

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a0bbefa3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1118.336 ; gain = 33.789

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 2809b8a65

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.336 ; gain = 33.789
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.318. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 2809b8a65

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.336 ; gain = 33.789
Phase 5.2 Post Placement Optimization | Checksum: 2809b8a65

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1118.336 ; gain = 33.789

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 2809b8a65

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1118.336 ; gain = 33.789

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 2809b8a65

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1118.336 ; gain = 33.789
Phase 5.4 Placer Reporting | Checksum: 2809b8a65

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1118.336 ; gain = 33.789

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 25a436027

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1118.336 ; gain = 33.789
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 25a436027

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1118.336 ; gain = 33.789
Ending Placer Task | Checksum: 15e9e11b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1118.336 ; gain = 33.789
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1118.336 ; gain = 33.789
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1118.336 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1118.336 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e644ebb8

Time (s): cpu = 00:02:38 ; elapsed = 00:02:11 . Memory (MB): peak = 1361.910 ; gain = 208.746

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e644ebb8

Time (s): cpu = 00:02:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1361.910 ; gain = 208.746

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e644ebb8

Time (s): cpu = 00:02:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1369.863 ; gain = 216.699
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e8e7e826

Time (s): cpu = 00:02:49 ; elapsed = 00:02:20 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.242  | TNS=0      | WHS=-0.5   | THS=-420   |

Phase 2 Router Initialization | Checksum: d220b176

Time (s): cpu = 00:02:53 ; elapsed = 00:02:22 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 86feb7b6

Time (s): cpu = 00:03:11 ; elapsed = 00:02:31 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 654
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 29e38d034

Time (s): cpu = 00:03:40 ; elapsed = 00:02:48 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0102| TNS=-0.0281| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 257abc67c

Time (s): cpu = 00:03:40 ; elapsed = 00:02:49 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 2a31e7b81

Time (s): cpu = 00:03:41 ; elapsed = 00:02:49 . Memory (MB): peak = 1414.754 ; gain = 261.590
Phase 4.1.2 GlobIterForTiming | Checksum: 167c2fb9e

Time (s): cpu = 00:03:42 ; elapsed = 00:02:50 . Memory (MB): peak = 1414.754 ; gain = 261.590
Phase 4.1 Global Iteration 0 | Checksum: 167c2fb9e

Time (s): cpu = 00:03:42 ; elapsed = 00:02:50 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16741735d

Time (s): cpu = 00:03:45 ; elapsed = 00:02:53 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Route 35-57] Estimated Timing Summary | WNS=0      | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 19a0d79ca

Time (s): cpu = 00:03:45 ; elapsed = 00:02:54 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1b15b4a75

Time (s): cpu = 00:03:46 ; elapsed = 00:02:54 . Memory (MB): peak = 1414.754 ; gain = 261.590
Phase 4.2.2 GlobIterForTiming | Checksum: 1b1435ff6

Time (s): cpu = 00:03:47 ; elapsed = 00:02:55 . Memory (MB): peak = 1414.754 ; gain = 261.590
Phase 4.2 Global Iteration 1 | Checksum: 1b1435ff6

Time (s): cpu = 00:03:47 ; elapsed = 00:02:55 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1e79b9f58

Time (s): cpu = 00:03:50 ; elapsed = 00:02:58 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Route 35-57] Estimated Timing Summary | WNS=0      | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16ad5eac5

Time (s): cpu = 00:03:50 ; elapsed = 00:02:58 . Memory (MB): peak = 1414.754 ; gain = 261.590
Phase 4 Rip-up And Reroute | Checksum: 16ad5eac5

Time (s): cpu = 00:03:50 ; elapsed = 00:02:58 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 196085043

Time (s): cpu = 00:03:51 ; elapsed = 00:02:59 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0848 | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 196085043

Time (s): cpu = 00:03:52 ; elapsed = 00:02:59 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 196085043

Time (s): cpu = 00:03:52 ; elapsed = 00:02:59 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1bf23b1cd

Time (s): cpu = 00:03:54 ; elapsed = 00:03:00 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0848 | TNS=0      | WHS=0.032  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 17736afd5

Time (s): cpu = 00:03:54 ; elapsed = 00:03:00 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.597801 %
  Global Horizontal Routing Utilization  = 0.461464 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 130ada12c

Time (s): cpu = 00:03:55 ; elapsed = 00:03:00 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 130ada12c

Time (s): cpu = 00:03:55 ; elapsed = 00:03:00 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1458e0bbb

Time (s): cpu = 00:03:56 ; elapsed = 00:03:02 . Memory (MB): peak = 1414.754 ; gain = 261.590

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0848 | TNS=0      | WHS=0.032  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1458e0bbb

Time (s): cpu = 00:03:56 ; elapsed = 00:03:02 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:03:02 . Memory (MB): peak = 1414.754 ; gain = 261.590
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:59 ; elapsed = 00:03:04 . Memory (MB): peak = 1414.754 ; gain = 296.418
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1414.754 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/kc705_pcie/kc705_pcie_x8_gen2_example/kc705_pcie_x8_gen2_example.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1434.363 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1434.363 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer emcclk_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem net(s) are emcclk_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 78588992 bits.
Writing bitstream ./xilinx_pcie_2_1_ep_7x.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 1793.117 ; gain = 358.754
INFO: [Common 17-206] Exiting Vivado at Fri Oct 10 01:08:15 2014...
