{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418511778880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418511778880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 13 18:02:58 2014 " "Processing started: Sat Dec 13 18:02:58 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418511778880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418511778880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off vJTAG_ALU -c vJTAG_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418511778880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418511779135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-case_statment " "Found design unit 1: decoder7seg-case_statment" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/decoder7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "../VHDL/decoder7seg.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/vjtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/vjtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vjtag-SYN " "Found design unit 1: vjtag-SYN" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""} { "Info" "ISGN_ENTITY_NAME" "1 vJTAG " "Found entity 1: vJTAG" {  } { { "../VHDL/vJTAG.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/vJTAG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-BHV " "Found design unit 1: top_level-BHV" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../VHDL/top_level.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/tdo_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/tdo_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdo_shifter-FSMD2 " "Found design unit 1: tdo_shifter-FSMD2" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/tdo_shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdo_shifter " "Found entity 1: tdo_shifter" {  } { { "../VHDL/tdo_shifter.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/tdo_shifter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/seriel_to_parallel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/seriel_to_parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seriel_to_parallel_reg-SEQ_LOG " "Found design unit 1: seriel_to_parallel_reg-SEQ_LOG" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/seriel_to_parallel_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""} { "Info" "ISGN_ENTITY_NAME" "1 seriel_to_parallel_reg " "Found entity 1: seriel_to_parallel_reg" {  } { { "../VHDL/seriel_to_parallel_reg.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/seriel_to_parallel_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/sdr_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/sdr_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdr_count-count " "Found design unit 1: sdr_count-count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/sdr_count.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdr_count " "Found entity 1: sdr_count" {  } { { "../VHDL/sdr_count.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/sdr_count.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/reg_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-SEQ_LOGIC " "Found design unit 1: reg_gen-SEQ_LOGIC" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/reg_gen.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Found entity 1: reg_gen" {  } { { "../VHDL/reg_gen.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/reg_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/mem_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_pkg " "Found design unit 1: mem_pkg" {  } { { "../VHDL/mem_pkg.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/mem_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/d_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/d_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_logic-SEQ_LOGIC " "Found design unit 1: d_logic-SEQ_LOGIC" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/d_logic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779579 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_logic " "Found entity 1: d_logic" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/d_logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/alu_ns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/alu_ns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ns-numeric " "Found design unit 1: alu_ns-numeric" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/alu_ns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779581 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ns " "Found entity 1: alu_ns" {  } { { "../VHDL/alu_ns.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/alu_ns.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kyle/desktop/de0 board virtual control/turn in/vhdl/address_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kyle/desktop/de0 board virtual control/turn in/vhdl/address_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_wrapper-STR " "Found design unit 1: address_wrapper-STR" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/address_wrapper.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779584 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_wrapper " "Found entity 1: address_wrapper" {  } { { "../VHDL/address_wrapper.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/address_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418511779584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418511779584 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"=\" d_logic.vhd(98) " "VHDL error at d_logic.vhd(98): can't determine definition of operator \"\"=\"\" -- found 0 possible definitions" {  } { { "../VHDL/d_logic.vhd" "" { Text "C:/Users/Kyle/Desktop/DE0 Board Virtual Control/Turn in/VHDL/d_logic.vhd" 98 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Quartus II" 0 -1 1418511779586 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418511779689 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 13 18:02:59 2014 " "Processing ended: Sat Dec 13 18:02:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418511779689 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418511779689 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418511779689 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418511779689 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418511780251 ""}
