
f334_buckconv.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc54  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000710  0800dde8  0800dde8  0000ede8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4f8  0800e4f8  00010228  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e4f8  0800e4f8  0000f4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e500  0800e500  00010228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e500  0800e500  0000f500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e504  0800e504  0000f504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000228  20000000  0800e508  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010228  2**0
                  CONTENTS
 10 .bss          00000540  20000228  20000228  00010228  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000768  20000768  00010228  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010228  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019d3b  00000000  00000000  00010258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fc1  00000000  00000000  00029f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015f8  00000000  00000000  0002cf58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001144  00000000  00000000  0002e550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024693  00000000  00000000  0002f694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019e95  00000000  00000000  00053d27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e482c  00000000  00000000  0006dbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001523e8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074d8  00000000  00000000  0015242c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  00159904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ddcc 	.word	0x0800ddcc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	0800ddcc 	.word	0x0800ddcc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <send_data_float>:
extern float target_current;
extern float target_voltage;

char usb_send_buff[128];

void send_data_float(const float* values, uint8_t count) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b0c4      	sub	sp, #272	@ 0x110
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000cfe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000d02:	6018      	str	r0, [r3, #0]
 8000d04:	460a      	mov	r2, r1
 8000d06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d0a:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d0e:	701a      	strb	r2, [r3, #0]
	if (count == 0 || values == NULL) return;
 8000d10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d14:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	f000 80a0 	beq.w	8000e60 <send_data_float+0x16c>
 8000d20:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d24:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	f000 8098 	beq.w	8000e60 <send_data_float+0x16c>

	// Total frame: 2 byte header + 4*count float + 2 byte footer
	uint16_t total_size = 2 + count * 4 + 2;
 8000d30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d34:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	3301      	adds	r3, #1
 8000d3c:	b29b      	uxth	r3, r3
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
	uint8_t frame[256];

	if (total_size > sizeof(frame)) return;
 8000d44:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8000d48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d4c:	f200 808a 	bhi.w	8000e64 <send_data_float+0x170>

	// Header: 0x55, 0xAA
	frame[0] = 0x55;
 8000d50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000d58:	2255      	movs	r2, #85	@ 0x55
 8000d5a:	701a      	strb	r2, [r3, #0]
	frame[1] = 0xAA;
 8000d5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000d64:	22aa      	movs	r2, #170	@ 0xaa
 8000d66:	705a      	strb	r2, [r3, #1]

	// Copy floats
	for (uint8_t i = 0; i < count; i++) {
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000d6e:	e04b      	b.n	8000e08 <send_data_float+0x114>
		union { float f; uint8_t b[4]; } u;
		u.f = values[i];
 8000d70:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000d7a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000d7e:	6812      	ldr	r2, [r2, #0]
 8000d80:	4413      	add	r3, r2
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000d88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000d8c:	601a      	str	r2, [r3, #0]
		frame[2 + i * 4 + 0] = u.b[0];
 8000d8e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	3302      	adds	r3, #2
 8000d96:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000d9a:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000d9e:	7811      	ldrb	r1, [r2, #0]
 8000da0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000da4:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000da8:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 1] = u.b[1];
 8000daa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	3303      	adds	r3, #3
 8000db2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000db6:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000dba:	7851      	ldrb	r1, [r2, #1]
 8000dbc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dc0:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000dc4:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 2] = u.b[2];
 8000dc6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000dca:	3301      	adds	r3, #1
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dd2:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000dd6:	7891      	ldrb	r1, [r2, #2]
 8000dd8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000ddc:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000de0:	54d1      	strb	r1, [r2, r3]
		frame[2 + i * 4 + 3] = u.b[3];
 8000de2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	3305      	adds	r3, #5
 8000dea:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000dee:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8000df2:	78d1      	ldrb	r1, [r2, #3]
 8000df4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000df8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000dfc:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < count; i++) {
 8000dfe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000e02:	3301      	adds	r3, #1
 8000e04:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000e08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e0c:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e10:	f897 210f 	ldrb.w	r2, [r7, #271]	@ 0x10f
 8000e14:	781b      	ldrb	r3, [r3, #0]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d3aa      	bcc.n	8000d70 <send_data_float+0x7c>
	}

	// Footer: 0xAA, 0x55
	frame[2 + count * 4 + 0] = 0xAA;
 8000e1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e1e:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	3302      	adds	r3, #2
 8000e28:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e2c:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e30:	21aa      	movs	r1, #170	@ 0xaa
 8000e32:	54d1      	strb	r1, [r2, r3]
	frame[2 + count * 4 + 1] = 0x55;
 8000e34:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000e38:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	3303      	adds	r3, #3
 8000e42:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000e46:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000e4a:	2155      	movs	r1, #85	@ 0x55
 8000e4c:	54d1      	strb	r1, [r2, r3]

	// Transmit
//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000e4e:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8000e52:	f107 010c 	add.w	r1, r7, #12
 8000e56:	2302      	movs	r3, #2
 8000e58:	4805      	ldr	r0, [pc, #20]	@ (8000e70 <send_data_float+0x17c>)
 8000e5a:	f007 fc67 	bl	800872c <HAL_UART_Transmit>
 8000e5e:	e002      	b.n	8000e66 <send_data_float+0x172>
	if (count == 0 || values == NULL) return;
 8000e60:	bf00      	nop
 8000e62:	e000      	b.n	8000e66 <send_data_float+0x172>
	if (total_size > sizeof(frame)) return;
 8000e64:	bf00      	nop
}
 8000e66:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000464 	.word	0x20000464

08000e74 <change_legend>:

void change_legend(uint8_t index, const char *str) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b094      	sub	sp, #80	@ 0x50
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	71fb      	strb	r3, [r7, #7]
	uint8_t frame[64];
	uint16_t total_size = 0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	frame[0] = 0x03;
 8000e86:	2303      	movs	r3, #3
 8000e88:	723b      	strb	r3, [r7, #8]
	frame[1] = index;
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	727b      	strb	r3, [r7, #9]

	size_t len = strlen(str);
 8000e8e:	6838      	ldr	r0, [r7, #0]
 8000e90:	f7ff f9ee 	bl	8000270 <strlen>
 8000e94:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (len > sizeof(frame) - 2) len = sizeof(frame) - 2;
 8000e96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e98:	2b3e      	cmp	r3, #62	@ 0x3e
 8000e9a:	d901      	bls.n	8000ea0 <change_legend+0x2c>
 8000e9c:	233e      	movs	r3, #62	@ 0x3e
 8000e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	memcpy(&frame[2], str, len);
 8000ea0:	f107 0308 	add.w	r3, r7, #8
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000ea8:	6839      	ldr	r1, [r7, #0]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f00a fac7 	bl	800b43e <memcpy>

	total_size = 2 + len;
 8000eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	3302      	adds	r3, #2
 8000eb6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000eba:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000ebe:	f107 0108 	add.w	r1, r7, #8
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	4803      	ldr	r0, [pc, #12]	@ (8000ed4 <change_legend+0x60>)
 8000ec6:	f007 fc31 	bl	800872c <HAL_UART_Transmit>
}
 8000eca:	bf00      	nop
 8000ecc:	3750      	adds	r7, #80	@ 0x50
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000464 	.word	0x20000464

08000ed8 <change_title>:

void change_title(const char *str) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b094      	sub	sp, #80	@ 0x50
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	uint8_t frame[64];
	uint16_t total_size = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

	frame[0] = 0x04;
 8000ee6:	2304      	movs	r3, #4
 8000ee8:	723b      	strb	r3, [r7, #8]
	frame[1] = 0x00;
 8000eea:	2300      	movs	r3, #0
 8000eec:	727b      	strb	r3, [r7, #9]

	size_t len = strlen(str);
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff f9be 	bl	8000270 <strlen>
 8000ef4:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (len > sizeof(frame) - 2) len = sizeof(frame) - 2;
 8000ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ef8:	2b3e      	cmp	r3, #62	@ 0x3e
 8000efa:	d901      	bls.n	8000f00 <change_title+0x28>
 8000efc:	233e      	movs	r3, #62	@ 0x3e
 8000efe:	64fb      	str	r3, [r7, #76]	@ 0x4c
	memcpy(&frame[2], str, len);
 8000f00:	f107 0308 	add.w	r3, r7, #8
 8000f04:	3302      	adds	r3, #2
 8000f06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000f08:	6879      	ldr	r1, [r7, #4]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f00a fa97 	bl	800b43e <memcpy>

	total_size = 2 + len;
 8000f10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	3302      	adds	r3, #2
 8000f16:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

//	CDC_Transmit_FS(frame, total_size);
//	HAL_UART_Transmit_DMA(&huart1,frame,total_size);
	HAL_UART_Transmit(&huart1, frame, total_size, 2);
 8000f1a:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8000f1e:	f107 0108 	add.w	r1, r7, #8
 8000f22:	2302      	movs	r3, #2
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <change_title+0x5c>)
 8000f26:	f007 fc01 	bl	800872c <HAL_UART_Transmit>
}
 8000f2a:	bf00      	nop
 8000f2c:	3750      	adds	r7, #80	@ 0x50
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000464 	.word	0x20000464

08000f38 <erase_graph>:

void erase_graph(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	uint8_t frame[2];
	frame[0] = 0x02;
 8000f3e:	2302      	movs	r3, #2
 8000f40:	713b      	strb	r3, [r7, #4]
	frame[1] = 0x00;
 8000f42:	2300      	movs	r3, #0
 8000f44:	717b      	strb	r3, [r7, #5]
//	CDC_Transmit_FS(frame, 2);
//	HAL_UART_Transmit_DMA(&huart1,frame,2);
	HAL_UART_Transmit(&huart1, frame, 2, 2);
 8000f46:	1d39      	adds	r1, r7, #4
 8000f48:	2302      	movs	r3, #2
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	4803      	ldr	r0, [pc, #12]	@ (8000f5c <erase_graph+0x24>)
 8000f4e:	f007 fbed 	bl	800872c <HAL_UART_Transmit>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000464 	.word	0x20000464

08000f60 <parse_float_value>:

/******************************************************************************************* */


int parse_float_value(const char *input, char separator, float *out_value) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	460b      	mov	r3, r1
 8000f6a:	607a      	str	r2, [r7, #4]
 8000f6c:	72fb      	strb	r3, [r7, #11]
    if (!input || !out_value) return 0;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d002      	beq.n	8000f7a <parse_float_value+0x1a>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d101      	bne.n	8000f7e <parse_float_value+0x1e>
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e033      	b.n	8000fe6 <parse_float_value+0x86>

    // Cari posisi separator
    const char *sep_pos = strchr(input, separator);
 8000f7e:	7afb      	ldrb	r3, [r7, #11]
 8000f80:	4619      	mov	r1, r3
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f00a f9af 	bl	800b2e6 <strchr>
 8000f88:	61b8      	str	r0, [r7, #24]
    if (!sep_pos) return 0;
 8000f8a:	69bb      	ldr	r3, [r7, #24]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d101      	bne.n	8000f94 <parse_float_value+0x34>
 8000f90:	2300      	movs	r3, #0
 8000f92:	e028      	b.n	8000fe6 <parse_float_value+0x86>

    // Lompat ke karakter setelah separator
    const char *val_str = sep_pos + 1;
 8000f94:	69bb      	ldr	r3, [r7, #24]
 8000f96:	3301      	adds	r3, #1
 8000f98:	61fb      	str	r3, [r7, #28]

    // Lewati whitespace
    while (isspace((unsigned char)*val_str)) {
 8000f9a:	e002      	b.n	8000fa2 <parse_float_value+0x42>
        val_str++;
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	61fb      	str	r3, [r7, #28]
    while (isspace((unsigned char)*val_str)) {
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	4a11      	ldr	r2, [pc, #68]	@ (8000ff0 <parse_float_value+0x90>)
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d1f2      	bne.n	8000f9c <parse_float_value+0x3c>
    }

    // Cek apakah setelah spasi masih ada karakter valid
    if (*val_str == '\0') return 0;
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <parse_float_value+0x62>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	e011      	b.n	8000fe6 <parse_float_value+0x86>

    // Parsing float
    char *endptr;
    float value = strtof(val_str, &endptr);
 8000fc2:	f107 0310 	add.w	r3, r7, #16
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	69f8      	ldr	r0, [r7, #28]
 8000fca:	f009 fae9 	bl	800a5a0 <strtof>
 8000fce:	ed87 0a05 	vstr	s0, [r7, #20]

    if (val_str == endptr) {
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	69fa      	ldr	r2, [r7, #28]
 8000fd6:	429a      	cmp	r2, r3
 8000fd8:	d101      	bne.n	8000fde <parse_float_value+0x7e>
        // Tidak ada konversi yang terjadi
        return 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e003      	b.n	8000fe6 <parse_float_value+0x86>
    }

    *out_value = value;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	601a      	str	r2, [r3, #0]
    return 1;
 8000fe4:	2301      	movs	r3, #1
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3720      	adds	r7, #32
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	0800e2f8 	.word	0x0800e2f8

08000ff4 <parse_int_value>:

int parse_int_value(const char *input, char separator, int *out_value) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	72fb      	strb	r3, [r7, #11]
    if (!input || !out_value) return 0;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d002      	beq.n	800100e <parse_int_value+0x1a>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <parse_int_value+0x1e>
 800100e:	2300      	movs	r3, #0
 8001010:	e041      	b.n	8001096 <parse_int_value+0xa2>

    const char *sep_pos = strchr(input, separator);
 8001012:	7afb      	ldrb	r3, [r7, #11]
 8001014:	4619      	mov	r1, r3
 8001016:	68f8      	ldr	r0, [r7, #12]
 8001018:	f00a f965 	bl	800b2e6 <strchr>
 800101c:	61b8      	str	r0, [r7, #24]
    if (!sep_pos) return 0;
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <parse_int_value+0x34>
 8001024:	2300      	movs	r3, #0
 8001026:	e036      	b.n	8001096 <parse_int_value+0xa2>

    const char *val_str = sep_pos + 1;
 8001028:	69bb      	ldr	r3, [r7, #24]
 800102a:	3301      	adds	r3, #1
 800102c:	61fb      	str	r3, [r7, #28]

    while (isspace((unsigned char)*val_str)) {
 800102e:	e002      	b.n	8001036 <parse_int_value+0x42>
        val_str++;
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	3301      	adds	r3, #1
 8001034:	61fb      	str	r3, [r7, #28]
    while (isspace((unsigned char)*val_str)) {
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	4a18      	ldr	r2, [pc, #96]	@ (80010a0 <parse_int_value+0xac>)
 800103e:	4413      	add	r3, r2
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d1f2      	bne.n	8001030 <parse_int_value+0x3c>
    }

    if (*val_str == '\0') return 0;
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <parse_int_value+0x62>
 8001052:	2300      	movs	r3, #0
 8001054:	e01f      	b.n	8001096 <parse_int_value+0xa2>

    char *endptr;
    long value = strtol(val_str, &endptr, 10);
 8001056:	f107 0310 	add.w	r3, r7, #16
 800105a:	220a      	movs	r2, #10
 800105c:	4619      	mov	r1, r3
 800105e:	69f8      	ldr	r0, [r7, #28]
 8001060:	f009 fb7c 	bl	800a75c <strtol>
 8001064:	6178      	str	r0, [r7, #20]

    // Validasi: endptr harus berada di akhir angka atau hanya whitespace
    while (isspace((unsigned char)*endptr)) {
 8001066:	e002      	b.n	800106e <parse_int_value+0x7a>
        endptr++;
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	3301      	adds	r3, #1
 800106c:	613b      	str	r3, [r7, #16]
    while (isspace((unsigned char)*endptr)) {
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <parse_int_value+0xac>)
 8001076:	4413      	add	r3, r2
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	f003 0308 	and.w	r3, r3, #8
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1f2      	bne.n	8001068 <parse_int_value+0x74>
    }
    if (*endptr != '\0') return 0; // Ada karakter tidak valid setelah angka
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <parse_int_value+0x9a>
 800108a:	2300      	movs	r3, #0
 800108c:	e003      	b.n	8001096 <parse_int_value+0xa2>

    *out_value = (int)value;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	697a      	ldr	r2, [r7, #20]
 8001092:	601a      	str	r2, [r3, #0]
    return 1;
 8001094:	2301      	movs	r3, #1
}
 8001096:	4618      	mov	r0, r3
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	0800e2f8 	.word	0x0800e2f8

080010a4 <get_pid_param>:


void get_pid_param(void) {
 80010a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010a8:	b0ae      	sub	sp, #184	@ 0xb8
 80010aa:	af0a      	add	r7, sp, #40	@ 0x28
	char write_buffer[128];
	uint16_t len = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e

	switch (controller_mode) {
 80010b2:	4b42      	ldr	r3, [pc, #264]	@ (80011bc <get_pid_param+0x118>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d002      	beq.n	80010c0 <get_pid_param+0x1c>
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d03c      	beq.n	8001138 <get_pid_param+0x94>
 80010be:	e065      	b.n	800118c <get_pid_param+0xe8>
                                "Ki(Id):%f\n"
                                "Kp(Iq):%f\n"
                                "Ki(Iq):%f\n"
                                "Deadband:%f\n"
                                "Max output:%f\n",  
								pi_voltage.Kp,  pi_voltage.Ki,
 80010c0:	4b3f      	ldr	r3, [pc, #252]	@ (80011c0 <get_pid_param+0x11c>)
 80010c2:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fa3f 	bl	8000548 <__aeabi_f2d>
 80010ca:	e9c7 0100 	strd	r0, r1, [r7]
								pi_voltage.Kp,  pi_voltage.Ki,
 80010ce:	4b3c      	ldr	r3, [pc, #240]	@ (80011c0 <get_pid_param+0x11c>)
 80010d0:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fa38 	bl	8000548 <__aeabi_f2d>
 80010d8:	4604      	mov	r4, r0
 80010da:	460d      	mov	r5, r1
								pi_voltage.Kp, pi_voltage.Ki,
 80010dc:	4b38      	ldr	r3, [pc, #224]	@ (80011c0 <get_pid_param+0x11c>)
 80010de:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fa31 	bl	8000548 <__aeabi_f2d>
 80010e6:	4680      	mov	r8, r0
 80010e8:	4689      	mov	r9, r1
								pi_voltage.Kp, pi_voltage.Ki,
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <get_pid_param+0x11c>)
 80010ec:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa2a 	bl	8000548 <__aeabi_f2d>
 80010f4:	4682      	mov	sl, r0
 80010f6:	468b      	mov	fp, r1
                                0.0f, pi_voltage.out_max);
 80010f8:	4b31      	ldr	r3, [pc, #196]	@ (80011c0 <get_pid_param+0x11c>)
 80010fa:	691b      	ldr	r3, [r3, #16]
		len = sprintf(write_buffer, "Current Control param:\n"
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fa23 	bl	8000548 <__aeabi_f2d>
 8001102:	4602      	mov	r2, r0
 8001104:	460b      	mov	r3, r1
 8001106:	f107 000c 	add.w	r0, r7, #12
 800110a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800110e:	f04f 0200 	mov.w	r2, #0
 8001112:	f04f 0300 	mov.w	r3, #0
 8001116:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800111a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800111e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001122:	e9cd 4500 	strd	r4, r5, [sp]
 8001126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800112a:	4926      	ldr	r1, [pc, #152]	@ (80011c4 <get_pid_param+0x120>)
 800112c:	f00a f86e 	bl	800b20c <siprintf>
 8001130:	4603      	mov	r3, r0
 8001132:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 8001136:	e033      	b.n	80011a0 <get_pid_param+0xfc>
		len = sprintf(write_buffer, "Speed Control param:\n"
                                "Kp:%f\n"
                                "Ki:%f\n"
                                "Deadband:%f\n"
                                "Max output:%f\n",
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001138:	4b23      	ldr	r3, [pc, #140]	@ (80011c8 <get_pid_param+0x124>)
 800113a:	681b      	ldr	r3, [r3, #0]
		len = sprintf(write_buffer, "Speed Control param:\n"
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fa03 	bl	8000548 <__aeabi_f2d>
 8001142:	4680      	mov	r8, r0
 8001144:	4689      	mov	r9, r1
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001146:	4b20      	ldr	r3, [pc, #128]	@ (80011c8 <get_pid_param+0x124>)
 8001148:	685b      	ldr	r3, [r3, #4]
		len = sprintf(write_buffer, "Speed Control param:\n"
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff f9fc 	bl	8000548 <__aeabi_f2d>
 8001150:	4604      	mov	r4, r0
 8001152:	460d      	mov	r5, r1
								pi_current.Kp, pi_current.Ki, 0.0f, pi_current.out_max);
 8001154:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <get_pid_param+0x124>)
 8001156:	691b      	ldr	r3, [r3, #16]
		len = sprintf(write_buffer, "Speed Control param:\n"
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f9f5 	bl	8000548 <__aeabi_f2d>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	f107 000c 	add.w	r0, r7, #12
 8001166:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800116a:	f04f 0200 	mov.w	r2, #0
 800116e:	f04f 0300 	mov.w	r3, #0
 8001172:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001176:	e9cd 4500 	strd	r4, r5, [sp]
 800117a:	4642      	mov	r2, r8
 800117c:	464b      	mov	r3, r9
 800117e:	4913      	ldr	r1, [pc, #76]	@ (80011cc <get_pid_param+0x128>)
 8001180:	f00a f844 	bl	800b20c <siprintf>
 8001184:	4603      	mov	r3, r0
 8001186:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 800118a:	e009      	b.n	80011a0 <get_pid_param+0xfc>
	default:
		len = sprintf(write_buffer, "Wrong Mode\n");
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	490f      	ldr	r1, [pc, #60]	@ (80011d0 <get_pid_param+0x12c>)
 8001192:	4618      	mov	r0, r3
 8001194:	f00a f83a 	bl	800b20c <siprintf>
 8001198:	4603      	mov	r3, r0
 800119a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
		break;
 800119e:	bf00      	nop
	}
//	CDC_Transmit_FS((uint8_t*)write_buffer, len);
//	HAL_UART_Transmit_DMA(&huart1,(uint8_t*)write_buffer, len);
	HAL_UART_Transmit(&huart1, (uint8_t*)write_buffer , len, 2);
 80011a0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80011a4:	f107 010c 	add.w	r1, r7, #12
 80011a8:	2302      	movs	r3, #2
 80011aa:	480a      	ldr	r0, [pc, #40]	@ (80011d4 <get_pid_param+0x130>)
 80011ac:	f007 fabe 	bl	800872c <HAL_UART_Transmit>
}
 80011b0:	bf00      	nop
 80011b2:	3790      	adds	r7, #144	@ 0x90
 80011b4:	46bd      	mov	sp, r7
 80011b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80011ba:	bf00      	nop
 80011bc:	20000582 	.word	0x20000582
 80011c0:	20000028 	.word	0x20000028
 80011c4:	0800dde8 	.word	0x0800dde8
 80011c8:	20000014 	.word	0x20000014
 80011cc:	0800de44 	.word	0x0800de44
 80011d0:	0800de80 	.word	0x0800de80
 80011d4:	20000464 	.word	0x20000464

080011d8 <print_mode>:

void print_mode(CONTROL_MODE mode) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b094      	sub	sp, #80	@ 0x50
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
	char write_buffer[64];
	uint16_t len = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

	switch (mode) {
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d01a      	beq.n	8001224 <print_mode+0x4c>
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	dc22      	bgt.n	8001238 <print_mode+0x60>
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d002      	beq.n	80011fc <print_mode+0x24>
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d00a      	beq.n	8001210 <print_mode+0x38>
 80011fa:	e01d      	b.n	8001238 <print_mode+0x60>
	case VOLTAGE_CONTROL_MODE:
		len = sprintf(write_buffer, "Control Mode[0]: Voltage Control\n");
 80011fc:	f107 030c 	add.w	r3, r7, #12
 8001200:	4918      	ldr	r1, [pc, #96]	@ (8001264 <print_mode+0x8c>)
 8001202:	4618      	mov	r0, r3
 8001204:	f00a f802 	bl	800b20c <siprintf>
 8001208:	4603      	mov	r3, r0
 800120a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800120e:	e01d      	b.n	800124c <print_mode+0x74>
	case CURRENT_CONTROL_MODE:
		len = sprintf(write_buffer, "Control Mode[1]: Current Control\n");
 8001210:	f107 030c 	add.w	r3, r7, #12
 8001214:	4914      	ldr	r1, [pc, #80]	@ (8001268 <print_mode+0x90>)
 8001216:	4618      	mov	r0, r3
 8001218:	f009 fff8 	bl	800b20c <siprintf>
 800121c:	4603      	mov	r3, r0
 800121e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 8001222:	e013      	b.n	800124c <print_mode+0x74>
	case CAL_SENSOR:
		len = sprintf(write_buffer, "Control Mode[3]: Calibration\n");
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4910      	ldr	r1, [pc, #64]	@ (800126c <print_mode+0x94>)
 800122a:	4618      	mov	r0, r3
 800122c:	f009 ffee 	bl	800b20c <siprintf>
 8001230:	4603      	mov	r3, r0
 8001232:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 8001236:	e009      	b.n	800124c <print_mode+0x74>

	default:
		len = sprintf(write_buffer, "Wrong Mode\n");
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	490c      	ldr	r1, [pc, #48]	@ (8001270 <print_mode+0x98>)
 800123e:	4618      	mov	r0, r3
 8001240:	f009 ffe4 	bl	800b20c <siprintf>
 8001244:	4603      	mov	r3, r0
 8001246:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
		break;
 800124a:	bf00      	nop
	}
//	CDC_Transmit_FS((uint8_t*)write_buffer, len);
//	HAL_UART_Transmit_DMA(&huart1,(uint8_t*)write_buffer, len);
	HAL_UART_Transmit(&huart1, (uint8_t*)write_buffer , len, 10);
 800124c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001250:	f107 010c 	add.w	r1, r7, #12
 8001254:	230a      	movs	r3, #10
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <print_mode+0x9c>)
 8001258:	f007 fa68 	bl	800872c <HAL_UART_Transmit>
}
 800125c:	bf00      	nop
 800125e:	3750      	adds	r7, #80	@ 0x50
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	0800de8c 	.word	0x0800de8c
 8001268:	0800deb0 	.word	0x0800deb0
 800126c:	0800ded4 	.word	0x0800ded4
 8001270:	0800de80 	.word	0x0800de80
 8001274:	20000464 	.word	0x20000464

08001278 <parse_command>:
uint8_t check_cmd[64] = {0};
void parse_command(char *cmd) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b08c      	sub	sp, #48	@ 0x30
 800127c:	af02      	add	r7, sp, #8
 800127e:	6078      	str	r0, [r7, #4]
	_Bool set_pid_detected = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
//	strncpy((char*)check_cmd, cmd, sizeof(check_cmd) - 1);
//	check_cmd[sizeof(check_cmd) - 1] = '\0';

	if (strstr(cmd, "cal")) {
 8001286:	49a7      	ldr	r1, [pc, #668]	@ (8001524 <parse_command+0x2ac>)
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f00a f84b 	bl	800b324 <strstr>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00b      	beq.n	80012ac <parse_command+0x34>
    usb_print("start callibration\r\n");
 8001294:	4aa4      	ldr	r2, [pc, #656]	@ (8001528 <parse_command+0x2b0>)
 8001296:	2180      	movs	r1, #128	@ 0x80
 8001298:	48a4      	ldr	r0, [pc, #656]	@ (800152c <parse_command+0x2b4>)
 800129a:	f009 ff81 	bl	800b1a0 <sniprintf>
 800129e:	230a      	movs	r3, #10
 80012a0:	227f      	movs	r2, #127	@ 0x7f
 80012a2:	49a2      	ldr	r1, [pc, #648]	@ (800152c <parse_command+0x2b4>)
 80012a4:	48a2      	ldr	r0, [pc, #648]	@ (8001530 <parse_command+0x2b8>)
 80012a6:	f007 fa41 	bl	800872c <HAL_UART_Transmit>
 80012aa:	e18d      	b.n	80015c8 <parse_command+0x350>
//    hfoc.control_mode = CALIBRATION_MODE;
//    calibration_flag = 1;
	}
	else if (strstr(cmd, "test")) {
 80012ac:	49a1      	ldr	r1, [pc, #644]	@ (8001534 <parse_command+0x2bc>)
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f00a f838 	bl	800b324 <strstr>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d00b      	beq.n	80012d2 <parse_command+0x5a>
		usb_print("start test pulse response\r\n");
 80012ba:	4a9f      	ldr	r2, [pc, #636]	@ (8001538 <parse_command+0x2c0>)
 80012bc:	2180      	movs	r1, #128	@ 0x80
 80012be:	489b      	ldr	r0, [pc, #620]	@ (800152c <parse_command+0x2b4>)
 80012c0:	f009 ff6e 	bl	800b1a0 <sniprintf>
 80012c4:	230a      	movs	r3, #10
 80012c6:	227f      	movs	r2, #127	@ 0x7f
 80012c8:	4998      	ldr	r1, [pc, #608]	@ (800152c <parse_command+0x2b4>)
 80012ca:	4899      	ldr	r0, [pc, #612]	@ (8001530 <parse_command+0x2b8>)
 80012cc:	f007 fa2e 	bl	800872c <HAL_UART_Transmit>
 80012d0:	e17a      	b.n	80015c8 <parse_command+0x350>
//    	hfoc.control_mode = TEST_MODE;
//    	test_bw_flag = 1;
	}
	else if (strstr(cmd, "get_bandwidth")) {
 80012d2:	499a      	ldr	r1, [pc, #616]	@ (800153c <parse_command+0x2c4>)
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f00a f825 	bl	800b324 <strstr>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d011      	beq.n	8001304 <parse_command+0x8c>
		usb_print("Current Bandwidth:%.2f\r\n", 0.0f);
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	e9cd 2300 	strd	r2, r3, [sp]
 80012ec:	4a94      	ldr	r2, [pc, #592]	@ (8001540 <parse_command+0x2c8>)
 80012ee:	2180      	movs	r1, #128	@ 0x80
 80012f0:	488e      	ldr	r0, [pc, #568]	@ (800152c <parse_command+0x2b4>)
 80012f2:	f009 ff55 	bl	800b1a0 <sniprintf>
 80012f6:	230a      	movs	r3, #10
 80012f8:	227f      	movs	r2, #127	@ 0x7f
 80012fa:	498c      	ldr	r1, [pc, #560]	@ (800152c <parse_command+0x2b4>)
 80012fc:	488c      	ldr	r0, [pc, #560]	@ (8001530 <parse_command+0x2b8>)
 80012fe:	f007 fa15 	bl	800872c <HAL_UART_Transmit>
 8001302:	e161      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "set_bandwidth")) {
 8001304:	498f      	ldr	r1, [pc, #572]	@ (8001544 <parse_command+0x2cc>)
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f00a f80c 	bl	800b324 <strstr>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d01a      	beq.n	8001348 <parse_command+0xd0>
		float bandwidth;
		parse_float_value(cmd, '=', &bandwidth);
 8001312:	f107 0320 	add.w	r3, r7, #32
 8001316:	461a      	mov	r2, r3
 8001318:	213d      	movs	r1, #61	@ 0x3d
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fe20 	bl	8000f60 <parse_float_value>
//   	hfoc.id_ctrl.kp = m_config.id_kp;
//    	hfoc.id_ctrl.ki = m_config.id_ki;
//    	hfoc.iq_ctrl.kp = m_config.iq_kp;
//    	hfoc.iq_ctrl.ki = m_config.iq_ki;

		usb_print("New Bandwidth:%.2f\r\n", bandwidth);
 8001320:	6a3b      	ldr	r3, [r7, #32]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f910 	bl	8000548 <__aeabi_f2d>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	e9cd 2300 	strd	r2, r3, [sp]
 8001330:	4a85      	ldr	r2, [pc, #532]	@ (8001548 <parse_command+0x2d0>)
 8001332:	2180      	movs	r1, #128	@ 0x80
 8001334:	487d      	ldr	r0, [pc, #500]	@ (800152c <parse_command+0x2b4>)
 8001336:	f009 ff33 	bl	800b1a0 <sniprintf>
 800133a:	230a      	movs	r3, #10
 800133c:	227f      	movs	r2, #127	@ 0x7f
 800133e:	497b      	ldr	r1, [pc, #492]	@ (800152c <parse_command+0x2b4>)
 8001340:	487b      	ldr	r0, [pc, #492]	@ (8001530 <parse_command+0x2b8>)
 8001342:	f007 f9f3 	bl	800872c <HAL_UART_Transmit>
 8001346:	e13f      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "sp")) {
 8001348:	4980      	ldr	r1, [pc, #512]	@ (800154c <parse_command+0x2d4>)
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f009 ffea 	bl	800b324 <strstr>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d005      	beq.n	8001362 <parse_command+0xea>
		parse_float_value(cmd, '=', &sp_input);
 8001356:	4a7e      	ldr	r2, [pc, #504]	@ (8001550 <parse_command+0x2d8>)
 8001358:	213d      	movs	r1, #61	@ 0x3d
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff fe00 	bl	8000f60 <parse_float_value>
 8001360:	e132      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "kp")) {
 8001362:	497c      	ldr	r1, [pc, #496]	@ (8001554 <parse_command+0x2dc>)
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f009 ffdd 	bl	800b324 <strstr>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d019      	beq.n	80013a4 <parse_command+0x12c>
		float kp;
		parse_float_value(cmd, '=', &kp);
 8001370:	f107 031c 	add.w	r3, r7, #28
 8001374:	461a      	mov	r2, r3
 8001376:	213d      	movs	r1, #61	@ 0x3d
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7ff fdf1 	bl	8000f60 <parse_float_value>

		switch (controller_mode) {
 800137e:	4b76      	ldr	r3, [pc, #472]	@ (8001558 <parse_command+0x2e0>)
 8001380:	881b      	ldrh	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d002      	beq.n	800138c <parse_command+0x114>
 8001386:	2b01      	cmp	r3, #1
 8001388:	d004      	beq.n	8001394 <parse_command+0x11c>
			pi_current.Kp = kp;

			break;

		default:
			break;
 800138a:	e007      	b.n	800139c <parse_command+0x124>
			pi_voltage.Kp = kp;
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	4a73      	ldr	r2, [pc, #460]	@ (800155c <parse_command+0x2e4>)
 8001390:	6013      	str	r3, [r2, #0]
			break;
 8001392:	e003      	b.n	800139c <parse_command+0x124>
			pi_current.Kp = kp;
 8001394:	69fb      	ldr	r3, [r7, #28]
 8001396:	4a72      	ldr	r2, [pc, #456]	@ (8001560 <parse_command+0x2e8>)
 8001398:	6013      	str	r3, [r2, #0]
			break;
 800139a:	bf00      	nop
		}
		set_pid_detected = 1;
 800139c:	2301      	movs	r3, #1
 800139e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013a2:	e111      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "ki")) {
 80013a4:	496f      	ldr	r1, [pc, #444]	@ (8001564 <parse_command+0x2ec>)
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f009 ffbc 	bl	800b324 <strstr>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d019      	beq.n	80013e6 <parse_command+0x16e>
		float ki;
		parse_float_value(cmd, '=', &ki);
 80013b2:	f107 0318 	add.w	r3, r7, #24
 80013b6:	461a      	mov	r2, r3
 80013b8:	213d      	movs	r1, #61	@ 0x3d
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff fdd0 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 80013c0:	4b65      	ldr	r3, [pc, #404]	@ (8001558 <parse_command+0x2e0>)
 80013c2:	881b      	ldrh	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <parse_command+0x156>
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d004      	beq.n	80013d6 <parse_command+0x15e>
		case CURRENT_CONTROL_MODE:
			pi_current.Ki = ki;
			break;

		default:
			break;
 80013cc:	e007      	b.n	80013de <parse_command+0x166>
			pi_voltage.Ki = ki;
 80013ce:	69bb      	ldr	r3, [r7, #24]
 80013d0:	4a62      	ldr	r2, [pc, #392]	@ (800155c <parse_command+0x2e4>)
 80013d2:	6053      	str	r3, [r2, #4]
			break;
 80013d4:	e003      	b.n	80013de <parse_command+0x166>
			pi_current.Ki = ki;
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	4a61      	ldr	r2, [pc, #388]	@ (8001560 <parse_command+0x2e8>)
 80013da:	6053      	str	r3, [r2, #4]
			break;
 80013dc:	bf00      	nop
		}
		set_pid_detected = 1;
 80013de:	2301      	movs	r3, #1
 80013e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013e4:	e0f0      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "kd")) {
 80013e6:	4960      	ldr	r1, [pc, #384]	@ (8001568 <parse_command+0x2f0>)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f009 ff9b 	bl	800b324 <strstr>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d00b      	beq.n	800140c <parse_command+0x194>
		float kd;
		parse_float_value(cmd, '=', &kd);
 80013f4:	f107 0314 	add.w	r3, r7, #20
 80013f8:	461a      	mov	r2, r3
 80013fa:	213d      	movs	r1, #61	@ 0x3d
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff fdaf 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {

		default:
			break;
 8001402:	bf00      	nop
		}
		set_pid_detected = 1;
 8001404:	2301      	movs	r3, #1
 8001406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800140a:	e0dd      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "deadband")) {
 800140c:	4957      	ldr	r1, [pc, #348]	@ (800156c <parse_command+0x2f4>)
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f009 ff88 	bl	800b324 <strstr>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d014      	beq.n	8001444 <parse_command+0x1cc>
		float db;
		parse_float_value(cmd, '=', &db);
 800141a:	f107 0310 	add.w	r3, r7, #16
 800141e:	461a      	mov	r2, r3
 8001420:	213d      	movs	r1, #61	@ 0x3d
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f7ff fd9c 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 8001428:	4b4b      	ldr	r3, [pc, #300]	@ (8001558 <parse_command+0x2e0>)
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d002      	beq.n	8001436 <parse_command+0x1be>
 8001430:	2b01      	cmp	r3, #1
 8001432:	d002      	beq.n	800143a <parse_command+0x1c2>
//        	hfoc.speed_ctrl.e_deadband = db;
//        	m_config.speed_e_deadband = db;
			break;

		default:
			break;
 8001434:	e002      	b.n	800143c <parse_command+0x1c4>
			break;
 8001436:	bf00      	nop
 8001438:	e000      	b.n	800143c <parse_command+0x1c4>
			break;
 800143a:	bf00      	nop
		}
		set_pid_detected = 1;
 800143c:	2301      	movs	r3, #1
 800143e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001442:	e0c1      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "max")) {
 8001444:	494a      	ldr	r1, [pc, #296]	@ (8001570 <parse_command+0x2f8>)
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f009 ff6c 	bl	800b324 <strstr>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d019      	beq.n	8001486 <parse_command+0x20e>
		float max;
		parse_float_value(cmd, '=', &max);
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	461a      	mov	r2, r3
 8001458:	213d      	movs	r1, #61	@ 0x3d
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff fd80 	bl	8000f60 <parse_float_value>
    
		switch (controller_mode) {
 8001460:	4b3d      	ldr	r3, [pc, #244]	@ (8001558 <parse_command+0x2e0>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d002      	beq.n	800146e <parse_command+0x1f6>
 8001468:	2b01      	cmp	r3, #1
 800146a:	d004      	beq.n	8001476 <parse_command+0x1fe>
		case CURRENT_CONTROL_MODE:
			pi_current.out_max = max;
			break;

		default:
			break;
 800146c:	e007      	b.n	800147e <parse_command+0x206>
			pi_voltage.out_max = max;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4a3a      	ldr	r2, [pc, #232]	@ (800155c <parse_command+0x2e4>)
 8001472:	6113      	str	r3, [r2, #16]
			break;
 8001474:	e003      	b.n	800147e <parse_command+0x206>
			pi_current.out_max = max;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	4a39      	ldr	r2, [pc, #228]	@ (8001560 <parse_command+0x2e8>)
 800147a:	6113      	str	r3, [r2, #16]
			break;
 800147c:	bf00      	nop
		}
		set_pid_detected = 1;
 800147e:	2301      	movs	r3, #1
 8001480:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001484:	e0a0      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "mode") != NULL) {
 8001486:	493b      	ldr	r1, [pc, #236]	@ (8001574 <parse_command+0x2fc>)
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f009 ff4b 	bl	800b324 <strstr>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d021      	beq.n	80014d8 <parse_command+0x260>
		CONTROL_MODE mode = VOLTAGE_CONTROL_MODE;
 8001494:	2300      	movs	r3, #0
 8001496:	72fb      	strb	r3, [r7, #11]

		parse_int_value(cmd, '=', (int*)&mode);
 8001498:	f107 030b 	add.w	r3, r7, #11
 800149c:	461a      	mov	r2, r3
 800149e:	213d      	movs	r1, #61	@ 0x3d
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f7ff fda7 	bl	8000ff4 <parse_int_value>
		print_mode(mode);
 80014a6:	7afb      	ldrb	r3, [r7, #11]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fe95 	bl	80011d8 <print_mode>

		if (mode <= UNKNOW_CONTROL_MODE) {
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	2b03      	cmp	r3, #3
 80014b2:	f200 8089 	bhi.w	80015c8 <parse_command+0x350>
    	controller_mode = mode;
 80014b6:	7afb      	ldrb	r3, [r7, #11]
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b27      	ldr	r3, [pc, #156]	@ (8001558 <parse_command+0x2e0>)
 80014bc:	801a      	strh	r2, [r3, #0]
    	sp_input = 0;
 80014be:	4b24      	ldr	r3, [pc, #144]	@ (8001550 <parse_command+0x2d8>)
 80014c0:	f04f 0200 	mov.w	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
    	target_current = 0;
 80014c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001578 <parse_command+0x300>)
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
    	target_voltage = 0;
 80014ce:	4b2b      	ldr	r3, [pc, #172]	@ (800157c <parse_command+0x304>)
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	e077      	b.n	80015c8 <parse_command+0x350>
//	else if (strstr(cmd, "ratio") != NULL) {
//		float ratio;
//		parse_float_value(cmd, '=', &ratio);
////    	hfoc.gear_ratio = ratio;
//	}
	else if (strstr(cmd, "set_zero") != NULL) {
 80014d8:	4929      	ldr	r1, [pc, #164]	@ (8001580 <parse_command+0x308>)
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f009 ff22 	bl	800b324 <strstr>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d00b      	beq.n	80014fe <parse_command+0x286>
		usb_print("success set zero offset\r\n");
 80014e6:	4a27      	ldr	r2, [pc, #156]	@ (8001584 <parse_command+0x30c>)
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	4810      	ldr	r0, [pc, #64]	@ (800152c <parse_command+0x2b4>)
 80014ec:	f009 fe58 	bl	800b1a0 <sniprintf>
 80014f0:	230a      	movs	r3, #10
 80014f2:	227f      	movs	r2, #127	@ 0x7f
 80014f4:	490d      	ldr	r1, [pc, #52]	@ (800152c <parse_command+0x2b4>)
 80014f6:	480e      	ldr	r0, [pc, #56]	@ (8001530 <parse_command+0x2b8>)
 80014f8:	f007 f918 	bl	800872c <HAL_UART_Transmit>
 80014fc:	e064      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "save") != NULL) {
 80014fe:	4922      	ldr	r1, [pc, #136]	@ (8001588 <parse_command+0x310>)
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f009 ff0f 	bl	800b324 <strstr>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d041      	beq.n	8001590 <parse_command+0x318>
//    	flash_save_config(&m_config);
		usb_print("success save configuration\r\n");
 800150c:	4a1f      	ldr	r2, [pc, #124]	@ (800158c <parse_command+0x314>)
 800150e:	2180      	movs	r1, #128	@ 0x80
 8001510:	4806      	ldr	r0, [pc, #24]	@ (800152c <parse_command+0x2b4>)
 8001512:	f009 fe45 	bl	800b1a0 <sniprintf>
 8001516:	230a      	movs	r3, #10
 8001518:	227f      	movs	r2, #127	@ 0x7f
 800151a:	4904      	ldr	r1, [pc, #16]	@ (800152c <parse_command+0x2b4>)
 800151c:	4804      	ldr	r0, [pc, #16]	@ (8001530 <parse_command+0x2b8>)
 800151e:	f007 f905 	bl	800872c <HAL_UART_Transmit>
 8001522:	e051      	b.n	80015c8 <parse_command+0x350>
 8001524:	0800def4 	.word	0x0800def4
 8001528:	0800def8 	.word	0x0800def8
 800152c:	20000244 	.word	0x20000244
 8001530:	20000464 	.word	0x20000464
 8001534:	0800df10 	.word	0x0800df10
 8001538:	0800df18 	.word	0x0800df18
 800153c:	0800df34 	.word	0x0800df34
 8001540:	0800df44 	.word	0x0800df44
 8001544:	0800df60 	.word	0x0800df60
 8001548:	0800df70 	.word	0x0800df70
 800154c:	0800df88 	.word	0x0800df88
 8001550:	20000010 	.word	0x20000010
 8001554:	0800df8c 	.word	0x0800df8c
 8001558:	20000582 	.word	0x20000582
 800155c:	20000028 	.word	0x20000028
 8001560:	20000014 	.word	0x20000014
 8001564:	0800df90 	.word	0x0800df90
 8001568:	0800df94 	.word	0x0800df94
 800156c:	0800df98 	.word	0x0800df98
 8001570:	0800dfa4 	.word	0x0800dfa4
 8001574:	0800dfa8 	.word	0x0800dfa8
 8001578:	20000594 	.word	0x20000594
 800157c:	20000598 	.word	0x20000598
 8001580:	0800dfb0 	.word	0x0800dfb0
 8001584:	0800dfbc 	.word	0x0800dfbc
 8001588:	0800dfd8 	.word	0x0800dfd8
 800158c:	0800dfe0 	.word	0x0800dfe0
	}
	else if (strstr(cmd, "set_default") != NULL) {
 8001590:	4912      	ldr	r1, [pc, #72]	@ (80015dc <parse_command+0x364>)
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f009 fec6 	bl	800b324 <strstr>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00b      	beq.n	80015b6 <parse_command+0x33e>
//    	flash_default_config(&m_config);
		usb_print("success reset configuration\r\n");
 800159e:	4a10      	ldr	r2, [pc, #64]	@ (80015e0 <parse_command+0x368>)
 80015a0:	2180      	movs	r1, #128	@ 0x80
 80015a2:	4810      	ldr	r0, [pc, #64]	@ (80015e4 <parse_command+0x36c>)
 80015a4:	f009 fdfc 	bl	800b1a0 <sniprintf>
 80015a8:	230a      	movs	r3, #10
 80015aa:	227f      	movs	r2, #127	@ 0x7f
 80015ac:	490d      	ldr	r1, [pc, #52]	@ (80015e4 <parse_command+0x36c>)
 80015ae:	480e      	ldr	r0, [pc, #56]	@ (80015e8 <parse_command+0x370>)
 80015b0:	f007 f8bc 	bl	800872c <HAL_UART_Transmit>
 80015b4:	e008      	b.n	80015c8 <parse_command+0x350>
	}
	else if (strstr(cmd, "get_param") != NULL) {
 80015b6:	490d      	ldr	r1, [pc, #52]	@ (80015ec <parse_command+0x374>)
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f009 feb3 	bl	800b324 <strstr>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <parse_command+0x350>
		get_pid_param();
 80015c4:	f7ff fd6e 	bl	80010a4 <get_pid_param>
	}

	if (set_pid_detected) {
 80015c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <parse_command+0x35c>
		get_pid_param();
 80015d0:	f7ff fd68 	bl	80010a4 <get_pid_param>
	}
}
 80015d4:	bf00      	nop
 80015d6:	3728      	adds	r7, #40	@ 0x28
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	0800e000 	.word	0x0800e000
 80015e0:	0800e00c 	.word	0x0800e00c
 80015e4:	20000244 	.word	0x20000244
 80015e8:	20000464 	.word	0x20000464
 80015ec:	0800e02c 	.word	0x0800e02c

080015f0 <update_pi>:

CAN_RxHeaderTypeDef can_rx_header = {0};
uint8_t can_rx_data[8] = {0};
uint32_t can_rx_mailbox;

float update_pi(PI_Controller *pi, float error) {
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	ed87 0a00 	vstr	s0, [r7]

    float p_term = pi->Kp * error;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	edd3 7a00 	vldr	s15, [r3]
 8001602:	ed97 7a00 	vldr	s14, [r7]
 8001606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800160a:	edc7 7a02 	vstr	s15, [r7, #8]
    pi->integral += pi->Ki * pi->Ts * error;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	ed93 7a03 	vldr	s14, [r3, #12]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	edd3 6a01 	vldr	s13, [r3, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001620:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001624:	edd7 7a00 	vldr	s15, [r7]
 8001628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	edc3 7a03 	vstr	s15, [r3, #12]
    if (pi->integral > pi->out_max) pi->integral = pi->out_max;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	ed93 7a03 	vldr	s14, [r3, #12]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001642:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	dd04      	ble.n	8001656 <update_pi+0x66>
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691a      	ldr	r2, [r3, #16]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	60da      	str	r2, [r3, #12]
 8001654:	e014      	b.n	8001680 <update_pi+0x90>
    else if (pi->integral < -pi->out_max) pi->integral = -pi->out_max;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	ed93 7a03 	vldr	s14, [r3, #12]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001662:	eef1 7a67 	vneg.f32	s15, s15
 8001666:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	d507      	bpl.n	8001680 <update_pi+0x90>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	edd3 7a04 	vldr	s15, [r3, #16]
 8001676:	eef1 7a67 	vneg.f32	s15, s15
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	edc3 7a03 	vstr	s15, [r3, #12]
    float output = p_term + pi->integral;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	edd3 7a03 	vldr	s15, [r3, #12]
 8001686:	ed97 7a02 	vldr	s14, [r7, #8]
 800168a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800168e:	edc7 7a03 	vstr	s15, [r7, #12]
    if (output > pi->out_max) output = pi->out_max;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	edd3 7a04 	vldr	s15, [r3, #16]
 8001698:	ed97 7a03 	vldr	s14, [r7, #12]
 800169c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	dd03      	ble.n	80016ae <update_pi+0xbe>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	e012      	b.n	80016d4 <update_pi+0xe4>
    else if (output < -pi->out_max) output = -pi->out_max;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80016b4:	eef1 7a67 	vneg.f32	s15, s15
 80016b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80016bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c4:	d506      	bpl.n	80016d4 <update_pi+0xe4>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80016cc:	eef1 7a67 	vneg.f32	s15, s15
 80016d0:	edc7 7a03 	vstr	s15, [r7, #12]

    return output;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	ee07 3a90 	vmov	s15, r3
}
 80016da:	eeb0 0a67 	vmov.f32	s0, s15
 80016de:	3714      	adds	r7, #20
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr

080016e8 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	460b      	mov	r3, r1
 80016f2:	807b      	strh	r3, [r7, #2]


	uart_rx_buf_size = Size;
 80016f4:	4a0e      	ldr	r2, [pc, #56]	@ (8001730 <HAL_UARTEx_RxEventCallback+0x48>)
 80016f6:	887b      	ldrh	r3, [r7, #2]
 80016f8:	8013      	strh	r3, [r2, #0]
	parse_command((char*)uart_rx_buf);
 80016fa:	480e      	ldr	r0, [pc, #56]	@ (8001734 <HAL_UARTEx_RxEventCallback+0x4c>)
 80016fc:	f7ff fdbc 	bl	8001278 <parse_command>
	memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 8001700:	2240      	movs	r2, #64	@ 0x40
 8001702:	2100      	movs	r1, #0
 8001704:	480b      	ldr	r0, [pc, #44]	@ (8001734 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001706:	f009 fde6 	bl	800b2d6 <memset>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, 64);
 800170a:	2240      	movs	r2, #64	@ 0x40
 800170c:	4909      	ldr	r1, [pc, #36]	@ (8001734 <HAL_UARTEx_RxEventCallback+0x4c>)
 800170e:	480a      	ldr	r0, [pc, #40]	@ (8001738 <HAL_UARTEx_RxEventCallback+0x50>)
 8001710:	f008 f8ed 	bl	80098ee <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001714:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <HAL_UARTEx_RxEventCallback+0x50>)
 8001716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <HAL_UARTEx_RxEventCallback+0x50>)
 800171e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f022 0204 	bic.w	r2, r2, #4
 8001726:	601a      	str	r2, [r3, #0]
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	200005dc 	.word	0x200005dc
 8001734:	2000059c 	.word	0x2000059c
 8001738:	20000464 	.word	0x20000464

0800173c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
    if(huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800174a:	f003 0308 	and.w	r3, r3, #8
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <HAL_UART_ErrorCallback+0x1e>
        //  Overrun Error - 
        __HAL_UART_CLEAR_OREFLAG(huart); //  Flag 
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2208      	movs	r2, #8
 8001758:	621a      	str	r2, [r3, #32]
    }
    //  Error 
    HAL_UARTEx_ReceiveToIdle_DMA(huart, uart_rx_buf, 64);
 800175a:	2240      	movs	r2, #64	@ 0x40
 800175c:	4903      	ldr	r1, [pc, #12]	@ (800176c <HAL_UART_ErrorCallback+0x30>)
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f008 f8c5 	bl	80098ee <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001764:	bf00      	nop
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	2000059c 	.word	0x2000059c

08001770 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001770:	b580      	push	{r7, lr}
 8001772:	b082      	sub	sp, #8
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1){
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a40      	ldr	r2, [pc, #256]	@ (8001880 <HAL_TIM_PeriodElapsedCallback+0x110>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d176      	bne.n	8001870 <HAL_TIM_PeriodElapsedCallback+0x100>

        switch (controller_mode){
 8001782:	4b40      	ldr	r3, [pc, #256]	@ (8001884 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001784:	881b      	ldrh	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d002      	beq.n	8001790 <HAL_TIM_PeriodElapsedCallback+0x20>
 800178a:	2b01      	cmp	r3, #1
 800178c:	d05d      	beq.n	800184a <HAL_TIM_PeriodElapsedCallback+0xda>
        case CURRENT_CONTROL_MODE :
        	if (sp_input > 0.25f)sp_input = 0.25f;
        	target_current = sp_input;
        	break;
	    default:
	        break;
 800178e:	e06f      	b.n	8001870 <HAL_TIM_PeriodElapsedCallback+0x100>
        	if (sp_input > 28.0)sp_input = 28.0f;
 8001790:	4b3d      	ldr	r3, [pc, #244]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001792:	edd3 7a00 	vldr	s15, [r3]
 8001796:	eeb3 7a0c 	vmov.f32	s14, #60	@ 0x41e00000  28.0
 800179a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a2:	dd02      	ble.n	80017aa <HAL_TIM_PeriodElapsedCallback+0x3a>
 80017a4:	4b38      	ldr	r3, [pc, #224]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017a6:	4a39      	ldr	r2, [pc, #228]	@ (800188c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80017a8:	601a      	str	r2, [r3, #0]
        	if (sp_input > target_voltage){
 80017aa:	4b37      	ldr	r3, [pc, #220]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017ac:	ed93 7a00 	vldr	s14, [r3]
 80017b0:	4b37      	ldr	r3, [pc, #220]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017b2:	edd3 7a00 	vldr	s15, [r3]
 80017b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017be:	dd13      	ble.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0x78>
        		target_voltage = target_voltage + 0.01;
 80017c0:	4b33      	ldr	r3, [pc, #204]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe febf 	bl	8000548 <__aeabi_f2d>
 80017ca:	a32b      	add	r3, pc, #172	@ (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x108>)
 80017cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d0:	f7fe fd5c 	bl	800028c <__adddf3>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff fa04 	bl	8000be8 <__aeabi_d2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	e01d      	b.n	8001824 <HAL_TIM_PeriodElapsedCallback+0xb4>
        	else if (sp_input < target_voltage){
 80017e8:	4b27      	ldr	r3, [pc, #156]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80017ea:	ed93 7a00 	vldr	s14, [r3]
 80017ee:	4b28      	ldr	r3, [pc, #160]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80017f0:	edd3 7a00 	vldr	s15, [r3]
 80017f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	d512      	bpl.n	8001824 <HAL_TIM_PeriodElapsedCallback+0xb4>
        		target_voltage = target_voltage - 0.01;
 80017fe:	4b24      	ldr	r3, [pc, #144]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fea0 	bl	8000548 <__aeabi_f2d>
 8001808:	a31b      	add	r3, pc, #108	@ (adr r3, 8001878 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800180a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180e:	f7fe fd3b 	bl	8000288 <__aeabi_dsub>
 8001812:	4602      	mov	r2, r0
 8001814:	460b      	mov	r3, r1
 8001816:	4610      	mov	r0, r2
 8001818:	4619      	mov	r1, r3
 800181a:	f7ff f9e5 	bl	8000be8 <__aeabi_d2f>
 800181e:	4603      	mov	r3, r0
 8001820:	4a1b      	ldr	r2, [pc, #108]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001822:	6013      	str	r3, [r2, #0]
        	target_current = update_pi(&pi_voltage,target_voltage - v_out);
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001826:	ed93 7a00 	vldr	s14, [r3]
 800182a:	4b1a      	ldr	r3, [pc, #104]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0x124>)
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001834:	eeb0 0a67 	vmov.f32	s0, s15
 8001838:	4817      	ldr	r0, [pc, #92]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800183a:	f7ff fed9 	bl	80015f0 <update_pi>
 800183e:	eef0 7a40 	vmov.f32	s15, s0
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8001844:	edc3 7a00 	vstr	s15, [r3]
        	break;
 8001848:	e012      	b.n	8001870 <HAL_TIM_PeriodElapsedCallback+0x100>
        	if (sp_input > 0.25f)sp_input = 0.25f;
 800184a:	4b0f      	ldr	r3, [pc, #60]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800184c:	edd3 7a00 	vldr	s15, [r3]
 8001850:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8001854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185c:	dd03      	ble.n	8001866 <HAL_TIM_PeriodElapsedCallback+0xf6>
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001860:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 8001864:	601a      	str	r2, [r3, #0]
        	target_current = sp_input;
 8001866:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a0c      	ldr	r2, [pc, #48]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800186c:	6013      	str	r3, [r2, #0]
        	break;
 800186e:	bf00      	nop
        }

	}

}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	47ae147b 	.word	0x47ae147b
 800187c:	3f847ae1 	.word	0x3f847ae1
 8001880:	40012c00 	.word	0x40012c00
 8001884:	20000582 	.word	0x20000582
 8001888:	20000010 	.word	0x20000010
 800188c:	41e00000 	.word	0x41e00000
 8001890:	20000598 	.word	0x20000598
 8001894:	2000058c 	.word	0x2000058c
 8001898:	20000028 	.word	0x20000028
 800189c:	20000594 	.word	0x20000594

080018a0 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc){
 80018a0:	b5b0      	push	{r4, r5, r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

	adc_adj = hadc1.Instance->JDR1; //  Injected Data Register 1 
 80018a8:	4b4f      	ldr	r3, [pc, #316]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	4b4e      	ldr	r3, [pc, #312]	@ (80019ec <HAL_ADCEx_InjectedConvCpltCallback+0x14c>)
 80018b4:	801a      	strh	r2, [r3, #0]
	adc_vin = hadc1.Instance->JDR2;
 80018b6:	4b4c      	ldr	r3, [pc, #304]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018be:	b29a      	uxth	r2, r3
 80018c0:	4b4b      	ldr	r3, [pc, #300]	@ (80019f0 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 80018c2:	801a      	strh	r2, [r3, #0]
	adc_io  = hadc1.Instance->JDR3;
 80018c4:	4b48      	ldr	r3, [pc, #288]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	4b49      	ldr	r3, [pc, #292]	@ (80019f4 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 80018d0:	801a      	strh	r2, [r3, #0]
	adc_vo  = hadc1.Instance->JDR4;
 80018d2:	4b45      	ldr	r3, [pc, #276]	@ (80019e8 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018da:	b29a      	uxth	r2, r3
 80018dc:	4b46      	ldr	r3, [pc, #280]	@ (80019f8 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 80018de:	801a      	strh	r2, [r3, #0]

	v_in = adc_vin*VIN_ADC_FACTOR;
 80018e0:	4b43      	ldr	r3, [pc, #268]	@ (80019f0 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	ee07 3a90 	vmov	s15, r3
 80018e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ec:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80019fc <HAL_ADCEx_InjectedConvCpltCallback+0x15c>
 80018f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018f4:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8001a00 <HAL_ADCEx_InjectedConvCpltCallback+0x160>
 80018f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018fc:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001a04 <HAL_ADCEx_InjectedConvCpltCallback+0x164>
 8001900:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001904:	eddf 6a40 	vldr	s13, [pc, #256]	@ 8001a08 <HAL_ADCEx_InjectedConvCpltCallback+0x168>
 8001908:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800190c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a0c <HAL_ADCEx_InjectedConvCpltCallback+0x16c>)
 800190e:	edc3 7a00 	vstr	s15, [r3]
	v_out = adc_vo*VOUT_ADC_FACTOR;
 8001912:	4b39      	ldr	r3, [pc, #228]	@ (80019f8 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f7fe fe04 	bl	8000524 <__aeabi_i2d>
 800191c:	a32e      	add	r3, pc, #184	@ (adr r3, 80019d8 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	f7fe fe69 	bl	80005f8 <__aeabi_dmul>
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	4610      	mov	r0, r2
 800192c:	4619      	mov	r1, r3
 800192e:	f7ff f95b 	bl	8000be8 <__aeabi_d2f>
 8001932:	4603      	mov	r3, r0
 8001934:	4a36      	ldr	r2, [pc, #216]	@ (8001a10 <HAL_ADCEx_InjectedConvCpltCallback+0x170>)
 8001936:	6013      	str	r3, [r2, #0]
	i_out = adc_io*IOUT_ADC_FACTOR - i_out_offset;
 8001938:	4b2e      	ldr	r3, [pc, #184]	@ (80019f4 <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	4618      	mov	r0, r3
 800193e:	f7fe fdf1 	bl	8000524 <__aeabi_i2d>
 8001942:	a327      	add	r3, pc, #156	@ (adr r3, 80019e0 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8001944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001948:	f7fe fe56 	bl	80005f8 <__aeabi_dmul>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4614      	mov	r4, r2
 8001952:	461d      	mov	r5, r3
 8001954:	4b2f      	ldr	r3, [pc, #188]	@ (8001a14 <HAL_ADCEx_InjectedConvCpltCallback+0x174>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4618      	mov	r0, r3
 800195a:	f7fe fdf5 	bl	8000548 <__aeabi_f2d>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4620      	mov	r0, r4
 8001964:	4629      	mov	r1, r5
 8001966:	f7fe fc8f 	bl	8000288 <__aeabi_dsub>
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	4610      	mov	r0, r2
 8001970:	4619      	mov	r1, r3
 8001972:	f7ff f939 	bl	8000be8 <__aeabi_d2f>
 8001976:	4603      	mov	r3, r0
 8001978:	4a27      	ldr	r2, [pc, #156]	@ (8001a18 <HAL_ADCEx_InjectedConvCpltCallback+0x178>)
 800197a:	6013      	str	r3, [r2, #0]

	float pid_output = update_pi(&pi_current, target_current - i_out);
 800197c:	4b27      	ldr	r3, [pc, #156]	@ (8001a1c <HAL_ADCEx_InjectedConvCpltCallback+0x17c>)
 800197e:	ed93 7a00 	vldr	s14, [r3]
 8001982:	4b25      	ldr	r3, [pc, #148]	@ (8001a18 <HAL_ADCEx_InjectedConvCpltCallback+0x178>)
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800198c:	eeb0 0a67 	vmov.f32	s0, s15
 8001990:	4823      	ldr	r0, [pc, #140]	@ (8001a20 <HAL_ADCEx_InjectedConvCpltCallback+0x180>)
 8001992:	f7ff fe2d 	bl	80015f0 <update_pi>
 8001996:	ed87 0a03 	vstr	s0, [r7, #12]
	if (pid_output < 0.0f) pid_output = 0.0f;
 800199a:	edd7 7a03 	vldr	s15, [r7, #12]
 800199e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	d502      	bpl.n	80019ae <HAL_ADCEx_InjectedConvCpltCallback+0x10e>
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
	new_duty_cycle_value = (uint32_t)pid_output;
 80019ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019b6:	ee17 2a90 	vmov	r2, s15
 80019ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001a24 <HAL_ADCEx_InjectedConvCpltCallback+0x184>)
 80019bc:	601a      	str	r2, [r3, #0]


	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, new_duty_cycle_value);
 80019be:	4b1a      	ldr	r3, [pc, #104]	@ (8001a28 <HAL_ADCEx_InjectedConvCpltCallback+0x188>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a18      	ldr	r2, [pc, #96]	@ (8001a24 <HAL_ADCEx_InjectedConvCpltCallback+0x184>)
 80019c4:	6812      	ldr	r2, [r2, #0]
 80019c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bdb0      	pop	{r4, r5, r7, pc}
 80019d2:	bf00      	nop
 80019d4:	f3af 8000 	nop.w
 80019d8:	002bfb00 	.word	0x002bfb00
 80019dc:	3f878000 	.word	0x3f878000
 80019e0:	f920c80a 	.word	0xf920c80a
 80019e4:	3f63ffff 	.word	0x3f63ffff
 80019e8:	200002c4 	.word	0x200002c4
 80019ec:	20000578 	.word	0x20000578
 80019f0:	2000057a 	.word	0x2000057a
 80019f4:	2000057e 	.word	0x2000057e
 80019f8:	2000057c 	.word	0x2000057c
 80019fc:	40533333 	.word	0x40533333
 8001a00:	45800000 	.word	0x45800000
 8001a04:	47447c00 	.word	0x47447c00
 8001a08:	454e4000 	.word	0x454e4000
 8001a0c:	20000588 	.word	0x20000588
 8001a10:	2000058c 	.word	0x2000058c
 8001a14:	2000000c 	.word	0x2000000c
 8001a18:	20000590 	.word	0x20000590
 8001a1c:	20000594 	.word	0x20000594
 8001a20:	20000014 	.word	0x20000014
 8001a24:	20000000 	.word	0x20000000
 8001a28:	2000033c 	.word	0x2000033c

08001a2c <HAL_CAN_RxFifo0MsgPendingCallback>:

bool emergency_shunt_48 = 0;
bool emergency_shunt_24 = 0;
bool emergency_shunt_12 = 0;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	if (hcan->Instance == CAN){
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a20      	ldr	r2, [pc, #128]	@ (8001abc <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d139      	bne.n	8001ab2 <HAL_CAN_RxFifo0MsgPendingCallback+0x86>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx_data);
 8001a3e:	4b20      	ldr	r3, [pc, #128]	@ (8001ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001a40:	4a20      	ldr	r2, [pc, #128]	@ (8001ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8001a42:	2100      	movs	r1, #0
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f002 fddc 	bl	8004602 <HAL_CAN_GetRxMessage>
		count_check++;
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8001a52:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8001a54:	2101      	movs	r1, #1
 8001a56:	481d      	ldr	r0, [pc, #116]	@ (8001acc <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8001a58:	f003 fdf8 	bl	800564c <HAL_GPIO_TogglePin>
		if (can_rx_header.StdId == 0x111){
 8001a5c:	4b19      	ldr	r3, [pc, #100]	@ (8001ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f240 1211 	movw	r2, #273	@ 0x111
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d124      	bne.n	8001ab2 <HAL_CAN_RxFifo0MsgPendingCallback+0x86>
			emergency_shunt_48 = can_rx_data[0] & 0x1;
 8001a68:	4b15      	ldr	r3, [pc, #84]	@ (8001ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	bf14      	ite	ne
 8001a74:	2301      	movne	r3, #1
 8001a76:	2300      	moveq	r3, #0
 8001a78:	b2da      	uxtb	r2, r3
 8001a7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 8001a7c:	701a      	strb	r2, [r3, #0]
			emergency_shunt_24 = can_rx_data[0] >> 1 & 0x1;
 8001a7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	085b      	lsrs	r3, r3, #1
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	bf14      	ite	ne
 8001a8e:	2301      	movne	r3, #1
 8001a90:	2300      	moveq	r3, #0
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad4 <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
 8001a96:	701a      	strb	r2, [r3, #0]
			emergency_shunt_12 = can_rx_data[0] >> 2 & 0x1;
 8001a98:	4b09      	ldr	r3, [pc, #36]	@ (8001ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	089b      	lsrs	r3, r3, #2
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	bf14      	ite	ne
 8001aa8:	2301      	movne	r3, #1
 8001aaa:	2300      	moveq	r3, #0
 8001aac:	b2da      	uxtb	r2, r3
 8001aae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad8 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 8001ab0:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40006400 	.word	0x40006400
 8001ac0:	20000608 	.word	0x20000608
 8001ac4:	200005ec 	.word	0x200005ec
 8001ac8:	20000574 	.word	0x20000574
 8001acc:	48000400 	.word	0x48000400
 8001ad0:	20000610 	.word	0x20000610
 8001ad4:	20000611 	.word	0x20000611
 8001ad8:	20000612 	.word	0x20000612

08001adc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b092      	sub	sp, #72	@ 0x48
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ae2:	f001 f88f 	bl	8002c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ae6:	f000 f9db 	bl	8001ea0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001aea:	f000 fd07 	bl	80024fc <MX_GPIO_Init>
  MX_DMA_Init();
 8001aee:	f000 fcdf 	bl	80024b0 <MX_DMA_Init>
  MX_HRTIM1_Init();
 8001af2:	f000 fb2f 	bl	8002154 <MX_HRTIM1_Init>
  MX_TIM1_Init();
 8001af6:	f000 fc57 	bl	80023a8 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001afa:	f000 fa35 	bl	8001f68 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001afe:	f000 fca7 	bl	8002450 <MX_USART1_UART_Init>
  MX_CAN_Init();
 8001b02:	f000 fad1 	bl	80020a8 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */


  if (HAL_HRTIM_WaveformOutputStart(&hhrtim1, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2)!= HAL_OK)
 8001b06:	2103      	movs	r1, #3
 8001b08:	48b7      	ldr	r0, [pc, #732]	@ (8001de8 <main+0x30c>)
 8001b0a:	f004 fa74 	bl	8005ff6 <HAL_HRTIM_WaveformOutputStart>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <main+0x3c>
  {
    Error_Handler();
 8001b14:	f000 fd30 	bl	8002578 <Error_Handler>
  }

  if (HAL_HRTIM_WaveformCountStart(&hhrtim1, HRTIM_TIMERID_TIMER_A)!= HAL_OK)
 8001b18:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 8001b1c:	48b2      	ldr	r0, [pc, #712]	@ (8001de8 <main+0x30c>)
 8001b1e:	f004 fa97 	bl	8006050 <HAL_HRTIM_WaveformCountStart>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <main+0x50>
  {
    Error_Handler();
 8001b28:	f000 fd26 	bl	8002578 <Error_Handler>
  }

  HAL_TIM_Base_Start_IT(&htim1);
 8001b2c:	48af      	ldr	r0, [pc, #700]	@ (8001dec <main+0x310>)
 8001b2e:	f006 f9b5 	bl	8007e9c <HAL_TIM_Base_Start_IT>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, 64);
 8001b32:	2240      	movs	r2, #64	@ 0x40
 8001b34:	49ae      	ldr	r1, [pc, #696]	@ (8001df0 <main+0x314>)
 8001b36:	48af      	ldr	r0, [pc, #700]	@ (8001df4 <main+0x318>)
 8001b38:	f007 fed9 	bl	80098ee <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8001b3c:	4bad      	ldr	r3, [pc, #692]	@ (8001df4 <main+0x318>)
 8001b3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	4bab      	ldr	r3, [pc, #684]	@ (8001df4 <main+0x318>)
 8001b46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 0204 	bic.w	r2, r2, #4
 8001b4e:	601a      	str	r2, [r3, #0]

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001b50:	2100      	movs	r1, #0
 8001b52:	48a9      	ldr	r0, [pc, #676]	@ (8001df8 <main+0x31c>)
 8001b54:	f001 fc8a 	bl	800346c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001b58:	48a7      	ldr	r0, [pc, #668]	@ (8001df8 <main+0x31c>)
 8001b5a:	f001 fcf9 	bl	8003550 <HAL_ADCEx_InjectedStart_IT>

  HAL_CAN_Start(&hcan);
 8001b5e:	48a7      	ldr	r0, [pc, #668]	@ (8001dfc <main+0x320>)
 8001b60:	f002 fc3b 	bl	80043da <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001b64:	2102      	movs	r1, #2
 8001b66:	48a5      	ldr	r0, [pc, #660]	@ (8001dfc <main+0x320>)
 8001b68:	f002 fe6d 	bl	8004846 <HAL_CAN_ActivateNotification>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (HAL_GetTick() - previous_milliseccond > period_time){
 8001b6c:	f001 f8a4 	bl	8002cb8 <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	4ba3      	ldr	r3, [pc, #652]	@ (8001e00 <main+0x324>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	1ad2      	subs	r2, r2, r3
 8001b78:	4ba2      	ldr	r3, [pc, #648]	@ (8001e04 <main+0x328>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d9f5      	bls.n	8001b6c <main+0x90>

			memset(can_tx_data , 0 ,8);
 8001b80:	2208      	movs	r2, #8
 8001b82:	2100      	movs	r1, #0
 8001b84:	48a0      	ldr	r0, [pc, #640]	@ (8001e08 <main+0x32c>)
 8001b86:	f009 fba6 	bl	800b2d6 <memset>
			can_tx_data[4] = ((uint16_t)(v_out * 1000)) & 0xff;
 8001b8a:	4ba0      	ldr	r3, [pc, #640]	@ (8001e0c <main+0x330>)
 8001b8c:	edd3 7a00 	vldr	s15, [r3]
 8001b90:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8001e10 <main+0x334>
 8001b94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b9c:	ee17 3a90 	vmov	r3, s15
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	4b98      	ldr	r3, [pc, #608]	@ (8001e08 <main+0x32c>)
 8001ba6:	711a      	strb	r2, [r3, #4]
			can_tx_data[5] = ((uint16_t)(v_out * 1000)) >> 8 & 0xff;
 8001ba8:	4b98      	ldr	r3, [pc, #608]	@ (8001e0c <main+0x330>)
 8001baa:	edd3 7a00 	vldr	s15, [r3]
 8001bae:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8001e10 <main+0x334>
 8001bb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bba:	ee17 3a90 	vmov	r3, s15
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	0a1b      	lsrs	r3, r3, #8
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	b2da      	uxtb	r2, r3
 8001bc6:	4b90      	ldr	r3, [pc, #576]	@ (8001e08 <main+0x32c>)
 8001bc8:	715a      	strb	r2, [r3, #5]
			can_tx_data[6] = ((uint16_t)(v_in * 1000)) & 0xff;
 8001bca:	4b92      	ldr	r3, [pc, #584]	@ (8001e14 <main+0x338>)
 8001bcc:	edd3 7a00 	vldr	s15, [r3]
 8001bd0:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8001e10 <main+0x334>
 8001bd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bdc:	ee17 3a90 	vmov	r3, s15
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	4b88      	ldr	r3, [pc, #544]	@ (8001e08 <main+0x32c>)
 8001be6:	719a      	strb	r2, [r3, #6]
			can_tx_data[7] = ((uint16_t)(v_in * 1000)) >> 8 & 0xff;
 8001be8:	4b8a      	ldr	r3, [pc, #552]	@ (8001e14 <main+0x338>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8001e10 <main+0x334>
 8001bf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bfa:	ee17 3a90 	vmov	r3, s15
 8001bfe:	b29b      	uxth	r3, r3
 8001c00:	0a1b      	lsrs	r3, r3, #8
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4b80      	ldr	r3, [pc, #512]	@ (8001e08 <main+0x32c>)
 8001c08:	71da      	strb	r2, [r3, #7]
			can_tx_header.StdId = 0x127;
 8001c0a:	4b83      	ldr	r3, [pc, #524]	@ (8001e18 <main+0x33c>)
 8001c0c:	f240 1227 	movw	r2, #295	@ 0x127
 8001c10:	601a      	str	r2, [r3, #0]
			HAL_CAN_AddTxMessage(&hcan, &can_tx_header, can_tx_data, &can_tx_mailbox);
 8001c12:	4b82      	ldr	r3, [pc, #520]	@ (8001e1c <main+0x340>)
 8001c14:	4a7c      	ldr	r2, [pc, #496]	@ (8001e08 <main+0x32c>)
 8001c16:	4980      	ldr	r1, [pc, #512]	@ (8001e18 <main+0x33c>)
 8001c18:	4878      	ldr	r0, [pc, #480]	@ (8001dfc <main+0x320>)
 8001c1a:	f002 fc22 	bl	8004462 <HAL_CAN_AddTxMessage>
			memset(can_tx_data , 0 ,8);
 8001c1e:	2208      	movs	r2, #8
 8001c20:	2100      	movs	r1, #0
 8001c22:	4879      	ldr	r0, [pc, #484]	@ (8001e08 <main+0x32c>)
 8001c24:	f009 fb57 	bl	800b2d6 <memset>
			can_tx_data[0] = ((uint16_t)(i_out * 1000)) & 0xff;
 8001c28:	4b7d      	ldr	r3, [pc, #500]	@ (8001e20 <main+0x344>)
 8001c2a:	edd3 7a00 	vldr	s15, [r3]
 8001c2e:	ed9f 7a78 	vldr	s14, [pc, #480]	@ 8001e10 <main+0x334>
 8001c32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c3a:	ee17 3a90 	vmov	r3, s15
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	4b71      	ldr	r3, [pc, #452]	@ (8001e08 <main+0x32c>)
 8001c44:	701a      	strb	r2, [r3, #0]
			can_tx_data[1] = ((uint16_t)(i_out * 1000)) >> 8 & 0xff;
 8001c46:	4b76      	ldr	r3, [pc, #472]	@ (8001e20 <main+0x344>)
 8001c48:	edd3 7a00 	vldr	s15, [r3]
 8001c4c:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8001e10 <main+0x334>
 8001c50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c58:	ee17 3a90 	vmov	r3, s15
 8001c5c:	b29b      	uxth	r3, r3
 8001c5e:	0a1b      	lsrs	r3, r3, #8
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	4b68      	ldr	r3, [pc, #416]	@ (8001e08 <main+0x32c>)
 8001c66:	705a      	strb	r2, [r3, #1]
			can_tx_header.StdId = 0x128;
 8001c68:	4b6b      	ldr	r3, [pc, #428]	@ (8001e18 <main+0x33c>)
 8001c6a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8001c6e:	601a      	str	r2, [r3, #0]
			HAL_CAN_AddTxMessage(&hcan, &can_tx_header, can_tx_data, &can_tx_mailbox);
 8001c70:	4b6a      	ldr	r3, [pc, #424]	@ (8001e1c <main+0x340>)
 8001c72:	4a65      	ldr	r2, [pc, #404]	@ (8001e08 <main+0x32c>)
 8001c74:	4968      	ldr	r1, [pc, #416]	@ (8001e18 <main+0x33c>)
 8001c76:	4861      	ldr	r0, [pc, #388]	@ (8001dfc <main+0x320>)
 8001c78:	f002 fbf3 	bl	8004462 <HAL_CAN_AddTxMessage>

			float plot_data[16];
			uint16_t len = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

			switch (controller_mode) {
 8001c82:	4b68      	ldr	r3, [pc, #416]	@ (8001e24 <main+0x348>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d03c      	beq.n	8001d04 <main+0x228>
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	dc3c      	bgt.n	8001d08 <main+0x22c>
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <main+0x1bc>
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d01b      	beq.n	8001cce <main+0x1f2>
			case CAL_SENSOR:
//				plot_data[len++] = theta_mech;
//				plot_data[len++] = theta_elec;
				break;
			default:
				break;
 8001c96:	e037      	b.n	8001d08 <main+0x22c>
				plot_data[len++] = target_voltage;
 8001c98:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001c9c:	1c5a      	adds	r2, r3, #1
 8001c9e:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4b60      	ldr	r3, [pc, #384]	@ (8001e28 <main+0x34c>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	008b      	lsls	r3, r1, #2
 8001caa:	3348      	adds	r3, #72	@ 0x48
 8001cac:	443b      	add	r3, r7
 8001cae:	3b44      	subs	r3, #68	@ 0x44
 8001cb0:	601a      	str	r2, [r3, #0]
				plot_data[len++] = v_out;
 8001cb2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4b53      	ldr	r3, [pc, #332]	@ (8001e0c <main+0x330>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	008b      	lsls	r3, r1, #2
 8001cc4:	3348      	adds	r3, #72	@ 0x48
 8001cc6:	443b      	add	r3, r7
 8001cc8:	3b44      	subs	r3, #68	@ 0x44
 8001cca:	601a      	str	r2, [r3, #0]
				break;
 8001ccc:	e01d      	b.n	8001d0a <main+0x22e>
				plot_data[len++] = target_current;
 8001cce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001cd8:	4619      	mov	r1, r3
 8001cda:	4b54      	ldr	r3, [pc, #336]	@ (8001e2c <main+0x350>)
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	008b      	lsls	r3, r1, #2
 8001ce0:	3348      	adds	r3, #72	@ 0x48
 8001ce2:	443b      	add	r3, r7
 8001ce4:	3b44      	subs	r3, #68	@ 0x44
 8001ce6:	601a      	str	r2, [r3, #0]
				plot_data[len++] = i_out;
 8001ce8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	f8a7 2046 	strh.w	r2, [r7, #70]	@ 0x46
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4b4a      	ldr	r3, [pc, #296]	@ (8001e20 <main+0x344>)
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	008b      	lsls	r3, r1, #2
 8001cfa:	3348      	adds	r3, #72	@ 0x48
 8001cfc:	443b      	add	r3, r7
 8001cfe:	3b44      	subs	r3, #68	@ 0x44
 8001d00:	601a      	str	r2, [r3, #0]
				break;
 8001d02:	e002      	b.n	8001d0a <main+0x22e>
				break;
 8001d04:	bf00      	nop
 8001d06:	e000      	b.n	8001d0a <main+0x22e>
				break;
 8001d08:	bf00      	nop
			}

			send_data_float(plot_data, len);
 8001d0a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	1d3b      	adds	r3, r7, #4
 8001d12:	4611      	mov	r1, r2
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7fe ffed 	bl	8000cf4 <send_data_float>
		    if (controller_mode != last_mode) {
 8001d1a:	4b45      	ldr	r3, [pc, #276]	@ (8001e30 <main+0x354>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	4b40      	ldr	r3, [pc, #256]	@ (8001e24 <main+0x348>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	f000 80ae 	beq.w	8001e86 <main+0x3aa>
		    	last_mode = controller_mode;
 8001d2a:	4b3e      	ldr	r3, [pc, #248]	@ (8001e24 <main+0x348>)
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	b2da      	uxtb	r2, r3
 8001d30:	4b3f      	ldr	r3, [pc, #252]	@ (8001e30 <main+0x354>)
 8001d32:	701a      	strb	r2, [r3, #0]

		    	HAL_Delay(2);
 8001d34:	2002      	movs	r0, #2
 8001d36:	f000 ffcb 	bl	8002cd0 <HAL_Delay>
		    	print_mode(controller_mode);
 8001d3a:	4b3a      	ldr	r3, [pc, #232]	@ (8001e24 <main+0x348>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fa49 	bl	80011d8 <print_mode>
		    	erase_graph(); HAL_Delay(2);
 8001d46:	f7ff f8f7 	bl	8000f38 <erase_graph>
 8001d4a:	2002      	movs	r0, #2
 8001d4c:	f000 ffc0 	bl	8002cd0 <HAL_Delay>
				switch (controller_mode) {
 8001d50:	4b34      	ldr	r3, [pc, #208]	@ (8001e24 <main+0x348>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d077      	beq.n	8001e48 <main+0x36c>
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	f300 8093 	bgt.w	8001e84 <main+0x3a8>
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d002      	beq.n	8001d68 <main+0x28c>
 8001d62:	2b01      	cmp	r3, #1
 8001d64:	d020      	beq.n	8001da8 <main+0x2cc>

					HAL_Delay(100);
					calibration_flag = 1;
					break;
				default:
					break;
 8001d66:	e08d      	b.n	8001e84 <main+0x3a8>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001d68:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	1d3b      	adds	r3, r7, #4
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe ffbe 	bl	8000cf4 <send_data_float>
 8001d78:	2002      	movs	r0, #2
 8001d7a:	f000 ffa9 	bl	8002cd0 <HAL_Delay>
					change_title("VOLTAGE CONTROL MODE"); HAL_Delay(2);
 8001d7e:	482d      	ldr	r0, [pc, #180]	@ (8001e34 <main+0x358>)
 8001d80:	f7ff f8aa 	bl	8000ed8 <change_title>
 8001d84:	2002      	movs	r0, #2
 8001d86:	f000 ffa3 	bl	8002cd0 <HAL_Delay>
					change_legend(0, "target"); HAL_Delay(2);
 8001d8a:	492b      	ldr	r1, [pc, #172]	@ (8001e38 <main+0x35c>)
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	f7ff f871 	bl	8000e74 <change_legend>
 8001d92:	2002      	movs	r0, #2
 8001d94:	f000 ff9c 	bl	8002cd0 <HAL_Delay>
					change_legend(1, "Voltage"); HAL_Delay(2);
 8001d98:	4928      	ldr	r1, [pc, #160]	@ (8001e3c <main+0x360>)
 8001d9a:	2001      	movs	r0, #1
 8001d9c:	f7ff f86a 	bl	8000e74 <change_legend>
 8001da0:	2002      	movs	r0, #2
 8001da2:	f000 ff95 	bl	8002cd0 <HAL_Delay>
					break;
 8001da6:	e06e      	b.n	8001e86 <main+0x3aa>
					send_data_float(plot_data, len); HAL_Delay(2);
 8001da8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	4611      	mov	r1, r2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe ff9e 	bl	8000cf4 <send_data_float>
 8001db8:	2002      	movs	r0, #2
 8001dba:	f000 ff89 	bl	8002cd0 <HAL_Delay>
					change_title("CURRENT CONTROL MODE"); HAL_Delay(2);
 8001dbe:	4820      	ldr	r0, [pc, #128]	@ (8001e40 <main+0x364>)
 8001dc0:	f7ff f88a 	bl	8000ed8 <change_title>
 8001dc4:	2002      	movs	r0, #2
 8001dc6:	f000 ff83 	bl	8002cd0 <HAL_Delay>
					change_legend(0, "target"); HAL_Delay(2);
 8001dca:	491b      	ldr	r1, [pc, #108]	@ (8001e38 <main+0x35c>)
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7ff f851 	bl	8000e74 <change_legend>
 8001dd2:	2002      	movs	r0, #2
 8001dd4:	f000 ff7c 	bl	8002cd0 <HAL_Delay>
					change_legend(1, "Current"); HAL_Delay(2);
 8001dd8:	491a      	ldr	r1, [pc, #104]	@ (8001e44 <main+0x368>)
 8001dda:	2001      	movs	r0, #1
 8001ddc:	f7ff f84a 	bl	8000e74 <change_legend>
 8001de0:	2002      	movs	r0, #2
 8001de2:	f000 ff75 	bl	8002cd0 <HAL_Delay>
					break;
 8001de6:	e04e      	b.n	8001e86 <main+0x3aa>
 8001de8:	2000033c 	.word	0x2000033c
 8001dec:	20000418 	.word	0x20000418
 8001df0:	2000059c 	.word	0x2000059c
 8001df4:	20000464 	.word	0x20000464
 8001df8:	200002c4 	.word	0x200002c4
 8001dfc:	20000314 	.word	0x20000314
 8001e00:	20000584 	.word	0x20000584
 8001e04:	20000008 	.word	0x20000008
 8001e08:	200005e0 	.word	0x200005e0
 8001e0c:	2000058c 	.word	0x2000058c
 8001e10:	447a0000 	.word	0x447a0000
 8001e14:	20000588 	.word	0x20000588
 8001e18:	2000003c 	.word	0x2000003c
 8001e1c:	200005e8 	.word	0x200005e8
 8001e20:	20000590 	.word	0x20000590
 8001e24:	20000582 	.word	0x20000582
 8001e28:	20000598 	.word	0x20000598
 8001e2c:	20000594 	.word	0x20000594
 8001e30:	20000004 	.word	0x20000004
 8001e34:	0800e038 	.word	0x0800e038
 8001e38:	0800e050 	.word	0x0800e050
 8001e3c:	0800e058 	.word	0x0800e058
 8001e40:	0800e060 	.word	0x0800e060
 8001e44:	0800e078 	.word	0x0800e078
					send_data_float(plot_data, len); HAL_Delay(2);
 8001e48:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	1d3b      	adds	r3, r7, #4
 8001e50:	4611      	mov	r1, r2
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7fe ff4e 	bl	8000cf4 <send_data_float>
 8001e58:	2002      	movs	r0, #2
 8001e5a:	f000 ff39 	bl	8002cd0 <HAL_Delay>
					change_title("CALIBRATE SENSOR MODE"); HAL_Delay(2);
 8001e5e:	480d      	ldr	r0, [pc, #52]	@ (8001e94 <main+0x3b8>)
 8001e60:	f7ff f83a 	bl	8000ed8 <change_title>
 8001e64:	2002      	movs	r0, #2
 8001e66:	f000 ff33 	bl	8002cd0 <HAL_Delay>
					calibration_flag = 0;
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <main+0x3bc>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
					HAL_Delay(100);
 8001e70:	2064      	movs	r0, #100	@ 0x64
 8001e72:	f000 ff2d 	bl	8002cd0 <HAL_Delay>
					HAL_Delay(100);
 8001e76:	2064      	movs	r0, #100	@ 0x64
 8001e78:	f000 ff2a 	bl	8002cd0 <HAL_Delay>
					calibration_flag = 1;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <main+0x3bc>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	701a      	strb	r2, [r3, #0]
					break;
 8001e82:	e000      	b.n	8001e86 <main+0x3aa>
					break;
 8001e84:	bf00      	nop
				}
		    }
		    previous_milliseccond = HAL_GetTick() ;
 8001e86:	f000 ff17 	bl	8002cb8 <HAL_GetTick>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4a03      	ldr	r2, [pc, #12]	@ (8001e9c <main+0x3c0>)
 8001e8e:	6013      	str	r3, [r2, #0]
		if (HAL_GetTick() - previous_milliseccond > period_time){
 8001e90:	e66c      	b.n	8001b6c <main+0x90>
 8001e92:	bf00      	nop
 8001e94:	0800e080 	.word	0x0800e080
 8001e98:	20000580 	.word	0x20000580
 8001e9c:	20000584 	.word	0x20000584

08001ea0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b096      	sub	sp, #88	@ 0x58
 8001ea4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ea6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001eaa:	2228      	movs	r2, #40	@ 0x28
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f009 fa11 	bl	800b2d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001eb4:	f107 031c 	add.w	r3, r7, #28
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	60da      	str	r2, [r3, #12]
 8001ed0:	611a      	str	r2, [r3, #16]
 8001ed2:	615a      	str	r2, [r3, #20]
 8001ed4:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eda:	2301      	movs	r3, #1
 8001edc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ede:	2310      	movs	r3, #16
 8001ee0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001eea:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001eee:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ef0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f004 fc25 	bl	8006744 <HAL_RCC_OscConfig>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001f00:	f000 fb3a 	bl	8002578 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f04:	230f      	movs	r3, #15
 8001f06:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f14:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f16:	2300      	movs	r3, #0
 8001f18:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f1a:	f107 031c 	add.w	r3, r7, #28
 8001f1e:	2102      	movs	r1, #2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f005 fc1d 	bl	8007760 <HAL_RCC_ClockConfig>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001f2c:	f000 fb24 	bl	8002578 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_USART1
 8001f30:	f245 0381 	movw	r3, #20609	@ 0x5081
 8001f34:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001f3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f3e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_PLLCLK;
 8001f40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f44:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 8001f46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f4a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f4c:	463b      	mov	r3, r7
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f005 fe18 	bl	8007b84 <HAL_RCCEx_PeriphCLKConfig>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001f5a:	f000 fb0d 	bl	8002578 <Error_Handler>
  }
}
 8001f5e:	bf00      	nop
 8001f60:	3758      	adds	r7, #88	@ 0x58
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
	...

08001f68 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08e      	sub	sp, #56	@ 0x38
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001f6e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	2228      	movs	r2, #40	@ 0x28
 8001f7e:	2100      	movs	r1, #0
 8001f80:	4618      	mov	r0, r3
 8001f82:	f009 f9a8 	bl	800b2d6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f86:	4b47      	ldr	r3, [pc, #284]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001f88:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001f8c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001f8e:	4b45      	ldr	r3, [pc, #276]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f94:	4b43      	ldr	r3, [pc, #268]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001f9a:	4b42      	ldr	r3, [pc, #264]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001fa0:	4b40      	ldr	r3, [pc, #256]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fa6:	4b3f      	ldr	r3, [pc, #252]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fae:	4b3d      	ldr	r3, [pc, #244]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001fba:	4b3a      	ldr	r3, [pc, #232]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fc2:	4b38      	ldr	r3, [pc, #224]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fc4:	2204      	movs	r2, #4
 8001fc6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001fc8:	4b36      	ldr	r3, [pc, #216]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001fce:	4b35      	ldr	r3, [pc, #212]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001fd4:	4833      	ldr	r0, [pc, #204]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001fd6:	f000 febd 	bl	8002d54 <HAL_ADC_Init>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8001fe0:	f000 faca 	bl	8002578 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001fe8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fec:	4619      	mov	r1, r3
 8001fee:	482d      	ldr	r0, [pc, #180]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8001ff0:	f001 fe9e 	bl	8003d30 <HAL_ADCEx_MultiModeConfigChannel>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001ffa:	f000 fabd 	bl	8002578 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002002:	2301      	movs	r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002006:	2300      	movs	r3, #0
 8002008:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 4;
 800200a:	2304      	movs	r3, #4
 800200c:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800200e:	2301      	movs	r3, #1
 8002010:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8002012:	2340      	movs	r3, #64	@ 0x40
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_HRTIM_TRG2;
 8002016:	2324      	movs	r3, #36	@ 0x24
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8002020:	2300      	movs	r3, #0
 8002022:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8002026:	2300      	movs	r3, #0
 8002028:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.InjectedOffset = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002034:	1d3b      	adds	r3, r7, #4
 8002036:	4619      	mov	r1, r3
 8002038:	481a      	ldr	r0, [pc, #104]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 800203a:	f001 fb5f 	bl	80036fc <HAL_ADCEx_InjectedConfigChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8002044:	f000 fa98 	bl	8002578 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8002048:	2302      	movs	r3, #2
 800204a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 800204c:	2302      	movs	r3, #2
 800204e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	4619      	mov	r1, r3
 8002054:	4813      	ldr	r0, [pc, #76]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8002056:	f001 fb51 	bl	80036fc <HAL_ADCEx_InjectedConfigChannel>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8002060:	f000 fa8a 	bl	8002578 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8002064:	2303      	movs	r3, #3
 8002066:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8002068:	2303      	movs	r3, #3
 800206a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	4619      	mov	r1, r3
 8002070:	480c      	ldr	r0, [pc, #48]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 8002072:	f001 fb43 	bl	80036fc <HAL_ADCEx_InjectedConfigChannel>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 800207c:	f000 fa7c 	bl	8002578 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8002080:	2304      	movs	r3, #4
 8002082:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8002084:	2304      	movs	r3, #4
 8002086:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8002088:	1d3b      	adds	r3, r7, #4
 800208a:	4619      	mov	r1, r3
 800208c:	4805      	ldr	r0, [pc, #20]	@ (80020a4 <MX_ADC1_Init+0x13c>)
 800208e:	f001 fb35 	bl	80036fc <HAL_ADCEx_InjectedConfigChannel>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 8002098:	f000 fa6e 	bl	8002578 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800209c:	bf00      	nop
 800209e:	3738      	adds	r7, #56	@ 0x38
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	200002c4 	.word	0x200002c4

080020a8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	@ 0x28
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80020ae:	4b27      	ldr	r3, [pc, #156]	@ (800214c <MX_CAN_Init+0xa4>)
 80020b0:	4a27      	ldr	r2, [pc, #156]	@ (8002150 <MX_CAN_Init+0xa8>)
 80020b2:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 80020b4:	4b25      	ldr	r3, [pc, #148]	@ (800214c <MX_CAN_Init+0xa4>)
 80020b6:	2208      	movs	r2, #8
 80020b8:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80020ba:	4b24      	ldr	r3, [pc, #144]	@ (800214c <MX_CAN_Init+0xa4>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80020c0:	4b22      	ldr	r3, [pc, #136]	@ (800214c <MX_CAN_Init+0xa4>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 80020c6:	4b21      	ldr	r3, [pc, #132]	@ (800214c <MX_CAN_Init+0xa4>)
 80020c8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80020cc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80020ce:	4b1f      	ldr	r3, [pc, #124]	@ (800214c <MX_CAN_Init+0xa4>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80020d4:	4b1d      	ldr	r3, [pc, #116]	@ (800214c <MX_CAN_Init+0xa4>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80020da:	4b1c      	ldr	r3, [pc, #112]	@ (800214c <MX_CAN_Init+0xa4>)
 80020dc:	2200      	movs	r2, #0
 80020de:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80020e0:	4b1a      	ldr	r3, [pc, #104]	@ (800214c <MX_CAN_Init+0xa4>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80020e6:	4b19      	ldr	r3, [pc, #100]	@ (800214c <MX_CAN_Init+0xa4>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80020ec:	4b17      	ldr	r3, [pc, #92]	@ (800214c <MX_CAN_Init+0xa4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80020f2:	4b16      	ldr	r3, [pc, #88]	@ (800214c <MX_CAN_Init+0xa4>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80020f8:	4814      	ldr	r0, [pc, #80]	@ (800214c <MX_CAN_Init+0xa4>)
 80020fa:	f001 ffa9 	bl	8004050 <HAL_CAN_Init>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8002104:	f000 fa38 	bl	8002578 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  CAN_FilterTypeDef sFilterConfig;

	sFilterConfig.FilterBank = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800210c:	2300      	movs	r3, #0
 800210e:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002110:	2301      	movs	r3, #1
 8002112:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8002114:	2300      	movs	r3, #0
 8002116:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8002118:	2300      	movs	r3, #0
 800211a:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800211c:	2300      	movs	r3, #0
 800211e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8002120:	2300      	movs	r3, #0
 8002122:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002124:	2300      	movs	r3, #0
 8002126:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8002128:	2301      	movs	r3, #1
 800212a:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800212c:	230e      	movs	r3, #14
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8002130:	463b      	mov	r3, r7
 8002132:	4619      	mov	r1, r3
 8002134:	4805      	ldr	r0, [pc, #20]	@ (800214c <MX_CAN_Init+0xa4>)
 8002136:	f002 f886 	bl	8004246 <HAL_CAN_ConfigFilter>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_CAN_Init+0x9c>
	{
	  Error_Handler();
 8002140:	f000 fa1a 	bl	8002578 <Error_Handler>
	}
  /* USER CODE END CAN_Init 2 */

}
 8002144:	bf00      	nop
 8002146:	3728      	adds	r7, #40	@ 0x28
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	20000314 	.word	0x20000314
 8002150:	40006400 	.word	0x40006400

08002154 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b0b0      	sub	sp, #192	@ 0xc0
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_ADCTriggerCfgTypeDef pADCTriggerCfg = {0};
 800215a:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 800215e:	2200      	movs	r2, #0
 8002160:	601a      	str	r2, [r3, #0]
 8002162:	605a      	str	r2, [r3, #4]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8002164:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	605a      	str	r2, [r3, #4]
 800216e:	609a      	str	r2, [r3, #8]
 8002170:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8002172:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002176:	2254      	movs	r2, #84	@ 0x54
 8002178:	2100      	movs	r1, #0
 800217a:	4618      	mov	r0, r3
 800217c:	f009 f8ab 	bl	800b2d6 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 8002180:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002184:	2200      	movs	r2, #0
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	605a      	str	r2, [r3, #4]
 800218a:	609a      	str	r2, [r3, #8]
  HRTIM_DeadTimeCfgTypeDef pDeadTimeCfg = {0};
 800218c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002190:	2224      	movs	r2, #36	@ 0x24
 8002192:	2100      	movs	r1, #0
 8002194:	4618      	mov	r0, r3
 8002196:	f009 f89e 	bl	800b2d6 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 800219a:	1d3b      	adds	r3, r7, #4
 800219c:	2220      	movs	r2, #32
 800219e:	2100      	movs	r1, #0
 80021a0:	4618      	mov	r0, r3
 80021a2:	f009 f898 	bl	800b2d6 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 80021a6:	4b7e      	ldr	r3, [pc, #504]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80021a8:	4a7e      	ldr	r2, [pc, #504]	@ (80023a4 <MX_HRTIM1_Init+0x250>)
 80021aa:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 80021ac:	4b7c      	ldr	r3, [pc, #496]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 80021b2:	4b7b      	ldr	r3, [pc, #492]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 80021b8:	4879      	ldr	r0, [pc, #484]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80021ba:	f003 fa61 	bl	8005680 <HAL_HRTIM_Init>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_HRTIM1_Init+0x74>
  {
    Error_Handler();
 80021c4:	f000 f9d8 	bl	8002578 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_14) != HAL_OK)
 80021c8:	210c      	movs	r1, #12
 80021ca:	4875      	ldr	r0, [pc, #468]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80021cc:	f003 fb24 	bl	8005818 <HAL_HRTIM_DLLCalibrationStart>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_HRTIM1_Init+0x86>
  {
    Error_Handler();
 80021d6:	f000 f9cf 	bl	8002578 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 80021da:	210a      	movs	r1, #10
 80021dc:	4870      	ldr	r0, [pc, #448]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80021de:	f003 fb73 	bl	80058c8 <HAL_HRTIM_PollForDLLCalibration>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_HRTIM1_Init+0x98>
  {
    Error_Handler();
 80021e8:	f000 f9c6 	bl	8002578 <Error_Handler>
  }
  pADCTriggerCfg.UpdateSource = HRTIM_ADCTRIGGERUPDATE_TIMER_A;
 80021ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  pADCTriggerCfg.Trigger = HRTIM_ADCTRIGGEREVENT24_TIMERA_CMP3;
 80021f4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80021f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (HAL_HRTIM_ADCTriggerConfig(&hhrtim1, HRTIM_ADCTRIGGER_2, &pADCTriggerCfg) != HAL_OK)
 80021fc:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8002200:	461a      	mov	r2, r3
 8002202:	2102      	movs	r1, #2
 8002204:	4866      	ldr	r0, [pc, #408]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 8002206:	f003 fbbb 	bl	8005980 <HAL_HRTIM_ADCTriggerConfig>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_HRTIM1_Init+0xc0>
  {
    Error_Handler();
 8002210:	f000 f9b2 	bl	8002578 <Error_Handler>
  }
  pTimeBaseCfg.Period = 10240;
 8002214:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002218:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.RepetitionCounter = 10-1;
 800221c:	2309      	movs	r3, #9
 800221e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL16;
 8002222:	2301      	movs	r3, #1
 8002224:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8002228:	2308      	movs	r3, #8
 800222a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 800222e:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8002232:	461a      	mov	r2, r3
 8002234:	2100      	movs	r1, #0
 8002236:	485a      	ldr	r0, [pc, #360]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 8002238:	f003 fb7a 	bl	8005930 <HAL_HRTIM_TimeBaseConfig>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <MX_HRTIM1_Init+0xf2>
  {
    Error_Handler();
 8002242:	f000 f999 	bl	8002578 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8002246:	2300      	movs	r3, #0
 8002248:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 800224a:	2300      	movs	r3, #0
 800224c:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.DMASrcAddress = 0x0000;
 800224e:	2300      	movs	r3, #0
 8002250:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.DMADstAddress = 0x0000;
 8002252:	2300      	movs	r3, #0
 8002254:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.DMASize = 0x1;
 8002256:	2301      	movs	r3, #1
 8002258:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 800225a:	2300      	movs	r3, #0
 800225c:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 800225e:	2300      	movs	r3, #0
 8002260:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8002262:	2300      	movs	r3, #0
 8002264:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8002266:	2300      	movs	r3, #0
 8002268:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 800226a:	2300      	movs	r3, #0
 800226c:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 800226e:	2300      	movs	r3, #0
 8002270:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8002278:	2300      	movs	r3, #0
 800227a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 800227e:	2300      	movs	r3, #0
 8002280:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8002284:	2300      	movs	r3, #0
 8002286:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 800228a:	2300      	movs	r3, #0
 800228c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_ENABLED;
 8002290:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002294:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8002298:	2300      	movs	r3, #0
 800229a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 800229e:	2300      	movs	r3, #0
 80022a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80022a4:	2300      	movs	r3, #0
 80022a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80022aa:	2300      	movs	r3, #0
 80022ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 80022b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80022b4:	461a      	mov	r2, r3
 80022b6:	2100      	movs	r1, #0
 80022b8:	4839      	ldr	r0, [pc, #228]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80022ba:	f003 fc0b 	bl	8005ad4 <HAL_HRTIM_WaveformTimerConfig>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_HRTIM1_Init+0x174>
  {
    Error_Handler();
 80022c4:	f000 f958 	bl	8002578 <Error_Handler>
  }
  pCompareCfg.CompareValue = 1000;
 80022c8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80022ce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80022d2:	2201      	movs	r2, #1
 80022d4:	2100      	movs	r1, #0
 80022d6:	4832      	ldr	r0, [pc, #200]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80022d8:	f003 fcee 	bl	8005cb8 <HAL_HRTIM_WaveformCompareConfig>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <MX_HRTIM1_Init+0x192>
  {
    Error_Handler();
 80022e2:	f000 f949 	bl	8002578 <Error_Handler>
  }
  pCompareCfg.CompareValue = 200;
 80022e6:	23c8      	movs	r3, #200	@ 0xc8
 80022e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 80022ea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80022ee:	2204      	movs	r2, #4
 80022f0:	2100      	movs	r1, #0
 80022f2:	482b      	ldr	r0, [pc, #172]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 80022f4:	f003 fce0 	bl	8005cb8 <HAL_HRTIM_WaveformCompareConfig>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <MX_HRTIM1_Init+0x1ae>
  {
    Error_Handler();
 80022fe:	f000 f93b 	bl	8002578 <Error_Handler>
  }
  pDeadTimeCfg.Prescaler = HRTIM_TIMDEADTIME_PRESCALERRATIO_MUL8;
 8002302:	2300      	movs	r3, #0
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
  pDeadTimeCfg.RisingValue = 150;
 8002306:	2396      	movs	r3, #150	@ 0x96
 8002308:	62bb      	str	r3, [r7, #40]	@ 0x28
  pDeadTimeCfg.RisingSign = HRTIM_TIMDEADTIME_RISINGSIGN_POSITIVE;
 800230a:	2300      	movs	r3, #0
 800230c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pDeadTimeCfg.RisingLock = HRTIM_TIMDEADTIME_RISINGLOCK_WRITE;
 800230e:	2300      	movs	r3, #0
 8002310:	633b      	str	r3, [r7, #48]	@ 0x30
  pDeadTimeCfg.RisingSignLock = HRTIM_TIMDEADTIME_RISINGSIGNLOCK_WRITE;
 8002312:	2300      	movs	r3, #0
 8002314:	637b      	str	r3, [r7, #52]	@ 0x34
  pDeadTimeCfg.FallingValue = 150;
 8002316:	2396      	movs	r3, #150	@ 0x96
 8002318:	63bb      	str	r3, [r7, #56]	@ 0x38
  pDeadTimeCfg.FallingSign = HRTIM_TIMDEADTIME_FALLINGSIGN_POSITIVE;
 800231a:	2300      	movs	r3, #0
 800231c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pDeadTimeCfg.FallingLock = HRTIM_TIMDEADTIME_FALLINGLOCK_WRITE;
 800231e:	2300      	movs	r3, #0
 8002320:	643b      	str	r3, [r7, #64]	@ 0x40
  pDeadTimeCfg.FallingSignLock = HRTIM_TIMDEADTIME_FALLINGSIGNLOCK_WRITE;
 8002322:	2300      	movs	r3, #0
 8002324:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_HRTIM_DeadTimeConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pDeadTimeCfg) != HAL_OK)
 8002326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800232a:	461a      	mov	r2, r3
 800232c:	2100      	movs	r1, #0
 800232e:	481c      	ldr	r0, [pc, #112]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 8002330:	f003 fc42 	bl	8005bb8 <HAL_HRTIM_DeadTimeConfig>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <MX_HRTIM1_Init+0x1ea>
  {
    Error_Handler();
 800233a:	f000 f91d 	bl	8002578 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 800233e:	2300      	movs	r3, #0
 8002340:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMPER;
 8002342:	2304      	movs	r3, #4
 8002344:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 8002346:	2308      	movs	r3, #8
 8002348:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8002352:	2300      	movs	r3, #0
 8002354:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8002356:	2300      	movs	r3, #0
 8002358:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 800235a:	2300      	movs	r3, #0
 800235c:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 800235e:	1d3b      	adds	r3, r7, #4
 8002360:	2201      	movs	r2, #1
 8002362:	2100      	movs	r1, #0
 8002364:	480e      	ldr	r0, [pc, #56]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 8002366:	f003 fe15 	bl	8005f94 <HAL_HRTIM_WaveformOutputConfig>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <MX_HRTIM1_Init+0x220>
  {
    Error_Handler();
 8002370:	f000 f902 	bl	8002578 <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8002374:	2300      	movs	r3, #0
 8002376:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 800237c:	1d3b      	adds	r3, r7, #4
 800237e:	2202      	movs	r2, #2
 8002380:	2100      	movs	r1, #0
 8002382:	4807      	ldr	r0, [pc, #28]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 8002384:	f003 fe06 	bl	8005f94 <HAL_HRTIM_WaveformOutputConfig>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <MX_HRTIM1_Init+0x23e>
  {
    Error_Handler();
 800238e:	f000 f8f3 	bl	8002578 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8002392:	4803      	ldr	r0, [pc, #12]	@ (80023a0 <MX_HRTIM1_Init+0x24c>)
 8002394:	f000 f9ca 	bl	800272c <HAL_HRTIM_MspPostInit>

}
 8002398:	bf00      	nop
 800239a:	37c0      	adds	r7, #192	@ 0xc0
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	2000033c 	.word	0x2000033c
 80023a4:	40017400 	.word	0x40017400

080023a8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b088      	sub	sp, #32
 80023ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ae:	f107 0310 	add.w	r3, r7, #16
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	605a      	str	r2, [r3, #4]
 80023c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023c6:	4b20      	ldr	r3, [pc, #128]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023c8:	4a20      	ldr	r2, [pc, #128]	@ (800244c <MX_TIM1_Init+0xa4>)
 80023ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64-1;
 80023cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023ce:	223f      	movs	r2, #63	@ 0x3f
 80023d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023d2:	4b1d      	ldr	r3, [pc, #116]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 80023d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023da:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80023de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e0:	4b19      	ldr	r3, [pc, #100]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023e6:	4b18      	ldr	r3, [pc, #96]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ec:	4b16      	ldr	r3, [pc, #88]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023f2:	4815      	ldr	r0, [pc, #84]	@ (8002448 <MX_TIM1_Init+0xa0>)
 80023f4:	f005 fcfa 	bl	8007dec <HAL_TIM_Base_Init>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80023fe:	f000 f8bb 	bl	8002578 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002402:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002406:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002408:	f107 0310 	add.w	r3, r7, #16
 800240c:	4619      	mov	r1, r3
 800240e:	480e      	ldr	r0, [pc, #56]	@ (8002448 <MX_TIM1_Init+0xa0>)
 8002410:	f005 fea2 	bl	8008158 <HAL_TIM_ConfigClockSource>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800241a:	f000 f8ad 	bl	8002578 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800241e:	2300      	movs	r3, #0
 8002420:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002422:	2300      	movs	r3, #0
 8002424:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800242a:	1d3b      	adds	r3, r7, #4
 800242c:	4619      	mov	r1, r3
 800242e:	4806      	ldr	r0, [pc, #24]	@ (8002448 <MX_TIM1_Init+0xa0>)
 8002430:	f006 f8a2 	bl	8008578 <HAL_TIMEx_MasterConfigSynchronization>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800243a:	f000 f89d 	bl	8002578 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800243e:	bf00      	nop
 8002440:	3720      	adds	r7, #32
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	20000418 	.word	0x20000418
 800244c:	40012c00 	.word	0x40012c00

08002450 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002454:	4b14      	ldr	r3, [pc, #80]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 8002456:	4a15      	ldr	r2, [pc, #84]	@ (80024ac <MX_USART1_UART_Init+0x5c>)
 8002458:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800245a:	4b13      	ldr	r3, [pc, #76]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 800245c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002460:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002462:	4b11      	ldr	r3, [pc, #68]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002468:	4b0f      	ldr	r3, [pc, #60]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 800246a:	2200      	movs	r2, #0
 800246c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800246e:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 8002470:	2200      	movs	r2, #0
 8002472:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002474:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 8002476:	220c      	movs	r2, #12
 8002478:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800247a:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 800247c:	2200      	movs	r2, #0
 800247e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002480:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 8002482:	2200      	movs	r2, #0
 8002484:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002486:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 8002488:	2200      	movs	r2, #0
 800248a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 800248e:	2200      	movs	r2, #0
 8002490:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002492:	4805      	ldr	r0, [pc, #20]	@ (80024a8 <MX_USART1_UART_Init+0x58>)
 8002494:	f006 f8fc 	bl	8008690 <HAL_UART_Init>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800249e:	f000 f86b 	bl	8002578 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20000464 	.word	0x20000464
 80024ac:	40013800 	.word	0x40013800

080024b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80024b6:	4b10      	ldr	r3, [pc, #64]	@ (80024f8 <MX_DMA_Init+0x48>)
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	4a0f      	ldr	r2, [pc, #60]	@ (80024f8 <MX_DMA_Init+0x48>)
 80024bc:	f043 0301 	orr.w	r3, r3, #1
 80024c0:	6153      	str	r3, [r2, #20]
 80024c2:	4b0d      	ldr	r3, [pc, #52]	@ (80024f8 <MX_DMA_Init+0x48>)
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	607b      	str	r3, [r7, #4]
 80024cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	2100      	movs	r1, #0
 80024d2:	200e      	movs	r0, #14
 80024d4:	f002 fce7 	bl	8004ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80024d8:	200e      	movs	r0, #14
 80024da:	f002 fd00 	bl	8004ede <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2100      	movs	r1, #0
 80024e2:	200f      	movs	r0, #15
 80024e4:	f002 fcdf 	bl	8004ea6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80024e8:	200f      	movs	r0, #15
 80024ea:	f002 fcf8 	bl	8004ede <HAL_NVIC_EnableIRQ>

}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000

080024fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002502:	f107 030c 	add.w	r3, r7, #12
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	605a      	str	r2, [r3, #4]
 800250c:	609a      	str	r2, [r3, #8]
 800250e:	60da      	str	r2, [r3, #12]
 8002510:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002512:	4b17      	ldr	r3, [pc, #92]	@ (8002570 <MX_GPIO_Init+0x74>)
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	4a16      	ldr	r2, [pc, #88]	@ (8002570 <MX_GPIO_Init+0x74>)
 8002518:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800251c:	6153      	str	r3, [r2, #20]
 800251e:	4b14      	ldr	r3, [pc, #80]	@ (8002570 <MX_GPIO_Init+0x74>)
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800252a:	4b11      	ldr	r3, [pc, #68]	@ (8002570 <MX_GPIO_Init+0x74>)
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	4a10      	ldr	r2, [pc, #64]	@ (8002570 <MX_GPIO_Init+0x74>)
 8002530:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002534:	6153      	str	r3, [r2, #20]
 8002536:	4b0e      	ldr	r3, [pc, #56]	@ (8002570 <MX_GPIO_Init+0x74>)
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800253e:	607b      	str	r3, [r7, #4]
 8002540:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_G_Pin|LED_Y_Pin|LED_R_Pin, GPIO_PIN_RESET);
 8002542:	2200      	movs	r2, #0
 8002544:	2107      	movs	r1, #7
 8002546:	480b      	ldr	r0, [pc, #44]	@ (8002574 <MX_GPIO_Init+0x78>)
 8002548:	f003 f868 	bl	800561c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_G_Pin LED_Y_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_Y_Pin|LED_R_Pin;
 800254c:	2307      	movs	r3, #7
 800254e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002550:	2301      	movs	r3, #1
 8002552:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002558:	2300      	movs	r3, #0
 800255a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	f107 030c 	add.w	r3, r7, #12
 8002560:	4619      	mov	r1, r3
 8002562:	4804      	ldr	r0, [pc, #16]	@ (8002574 <MX_GPIO_Init+0x78>)
 8002564:	f002 fee8 	bl	8005338 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002568:	bf00      	nop
 800256a:	3720      	adds	r7, #32
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40021000 	.word	0x40021000
 8002574:	48000400 	.word	0x48000400

08002578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800257c:	b672      	cpsid	i
}
 800257e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <Error_Handler+0x8>

08002584 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800258a:	4b0f      	ldr	r3, [pc, #60]	@ (80025c8 <HAL_MspInit+0x44>)
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	4a0e      	ldr	r2, [pc, #56]	@ (80025c8 <HAL_MspInit+0x44>)
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	6193      	str	r3, [r2, #24]
 8002596:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <HAL_MspInit+0x44>)
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	607b      	str	r3, [r7, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a2:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <HAL_MspInit+0x44>)
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	4a08      	ldr	r2, [pc, #32]	@ (80025c8 <HAL_MspInit+0x44>)
 80025a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b06      	ldr	r3, [pc, #24]	@ (80025c8 <HAL_MspInit+0x44>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000

080025cc <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08a      	sub	sp, #40	@ 0x28
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 0314 	add.w	r3, r7, #20
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
 80025e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025ec:	d12c      	bne.n	8002648 <HAL_ADC_MspInit+0x7c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80025ee:	4b18      	ldr	r3, [pc, #96]	@ (8002650 <HAL_ADC_MspInit+0x84>)
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	4a17      	ldr	r2, [pc, #92]	@ (8002650 <HAL_ADC_MspInit+0x84>)
 80025f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025f8:	6153      	str	r3, [r2, #20]
 80025fa:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <HAL_ADC_MspInit+0x84>)
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002606:	4b12      	ldr	r3, [pc, #72]	@ (8002650 <HAL_ADC_MspInit+0x84>)
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	4a11      	ldr	r2, [pc, #68]	@ (8002650 <HAL_ADC_MspInit+0x84>)
 800260c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002610:	6153      	str	r3, [r2, #20]
 8002612:	4b0f      	ldr	r3, [pc, #60]	@ (8002650 <HAL_ADC_MspInit+0x84>)
 8002614:	695b      	ldr	r3, [r3, #20]
 8002616:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800261a:	60fb      	str	r3, [r7, #12]
 800261c:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = V_ADJ_Pin|V_IN_Pin|I_OUT_Pin|V_OUT_Pin;
 800261e:	230f      	movs	r3, #15
 8002620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002622:	2303      	movs	r3, #3
 8002624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	2300      	movs	r3, #0
 8002628:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800262a:	f107 0314 	add.w	r3, r7, #20
 800262e:	4619      	mov	r1, r3
 8002630:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002634:	f002 fe80 	bl	8005338 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002638:	2200      	movs	r2, #0
 800263a:	2100      	movs	r1, #0
 800263c:	2012      	movs	r0, #18
 800263e:	f002 fc32 	bl	8004ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002642:	2012      	movs	r0, #18
 8002644:	f002 fc4b 	bl	8004ede <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002648:	bf00      	nop
 800264a:	3728      	adds	r7, #40	@ 0x28
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40021000 	.word	0x40021000

08002654 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	@ 0x28
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265c:	f107 0314 	add.w	r3, r7, #20
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a1b      	ldr	r2, [pc, #108]	@ (80026e0 <HAL_CAN_MspInit+0x8c>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d130      	bne.n	80026d8 <HAL_CAN_MspInit+0x84>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002676:	4b1b      	ldr	r3, [pc, #108]	@ (80026e4 <HAL_CAN_MspInit+0x90>)
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	4a1a      	ldr	r2, [pc, #104]	@ (80026e4 <HAL_CAN_MspInit+0x90>)
 800267c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002680:	61d3      	str	r3, [r2, #28]
 8002682:	4b18      	ldr	r3, [pc, #96]	@ (80026e4 <HAL_CAN_MspInit+0x90>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268a:	613b      	str	r3, [r7, #16]
 800268c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800268e:	4b15      	ldr	r3, [pc, #84]	@ (80026e4 <HAL_CAN_MspInit+0x90>)
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	4a14      	ldr	r2, [pc, #80]	@ (80026e4 <HAL_CAN_MspInit+0x90>)
 8002694:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002698:	6153      	str	r3, [r2, #20]
 800269a:	4b12      	ldr	r3, [pc, #72]	@ (80026e4 <HAL_CAN_MspInit+0x90>)
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026b4:	2303      	movs	r3, #3
 80026b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80026b8:	2309      	movs	r3, #9
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026bc:	f107 0314 	add.w	r3, r7, #20
 80026c0:	4619      	mov	r1, r3
 80026c2:	4809      	ldr	r0, [pc, #36]	@ (80026e8 <HAL_CAN_MspInit+0x94>)
 80026c4:	f002 fe38 	bl	8005338 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 80026c8:	2200      	movs	r2, #0
 80026ca:	2100      	movs	r1, #0
 80026cc:	2014      	movs	r0, #20
 80026ce:	f002 fbea 	bl	8004ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 80026d2:	2014      	movs	r0, #20
 80026d4:	f002 fc03 	bl	8004ede <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 80026d8:	bf00      	nop
 80026da:	3728      	adds	r7, #40	@ 0x28
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40006400 	.word	0x40006400
 80026e4:	40021000 	.word	0x40021000
 80026e8:	48000400 	.word	0x48000400

080026ec <HAL_HRTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhrtim: HRTIM handle pointer
  * @retval None
  */
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002724 <HAL_HRTIM_MspInit+0x38>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d10b      	bne.n	8002716 <HAL_HRTIM_MspInit+0x2a>
  {
    /* USER CODE BEGIN HRTIM1_MspInit 0 */

    /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80026fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002728 <HAL_HRTIM_MspInit+0x3c>)
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	4a09      	ldr	r2, [pc, #36]	@ (8002728 <HAL_HRTIM_MspInit+0x3c>)
 8002704:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002708:	6193      	str	r3, [r2, #24]
 800270a:	4b07      	ldr	r3, [pc, #28]	@ (8002728 <HAL_HRTIM_MspInit+0x3c>)
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8002716:	bf00      	nop
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	40017400 	.word	0x40017400
 8002728:	40021000 	.word	0x40021000

0800272c <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	f107 030c 	add.w	r3, r7, #12
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a12      	ldr	r2, [pc, #72]	@ (8002794 <HAL_HRTIM_MspPostInit+0x68>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d11d      	bne.n	800278a <HAL_HRTIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

    /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274e:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <HAL_HRTIM_MspPostInit+0x6c>)
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	4a11      	ldr	r2, [pc, #68]	@ (8002798 <HAL_HRTIM_MspPostInit+0x6c>)
 8002754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002758:	6153      	str	r3, [r2, #20]
 800275a:	4b0f      	ldr	r3, [pc, #60]	@ (8002798 <HAL_HRTIM_MspPostInit+0x6c>)
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	60bb      	str	r3, [r7, #8]
 8002764:	68bb      	ldr	r3, [r7, #8]
    /**HRTIM1 GPIO Configuration
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002766:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800276a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276c:	2302      	movs	r3, #2
 800276e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002774:	2303      	movs	r3, #3
 8002776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8002778:	230d      	movs	r3, #13
 800277a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277c:	f107 030c 	add.w	r3, r7, #12
 8002780:	4619      	mov	r1, r3
 8002782:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002786:	f002 fdd7 	bl	8005338 <HAL_GPIO_Init>
    /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

    /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 800278a:	bf00      	nop
 800278c:	3720      	adds	r7, #32
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40017400 	.word	0x40017400
 8002798:	40021000 	.word	0x40021000

0800279c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a0d      	ldr	r2, [pc, #52]	@ (80027e0 <HAL_TIM_Base_MspInit+0x44>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d113      	bne.n	80027d6 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027ae:	4b0d      	ldr	r3, [pc, #52]	@ (80027e4 <HAL_TIM_Base_MspInit+0x48>)
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	4a0c      	ldr	r2, [pc, #48]	@ (80027e4 <HAL_TIM_Base_MspInit+0x48>)
 80027b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027b8:	6193      	str	r3, [r2, #24]
 80027ba:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <HAL_TIM_Base_MspInit+0x48>)
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80027c2:	60fb      	str	r3, [r7, #12]
 80027c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80027c6:	2200      	movs	r2, #0
 80027c8:	2100      	movs	r1, #0
 80027ca:	2019      	movs	r0, #25
 80027cc:	f002 fb6b 	bl	8004ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80027d0:	2019      	movs	r0, #25
 80027d2:	f002 fb84 	bl	8004ede <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80027d6:	bf00      	nop
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	40012c00 	.word	0x40012c00
 80027e4:	40021000 	.word	0x40021000

080027e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b08a      	sub	sp, #40	@ 0x28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f0:	f107 0314 	add.w	r3, r7, #20
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a41      	ldr	r2, [pc, #260]	@ (800290c <HAL_UART_MspInit+0x124>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d17b      	bne.n	8002902 <HAL_UART_MspInit+0x11a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800280a:	4b41      	ldr	r3, [pc, #260]	@ (8002910 <HAL_UART_MspInit+0x128>)
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	4a40      	ldr	r2, [pc, #256]	@ (8002910 <HAL_UART_MspInit+0x128>)
 8002810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002814:	6193      	str	r3, [r2, #24]
 8002816:	4b3e      	ldr	r3, [pc, #248]	@ (8002910 <HAL_UART_MspInit+0x128>)
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002822:	4b3b      	ldr	r3, [pc, #236]	@ (8002910 <HAL_UART_MspInit+0x128>)
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	4a3a      	ldr	r2, [pc, #232]	@ (8002910 <HAL_UART_MspInit+0x128>)
 8002828:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800282c:	6153      	str	r3, [r2, #20]
 800282e:	4b38      	ldr	r3, [pc, #224]	@ (8002910 <HAL_UART_MspInit+0x128>)
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800283a:	23c0      	movs	r3, #192	@ 0xc0
 800283c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283e:	2302      	movs	r3, #2
 8002840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002846:	2303      	movs	r3, #3
 8002848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800284a:	2307      	movs	r3, #7
 800284c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284e:	f107 0314 	add.w	r3, r7, #20
 8002852:	4619      	mov	r1, r3
 8002854:	482f      	ldr	r0, [pc, #188]	@ (8002914 <HAL_UART_MspInit+0x12c>)
 8002856:	f002 fd6f 	bl	8005338 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 800285a:	4b2f      	ldr	r3, [pc, #188]	@ (8002918 <HAL_UART_MspInit+0x130>)
 800285c:	4a2f      	ldr	r2, [pc, #188]	@ (800291c <HAL_UART_MspInit+0x134>)
 800285e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002860:	4b2d      	ldr	r3, [pc, #180]	@ (8002918 <HAL_UART_MspInit+0x130>)
 8002862:	2200      	movs	r2, #0
 8002864:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002866:	4b2c      	ldr	r3, [pc, #176]	@ (8002918 <HAL_UART_MspInit+0x130>)
 8002868:	2200      	movs	r2, #0
 800286a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800286c:	4b2a      	ldr	r3, [pc, #168]	@ (8002918 <HAL_UART_MspInit+0x130>)
 800286e:	2280      	movs	r2, #128	@ 0x80
 8002870:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002872:	4b29      	ldr	r3, [pc, #164]	@ (8002918 <HAL_UART_MspInit+0x130>)
 8002874:	2200      	movs	r2, #0
 8002876:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002878:	4b27      	ldr	r3, [pc, #156]	@ (8002918 <HAL_UART_MspInit+0x130>)
 800287a:	2200      	movs	r2, #0
 800287c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800287e:	4b26      	ldr	r3, [pc, #152]	@ (8002918 <HAL_UART_MspInit+0x130>)
 8002880:	2200      	movs	r2, #0
 8002882:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002884:	4b24      	ldr	r3, [pc, #144]	@ (8002918 <HAL_UART_MspInit+0x130>)
 8002886:	2200      	movs	r2, #0
 8002888:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800288a:	4823      	ldr	r0, [pc, #140]	@ (8002918 <HAL_UART_MspInit+0x130>)
 800288c:	f002 fb41 	bl	8004f12 <HAL_DMA_Init>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_UART_MspInit+0xb2>
    {
      Error_Handler();
 8002896:	f7ff fe6f 	bl	8002578 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a1e      	ldr	r2, [pc, #120]	@ (8002918 <HAL_UART_MspInit+0x130>)
 800289e:	675a      	str	r2, [r3, #116]	@ 0x74
 80028a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002918 <HAL_UART_MspInit+0x130>)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80028a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028a8:	4a1e      	ldr	r2, [pc, #120]	@ (8002924 <HAL_UART_MspInit+0x13c>)
 80028aa:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028ae:	2210      	movs	r2, #16
 80028b0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028b8:	4b19      	ldr	r3, [pc, #100]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028ba:	2280      	movs	r2, #128	@ 0x80
 80028bc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028be:	4b18      	ldr	r3, [pc, #96]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028c4:	4b16      	ldr	r3, [pc, #88]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80028ca:	4b15      	ldr	r3, [pc, #84]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028d0:	4b13      	ldr	r3, [pc, #76]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80028d6:	4812      	ldr	r0, [pc, #72]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028d8:	f002 fb1b 	bl	8004f12 <HAL_DMA_Init>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_UART_MspInit+0xfe>
    {
      Error_Handler();
 80028e2:	f7ff fe49 	bl	8002578 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028ea:	671a      	str	r2, [r3, #112]	@ 0x70
 80028ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002920 <HAL_UART_MspInit+0x138>)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028f2:	2200      	movs	r2, #0
 80028f4:	2100      	movs	r1, #0
 80028f6:	2025      	movs	r0, #37	@ 0x25
 80028f8:	f002 fad5 	bl	8004ea6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028fc:	2025      	movs	r0, #37	@ 0x25
 80028fe:	f002 faee 	bl	8004ede <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002902:	bf00      	nop
 8002904:	3728      	adds	r7, #40	@ 0x28
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	40013800 	.word	0x40013800
 8002910:	40021000 	.word	0x40021000
 8002914:	48000400 	.word	0x48000400
 8002918:	200004ec 	.word	0x200004ec
 800291c:	40020058 	.word	0x40020058
 8002920:	20000530 	.word	0x20000530
 8002924:	40020044 	.word	0x40020044

08002928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800292c:	bf00      	nop
 800292e:	e7fd      	b.n	800292c <NMI_Handler+0x4>

08002930 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002934:	bf00      	nop
 8002936:	e7fd      	b.n	8002934 <HardFault_Handler+0x4>

08002938 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800293c:	bf00      	nop
 800293e:	e7fd      	b.n	800293c <MemManage_Handler+0x4>

08002940 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <BusFault_Handler+0x4>

08002948 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800294c:	bf00      	nop
 800294e:	e7fd      	b.n	800294c <UsageFault_Handler+0x4>

08002950 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002954:	bf00      	nop
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800295e:	b480      	push	{r7}
 8002960:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002962:	bf00      	nop
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800297e:	f000 f987 	bl	8002c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800298c:	4802      	ldr	r0, [pc, #8]	@ (8002998 <DMA1_Channel4_IRQHandler+0x10>)
 800298e:	f002 fbe2 	bl	8005156 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002992:	bf00      	nop
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000530 	.word	0x20000530

0800299c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80029a0:	4802      	ldr	r0, [pc, #8]	@ (80029ac <DMA1_Channel5_IRQHandler+0x10>)
 80029a2:	f002 fbd8 	bl	8005156 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80029a6:	bf00      	nop
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	200004ec 	.word	0x200004ec

080029b0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80029b4:	4802      	ldr	r0, [pc, #8]	@ (80029c0 <ADC1_2_IRQHandler+0x10>)
 80029b6:	f000 fb5f 	bl	8003078 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	200002c4 	.word	0x200002c4

080029c4 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80029c8:	4802      	ldr	r0, [pc, #8]	@ (80029d4 <CAN_RX0_IRQHandler+0x10>)
 80029ca:	f001 ff62 	bl	8004892 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	20000314 	.word	0x20000314

080029d8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029dc:	4802      	ldr	r0, [pc, #8]	@ (80029e8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80029de:	f005 fab9 	bl	8007f54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000418 	.word	0x20000418

080029ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
  */
void USART1_IRQHandler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */


  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80029f0:	4802      	ldr	r0, [pc, #8]	@ (80029fc <USART1_IRQHandler+0x10>)
 80029f2:	f005 ff25 	bl	8008840 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000464 	.word	0x20000464

08002a00 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return 1;
 8002a04:	2301      	movs	r3, #1
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <_kill>:

int _kill(int pid, int sig)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a1a:	f008 fce3 	bl	800b3e4 <__errno>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2216      	movs	r2, #22
 8002a22:	601a      	str	r2, [r3, #0]
  return -1;
 8002a24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <_exit>:

void _exit (int status)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a38:	f04f 31ff 	mov.w	r1, #4294967295
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f7ff ffe7 	bl	8002a10 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a42:	bf00      	nop
 8002a44:	e7fd      	b.n	8002a42 <_exit+0x12>

08002a46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b086      	sub	sp, #24
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	60f8      	str	r0, [r7, #12]
 8002a4e:	60b9      	str	r1, [r7, #8]
 8002a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
 8002a56:	e00a      	b.n	8002a6e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a58:	f3af 8000 	nop.w
 8002a5c:	4601      	mov	r1, r0
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	60ba      	str	r2, [r7, #8]
 8002a64:	b2ca      	uxtb	r2, r1
 8002a66:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	429a      	cmp	r2, r3
 8002a74:	dbf0      	blt.n	8002a58 <_read+0x12>
  }

  return len;
 8002a76:	687b      	ldr	r3, [r7, #4]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	e009      	b.n	8002aa6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	1c5a      	adds	r2, r3, #1
 8002a96:	60ba      	str	r2, [r7, #8]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	dbf1      	blt.n	8002a92 <_write+0x12>
  }
  return len;
 8002aae:	687b      	ldr	r3, [r7, #4]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <_close>:

int _close(int file)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ac0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	370c      	adds	r7, #12
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ae0:	605a      	str	r2, [r3, #4]
  return 0;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <_isatty>:

int _isatty(int file)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002af8:	2301      	movs	r3, #1
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b085      	sub	sp, #20
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	60f8      	str	r0, [r7, #12]
 8002b0e:	60b9      	str	r1, [r7, #8]
 8002b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3714      	adds	r7, #20
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b28:	4a14      	ldr	r2, [pc, #80]	@ (8002b7c <_sbrk+0x5c>)
 8002b2a:	4b15      	ldr	r3, [pc, #84]	@ (8002b80 <_sbrk+0x60>)
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b34:	4b13      	ldr	r3, [pc, #76]	@ (8002b84 <_sbrk+0x64>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d102      	bne.n	8002b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b3c:	4b11      	ldr	r3, [pc, #68]	@ (8002b84 <_sbrk+0x64>)
 8002b3e:	4a12      	ldr	r2, [pc, #72]	@ (8002b88 <_sbrk+0x68>)
 8002b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b42:	4b10      	ldr	r3, [pc, #64]	@ (8002b84 <_sbrk+0x64>)
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4413      	add	r3, r2
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d207      	bcs.n	8002b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b50:	f008 fc48 	bl	800b3e4 <__errno>
 8002b54:	4603      	mov	r3, r0
 8002b56:	220c      	movs	r2, #12
 8002b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5e:	e009      	b.n	8002b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b60:	4b08      	ldr	r3, [pc, #32]	@ (8002b84 <_sbrk+0x64>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b66:	4b07      	ldr	r3, [pc, #28]	@ (8002b84 <_sbrk+0x64>)
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	4a05      	ldr	r2, [pc, #20]	@ (8002b84 <_sbrk+0x64>)
 8002b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b72:	68fb      	ldr	r3, [r7, #12]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	20003000 	.word	0x20003000
 8002b80:	00000400 	.word	0x00000400
 8002b84:	20000614 	.word	0x20000614
 8002b88:	20000768 	.word	0x20000768

08002b8c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b90:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <SystemInit+0x20>)
 8002b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b96:	4a05      	ldr	r2, [pc, #20]	@ (8002bac <SystemInit+0x20>)
 8002b98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	e000ed00 	.word	0xe000ed00

08002bb0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002bb0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002be8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002bb4:	f7ff ffea 	bl	8002b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002bb8:	480c      	ldr	r0, [pc, #48]	@ (8002bec <LoopForever+0x6>)
  ldr r1, =_edata
 8002bba:	490d      	ldr	r1, [pc, #52]	@ (8002bf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002bbc:	4a0d      	ldr	r2, [pc, #52]	@ (8002bf4 <LoopForever+0xe>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc0:	e002      	b.n	8002bc8 <LoopCopyDataInit>

08002bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bc6:	3304      	adds	r3, #4

08002bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bcc:	d3f9      	bcc.n	8002bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bce:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002bd0:	4c0a      	ldr	r4, [pc, #40]	@ (8002bfc <LoopForever+0x16>)
  movs r3, #0
 8002bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd4:	e001      	b.n	8002bda <LoopFillZerobss>

08002bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bd8:	3204      	adds	r2, #4

08002bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bdc:	d3fb      	bcc.n	8002bd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bde:	f008 fc07 	bl	800b3f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002be2:	f7fe ff7b 	bl	8001adc <main>

08002be6 <LoopForever>:

LoopForever:
    b LoopForever
 8002be6:	e7fe      	b.n	8002be6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002be8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf0:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8002bf4:	0800e508 	.word	0x0800e508
  ldr r2, =_sbss
 8002bf8:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8002bfc:	20000768 	.word	0x20000768

08002c00 <CAN_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002c00:	e7fe      	b.n	8002c00 <CAN_RX1_IRQHandler>
	...

08002c04 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c08:	4b08      	ldr	r3, [pc, #32]	@ (8002c2c <HAL_Init+0x28>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a07      	ldr	r2, [pc, #28]	@ (8002c2c <HAL_Init+0x28>)
 8002c0e:	f043 0310 	orr.w	r3, r3, #16
 8002c12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c14:	2003      	movs	r0, #3
 8002c16:	f002 f93b 	bl	8004e90 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c1a:	200f      	movs	r0, #15
 8002c1c:	f000 f808 	bl	8002c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c20:	f7ff fcb0 	bl	8002584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	40022000 	.word	0x40022000

08002c30 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c38:	4b12      	ldr	r3, [pc, #72]	@ (8002c84 <HAL_InitTick+0x54>)
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	4b12      	ldr	r3, [pc, #72]	@ (8002c88 <HAL_InitTick+0x58>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	4619      	mov	r1, r3
 8002c42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f002 f953 	bl	8004efa <HAL_SYSTICK_Config>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e00e      	b.n	8002c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2b0f      	cmp	r3, #15
 8002c62:	d80a      	bhi.n	8002c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c64:	2200      	movs	r2, #0
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	f04f 30ff 	mov.w	r0, #4294967295
 8002c6c:	f002 f91b 	bl	8004ea6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c70:	4a06      	ldr	r2, [pc, #24]	@ (8002c8c <HAL_InitTick+0x5c>)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
 8002c78:	e000      	b.n	8002c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20000054 	.word	0x20000054
 8002c88:	2000005c 	.word	0x2000005c
 8002c8c:	20000058 	.word	0x20000058

08002c90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c90:	b480      	push	{r7}
 8002c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c94:	4b06      	ldr	r3, [pc, #24]	@ (8002cb0 <HAL_IncTick+0x20>)
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4b06      	ldr	r3, [pc, #24]	@ (8002cb4 <HAL_IncTick+0x24>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4413      	add	r3, r2
 8002ca0:	4a04      	ldr	r2, [pc, #16]	@ (8002cb4 <HAL_IncTick+0x24>)
 8002ca2:	6013      	str	r3, [r2, #0]
}
 8002ca4:	bf00      	nop
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	2000005c 	.word	0x2000005c
 8002cb4:	20000618 	.word	0x20000618

08002cb8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  return uwTick;  
 8002cbc:	4b03      	ldr	r3, [pc, #12]	@ (8002ccc <HAL_GetTick+0x14>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	20000618 	.word	0x20000618

08002cd0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cd8:	f7ff ffee 	bl	8002cb8 <HAL_GetTick>
 8002cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce8:	d005      	beq.n	8002cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cea:	4b0a      	ldr	r3, [pc, #40]	@ (8002d14 <HAL_Delay+0x44>)
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	4413      	add	r3, r2
 8002cf4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002cf6:	bf00      	nop
 8002cf8:	f7ff ffde 	bl	8002cb8 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d8f7      	bhi.n	8002cf8 <HAL_Delay+0x28>
  {
  }
}
 8002d08:	bf00      	nop
 8002d0a:	bf00      	nop
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	2000005c 	.word	0x2000005c

08002d18 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b09a      	sub	sp, #104	@ 0x68
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d101      	bne.n	8002d74 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e172      	b.n	800305a <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	691b      	ldr	r3, [r3, #16]
 8002d78:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d176      	bne.n	8002e74 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d152      	bne.n	8002e34 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff fc0f 	bl	80025cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d13b      	bne.n	8002e34 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f001 f8e1 	bl	8003f84 <ADC_Disable>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dcc:	f003 0310 	and.w	r3, r3, #16
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d12f      	bne.n	8002e34 <HAL_ADC_Init+0xe0>
 8002dd4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d12b      	bne.n	8002e34 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002de4:	f023 0302 	bic.w	r3, r3, #2
 8002de8:	f043 0202 	orr.w	r2, r3, #2
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002dfe:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002e0e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e10:	4b94      	ldr	r3, [pc, #592]	@ (8003064 <HAL_ADC_Init+0x310>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a94      	ldr	r2, [pc, #592]	@ (8003068 <HAL_ADC_Init+0x314>)
 8002e16:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1a:	0c9a      	lsrs	r2, r3, #18
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e26:	e002      	b.n	8002e2e <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1f9      	bne.n	8002e28 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d007      	beq.n	8002e52 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002e4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e50:	d110      	bne.n	8002e74 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	f023 0312 	bic.w	r3, r3, #18
 8002e5a:	f043 0210 	orr.w	r2, r3, #16
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e66:	f043 0201 	orr.w	r2, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e78:	f003 0310 	and.w	r3, r3, #16
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f040 80df 	bne.w	8003040 <HAL_ADC_Init+0x2ec>
 8002e82:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f040 80da 	bne.w	8003040 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f040 80d2 	bne.w	8003040 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002ea4:	f043 0202 	orr.w	r2, r3, #2
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eac:	4b6f      	ldr	r3, [pc, #444]	@ (800306c <HAL_ADC_Init+0x318>)
 8002eae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002eb8:	d102      	bne.n	8002ec0 <HAL_ADC_Init+0x16c>
 8002eba:	4b6d      	ldr	r3, [pc, #436]	@ (8003070 <HAL_ADC_Init+0x31c>)
 8002ebc:	60fb      	str	r3, [r7, #12]
 8002ebe:	e002      	b.n	8002ec6 <HAL_ADC_Init+0x172>
 8002ec0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002ec4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 0303 	and.w	r3, r3, #3
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d108      	bne.n	8002ee6 <HAL_ADC_Init+0x192>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d101      	bne.n	8002ee6 <HAL_ADC_Init+0x192>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <HAL_ADC_Init+0x194>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d11c      	bne.n	8002f26 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002eec:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d010      	beq.n	8002f14 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d107      	bne.n	8002f0e <HAL_ADC_Init+0x1ba>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d101      	bne.n	8002f0e <HAL_ADC_Init+0x1ba>
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <HAL_ADC_Init+0x1bc>
 8002f0e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d108      	bne.n	8002f26 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002f14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	431a      	orrs	r2, r3
 8002f22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f24:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	7e5b      	ldrb	r3, [r3, #25]
 8002f2a:	035b      	lsls	r3, r3, #13
 8002f2c:	687a      	ldr	r2, [r7, #4]
 8002f2e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f30:	2a01      	cmp	r2, #1
 8002f32:	d002      	beq.n	8002f3a <HAL_ADC_Init+0x1e6>
 8002f34:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002f38:	e000      	b.n	8002f3c <HAL_ADC_Init+0x1e8>
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	431a      	orrs	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	431a      	orrs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d11b      	bne.n	8002f92 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	7e5b      	ldrb	r3, [r3, #25]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d109      	bne.n	8002f76 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	3b01      	subs	r3, #1
 8002f68:	045a      	lsls	r2, r3, #17
 8002f6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f72:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f74:	e00d      	b.n	8002f92 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f7a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002f7e:	f043 0220 	orr.w	r2, r3, #32
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8a:	f043 0201 	orr.w	r2, r3, #1
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d007      	beq.n	8002faa <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 030c 	and.w	r3, r3, #12
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d114      	bne.n	8002fe2 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	6812      	ldr	r2, [r2, #0]
 8002fc2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002fc6:	f023 0302 	bic.w	r3, r3, #2
 8002fca:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	7e1b      	ldrb	r3, [r3, #24]
 8002fd0:	039a      	lsls	r2, r3, #14
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68da      	ldr	r2, [r3, #12]
 8002fe8:	4b22      	ldr	r3, [pc, #136]	@ (8003074 <HAL_ADC_Init+0x320>)
 8002fea:	4013      	ands	r3, r2
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6812      	ldr	r2, [r2, #0]
 8002ff0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002ff2:	430b      	orrs	r3, r1
 8002ff4:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d10c      	bne.n	8003018 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003004:	f023 010f 	bic.w	r1, r3, #15
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	69db      	ldr	r3, [r3, #28]
 800300c:	1e5a      	subs	r2, r3, #1
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	430a      	orrs	r2, r1
 8003014:	631a      	str	r2, [r3, #48]	@ 0x30
 8003016:	e007      	b.n	8003028 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 020f 	bic.w	r2, r2, #15
 8003026:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	f023 0303 	bic.w	r3, r3, #3
 8003036:	f043 0201 	orr.w	r2, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	641a      	str	r2, [r3, #64]	@ 0x40
 800303e:	e00a      	b.n	8003056 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003044:	f023 0312 	bic.w	r3, r3, #18
 8003048:	f043 0210 	orr.w	r2, r3, #16
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8003050:	2301      	movs	r3, #1
 8003052:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003056:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800305a:	4618      	mov	r0, r3
 800305c:	3768      	adds	r7, #104	@ 0x68
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20000054 	.word	0x20000054
 8003068:	431bde83 	.word	0x431bde83
 800306c:	50000300 	.word	0x50000300
 8003070:	50000100 	.word	0x50000100
 8003074:	fff0c007 	.word	0xfff0c007

08003078 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b088      	sub	sp, #32
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8003080:	2300      	movs	r3, #0
 8003082:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8003084:	2300      	movs	r3, #0
 8003086:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8003088:	2300      	movs	r3, #0
 800308a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d004      	beq.n	80030b0 <HAL_ADC_IRQHandler+0x38>
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d109      	bne.n	80030c4 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d076      	beq.n	80031a8 <HAL_ADC_IRQHandler+0x130>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f003 0308 	and.w	r3, r3, #8
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d071      	beq.n	80031a8 <HAL_ADC_IRQHandler+0x130>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f003 0310 	and.w	r3, r3, #16
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d105      	bne.n	80030dc <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80030dc:	4b82      	ldr	r3, [pc, #520]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f003 031f 	and.w	r3, r3, #31
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d010      	beq.n	800310a <HAL_ADC_IRQHandler+0x92>
 80030e8:	4b7f      	ldr	r3, [pc, #508]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	2b05      	cmp	r3, #5
 80030f2:	d00a      	beq.n	800310a <HAL_ADC_IRQHandler+0x92>
 80030f4:	4b7c      	ldr	r3, [pc, #496]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 031f 	and.w	r3, r3, #31
 80030fc:	2b09      	cmp	r3, #9
 80030fe:	d004      	beq.n	800310a <HAL_ADC_IRQHandler+0x92>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003108:	d104      	bne.n	8003114 <HAL_ADC_IRQHandler+0x9c>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	61bb      	str	r3, [r7, #24]
 8003112:	e003      	b.n	800311c <HAL_ADC_IRQHandler+0xa4>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003114:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003126:	2b00      	cmp	r3, #0
 8003128:	d137      	bne.n	800319a <HAL_ADC_IRQHandler+0x122>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8003130:	2b00      	cmp	r3, #0
 8003132:	d132      	bne.n	800319a <HAL_ADC_IRQHandler+0x122>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	f003 0308 	and.w	r3, r3, #8
 800313a:	2b00      	cmp	r3, #0
 800313c:	d02d      	beq.n	800319a <HAL_ADC_IRQHandler+0x122>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	d11a      	bne.n	8003182 <HAL_ADC_IRQHandler+0x10a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 020c 	bic.w	r2, r2, #12
 800315a:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003160:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	641a      	str	r2, [r3, #64]	@ 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d112      	bne.n	800319a <HAL_ADC_IRQHandler+0x122>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003178:	f043 0201 	orr.w	r2, r3, #1
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003180:	e00b      	b.n	800319a <HAL_ADC_IRQHandler+0x122>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003186:	f043 0210 	orr.w	r2, r3, #16
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	641a      	str	r2, [r3, #64]	@ 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003192:	f043 0201 	orr.w	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff fdbc 	bl	8002d18 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	220c      	movs	r2, #12
 80031a6:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	f003 0320 	and.w	r3, r3, #32
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d004      	beq.n	80031bc <HAL_ADC_IRQHandler+0x144>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f003 0320 	and.w	r3, r3, #32
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10b      	bne.n	80031d4 <HAL_ADC_IRQHandler+0x15c>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 80a5 	beq.w	8003312 <HAL_ADC_IRQHandler+0x29a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	f000 809f 	beq.w	8003312 <HAL_ADC_IRQHandler+0x29a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	641a      	str	r2, [r3, #64]	@ 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80031e0:	4b41      	ldr	r3, [pc, #260]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f003 031f 	and.w	r3, r3, #31
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d010      	beq.n	800320e <HAL_ADC_IRQHandler+0x196>
 80031ec:	4b3e      	ldr	r3, [pc, #248]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f003 031f 	and.w	r3, r3, #31
 80031f4:	2b05      	cmp	r3, #5
 80031f6:	d00a      	beq.n	800320e <HAL_ADC_IRQHandler+0x196>
 80031f8:	4b3b      	ldr	r3, [pc, #236]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	f003 031f 	and.w	r3, r3, #31
 8003200:	2b09      	cmp	r3, #9
 8003202:	d004      	beq.n	800320e <HAL_ADC_IRQHandler+0x196>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800320c:	d104      	bne.n	8003218 <HAL_ADC_IRQHandler+0x1a0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	61bb      	str	r3, [r7, #24]
 8003216:	e003      	b.n	8003220 <HAL_ADC_IRQHandler+0x1a8>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003218:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003226:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d16a      	bne.n	8003304 <HAL_ADC_IRQHandler+0x28c>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00b      	beq.n	8003250 <HAL_ADC_IRQHandler+0x1d8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8003242:	2b00      	cmp	r3, #0
 8003244:	d15e      	bne.n	8003304 <HAL_ADC_IRQHandler+0x28c>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 800324c:	2b00      	cmp	r3, #0
 800324e:	d159      	bne.n	8003304 <HAL_ADC_IRQHandler+0x28c>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003256:	2b00      	cmp	r3, #0
 8003258:	d054      	beq.n	8003304 <HAL_ADC_IRQHandler+0x28c>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 800325a:	4b23      	ldr	r3, [pc, #140]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 031f 	and.w	r3, r3, #31
 8003262:	2b00      	cmp	r3, #0
 8003264:	d010      	beq.n	8003288 <HAL_ADC_IRQHandler+0x210>
 8003266:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f003 031f 	and.w	r3, r3, #31
 800326e:	2b06      	cmp	r3, #6
 8003270:	d00a      	beq.n	8003288 <HAL_ADC_IRQHandler+0x210>
 8003272:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_ADC_IRQHandler+0x270>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 031f 	and.w	r3, r3, #31
 800327a:	2b07      	cmp	r3, #7
 800327c:	d004      	beq.n	8003288 <HAL_ADC_IRQHandler+0x210>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003286:	d104      	bne.n	8003292 <HAL_ADC_IRQHandler+0x21a>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	617b      	str	r3, [r7, #20]
 8003290:	e003      	b.n	800329a <HAL_ADC_IRQHandler+0x222>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003292:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d12f      	bne.n	8003304 <HAL_ADC_IRQHandler+0x28c>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d11c      	bne.n	80032ec <HAL_ADC_IRQHandler+0x274>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80032c0:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	641a      	str	r2, [r3, #64]	@ 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d114      	bne.n	8003304 <HAL_ADC_IRQHandler+0x28c>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032de:	f043 0201 	orr.w	r2, r3, #1
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80032e6:	e00d      	b.n	8003304 <HAL_ADC_IRQHandler+0x28c>
 80032e8:	50000300 	.word	0x50000300
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f0:	f043 0210 	orr.w	r2, r3, #16
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	641a      	str	r2, [r3, #64]	@ 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fc:	f043 0201 	orr.w	r2, r3, #1
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	645a      	str	r2, [r3, #68]	@ 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f7fe facb 	bl	80018a0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2260      	movs	r2, #96	@ 0x60
 8003310:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003318:	2b00      	cmp	r3, #0
 800331a:	d011      	beq.n	8003340 <HAL_ADC_IRQHandler+0x2c8>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00c      	beq.n	8003340 <HAL_ADC_IRQHandler+0x2c8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7ff fcfa 	bl	8002d2c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2280      	movs	r2, #128	@ 0x80
 800333e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d012      	beq.n	8003370 <HAL_ADC_IRQHandler+0x2f8>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00d      	beq.n	8003370 <HAL_ADC_IRQHandler+0x2f8>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f9b7 	bl	80036d4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800336e:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003376:	2b00      	cmp	r3, #0
 8003378:	d012      	beq.n	80033a0 <HAL_ADC_IRQHandler+0x328>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003380:	2b00      	cmp	r3, #0
 8003382:	d00d      	beq.n	80033a0 <HAL_ADC_IRQHandler+0x328>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003388:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f9a9 	bl	80036e8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800339e:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	f003 0310 	and.w	r3, r3, #16
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d03b      	beq.n	8003422 <HAL_ADC_IRQHandler+0x3aa>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f003 0310 	and.w	r3, r3, #16
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d036      	beq.n	8003422 <HAL_ADC_IRQHandler+0x3aa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d102      	bne.n	80033c2 <HAL_ADC_IRQHandler+0x34a>
    {
      overrun_error = 1U;
 80033bc:	2301      	movs	r3, #1
 80033be:	61fb      	str	r3, [r7, #28]
 80033c0:	e019      	b.n	80033f6 <HAL_ADC_IRQHandler+0x37e>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80033c2:	4b29      	ldr	r3, [pc, #164]	@ (8003468 <HAL_ADC_IRQHandler+0x3f0>)
 80033c4:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 031f 	and.w	r3, r3, #31
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d109      	bne.n	80033e6 <HAL_ADC_IRQHandler+0x36e>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d10a      	bne.n	80033f6 <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 80033e0:	2301      	movs	r3, #1
 80033e2:	61fb      	str	r3, [r7, #28]
 80033e4:	e007      	b.n	80033f6 <HAL_ADC_IRQHandler+0x37e>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <HAL_ADC_IRQHandler+0x37e>
        {
          overrun_error = 1U;  
 80033f2:	2301      	movs	r3, #1
 80033f4:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d10e      	bne.n	800341a <HAL_ADC_IRQHandler+0x3a2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003400:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340c:	f043 0202 	orr.w	r2, r3, #2
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f7ff fc93 	bl	8002d40 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2210      	movs	r2, #16
 8003420:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003428:	2b00      	cmp	r3, #0
 800342a:	d018      	beq.n	800345e <HAL_ADC_IRQHandler+0x3e6>
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003432:	2b00      	cmp	r3, #0
 8003434:	d013      	beq.n	800345e <HAL_ADC_IRQHandler+0x3e6>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	641a      	str	r2, [r3, #64]	@ 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003446:	f043 0208 	orr.w	r2, r3, #8
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003456:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 f931 	bl	80036c0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 800345e:	bf00      	nop
 8003460:	3720      	adds	r7, #32
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	50000300 	.word	0x50000300

0800346c <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003476:	2300      	movs	r3, #0
 8003478:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <HAL_ADCEx_Calibration_Start+0x1c>
 8003484:	2302      	movs	r3, #2
 8003486:	e05f      	b.n	8003548 <HAL_ADCEx_Calibration_Start+0xdc>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 fd77 	bl	8003f84 <ADC_Disable>
 8003496:	4603      	mov	r3, r0
 8003498:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800349a:	7bfb      	ldrb	r3, [r7, #15]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d14e      	bne.n	800353e <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	689a      	ldr	r2, [r3, #8]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 80034b4:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d107      	bne.n	80034cc <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80034ca:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	689a      	ldr	r2, [r3, #8]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80034da:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80034dc:	f7ff fbec 	bl	8002cb8 <HAL_GetTick>
 80034e0:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80034e2:	e01c      	b.n	800351e <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80034e4:	f7ff fbe8 	bl	8002cb8 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b0a      	cmp	r3, #10
 80034f0:	d915      	bls.n	800351e <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80034fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003500:	d10d      	bne.n	800351e <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	f023 0312 	bic.w	r3, r3, #18
 800350a:	f043 0210 	orr.w	r2, r3, #16
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e014      	b.n	8003548 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003528:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800352c:	d0da      	beq.n	80034e4 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	f023 0303 	bic.w	r3, r3, #3
 8003536:	f043 0201 	orr.w	r2, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003546:	7bfb      	ldrb	r3, [r7, #15]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3710      	adds	r7, #16
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003558:	2300      	movs	r3, #0
 800355a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	2b00      	cmp	r3, #0
 8003568:	f040 80a0 	bne.w	80036ac <HAL_ADCEx_InjectedStart_IT+0x15c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003572:	2b01      	cmp	r3, #1
 8003574:	d101      	bne.n	800357a <HAL_ADCEx_InjectedStart_IT+0x2a>
 8003576:	2302      	movs	r3, #2
 8003578:	e09b      	b.n	80036b2 <HAL_ADCEx_InjectedStart_IT+0x162>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2201      	movs	r2, #1
 800357e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 fc9a 	bl	8003ebc <ADC_Enable>
 8003588:	4603      	mov	r3, r0
 800358a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
      /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800358c:	7bfb      	ldrb	r3, [r7, #15]
 800358e:	2b00      	cmp	r3, #0
 8003590:	f040 8087 	bne.w	80036a2 <HAL_ADCEx_InjectedStart_IT+0x152>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003598:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800359c:	f023 0301 	bic.w	r3, r3, #1
 80035a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                        HAL_ADC_STATE_INJ_BUSY);
      
      /* Case of independent mode or multimode(for devices with several ADCs):*/
      /* Set multimode state.                                                 */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80035a8:	4b44      	ldr	r3, [pc, #272]	@ (80036bc <HAL_ADCEx_InjectedStart_IT+0x16c>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 031f 	and.w	r3, r3, #31
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d004      	beq.n	80035be <HAL_ADCEx_InjectedStart_IT+0x6e>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035bc:	d106      	bne.n	80035cc <HAL_ADCEx_InjectedStart_IT+0x7c>
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80035ca:	e005      	b.n	80035d8 <HAL_ADCEx_InjectedStart_IT+0x88>
      }
      else
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Check if a regular conversion is ongoing */
      /* Note: On this device, there is no ADC error code fields related to   */
      /*       conversions on group injected only. In case of conversion on   */
      /*       going on group regular, no error code is reset.                */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d102      	bne.n	80035ea <HAL_ADCEx_InjectedStart_IT+0x9a>
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2260      	movs	r2, #96	@ 0x60
 80035f8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC Injected context queue overflow interrupt if this feature */
      /* is enabled.                                                          */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003604:	2b00      	cmp	r3, #0
 8003606:	d007      	beq.n	8003618 <HAL_ADCEx_InjectedStart_IT+0xc8>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	685a      	ldr	r2, [r3, #4]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003616:	605a      	str	r2, [r3, #4]
      }
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	2b08      	cmp	r3, #8
 800361e:	d110      	bne.n	8003642 <HAL_ADCEx_InjectedStart_IT+0xf2>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0220 	bic.w	r2, r2, #32
 800362e:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800363e:	605a      	str	r2, [r3, #4]
          break;
 8003640:	e008      	b.n	8003654 <HAL_ADCEx_InjectedStart_IT+0x104>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8003650:	605a      	str	r2, [r3, #4]
          break;
 8003652:	bf00      	nop
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d126      	bne.n	80036b0 <HAL_ADCEx_InjectedStart_IT+0x160>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 8003662:	4b16      	ldr	r3, [pc, #88]	@ (80036bc <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 031f 	and.w	r3, r3, #31
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 800366a:	2b00      	cmp	r3, #0
 800366c:	d010      	beq.n	8003690 <HAL_ADCEx_InjectedStart_IT+0x140>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
 800366e:	4b13      	ldr	r3, [pc, #76]	@ (80036bc <HAL_ADCEx_InjectedStart_IT+0x16c>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 031f 	and.w	r3, r3, #31
 8003676:	2b06      	cmp	r3, #6
 8003678:	d00a      	beq.n	8003690 <HAL_ADCEx_InjectedStart_IT+0x140>
 800367a:	4b10      	ldr	r3, [pc, #64]	@ (80036bc <HAL_ADCEx_InjectedStart_IT+0x16c>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 031f 	and.w	r3, r3, #31
 8003682:	2b07      	cmp	r3, #7
 8003684:	d004      	beq.n	8003690 <HAL_ADCEx_InjectedStart_IT+0x140>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800368e:	d10f      	bne.n	80036b0 <HAL_ADCEx_InjectedStart_IT+0x160>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689a      	ldr	r2, [r3, #8]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f042 0208 	orr.w	r2, r2, #8
 800369e:	609a      	str	r2, [r3, #8]
 80036a0:	e006      	b.n	80036b0 <HAL_ADCEx_InjectedStart_IT+0x160>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80036aa:	e001      	b.n	80036b0 <HAL_ADCEx_InjectedStart_IT+0x160>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80036ac:	2302      	movs	r3, #2
 80036ae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80036b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	50000300 	.word	0x50000300

080036c0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b083      	sub	sp, #12
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr

080036fc <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b09d      	sub	sp, #116	@ 0x74
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003706:	2300      	movs	r3, #0
 8003708:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8003710:	2300      	movs	r3, #0
 8003712:	66bb      	str	r3, [r7, #104]	@ 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800371a:	2b01      	cmp	r3, #1
 800371c:	d101      	bne.n	8003722 <HAL_ADCEx_InjectedConfigChannel+0x26>
 800371e:	2302      	movs	r3, #2
 8003720:	e2fb      	b.n	8003d1a <HAL_ADCEx_InjectedConfigChannel+0x61e>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003736:	2b01      	cmp	r3, #1
 8003738:	d132      	bne.n	80037a0 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d124      	bne.n	800378c <HAL_ADCEx_InjectedConfigChannel+0x90>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d00c      	beq.n	8003764 <HAL_ADCEx_InjectedConfigChannel+0x68>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	021a      	lsls	r2, r3, #8
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	431a      	orrs	r2, r3
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375a:	4313      	orrs	r3, r2
 800375c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800375e:	4313      	orrs	r3, r2
 8003760:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003762:	e005      	b.n	8003770 <HAL_ADCEx_InjectedConfigChannel+0x74>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	021b      	lsls	r3, r3, #8
 800376a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800376c:	4313      	orrs	r3, r2
 800376e:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003776:	4b9c      	ldr	r3, [pc, #624]	@ (80039e8 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003778:	4013      	ands	r3, r2
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003780:	430b      	orrs	r3, r1
 8003782:	64d3      	str	r3, [r2, #76]	@ 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003788:	649a      	str	r2, [r3, #72]	@ 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800378a:	e060      	b.n	800384e <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003790:	f043 0220 	orr.w	r2, r3, #32
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	641a      	str	r2, [r3, #64]	@ 0x40
      
      tmp_hal_status = HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800379e:	e056      	b.n	800384e <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d121      	bne.n	80037ec <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	699a      	ldr	r2, [r3, #24]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	649a      	str	r2, [r3, #72]	@ 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d00e      	beq.n	80037dc <HAL_ADCEx_InjectedConfigChannel+0xe0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	1e59      	subs	r1, r3, #1
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	4319      	orrs	r1, r3
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d2:	430b      	orrs	r3, r1
 80037d4:	431a      	orrs	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	649a      	str	r2, [r3, #72]	@ 0x48
 80037da:	e007      	b.n	80037ec <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	3b01      	subs	r3, #1
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	649a      	str	r2, [r3, #72]	@ 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	4613      	mov	r3, r2
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	4413      	add	r3, r2
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	3302      	adds	r3, #2
 80037fe:	221f      	movs	r2, #31
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	43db      	mvns	r3, r3
 8003806:	4019      	ands	r1, r3
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	6818      	ldr	r0, [r3, #0]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685a      	ldr	r2, [r3, #4]
 8003810:	4613      	mov	r3, r2
 8003812:	005b      	lsls	r3, r3, #1
 8003814:	4413      	add	r3, r2
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	3302      	adds	r3, #2
 800381a:	fa00 f303 	lsl.w	r3, r0, r3
 800381e:	ea41 0203 	orr.w	r2, r1, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	649a      	str	r2, [r3, #72]	@ 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382a:	1e5a      	subs	r2, r3, #1
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	64da      	str	r2, [r3, #76]	@ 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10a      	bne.n	800384e <HAL_ADCEx_InjectedConfigChannel+0x152>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800383e:	4b6a      	ldr	r3, [pc, #424]	@ (80039e8 <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003840:	4013      	ands	r3, r2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6812      	ldr	r2, [r2, #0]
 800384a:	430b      	orrs	r3, r1
 800384c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d12d      	bne.n	80038b8 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	7f5b      	ldrb	r3, [r3, #29]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d110      	bne.n	8003886 <HAL_ADCEx_InjectedConfigChannel+0x18a>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	7f9b      	ldrb	r3, [r3, #30]
 8003872:	055a      	lsls	r2, r3, #21
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	7f1b      	ldrb	r3, [r3, #28]
 8003878:	051b      	lsls	r3, r3, #20
 800387a:	431a      	orrs	r2, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	60da      	str	r2, [r3, #12]
 8003884:	e018      	b.n	80038b8 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	7f9b      	ldrb	r3, [r3, #30]
 8003894:	055a      	lsls	r2, r3, #21
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	430a      	orrs	r2, r1
 800389c:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	7f1b      	ldrb	r3, [r3, #28]
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d108      	bne.n	80038b8 <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038aa:	f043 0220 	orr.w	r2, r3, #32
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 030c 	and.w	r3, r3, #12
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f040 8110 	bne.w	8003ae8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	6a1b      	ldr	r3, [r3, #32]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d10c      	bne.n	80038ea <HAL_ADCEx_InjectedConfigChannel+0x1ee>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	7f5b      	ldrb	r3, [r3, #29]
 80038de:	065a      	lsls	r2, r3, #25
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	430a      	orrs	r2, r1
 80038e6:	60da      	str	r2, [r3, #12]
 80038e8:	e014      	b.n	8003914 <HAL_ADCEx_InjectedConfigChannel+0x218>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	68da      	ldr	r2, [r3, #12]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80038f8:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	7f5b      	ldrb	r3, [r3, #29]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d108      	bne.n	8003914 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003906:	f043 0220 	orr.w	r2, r3, #32
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2b09      	cmp	r3, #9
 800391a:	d91c      	bls.n	8003956 <HAL_ADCEx_InjectedConfigChannel+0x25a>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6999      	ldr	r1, [r3, #24]
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	4613      	mov	r3, r2
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	4413      	add	r3, r2
 800392c:	3b1e      	subs	r3, #30
 800392e:	2207      	movs	r2, #7
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	4019      	ands	r1, r3
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	6898      	ldr	r0, [r3, #8]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	4613      	mov	r3, r2
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	4413      	add	r3, r2
 8003946:	3b1e      	subs	r3, #30
 8003948:	fa00 f203 	lsl.w	r2, r0, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	619a      	str	r2, [r3, #24]
 8003954:	e019      	b.n	800398a <HAL_ADCEx_InjectedConfigChannel+0x28e>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	6959      	ldr	r1, [r3, #20]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	4613      	mov	r3, r2
 8003962:	005b      	lsls	r3, r3, #1
 8003964:	4413      	add	r3, r2
 8003966:	2207      	movs	r2, #7
 8003968:	fa02 f303 	lsl.w	r3, r2, r3
 800396c:	43db      	mvns	r3, r3
 800396e:	4019      	ands	r1, r3
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	6898      	ldr	r0, [r3, #8]
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	4613      	mov	r3, r2
 800397a:	005b      	lsls	r3, r3, #1
 800397c:	4413      	add	r3, r2
 800397e:	fa00 f203 	lsl.w	r2, r0, r3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	430a      	orrs	r2, r1
 8003988:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	695a      	ldr	r2, [r3, #20]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	08db      	lsrs	r3, r3, #3
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	667b      	str	r3, [r7, #100]	@ 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d854      	bhi.n	8003a56 <HAL_ADCEx_InjectedConfigChannel+0x35a>
 80039ac:	a201      	add	r2, pc, #4	@ (adr r2, 80039b4 <HAL_ADCEx_InjectedConfigChannel+0x2b8>)
 80039ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b2:	bf00      	nop
 80039b4:	080039c5 	.word	0x080039c5
 80039b8:	080039f1 	.word	0x080039f1
 80039bc:	08003a13 	.word	0x08003a13
 80039c0:	08003a35 	.word	0x08003a35
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80039ca:	4b08      	ldr	r3, [pc, #32]	@ (80039ec <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 80039cc:	4013      	ands	r3, r2
 80039ce:	683a      	ldr	r2, [r7, #0]
 80039d0:	6812      	ldr	r2, [r2, #0]
 80039d2:	0691      	lsls	r1, r2, #26
 80039d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80039d6:	430a      	orrs	r2, r1
 80039d8:	431a      	orrs	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80039e2:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80039e4:	e080      	b.n	8003ae8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
 80039e6:	bf00      	nop
 80039e8:	82082000 	.word	0x82082000
 80039ec:	83fff000 	.word	0x83fff000
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80039f6:	4b93      	ldr	r3, [pc, #588]	@ (8003c44 <HAL_ADCEx_InjectedConfigChannel+0x548>)
 80039f8:	4013      	ands	r3, r2
 80039fa:	683a      	ldr	r2, [r7, #0]
 80039fc:	6812      	ldr	r2, [r2, #0]
 80039fe:	0691      	lsls	r1, r2, #26
 8003a00:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003a02:	430a      	orrs	r2, r1
 8003a04:	431a      	orrs	r2, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003a0e:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003a10:	e06a      	b.n	8003ae8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003a18:	4b8a      	ldr	r3, [pc, #552]	@ (8003c44 <HAL_ADCEx_InjectedConfigChannel+0x548>)
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	683a      	ldr	r2, [r7, #0]
 8003a1e:	6812      	ldr	r2, [r2, #0]
 8003a20:	0691      	lsls	r1, r2, #26
 8003a22:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003a24:	430a      	orrs	r2, r1
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003a30:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003a32:	e059      	b.n	8003ae8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003a3a:	4b82      	ldr	r3, [pc, #520]	@ (8003c44 <HAL_ADCEx_InjectedConfigChannel+0x548>)
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	683a      	ldr	r2, [r7, #0]
 8003a40:	6812      	ldr	r2, [r2, #0]
 8003a42:	0691      	lsls	r1, r2, #26
 8003a44:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003a46:	430a      	orrs	r2, r1
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003a52:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003a54:	e048      	b.n	8003ae8 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	069b      	lsls	r3, r3, #26
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d107      	bne.n	8003a7a <HAL_ADCEx_InjectedConfigChannel+0x37e>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003a78:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a80:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	069b      	lsls	r3, r3, #26
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d107      	bne.n	8003a9e <HAL_ADCEx_InjectedConfigChannel+0x3a2>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003a9c:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003aa4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	069b      	lsls	r3, r3, #26
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d107      	bne.n	8003ac2 <HAL_ADCEx_InjectedConfigChannel+0x3c6>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ac0:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ac8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	069b      	lsls	r3, r3, #26
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d107      	bne.n	8003ae6 <HAL_ADCEx_InjectedConfigChannel+0x3ea>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ae4:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8003ae6:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 0303 	and.w	r3, r3, #3
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d108      	bne.n	8003b08 <HAL_ADCEx_InjectedConfigChannel+0x40c>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_ADCEx_InjectedConfigChannel+0x40c>
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <HAL_ADCEx_InjectedConfigChannel+0x40e>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f040 80ff 	bne.w	8003d0e <HAL_ADCEx_InjectedConfigChannel+0x612>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d00f      	beq.n	8003b38 <HAL_ADCEx_InjectedConfigChannel+0x43c>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2201      	movs	r2, #1
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43da      	mvns	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	400a      	ands	r2, r1
 8003b32:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8003b36:	e049      	b.n	8003bcc <HAL_ADCEx_InjectedConfigChannel+0x4d0>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2201      	movs	r2, #1
 8003b46:	409a      	lsls	r2, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2b09      	cmp	r3, #9
 8003b58:	d91c      	bls.n	8003b94 <HAL_ADCEx_InjectedConfigChannel+0x498>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6999      	ldr	r1, [r3, #24]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	4613      	mov	r3, r2
 8003b66:	005b      	lsls	r3, r3, #1
 8003b68:	4413      	add	r3, r2
 8003b6a:	3b1b      	subs	r3, #27
 8003b6c:	2207      	movs	r2, #7
 8003b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b72:	43db      	mvns	r3, r3
 8003b74:	4019      	ands	r1, r3
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	6898      	ldr	r0, [r3, #8]
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	4413      	add	r3, r2
 8003b84:	3b1b      	subs	r3, #27
 8003b86:	fa00 f203 	lsl.w	r2, r0, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	619a      	str	r2, [r3, #24]
 8003b92:	e01b      	b.n	8003bcc <HAL_ADCEx_InjectedConfigChannel+0x4d0>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6959      	ldr	r1, [r3, #20]
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	4413      	add	r3, r2
 8003ba6:	2207      	movs	r2, #7
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43db      	mvns	r3, r3
 8003bae:	4019      	ands	r1, r3
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	6898      	ldr	r0, [r3, #8]
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	1c5a      	adds	r2, r3, #1
 8003bba:	4613      	mov	r3, r2
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	4413      	add	r3, r2
 8003bc0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8003c48 <HAL_ADCEx_InjectedConfigChannel+0x54c>)
 8003bce:	663b      	str	r3, [r7, #96]	@ 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2b10      	cmp	r3, #16
 8003bd6:	d105      	bne.n	8003be4 <HAL_ADCEx_InjectedConfigChannel+0x4e8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003bd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d014      	beq.n	8003c0e <HAL_ADCEx_InjectedConfigChannel+0x512>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003be8:	2b11      	cmp	r3, #17
 8003bea:	d105      	bne.n	8003bf8 <HAL_ADCEx_InjectedConfigChannel+0x4fc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003bec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00a      	beq.n	8003c0e <HAL_ADCEx_InjectedConfigChannel+0x512>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003bfc:	2b12      	cmp	r3, #18
 8003bfe:	f040 8086 	bne.w	8003d0e <HAL_ADCEx_InjectedConfigChannel+0x612>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003c02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d17f      	bne.n	8003d0e <HAL_ADCEx_InjectedConfigChannel+0x612>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c16:	d102      	bne.n	8003c1e <HAL_ADCEx_InjectedConfigChannel+0x522>
 8003c18:	4b0c      	ldr	r3, [pc, #48]	@ (8003c4c <HAL_ADCEx_InjectedConfigChannel+0x550>)
 8003c1a:	613b      	str	r3, [r7, #16]
 8003c1c:	e002      	b.n	8003c24 <HAL_ADCEx_InjectedConfigChannel+0x528>
 8003c1e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c22:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 0303 	and.w	r3, r3, #3
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d10e      	bne.n	8003c50 <HAL_ADCEx_InjectedConfigChannel+0x554>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d107      	bne.n	8003c50 <HAL_ADCEx_InjectedConfigChannel+0x554>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e006      	b.n	8003c52 <HAL_ADCEx_InjectedConfigChannel+0x556>
 8003c44:	83fff000 	.word	0x83fff000
 8003c48:	50000300 	.word	0x50000300
 8003c4c:	50000100 	.word	0x50000100
 8003c50:	2300      	movs	r3, #0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d150      	bne.n	8003cf8 <HAL_ADCEx_InjectedConfigChannel+0x5fc>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003c56:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d010      	beq.n	8003c7e <HAL_ADCEx_InjectedConfigChannel+0x582>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f003 0303 	and.w	r3, r3, #3
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d107      	bne.n	8003c78 <HAL_ADCEx_InjectedConfigChannel+0x57c>
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <HAL_ADCEx_InjectedConfigChannel+0x57c>
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <HAL_ADCEx_InjectedConfigChannel+0x57e>
 8003c78:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d13c      	bne.n	8003cf8 <HAL_ADCEx_InjectedConfigChannel+0x5fc>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2b10      	cmp	r3, #16
 8003c84:	d11d      	bne.n	8003cc2 <HAL_ADCEx_InjectedConfigChannel+0x5c6>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c8e:	d118      	bne.n	8003cc2 <HAL_ADCEx_InjectedConfigChannel+0x5c6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003c90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003c98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c9a:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c9c:	4b22      	ldr	r3, [pc, #136]	@ (8003d28 <HAL_ADCEx_InjectedConfigChannel+0x62c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a22      	ldr	r2, [pc, #136]	@ (8003d2c <HAL_ADCEx_InjectedConfigChannel+0x630>)
 8003ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca6:	0c9a      	lsrs	r2, r3, #18
 8003ca8:	4613      	mov	r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4413      	add	r3, r2
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8003cb2:	e002      	b.n	8003cba <HAL_ADCEx_InjectedConfigChannel+0x5be>
          {
            wait_loop_index--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	3b01      	subs	r3, #1
 8003cb8:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1f9      	bne.n	8003cb4 <HAL_ADCEx_InjectedConfigChannel+0x5b8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003cc0:	e024      	b.n	8003d0c <HAL_ADCEx_InjectedConfigChannel+0x610>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2b11      	cmp	r3, #17
 8003cc8:	d10b      	bne.n	8003ce2 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cd2:	d106      	bne.n	8003ce2 <HAL_ADCEx_InjectedConfigChannel+0x5e6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003cd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8003cdc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cde:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003ce0:	e014      	b.n	8003d0c <HAL_ADCEx_InjectedConfigChannel+0x610>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b12      	cmp	r3, #18
 8003ce8:	d110      	bne.n	8003d0c <HAL_ADCEx_InjectedConfigChannel+0x610>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003cea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003cf2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003cf4:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003cf6:	e009      	b.n	8003d0c <HAL_ADCEx_InjectedConfigChannel+0x610>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfc:	f043 0220 	orr.w	r2, r3, #32
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8003d0a:	e000      	b.n	8003d0e <HAL_ADCEx_InjectedConfigChannel+0x612>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003d0c:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003d16:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3774      	adds	r7, #116	@ 0x74
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20000054 	.word	0x20000054
 8003d2c:	431bde83 	.word	0x431bde83

08003d30 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b099      	sub	sp, #100	@ 0x64
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d48:	d102      	bne.n	8003d50 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003d4a:	4b5a      	ldr	r3, [pc, #360]	@ (8003eb4 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8003d4c:	60bb      	str	r3, [r7, #8]
 8003d4e:	e002      	b.n	8003d56 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8003d50:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003d54:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d101      	bne.n	8003d60 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e0a2      	b.n	8003ea6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d101      	bne.n	8003d6e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	e09b      	b.n	8003ea6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 0304 	and.w	r3, r3, #4
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d17f      	bne.n	8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f003 0304 	and.w	r3, r3, #4
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d179      	bne.n	8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d90:	4b49      	ldr	r3, [pc, #292]	@ (8003eb8 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8003d92:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d040      	beq.n	8003e1e <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003d9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	6859      	ldr	r1, [r3, #4]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003dae:	035b      	lsls	r3, r3, #13
 8003db0:	430b      	orrs	r3, r1
 8003db2:	431a      	orrs	r2, r3
 8003db4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003db6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0303 	and.w	r3, r3, #3
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d108      	bne.n	8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d101      	bne.n	8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e000      	b.n	8003dda <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003dd8:	2300      	movs	r3, #0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d15c      	bne.n	8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d107      	bne.n	8003dfa <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d101      	bne.n	8003dfa <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003df6:	2301      	movs	r3, #1
 8003df8:	e000      	b.n	8003dfc <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8003dfa:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d14b      	bne.n	8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003e00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e08:	f023 030f 	bic.w	r3, r3, #15
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	6811      	ldr	r1, [r2, #0]
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	6892      	ldr	r2, [r2, #8]
 8003e14:	430a      	orrs	r2, r1
 8003e16:	431a      	orrs	r2, r3
 8003e18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e1a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e1c:	e03c      	b.n	8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003e1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e28:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d108      	bne.n	8003e4a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d101      	bne.n	8003e4a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003e46:	2301      	movs	r3, #1
 8003e48:	e000      	b.n	8003e4c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d123      	bne.n	8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 0303 	and.w	r3, r3, #3
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d107      	bne.n	8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e000      	b.n	8003e6e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003e6c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d112      	bne.n	8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003e72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003e7a:	f023 030f 	bic.w	r3, r3, #15
 8003e7e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e80:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e82:	e009      	b.n	8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	f043 0220 	orr.w	r2, r3, #32
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003e96:	e000      	b.n	8003e9a <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e98:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003ea2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3764      	adds	r7, #100	@ 0x64
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	50000100 	.word	0x50000100
 8003eb8:	50000300 	.word	0x50000300

08003ebc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0303 	and.w	r3, r3, #3
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d108      	bne.n	8003ee8 <ADC_Enable+0x2c>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d101      	bne.n	8003ee8 <ADC_Enable+0x2c>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <ADC_Enable+0x2e>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d143      	bne.n	8003f76 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689a      	ldr	r2, [r3, #8]
 8003ef4:	4b22      	ldr	r3, [pc, #136]	@ (8003f80 <ADC_Enable+0xc4>)
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00d      	beq.n	8003f18 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f00:	f043 0210 	orr.w	r2, r3, #16
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f0c:	f043 0201 	orr.w	r2, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e02f      	b.n	8003f78 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689a      	ldr	r2, [r3, #8]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0201 	orr.w	r2, r2, #1
 8003f26:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003f28:	f7fe fec6 	bl	8002cb8 <HAL_GetTick>
 8003f2c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003f2e:	e01b      	b.n	8003f68 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003f30:	f7fe fec2 	bl	8002cb8 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d914      	bls.n	8003f68 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d00d      	beq.n	8003f68 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f50:	f043 0210 	orr.w	r2, r3, #16
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f5c:	f043 0201 	orr.w	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e007      	b.n	8003f78 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d1dc      	bne.n	8003f30 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	8000003f 	.word	0x8000003f

08003f84 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d108      	bne.n	8003fb0 <ADC_Disable+0x2c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <ADC_Disable+0x2c>
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <ADC_Disable+0x2e>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d047      	beq.n	8004046 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f003 030d 	and.w	r3, r3, #13
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d10f      	bne.n	8003fe4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	689a      	ldr	r2, [r3, #8]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0202 	orr.w	r2, r2, #2
 8003fd2:	609a      	str	r2, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2203      	movs	r2, #3
 8003fda:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003fdc:	f7fe fe6c 	bl	8002cb8 <HAL_GetTick>
 8003fe0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003fe2:	e029      	b.n	8004038 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe8:	f043 0210 	orr.w	r2, r3, #16
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff4:	f043 0201 	orr.w	r2, r3, #1
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e023      	b.n	8004048 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004000:	f7fe fe5a 	bl	8002cb8 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d914      	bls.n	8004038 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b01      	cmp	r3, #1
 800401a:	d10d      	bne.n	8004038 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004020:	f043 0210 	orr.w	r2, r3, #16
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402c:	f043 0201 	orr.w	r2, r3, #1
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e007      	b.n	8004048 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b01      	cmp	r3, #1
 8004044:	d0dc      	beq.n	8004000 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d101      	bne.n	8004062 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e0ed      	b.n	800423e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d102      	bne.n	8004074 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fe faf0 	bl	8002654 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f042 0201 	orr.w	r2, r2, #1
 8004082:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004084:	f7fe fe18 	bl	8002cb8 <HAL_GetTick>
 8004088:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800408a:	e012      	b.n	80040b2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800408c:	f7fe fe14 	bl	8002cb8 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	2b0a      	cmp	r3, #10
 8004098:	d90b      	bls.n	80040b2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2205      	movs	r2, #5
 80040aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e0c5      	b.n	800423e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0e5      	beq.n	800408c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0202 	bic.w	r2, r2, #2
 80040ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040d0:	f7fe fdf2 	bl	8002cb8 <HAL_GetTick>
 80040d4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80040d6:	e012      	b.n	80040fe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040d8:	f7fe fdee 	bl	8002cb8 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b0a      	cmp	r3, #10
 80040e4:	d90b      	bls.n	80040fe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2205      	movs	r2, #5
 80040f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e09f      	b.n	800423e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f003 0302 	and.w	r3, r3, #2
 8004108:	2b00      	cmp	r3, #0
 800410a:	d1e5      	bne.n	80040d8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	7e1b      	ldrb	r3, [r3, #24]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d108      	bne.n	8004126 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	e007      	b.n	8004136 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004134:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	7e5b      	ldrb	r3, [r3, #25]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d108      	bne.n	8004150 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	e007      	b.n	8004160 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800415e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	7e9b      	ldrb	r3, [r3, #26]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d108      	bne.n	800417a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0220 	orr.w	r2, r2, #32
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	e007      	b.n	800418a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 0220 	bic.w	r2, r2, #32
 8004188:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	7edb      	ldrb	r3, [r3, #27]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d108      	bne.n	80041a4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f022 0210 	bic.w	r2, r2, #16
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	e007      	b.n	80041b4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0210 	orr.w	r2, r2, #16
 80041b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	7f1b      	ldrb	r3, [r3, #28]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d108      	bne.n	80041ce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0208 	orr.w	r2, r2, #8
 80041ca:	601a      	str	r2, [r3, #0]
 80041cc:	e007      	b.n	80041de <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0208 	bic.w	r2, r2, #8
 80041dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	7f5b      	ldrb	r3, [r3, #29]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d108      	bne.n	80041f8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f042 0204 	orr.w	r2, r2, #4
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	e007      	b.n	8004208 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 0204 	bic.w	r2, r2, #4
 8004206:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689a      	ldr	r2, [r3, #8]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	431a      	orrs	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	ea42 0103 	orr.w	r1, r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	1e5a      	subs	r2, r3, #1
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	430a      	orrs	r2, r1
 800422c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004246:	b480      	push	{r7}
 8004248:	b087      	sub	sp, #28
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
 800424e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 3020 	ldrb.w	r3, [r3, #32]
 800425c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800425e:	7cfb      	ldrb	r3, [r7, #19]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d003      	beq.n	800426c <HAL_CAN_ConfigFilter+0x26>
 8004264:	7cfb      	ldrb	r3, [r7, #19]
 8004266:	2b02      	cmp	r3, #2
 8004268:	f040 80aa 	bne.w	80043c0 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004272:	f043 0201 	orr.w	r2, r3, #1
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	695b      	ldr	r3, [r3, #20]
 8004280:	f003 031f 	and.w	r3, r3, #31
 8004284:	2201      	movs	r2, #1
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	43db      	mvns	r3, r3
 8004296:	401a      	ands	r2, r3
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d123      	bne.n	80042ee <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	43db      	mvns	r3, r3
 80042b0:	401a      	ands	r2, r3
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80042c4:	683a      	ldr	r2, [r7, #0]
 80042c6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80042c8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	3248      	adds	r2, #72	@ 0x48
 80042ce:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80042e2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80042e4:	6979      	ldr	r1, [r7, #20]
 80042e6:	3348      	adds	r3, #72	@ 0x48
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	440b      	add	r3, r1
 80042ec:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d122      	bne.n	800433c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	431a      	orrs	r2, r3
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004316:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	3248      	adds	r2, #72	@ 0x48
 800431c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004330:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004332:	6979      	ldr	r1, [r7, #20]
 8004334:	3348      	adds	r3, #72	@ 0x48
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	440b      	add	r3, r1
 800433a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d109      	bne.n	8004358 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	43db      	mvns	r3, r3
 800434e:	401a      	ands	r2, r3
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004356:	e007      	b.n	8004368 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	431a      	orrs	r2, r3
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d109      	bne.n	8004384 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	43db      	mvns	r3, r3
 800437a:	401a      	ands	r2, r3
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004382:	e007      	b.n	8004394 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	431a      	orrs	r2, r3
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d107      	bne.n	80043ac <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	431a      	orrs	r2, r3
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80043b2:	f023 0201 	bic.w	r2, r3, #1
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	e006      	b.n	80043ce <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
  }
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	371c      	adds	r7, #28
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr

080043da <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80043da:	b580      	push	{r7, lr}
 80043dc:	b084      	sub	sp, #16
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d12e      	bne.n	800444c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2202      	movs	r2, #2
 80043f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 0201 	bic.w	r2, r2, #1
 8004404:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004406:	f7fe fc57 	bl	8002cb8 <HAL_GetTick>
 800440a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800440c:	e012      	b.n	8004434 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800440e:	f7fe fc53 	bl	8002cb8 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	2b0a      	cmp	r3, #10
 800441a:	d90b      	bls.n	8004434 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004420:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2205      	movs	r2, #5
 800442c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e012      	b.n	800445a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d1e5      	bne.n	800440e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	e006      	b.n	800445a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004450:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
  }
}
 800445a:	4618      	mov	r0, r3
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004462:	b480      	push	{r7}
 8004464:	b089      	sub	sp, #36	@ 0x24
 8004466:	af00      	add	r7, sp, #0
 8004468:	60f8      	str	r0, [r7, #12]
 800446a:	60b9      	str	r1, [r7, #8]
 800446c:	607a      	str	r2, [r7, #4]
 800446e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004476:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004480:	7ffb      	ldrb	r3, [r7, #31]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d003      	beq.n	800448e <HAL_CAN_AddTxMessage+0x2c>
 8004486:	7ffb      	ldrb	r3, [r7, #31]
 8004488:	2b02      	cmp	r3, #2
 800448a:	f040 80ad 	bne.w	80045e8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800448e:	69bb      	ldr	r3, [r7, #24]
 8004490:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10a      	bne.n	80044ae <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d105      	bne.n	80044ae <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 8095 	beq.w	80045d8 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	0e1b      	lsrs	r3, r3, #24
 80044b2:	f003 0303 	and.w	r3, r3, #3
 80044b6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80044b8:	2201      	movs	r2, #1
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	409a      	lsls	r2, r3
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10d      	bne.n	80044e6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80044d4:	68f9      	ldr	r1, [r7, #12]
 80044d6:	6809      	ldr	r1, [r1, #0]
 80044d8:	431a      	orrs	r2, r3
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	3318      	adds	r3, #24
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	440b      	add	r3, r1
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	e00f      	b.n	8004506 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80044f0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80044f6:	68f9      	ldr	r1, [r7, #12]
 80044f8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80044fa:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	3318      	adds	r3, #24
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	440b      	add	r3, r1
 8004504:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6819      	ldr	r1, [r3, #0]
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	691a      	ldr	r2, [r3, #16]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	3318      	adds	r3, #24
 8004512:	011b      	lsls	r3, r3, #4
 8004514:	440b      	add	r3, r1
 8004516:	3304      	adds	r3, #4
 8004518:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	7d1b      	ldrb	r3, [r3, #20]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d111      	bne.n	8004546 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	3318      	adds	r3, #24
 800452a:	011b      	lsls	r3, r3, #4
 800452c:	4413      	add	r3, r2
 800452e:	3304      	adds	r3, #4
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	6811      	ldr	r1, [r2, #0]
 8004536:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	3318      	adds	r3, #24
 800453e:	011b      	lsls	r3, r3, #4
 8004540:	440b      	add	r3, r1
 8004542:	3304      	adds	r3, #4
 8004544:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3307      	adds	r3, #7
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	061a      	lsls	r2, r3, #24
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3306      	adds	r3, #6
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	041b      	lsls	r3, r3, #16
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	3305      	adds	r3, #5
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	021b      	lsls	r3, r3, #8
 8004560:	4313      	orrs	r3, r2
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	3204      	adds	r2, #4
 8004566:	7812      	ldrb	r2, [r2, #0]
 8004568:	4610      	mov	r0, r2
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	6811      	ldr	r1, [r2, #0]
 800456e:	ea43 0200 	orr.w	r2, r3, r0
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	011b      	lsls	r3, r3, #4
 8004576:	440b      	add	r3, r1
 8004578:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800457c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	3303      	adds	r3, #3
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	061a      	lsls	r2, r3, #24
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3302      	adds	r3, #2
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	041b      	lsls	r3, r3, #16
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	3301      	adds	r3, #1
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	021b      	lsls	r3, r3, #8
 8004598:	4313      	orrs	r3, r2
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	7812      	ldrb	r2, [r2, #0]
 800459e:	4610      	mov	r0, r2
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	6811      	ldr	r1, [r2, #0]
 80045a4:	ea43 0200 	orr.w	r2, r3, r0
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	440b      	add	r3, r1
 80045ae:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80045b2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	3318      	adds	r3, #24
 80045bc:	011b      	lsls	r3, r3, #4
 80045be:	4413      	add	r3, r2
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	6811      	ldr	r1, [r2, #0]
 80045c6:	f043 0201 	orr.w	r2, r3, #1
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	3318      	adds	r3, #24
 80045ce:	011b      	lsls	r3, r3, #4
 80045d0:	440b      	add	r3, r1
 80045d2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	e00e      	b.n	80045f6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045dc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e006      	b.n	80045f6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ec:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
  }
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3724      	adds	r7, #36	@ 0x24
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr

08004602 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004602:	b480      	push	{r7}
 8004604:	b087      	sub	sp, #28
 8004606:	af00      	add	r7, sp, #0
 8004608:	60f8      	str	r0, [r7, #12]
 800460a:	60b9      	str	r1, [r7, #8]
 800460c:	607a      	str	r2, [r7, #4]
 800460e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004616:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004618:	7dfb      	ldrb	r3, [r7, #23]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d003      	beq.n	8004626 <HAL_CAN_GetRxMessage+0x24>
 800461e:	7dfb      	ldrb	r3, [r7, #23]
 8004620:	2b02      	cmp	r3, #2
 8004622:	f040 8103 	bne.w	800482c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d10e      	bne.n	800464a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	f003 0303 	and.w	r3, r3, #3
 8004636:	2b00      	cmp	r3, #0
 8004638:	d116      	bne.n	8004668 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e0f7      	b.n	800483a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	2b00      	cmp	r3, #0
 8004656:	d107      	bne.n	8004668 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0e8      	b.n	800483a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	331b      	adds	r3, #27
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	4413      	add	r3, r2
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0204 	and.w	r2, r3, #4
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10c      	bne.n	80046a0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	331b      	adds	r3, #27
 800468e:	011b      	lsls	r3, r3, #4
 8004690:	4413      	add	r3, r2
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	0d5b      	lsrs	r3, r3, #21
 8004696:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	e00b      	b.n	80046b8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	331b      	adds	r3, #27
 80046a8:	011b      	lsls	r3, r3, #4
 80046aa:	4413      	add	r3, r2
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	08db      	lsrs	r3, r3, #3
 80046b0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	331b      	adds	r3, #27
 80046c0:	011b      	lsls	r3, r3, #4
 80046c2:	4413      	add	r3, r2
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0202 	and.w	r2, r3, #2
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	331b      	adds	r3, #27
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	4413      	add	r3, r2
 80046da:	3304      	adds	r3, #4
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0308 	and.w	r3, r3, #8
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d003      	beq.n	80046ee <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2208      	movs	r2, #8
 80046ea:	611a      	str	r2, [r3, #16]
 80046ec:	e00b      	b.n	8004706 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	331b      	adds	r3, #27
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	4413      	add	r3, r2
 80046fa:	3304      	adds	r3, #4
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 020f 	and.w	r2, r3, #15
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	331b      	adds	r3, #27
 800470e:	011b      	lsls	r3, r3, #4
 8004710:	4413      	add	r3, r2
 8004712:	3304      	adds	r3, #4
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	0a1b      	lsrs	r3, r3, #8
 8004718:	b2da      	uxtb	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	331b      	adds	r3, #27
 8004726:	011b      	lsls	r3, r3, #4
 8004728:	4413      	add	r3, r2
 800472a:	3304      	adds	r3, #4
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	0c1b      	lsrs	r3, r3, #16
 8004730:	b29a      	uxth	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	4413      	add	r3, r2
 8004740:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	b2da      	uxtb	r2, r3
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	011b      	lsls	r3, r3, #4
 8004754:	4413      	add	r3, r2
 8004756:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	0a1a      	lsrs	r2, r3, #8
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	3301      	adds	r3, #1
 8004762:	b2d2      	uxtb	r2, r2
 8004764:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	4413      	add	r3, r2
 8004770:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	0c1a      	lsrs	r2, r3, #16
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	3302      	adds	r3, #2
 800477c:	b2d2      	uxtb	r2, r2
 800477e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	4413      	add	r3, r2
 800478a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	0e1a      	lsrs	r2, r3, #24
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	3303      	adds	r3, #3
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	011b      	lsls	r3, r3, #4
 80047a2:	4413      	add	r3, r2
 80047a4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	3304      	adds	r3, #4
 80047ae:	b2d2      	uxtb	r2, r2
 80047b0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	011b      	lsls	r3, r3, #4
 80047ba:	4413      	add	r3, r2
 80047bc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	0a1a      	lsrs	r2, r3, #8
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	3305      	adds	r3, #5
 80047c8:	b2d2      	uxtb	r2, r2
 80047ca:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	011b      	lsls	r3, r3, #4
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	0c1a      	lsrs	r2, r3, #16
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	3306      	adds	r3, #6
 80047e2:	b2d2      	uxtb	r2, r2
 80047e4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	0e1a      	lsrs	r2, r3, #24
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	3307      	adds	r3, #7
 80047fc:	b2d2      	uxtb	r2, r2
 80047fe:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d108      	bne.n	8004818 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68da      	ldr	r2, [r3, #12]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f042 0220 	orr.w	r2, r2, #32
 8004814:	60da      	str	r2, [r3, #12]
 8004816:	e007      	b.n	8004828 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691a      	ldr	r2, [r3, #16]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f042 0220 	orr.w	r2, r2, #32
 8004826:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004828:	2300      	movs	r3, #0
 800482a:	e006      	b.n	800483a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004838:	2301      	movs	r3, #1
  }
}
 800483a:	4618      	mov	r0, r3
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004846:	b480      	push	{r7}
 8004848:	b085      	sub	sp, #20
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
 800484e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004856:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004858:	7bfb      	ldrb	r3, [r7, #15]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d002      	beq.n	8004864 <HAL_CAN_ActivateNotification+0x1e>
 800485e:	7bfb      	ldrb	r3, [r7, #15]
 8004860:	2b02      	cmp	r3, #2
 8004862:	d109      	bne.n	8004878 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6959      	ldr	r1, [r3, #20]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	683a      	ldr	r2, [r7, #0]
 8004870:	430a      	orrs	r2, r1
 8004872:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004874:	2300      	movs	r3, #0
 8004876:	e006      	b.n	8004886 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
  }
}
 8004886:	4618      	mov	r0, r3
 8004888:	3714      	adds	r7, #20
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004892:	b580      	push	{r7, lr}
 8004894:	b08a      	sub	sp, #40	@ 0x28
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800489a:	2300      	movs	r3, #0
 800489c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	699b      	ldr	r3, [r3, #24]
 80048cc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80048ce:	6a3b      	ldr	r3, [r7, #32]
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d07c      	beq.n	80049d2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d023      	beq.n	800492a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2201      	movs	r2, #1
 80048e8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 f983 	bl	8004c00 <HAL_CAN_TxMailbox0CompleteCallback>
 80048fa:	e016      	b.n	800492a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	f003 0304 	and.w	r3, r3, #4
 8004902:	2b00      	cmp	r3, #0
 8004904:	d004      	beq.n	8004910 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004908:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800490c:	627b      	str	r3, [r7, #36]	@ 0x24
 800490e:	e00c      	b.n	800492a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d004      	beq.n	8004924 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800491a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800491c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004920:	627b      	str	r3, [r7, #36]	@ 0x24
 8004922:	e002      	b.n	800492a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 f989 	bl	8004c3c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800492a:	69bb      	ldr	r3, [r7, #24]
 800492c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004930:	2b00      	cmp	r3, #0
 8004932:	d024      	beq.n	800497e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800493c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f963 	bl	8004c14 <HAL_CAN_TxMailbox1CompleteCallback>
 800494e:	e016      	b.n	800497e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004956:	2b00      	cmp	r3, #0
 8004958:	d004      	beq.n	8004964 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004960:	627b      	str	r3, [r7, #36]	@ 0x24
 8004962:	e00c      	b.n	800497e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800496a:	2b00      	cmp	r3, #0
 800496c:	d004      	beq.n	8004978 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004970:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004974:	627b      	str	r3, [r7, #36]	@ 0x24
 8004976:	e002      	b.n	800497e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f969 	bl	8004c50 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d024      	beq.n	80049d2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004990:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d003      	beq.n	80049a4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 f943 	bl	8004c28 <HAL_CAN_TxMailbox2CompleteCallback>
 80049a2:	e016      	b.n	80049d2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d004      	beq.n	80049b8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80049ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80049b6:	e00c      	b.n	80049d2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d004      	beq.n	80049cc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80049c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ca:	e002      	b.n	80049d2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f949 	bl	8004c64 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80049d2:	6a3b      	ldr	r3, [r7, #32]
 80049d4:	f003 0308 	and.w	r3, r3, #8
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00c      	beq.n	80049f6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	f003 0310 	and.w	r3, r3, #16
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d007      	beq.n	80049f6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80049e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049ec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2210      	movs	r2, #16
 80049f4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	f003 0304 	and.w	r3, r3, #4
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d00b      	beq.n	8004a18 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f003 0308 	and.w	r3, r3, #8
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d006      	beq.n	8004a18 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	2208      	movs	r2, #8
 8004a10:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f930 	bl	8004c78 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d009      	beq.n	8004a36 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	f003 0303 	and.w	r3, r3, #3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d002      	beq.n	8004a36 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f7fc fffb 	bl	8001a2c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004a36:	6a3b      	ldr	r3, [r7, #32]
 8004a38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d00c      	beq.n	8004a5a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	f003 0310 	and.w	r3, r3, #16
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d007      	beq.n	8004a5a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004a50:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2210      	movs	r2, #16
 8004a58:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004a5a:	6a3b      	ldr	r3, [r7, #32]
 8004a5c:	f003 0320 	and.w	r3, r3, #32
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00b      	beq.n	8004a7c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f003 0308 	and.w	r3, r3, #8
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d006      	beq.n	8004a7c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2208      	movs	r2, #8
 8004a74:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 f912 	bl	8004ca0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004a7c:	6a3b      	ldr	r3, [r7, #32]
 8004a7e:	f003 0310 	and.w	r3, r3, #16
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d009      	beq.n	8004a9a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	f003 0303 	and.w	r3, r3, #3
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f8f9 	bl	8004c8c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d00b      	beq.n	8004abc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	f003 0310 	and.w	r3, r3, #16
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d006      	beq.n	8004abc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2210      	movs	r2, #16
 8004ab4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f8fc 	bl	8004cb4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004abc:	6a3b      	ldr	r3, [r7, #32]
 8004abe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00b      	beq.n	8004ade <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004ac6:	69fb      	ldr	r3, [r7, #28]
 8004ac8:	f003 0308 	and.w	r3, r3, #8
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d006      	beq.n	8004ade <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2208      	movs	r2, #8
 8004ad6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f8f5 	bl	8004cc8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004ade:	6a3b      	ldr	r3, [r7, #32]
 8004ae0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d07b      	beq.n	8004be0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	f003 0304 	and.w	r3, r3, #4
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d072      	beq.n	8004bd8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004af2:	6a3b      	ldr	r3, [r7, #32]
 8004af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d008      	beq.n	8004b0e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b08:	f043 0301 	orr.w	r3, r3, #1
 8004b0c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004b0e:	6a3b      	ldr	r3, [r7, #32]
 8004b10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b24:	f043 0302 	orr.w	r3, r3, #2
 8004b28:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004b2a:	6a3b      	ldr	r3, [r7, #32]
 8004b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d008      	beq.n	8004b46 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d003      	beq.n	8004b46 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b40:	f043 0304 	orr.w	r3, r3, #4
 8004b44:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004b46:	6a3b      	ldr	r3, [r7, #32]
 8004b48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d043      	beq.n	8004bd8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d03e      	beq.n	8004bd8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b60:	2b60      	cmp	r3, #96	@ 0x60
 8004b62:	d02b      	beq.n	8004bbc <HAL_CAN_IRQHandler+0x32a>
 8004b64:	2b60      	cmp	r3, #96	@ 0x60
 8004b66:	d82e      	bhi.n	8004bc6 <HAL_CAN_IRQHandler+0x334>
 8004b68:	2b50      	cmp	r3, #80	@ 0x50
 8004b6a:	d022      	beq.n	8004bb2 <HAL_CAN_IRQHandler+0x320>
 8004b6c:	2b50      	cmp	r3, #80	@ 0x50
 8004b6e:	d82a      	bhi.n	8004bc6 <HAL_CAN_IRQHandler+0x334>
 8004b70:	2b40      	cmp	r3, #64	@ 0x40
 8004b72:	d019      	beq.n	8004ba8 <HAL_CAN_IRQHandler+0x316>
 8004b74:	2b40      	cmp	r3, #64	@ 0x40
 8004b76:	d826      	bhi.n	8004bc6 <HAL_CAN_IRQHandler+0x334>
 8004b78:	2b30      	cmp	r3, #48	@ 0x30
 8004b7a:	d010      	beq.n	8004b9e <HAL_CAN_IRQHandler+0x30c>
 8004b7c:	2b30      	cmp	r3, #48	@ 0x30
 8004b7e:	d822      	bhi.n	8004bc6 <HAL_CAN_IRQHandler+0x334>
 8004b80:	2b10      	cmp	r3, #16
 8004b82:	d002      	beq.n	8004b8a <HAL_CAN_IRQHandler+0x2f8>
 8004b84:	2b20      	cmp	r3, #32
 8004b86:	d005      	beq.n	8004b94 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004b88:	e01d      	b.n	8004bc6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8c:	f043 0308 	orr.w	r3, r3, #8
 8004b90:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004b92:	e019      	b.n	8004bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b96:	f043 0310 	orr.w	r3, r3, #16
 8004b9a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004b9c:	e014      	b.n	8004bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba0:	f043 0320 	orr.w	r3, r3, #32
 8004ba4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004ba6:	e00f      	b.n	8004bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004bb0:	e00a      	b.n	8004bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bb8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004bba:	e005      	b.n	8004bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bc2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004bc4:	e000      	b.n	8004bc8 <HAL_CAN_IRQHandler+0x336>
            break;
 8004bc6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	699a      	ldr	r2, [r3, #24]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004bd6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2204      	movs	r2, #4
 8004bde:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d008      	beq.n	8004bf8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bec:	431a      	orrs	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f872 	bl	8004cdc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004bf8:	bf00      	nop
 8004bfa:	3728      	adds	r7, #40	@ 0x28
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b083      	sub	sp, #12
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c50:	b480      	push	{r7}
 8004c52:	b083      	sub	sp, #12
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr

08004c64 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004c6c:	bf00      	nop
 8004c6e:	370c      	adds	r7, #12
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b083      	sub	sp, #12
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004c80:	bf00      	nop
 8004c82:	370c      	adds	r7, #12
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004c94:	bf00      	nop
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004ca8:	bf00      	nop
 8004caa:	370c      	adds	r7, #12
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr

08004cb4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004cb4:	b480      	push	{r7}
 8004cb6:	b083      	sub	sp, #12
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004cbc:	bf00      	nop
 8004cbe:	370c      	adds	r7, #12
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr

08004cc8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004cd0:	bf00      	nop
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f003 0307 	and.w	r3, r3, #7
 8004cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d00:	4b0c      	ldr	r3, [pc, #48]	@ (8004d34 <__NVIC_SetPriorityGrouping+0x44>)
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d06:	68ba      	ldr	r2, [r7, #8]
 8004d08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d22:	4a04      	ldr	r2, [pc, #16]	@ (8004d34 <__NVIC_SetPriorityGrouping+0x44>)
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	60d3      	str	r3, [r2, #12]
}
 8004d28:	bf00      	nop
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	e000ed00 	.word	0xe000ed00

08004d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d3c:	4b04      	ldr	r3, [pc, #16]	@ (8004d50 <__NVIC_GetPriorityGrouping+0x18>)
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	0a1b      	lsrs	r3, r3, #8
 8004d42:	f003 0307 	and.w	r3, r3, #7
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	e000ed00 	.word	0xe000ed00

08004d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	db0b      	blt.n	8004d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d66:	79fb      	ldrb	r3, [r7, #7]
 8004d68:	f003 021f 	and.w	r2, r3, #31
 8004d6c:	4907      	ldr	r1, [pc, #28]	@ (8004d8c <__NVIC_EnableIRQ+0x38>)
 8004d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d72:	095b      	lsrs	r3, r3, #5
 8004d74:	2001      	movs	r0, #1
 8004d76:	fa00 f202 	lsl.w	r2, r0, r2
 8004d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d7e:	bf00      	nop
 8004d80:	370c      	adds	r7, #12
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	e000e100 	.word	0xe000e100

08004d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b083      	sub	sp, #12
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	4603      	mov	r3, r0
 8004d98:	6039      	str	r1, [r7, #0]
 8004d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	db0a      	blt.n	8004dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	b2da      	uxtb	r2, r3
 8004da8:	490c      	ldr	r1, [pc, #48]	@ (8004ddc <__NVIC_SetPriority+0x4c>)
 8004daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dae:	0112      	lsls	r2, r2, #4
 8004db0:	b2d2      	uxtb	r2, r2
 8004db2:	440b      	add	r3, r1
 8004db4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004db8:	e00a      	b.n	8004dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	b2da      	uxtb	r2, r3
 8004dbe:	4908      	ldr	r1, [pc, #32]	@ (8004de0 <__NVIC_SetPriority+0x50>)
 8004dc0:	79fb      	ldrb	r3, [r7, #7]
 8004dc2:	f003 030f 	and.w	r3, r3, #15
 8004dc6:	3b04      	subs	r3, #4
 8004dc8:	0112      	lsls	r2, r2, #4
 8004dca:	b2d2      	uxtb	r2, r2
 8004dcc:	440b      	add	r3, r1
 8004dce:	761a      	strb	r2, [r3, #24]
}
 8004dd0:	bf00      	nop
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	e000e100 	.word	0xe000e100
 8004de0:	e000ed00 	.word	0xe000ed00

08004de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b089      	sub	sp, #36	@ 0x24
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	f1c3 0307 	rsb	r3, r3, #7
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	bf28      	it	cs
 8004e02:	2304      	movcs	r3, #4
 8004e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	3304      	adds	r3, #4
 8004e0a:	2b06      	cmp	r3, #6
 8004e0c:	d902      	bls.n	8004e14 <NVIC_EncodePriority+0x30>
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	3b03      	subs	r3, #3
 8004e12:	e000      	b.n	8004e16 <NVIC_EncodePriority+0x32>
 8004e14:	2300      	movs	r3, #0
 8004e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e18:	f04f 32ff 	mov.w	r2, #4294967295
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e22:	43da      	mvns	r2, r3
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	401a      	ands	r2, r3
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	fa01 f303 	lsl.w	r3, r1, r3
 8004e36:	43d9      	mvns	r1, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e3c:	4313      	orrs	r3, r2
         );
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3724      	adds	r7, #36	@ 0x24
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
	...

08004e4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b082      	sub	sp, #8
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	3b01      	subs	r3, #1
 8004e58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e5c:	d301      	bcc.n	8004e62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e00f      	b.n	8004e82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e62:	4a0a      	ldr	r2, [pc, #40]	@ (8004e8c <SysTick_Config+0x40>)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e6a:	210f      	movs	r1, #15
 8004e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e70:	f7ff ff8e 	bl	8004d90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e74:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <SysTick_Config+0x40>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e7a:	4b04      	ldr	r3, [pc, #16]	@ (8004e8c <SysTick_Config+0x40>)
 8004e7c:	2207      	movs	r2, #7
 8004e7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	e000e010 	.word	0xe000e010

08004e90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f7ff ff29 	bl	8004cf0 <__NVIC_SetPriorityGrouping>
}
 8004e9e:	bf00      	nop
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b086      	sub	sp, #24
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	4603      	mov	r3, r0
 8004eae:	60b9      	str	r1, [r7, #8]
 8004eb0:	607a      	str	r2, [r7, #4]
 8004eb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004eb8:	f7ff ff3e 	bl	8004d38 <__NVIC_GetPriorityGrouping>
 8004ebc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	68b9      	ldr	r1, [r7, #8]
 8004ec2:	6978      	ldr	r0, [r7, #20]
 8004ec4:	f7ff ff8e 	bl	8004de4 <NVIC_EncodePriority>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ece:	4611      	mov	r1, r2
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7ff ff5d 	bl	8004d90 <__NVIC_SetPriority>
}
 8004ed6:	bf00      	nop
 8004ed8:	3718      	adds	r7, #24
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ede:	b580      	push	{r7, lr}
 8004ee0:	b082      	sub	sp, #8
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff ff31 	bl	8004d54 <__NVIC_EnableIRQ>
}
 8004ef2:	bf00      	nop
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b082      	sub	sp, #8
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f7ff ffa2 	bl	8004e4c <SysTick_Config>
 8004f08:	4603      	mov	r3, r0
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	3708      	adds	r7, #8
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b084      	sub	sp, #16
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e037      	b.n	8004f98 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004f3e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004f42:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004f4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	69db      	ldr	r3, [r3, #28]
 8004f6a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 f9bc 	bl	80052f8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2201      	movs	r2, #1
 8004f8a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b086      	sub	sp, #24
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
 8004fac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_DMA_Start_IT+0x20>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e04a      	b.n	8005056 <HAL_DMA_Start_IT+0xb6>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d13a      	bne.n	8005048 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2202      	movs	r2, #2
 8004fd6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f022 0201 	bic.w	r2, r2, #1
 8004fee:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	68b9      	ldr	r1, [r7, #8]
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 f950 	bl	800529c <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005000:	2b00      	cmp	r3, #0
 8005002:	d008      	beq.n	8005016 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f042 020e 	orr.w	r2, r2, #14
 8005012:	601a      	str	r2, [r3, #0]
 8005014:	e00f      	b.n	8005036 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f042 020a 	orr.w	r2, r2, #10
 8005024:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 0204 	bic.w	r2, r2, #4
 8005034:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f042 0201 	orr.w	r2, r2, #1
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	e005      	b.n	8005054 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8005050:	2302      	movs	r3, #2
 8005052:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005054:	7dfb      	ldrb	r3, [r7, #23]
}
 8005056:	4618      	mov	r0, r3
 8005058:	3718      	adds	r7, #24
 800505a:	46bd      	mov	sp, r7
 800505c:	bd80      	pop	{r7, pc}

0800505e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800505e:	b480      	push	{r7}
 8005060:	b083      	sub	sp, #12
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e02e      	b.n	80050ce <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005076:	2b02      	cmp	r3, #2
 8005078:	d008      	beq.n	800508c <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2204      	movs	r2, #4
 800507e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e020      	b.n	80050ce <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 020e 	bic.w	r2, r2, #14
 800509a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 0201 	bic.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b4:	2101      	movs	r1, #1
 80050b6:	fa01 f202 	lsl.w	r2, r1, r2
 80050ba:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b084      	sub	sp, #16
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050e2:	2300      	movs	r3, #0
 80050e4:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80050ec:	2b02      	cmp	r3, #2
 80050ee:	d005      	beq.n	80050fc <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2204      	movs	r2, #4
 80050f4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	73fb      	strb	r3, [r7, #15]
 80050fa:	e027      	b.n	800514c <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f022 020e 	bic.w	r2, r2, #14
 800510a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f022 0201 	bic.w	r2, r2, #1
 800511a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005124:	2101      	movs	r1, #1
 8005126:	fa01 f202 	lsl.w	r2, r1, r2
 800512a:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005140:	2b00      	cmp	r3, #0
 8005142:	d003      	beq.n	800514c <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	4798      	blx	r3
    }
  }
  return status;
 800514c:	7bfb      	ldrb	r3, [r7, #15]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3710      	adds	r7, #16
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}

08005156 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005156:	b580      	push	{r7, lr}
 8005158:	b084      	sub	sp, #16
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005172:	2204      	movs	r2, #4
 8005174:	409a      	lsls	r2, r3
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	4013      	ands	r3, r2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d024      	beq.n	80051c8 <HAL_DMA_IRQHandler+0x72>
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f003 0304 	and.w	r3, r3, #4
 8005184:	2b00      	cmp	r3, #0
 8005186:	d01f      	beq.n	80051c8 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0320 	and.w	r3, r3, #32
 8005192:	2b00      	cmp	r3, #0
 8005194:	d107      	bne.n	80051a6 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f022 0204 	bic.w	r2, r2, #4
 80051a4:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ae:	2104      	movs	r1, #4
 80051b0:	fa01 f202 	lsl.w	r2, r1, r2
 80051b4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d06a      	beq.n	8005294 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80051c6:	e065      	b.n	8005294 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051cc:	2202      	movs	r2, #2
 80051ce:	409a      	lsls	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4013      	ands	r3, r2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d02c      	beq.n	8005232 <HAL_DMA_IRQHandler+0xdc>
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	f003 0302 	and.w	r3, r3, #2
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d027      	beq.n	8005232 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f003 0320 	and.w	r3, r3, #32
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d10b      	bne.n	8005208 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 020a 	bic.w	r2, r2, #10
 80051fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005210:	2102      	movs	r1, #2
 8005212:	fa01 f202 	lsl.w	r2, r1, r2
 8005216:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005224:	2b00      	cmp	r3, #0
 8005226:	d035      	beq.n	8005294 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005230:	e030      	b.n	8005294 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	2208      	movs	r2, #8
 8005238:	409a      	lsls	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4013      	ands	r3, r2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d028      	beq.n	8005294 <HAL_DMA_IRQHandler+0x13e>
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	f003 0308 	and.w	r3, r3, #8
 8005248:	2b00      	cmp	r3, #0
 800524a:	d023      	beq.n	8005294 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 020e 	bic.w	r2, r2, #14
 800525a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005264:	2101      	movs	r1, #1
 8005266:	fa01 f202 	lsl.w	r2, r1, r2
 800526a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2201      	movs	r2, #1
 8005276:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005286:	2b00      	cmp	r3, #0
 8005288:	d004      	beq.n	8005294 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	4798      	blx	r3
    }
  }
}
 8005292:	e7ff      	b.n	8005294 <HAL_DMA_IRQHandler+0x13e>
 8005294:	bf00      	nop
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	607a      	str	r2, [r7, #4]
 80052a8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b2:	2101      	movs	r1, #1
 80052b4:	fa01 f202 	lsl.w	r2, r1, r2
 80052b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b10      	cmp	r3, #16
 80052c8:	d108      	bne.n	80052dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80052da:	e007      	b.n	80052ec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	68ba      	ldr	r2, [r7, #8]
 80052e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	60da      	str	r2, [r3, #12]
}
 80052ec:	bf00      	nop
 80052ee:	3714      	adds	r7, #20
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr

080052f8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	461a      	mov	r2, r3
 8005306:	4b09      	ldr	r3, [pc, #36]	@ (800532c <DMA_CalcBaseAndBitshift+0x34>)
 8005308:	4413      	add	r3, r2
 800530a:	4a09      	ldr	r2, [pc, #36]	@ (8005330 <DMA_CalcBaseAndBitshift+0x38>)
 800530c:	fba2 2303 	umull	r2, r3, r2, r3
 8005310:	091b      	lsrs	r3, r3, #4
 8005312:	009a      	lsls	r2, r3, #2
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a06      	ldr	r2, [pc, #24]	@ (8005334 <DMA_CalcBaseAndBitshift+0x3c>)
 800531c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 800531e:	bf00      	nop
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	bffdfff8 	.word	0xbffdfff8
 8005330:	cccccccd 	.word	0xcccccccd
 8005334:	40020000 	.word	0x40020000

08005338 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005338:	b480      	push	{r7}
 800533a:	b087      	sub	sp, #28
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005342:	2300      	movs	r3, #0
 8005344:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005346:	e14e      	b.n	80055e6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	2101      	movs	r1, #1
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	fa01 f303 	lsl.w	r3, r1, r3
 8005354:	4013      	ands	r3, r2
 8005356:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2b00      	cmp	r3, #0
 800535c:	f000 8140 	beq.w	80055e0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f003 0303 	and.w	r3, r3, #3
 8005368:	2b01      	cmp	r3, #1
 800536a:	d005      	beq.n	8005378 <HAL_GPIO_Init+0x40>
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f003 0303 	and.w	r3, r3, #3
 8005374:	2b02      	cmp	r3, #2
 8005376:	d130      	bne.n	80053da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	2203      	movs	r2, #3
 8005384:	fa02 f303 	lsl.w	r3, r2, r3
 8005388:	43db      	mvns	r3, r3
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	4013      	ands	r3, r2
 800538e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	68da      	ldr	r2, [r3, #12]
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	005b      	lsls	r3, r3, #1
 8005398:	fa02 f303 	lsl.w	r3, r2, r3
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	4313      	orrs	r3, r2
 80053a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80053ae:	2201      	movs	r2, #1
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	fa02 f303 	lsl.w	r3, r2, r3
 80053b6:	43db      	mvns	r3, r3
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	4013      	ands	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	091b      	lsrs	r3, r3, #4
 80053c4:	f003 0201 	and.w	r2, r3, #1
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	fa02 f303 	lsl.w	r3, r2, r3
 80053ce:	693a      	ldr	r2, [r7, #16]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f003 0303 	and.w	r3, r3, #3
 80053e2:	2b03      	cmp	r3, #3
 80053e4:	d017      	beq.n	8005416 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	2203      	movs	r2, #3
 80053f2:	fa02 f303 	lsl.w	r3, r2, r3
 80053f6:	43db      	mvns	r3, r3
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	4013      	ands	r3, r2
 80053fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	689a      	ldr	r2, [r3, #8]
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	fa02 f303 	lsl.w	r3, r2, r3
 800540a:	693a      	ldr	r2, [r7, #16]
 800540c:	4313      	orrs	r3, r2
 800540e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f003 0303 	and.w	r3, r3, #3
 800541e:	2b02      	cmp	r3, #2
 8005420:	d123      	bne.n	800546a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	08da      	lsrs	r2, r3, #3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	3208      	adds	r2, #8
 800542a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800542e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f003 0307 	and.w	r3, r3, #7
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	220f      	movs	r2, #15
 800543a:	fa02 f303 	lsl.w	r3, r2, r3
 800543e:	43db      	mvns	r3, r3
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4013      	ands	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	691a      	ldr	r2, [r3, #16]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f003 0307 	and.w	r3, r3, #7
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	fa02 f303 	lsl.w	r3, r2, r3
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	08da      	lsrs	r2, r3, #3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	3208      	adds	r2, #8
 8005464:	6939      	ldr	r1, [r7, #16]
 8005466:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	2203      	movs	r2, #3
 8005476:	fa02 f303 	lsl.w	r3, r2, r3
 800547a:	43db      	mvns	r3, r3
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4013      	ands	r3, r2
 8005480:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f003 0203 	and.w	r2, r3, #3
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	005b      	lsls	r3, r3, #1
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	f000 809a 	beq.w	80055e0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054ac:	4b55      	ldr	r3, [pc, #340]	@ (8005604 <HAL_GPIO_Init+0x2cc>)
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	4a54      	ldr	r2, [pc, #336]	@ (8005604 <HAL_GPIO_Init+0x2cc>)
 80054b2:	f043 0301 	orr.w	r3, r3, #1
 80054b6:	6193      	str	r3, [r2, #24]
 80054b8:	4b52      	ldr	r3, [pc, #328]	@ (8005604 <HAL_GPIO_Init+0x2cc>)
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	60bb      	str	r3, [r7, #8]
 80054c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80054c4:	4a50      	ldr	r2, [pc, #320]	@ (8005608 <HAL_GPIO_Init+0x2d0>)
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	089b      	lsrs	r3, r3, #2
 80054ca:	3302      	adds	r3, #2
 80054cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f003 0303 	and.w	r3, r3, #3
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	220f      	movs	r2, #15
 80054dc:	fa02 f303 	lsl.w	r3, r2, r3
 80054e0:	43db      	mvns	r3, r3
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	4013      	ands	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80054ee:	d013      	beq.n	8005518 <HAL_GPIO_Init+0x1e0>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a46      	ldr	r2, [pc, #280]	@ (800560c <HAL_GPIO_Init+0x2d4>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d00d      	beq.n	8005514 <HAL_GPIO_Init+0x1dc>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a45      	ldr	r2, [pc, #276]	@ (8005610 <HAL_GPIO_Init+0x2d8>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d007      	beq.n	8005510 <HAL_GPIO_Init+0x1d8>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a44      	ldr	r2, [pc, #272]	@ (8005614 <HAL_GPIO_Init+0x2dc>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d101      	bne.n	800550c <HAL_GPIO_Init+0x1d4>
 8005508:	2303      	movs	r3, #3
 800550a:	e006      	b.n	800551a <HAL_GPIO_Init+0x1e2>
 800550c:	2305      	movs	r3, #5
 800550e:	e004      	b.n	800551a <HAL_GPIO_Init+0x1e2>
 8005510:	2302      	movs	r3, #2
 8005512:	e002      	b.n	800551a <HAL_GPIO_Init+0x1e2>
 8005514:	2301      	movs	r3, #1
 8005516:	e000      	b.n	800551a <HAL_GPIO_Init+0x1e2>
 8005518:	2300      	movs	r3, #0
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	f002 0203 	and.w	r2, r2, #3
 8005520:	0092      	lsls	r2, r2, #2
 8005522:	4093      	lsls	r3, r2
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	4313      	orrs	r3, r2
 8005528:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800552a:	4937      	ldr	r1, [pc, #220]	@ (8005608 <HAL_GPIO_Init+0x2d0>)
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	089b      	lsrs	r3, r3, #2
 8005530:	3302      	adds	r3, #2
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005538:	4b37      	ldr	r3, [pc, #220]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	43db      	mvns	r3, r3
 8005542:	693a      	ldr	r2, [r7, #16]
 8005544:	4013      	ands	r3, r2
 8005546:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d003      	beq.n	800555c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	4313      	orrs	r3, r2
 800555a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800555c:	4a2e      	ldr	r2, [pc, #184]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005562:	4b2d      	ldr	r3, [pc, #180]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	43db      	mvns	r3, r3
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	4013      	ands	r3, r2
 8005570:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d003      	beq.n	8005586 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	4313      	orrs	r3, r2
 8005584:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005586:	4a24      	ldr	r2, [pc, #144]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800558c:	4b22      	ldr	r3, [pc, #136]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	43db      	mvns	r3, r3
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4013      	ands	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d003      	beq.n	80055b0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80055a8:	693a      	ldr	r2, [r7, #16]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80055b0:	4a19      	ldr	r2, [pc, #100]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80055b6:	4b18      	ldr	r3, [pc, #96]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	43db      	mvns	r3, r3
 80055c0:	693a      	ldr	r2, [r7, #16]
 80055c2:	4013      	ands	r3, r2
 80055c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d003      	beq.n	80055da <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80055da:	4a0f      	ldr	r2, [pc, #60]	@ (8005618 <HAL_GPIO_Init+0x2e0>)
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	3301      	adds	r3, #1
 80055e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	fa22 f303 	lsr.w	r3, r2, r3
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f47f aea9 	bne.w	8005348 <HAL_GPIO_Init+0x10>
  }
}
 80055f6:	bf00      	nop
 80055f8:	bf00      	nop
 80055fa:	371c      	adds	r7, #28
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr
 8005604:	40021000 	.word	0x40021000
 8005608:	40010000 	.word	0x40010000
 800560c:	48000400 	.word	0x48000400
 8005610:	48000800 	.word	0x48000800
 8005614:	48000c00 	.word	0x48000c00
 8005618:	40010400 	.word	0x40010400

0800561c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	460b      	mov	r3, r1
 8005626:	807b      	strh	r3, [r7, #2]
 8005628:	4613      	mov	r3, r2
 800562a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800562c:	787b      	ldrb	r3, [r7, #1]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005632:	887a      	ldrh	r2, [r7, #2]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005638:	e002      	b.n	8005640 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800563a:	887a      	ldrh	r2, [r7, #2]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
 8005654:	460b      	mov	r3, r1
 8005656:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800565e:	887a      	ldrh	r2, [r7, #2]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	4013      	ands	r3, r2
 8005664:	041a      	lsls	r2, r3, #16
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	43d9      	mvns	r1, r3
 800566a:	887b      	ldrh	r3, [r7, #2]
 800566c:	400b      	ands	r3, r1
 800566e:	431a      	orrs	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	619a      	str	r2, [r3, #24]
}
 8005674:	bf00      	nop
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr

08005680 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b086      	sub	sp, #24
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e0ba      	b.n	8005808 <HAL_HRTIM_Init+0x188>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2202      	movs	r2, #2
 8005696:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	f003 0301 	and.w	r3, r3, #1
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d02e      	beq.n	8005734 <HAL_HRTIM_Init+0xb4>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	4a4d      	ldr	r2, [pc, #308]	@ (8005810 <HAL_HRTIM_Init+0x190>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d10b      	bne.n	80056f8 <HAL_HRTIM_Init+0x78>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 80056e0:	4b4c      	ldr	r3, [pc, #304]	@ (8005814 <HAL_HRTIM_Init+0x194>)
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	4a4b      	ldr	r2, [pc, #300]	@ (8005814 <HAL_HRTIM_Init+0x194>)
 80056e6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80056ea:	6193      	str	r3, [r2, #24]
 80056ec:	4b49      	ldr	r3, [pc, #292]	@ (8005814 <HAL_HRTIM_Init+0x194>)
 80056ee:	699b      	ldr	r3, [r3, #24]
 80056f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056f4:	60fb      	str	r3, [r7, #12]
 80056f6:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8005706:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	4313      	orrs	r3, r2
 8005714:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800571c:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	4313      	orrs	r3, r2
 800572a:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7fc ffd9 	bl	80026ec <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d012      	beq.n	800576c <HAL_HRTIM_Init+0xec>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005754:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	68db      	ldr	r3, [r3, #12]
 800575a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800575e:	693a      	ldr	r2, [r7, #16]
 8005760:	4313      	orrs	r3, r2
 8005762:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800577c:	2300      	movs	r3, #0
 800577e:	75fb      	strb	r3, [r7, #23]
 8005780:	e03e      	b.n	8005800 <HAL_HRTIM_Init+0x180>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8005782:	7dfa      	ldrb	r2, [r7, #23]
 8005784:	6879      	ldr	r1, [r7, #4]
 8005786:	4613      	mov	r3, r2
 8005788:	00db      	lsls	r3, r3, #3
 800578a:	1a9b      	subs	r3, r3, r2
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	440b      	add	r3, r1
 8005790:	3318      	adds	r3, #24
 8005792:	2200      	movs	r2, #0
 8005794:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8005796:	7dfa      	ldrb	r2, [r7, #23]
 8005798:	6879      	ldr	r1, [r7, #4]
 800579a:	4613      	mov	r3, r2
 800579c:	00db      	lsls	r3, r3, #3
 800579e:	1a9b      	subs	r3, r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	440b      	add	r3, r1
 80057a4:	331c      	adds	r3, #28
 80057a6:	2200      	movs	r2, #0
 80057a8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 80057aa:	7dfa      	ldrb	r2, [r7, #23]
 80057ac:	6879      	ldr	r1, [r7, #4]
 80057ae:	4613      	mov	r3, r2
 80057b0:	00db      	lsls	r3, r3, #3
 80057b2:	1a9b      	subs	r3, r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	440b      	add	r3, r1
 80057b8:	3320      	adds	r3, #32
 80057ba:	2200      	movs	r2, #0
 80057bc:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 80057be:	7dfa      	ldrb	r2, [r7, #23]
 80057c0:	6879      	ldr	r1, [r7, #4]
 80057c2:	4613      	mov	r3, r2
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	1a9b      	subs	r3, r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	440b      	add	r3, r1
 80057cc:	3324      	adds	r3, #36	@ 0x24
 80057ce:	2200      	movs	r2, #0
 80057d0:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 80057d2:	7dfa      	ldrb	r2, [r7, #23]
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	4613      	mov	r3, r2
 80057d8:	00db      	lsls	r3, r3, #3
 80057da:	1a9b      	subs	r3, r3, r2
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	440b      	add	r3, r1
 80057e0:	3328      	adds	r3, #40	@ 0x28
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 80057e6:	7dfa      	ldrb	r2, [r7, #23]
 80057e8:	6879      	ldr	r1, [r7, #4]
 80057ea:	4613      	mov	r3, r2
 80057ec:	00db      	lsls	r3, r3, #3
 80057ee:	1a9b      	subs	r3, r3, r2
 80057f0:	009b      	lsls	r3, r3, #2
 80057f2:	440b      	add	r3, r1
 80057f4:	3330      	adds	r3, #48	@ 0x30
 80057f6:	2200      	movs	r2, #0
 80057f8:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80057fa:	7dfb      	ldrb	r3, [r7, #23]
 80057fc:	3301      	adds	r3, #1
 80057fe:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8005800:	7dfb      	ldrb	r3, [r7, #23]
 8005802:	2b05      	cmp	r3, #5
 8005804:	d9bd      	bls.n	8005782 <HAL_HRTIM_Init+0x102>
  }

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3718      	adds	r7, #24
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}
 8005810:	40017400 	.word	0x40017400
 8005814:	40021000 	.word	0x40021000

08005818 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005828:	2b01      	cmp	r3, #1
 800582a:	d101      	bne.n	8005830 <HAL_HRTIM_DLLCalibrationStart+0x18>
 800582c:	2302      	movs	r3, #2
 800582e:	e045      	b.n	80058bc <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2202      	movs	r2, #2
 800583c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005846:	d114      	bne.n	8005872 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0202 	bic.w	r2, r2, #2
 8005858:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f042 0201 	orr.w	r2, r2, #1
 800586c:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 8005870:	e01f      	b.n	80058b2 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f042 0202 	orr.w	r2, r2, #2
 8005882:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 800588e:	f023 010c 	bic.w	r1, r3, #12
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	683a      	ldr	r2, [r7, #0]
 8005898:	430a      	orrs	r2, r1
 800589a:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f042 0201 	orr.w	r2, r2, #1
 80058ae:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
 80058d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 80058d2:	f7fd f9f1 	bl	8002cb8 <HAL_GetTick>
 80058d6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 80058d8:	e014      	b.n	8005904 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e0:	d010      	beq.n	8005904 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 80058e2:	f7fd f9e9 	bl	8002cb8 <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d302      	bcc.n	80058f8 <HAL_HRTIM_PollForDLLCalibration+0x30>
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d105      	bne.n	8005904 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2207      	movs	r2, #7
 80058fc:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
        return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e011      	b.n	8005928 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 800590c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005914:	d1e1      	bne.n	80058da <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3710      	adds	r7, #16
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b02      	cmp	r3, #2
 8005946:	d101      	bne.n	800594c <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 8005948:	2302      	movs	r3, #2
 800594a:	e015      	b.n	8005978 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2202      	movs	r2, #2
 8005950:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	2b05      	cmp	r3, #5
 8005958:	d104      	bne.n	8005964 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800595a:	6879      	ldr	r1, [r7, #4]
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 fba2 	bl	80060a6 <HRTIM_MasterBase_Config>
 8005962:	e004      	b.n	800596e <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	68b9      	ldr	r1, [r7, #8]
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f000 fbcb 	bl	8006104 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2201      	movs	r2, #1
 8005972:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <HAL_HRTIM_ADCTriggerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCTriggerConfig(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t ADCTrigger,
                                             const HRTIM_ADCTriggerCfgTypeDef* pADCTriggerCfg)
{
 8005980:	b480      	push	{r7}
 8005982:	b087      	sub	sp, #28
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]

  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));
  assert_param(IS_HRTIM_ADCTRIGGERUPDATE(pADCTriggerCfg->UpdateSource));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b02      	cmp	r3, #2
 8005996:	d101      	bne.n	800599c <HAL_HRTIM_ADCTriggerConfig+0x1c>
  {
     return HAL_BUSY;
 8005998:	2302      	movs	r3, #2
 800599a:	e095      	b.n	8005ac8 <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d101      	bne.n	80059aa <HAL_HRTIM_ADCTriggerConfig+0x2a>
 80059a6:	2302      	movs	r3, #2
 80059a8:	e08e      	b.n	8005ac8 <HAL_HRTIM_ADCTriggerConfig+0x148>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2202      	movs	r2, #2
 80059b6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set the ADC trigger update source */
  hrtim_cr1 = hhrtim->Instance->sCommonRegs.CR1;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80059c2:	617b      	str	r3, [r7, #20]

  switch (ADCTrigger)
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	3b01      	subs	r3, #1
 80059c8:	2b07      	cmp	r3, #7
 80059ca:	d85e      	bhi.n	8005a8a <HAL_HRTIM_ADCTriggerConfig+0x10a>
 80059cc:	a201      	add	r2, pc, #4	@ (adr r2, 80059d4 <HAL_HRTIM_ADCTriggerConfig+0x54>)
 80059ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d2:	bf00      	nop
 80059d4:	080059f5 	.word	0x080059f5
 80059d8:	08005a19 	.word	0x08005a19
 80059dc:	08005a8b 	.word	0x08005a8b
 80059e0:	08005a3f 	.word	0x08005a3f
 80059e4:	08005a8b 	.word	0x08005a8b
 80059e8:	08005a8b 	.word	0x08005a8b
 80059ec:	08005a8b 	.word	0x08005a8b
 80059f0:	08005a65 	.word	0x08005a65
  {
  case HRTIM_ADCTRIGGER_1:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC1USRC);
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80059fa:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= (pADCTriggerCfg->UpdateSource & HRTIM_CR1_ADC1USRC);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	4313      	orrs	r3, r2
 8005a08:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 1 source */
      hhrtim->Instance->sCommonRegs.ADC1R = pADCTriggerCfg->Trigger;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	6852      	ldr	r2, [r2, #4]
 8005a12:	f8c3 23bc 	str.w	r2, [r3, #956]	@ 0x3bc
      break;
 8005a16:	e041      	b.n	8005a9c <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_2:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC2USRC);
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 8005a1e:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 3U) & HRTIM_CR1_ADC2USRC);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	00db      	lsls	r3, r3, #3
 8005a26:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8005a2a:	697a      	ldr	r2, [r7, #20]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 2 source */
      hhrtim->Instance->sCommonRegs.ADC2R = pADCTriggerCfg->Trigger;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	6852      	ldr	r2, [r2, #4]
 8005a38:	f8c3 23c0 	str.w	r2, [r3, #960]	@ 0x3c0
      break;
 8005a3c:	e02e      	b.n	8005a9c <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_3:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC3USRC);
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8005a44:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 6U) & HRTIM_CR1_ADC3USRC);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	019b      	lsls	r3, r3, #6
 8005a4c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 3 source */
      hhrtim->Instance->sCommonRegs.ADC3R = pADCTriggerCfg->Trigger;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	6852      	ldr	r2, [r2, #4]
 8005a5e:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
      break;
 8005a62:	e01b      	b.n	8005a9c <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_4:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC4USRC);
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8005a6a:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 9U) & HRTIM_CR1_ADC4USRC);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	025b      	lsls	r3, r3, #9
 8005a72:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 4 source */
      hhrtim->Instance->sCommonRegs.ADC4R = pADCTriggerCfg->Trigger;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	687a      	ldr	r2, [r7, #4]
 8005a82:	6852      	ldr	r2, [r2, #4]
 8005a84:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
      break;
 8005a88:	e008      	b.n	8005a9c <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2207      	movs	r2, #7
 8005a8e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      break;
 8005a9a:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	2b07      	cmp	r3, #7
 8005aa6:	d101      	bne.n	8005aac <HAL_HRTIM_ADCTriggerConfig+0x12c>
  {
     return HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	e00d      	b.n	8005ac8 <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sCommonRegs.CR1 = hrtim_cr1;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	371c      	adds	r7, #28
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	60f8      	str	r0, [r7, #12]
 8005adc:	60b9      	str	r1, [r7, #8]
 8005ade:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b02      	cmp	r3, #2
 8005aea:	d101      	bne.n	8005af0 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8005aec:	2302      	movs	r3, #2
 8005aee:	e05f      	b.n	8005bb0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	d101      	bne.n	8005afe <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8005afa:	2302      	movs	r3, #2
 8005afc:	e058      	b.n	8005bb0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2202      	movs	r2, #2
 8005b0a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	2b05      	cmp	r3, #5
 8005b12:	d104      	bne.n	8005b1e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8005b14:	6879      	ldr	r1, [r7, #4]
 8005b16:	68f8      	ldr	r0, [r7, #12]
 8005b18:	f000 fb34 	bl	8006184 <HRTIM_MasterWaveform_Config>
 8005b1c:	e004      	b.n	8005b28 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8005b1e:	687a      	ldr	r2, [r7, #4]
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f000 fb94 	bl	8006250 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6819      	ldr	r1, [r3, #0]
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	4613      	mov	r3, r2
 8005b32:	00db      	lsls	r3, r3, #3
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4403      	add	r3, r0
 8005b3a:	3320      	adds	r3, #32
 8005b3c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6859      	ldr	r1, [r3, #4]
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	68ba      	ldr	r2, [r7, #8]
 8005b46:	4613      	mov	r3, r2
 8005b48:	00db      	lsls	r3, r3, #3
 8005b4a:	1a9b      	subs	r3, r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4403      	add	r3, r0
 8005b50:	3324      	adds	r3, #36	@ 0x24
 8005b52:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6899      	ldr	r1, [r3, #8]
 8005b58:	68f8      	ldr	r0, [r7, #12]
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	00db      	lsls	r3, r3, #3
 8005b60:	1a9b      	subs	r3, r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	4403      	add	r3, r0
 8005b66:	3328      	adds	r3, #40	@ 0x28
 8005b68:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	68d9      	ldr	r1, [r3, #12]
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	4613      	mov	r3, r2
 8005b74:	00db      	lsls	r3, r3, #3
 8005b76:	1a9b      	subs	r3, r3, r2
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4403      	add	r3, r0
 8005b7c:	332c      	adds	r3, #44	@ 0x2c
 8005b7e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6919      	ldr	r1, [r3, #16]
 8005b84:	68f8      	ldr	r0, [r7, #12]
 8005b86:	68ba      	ldr	r2, [r7, #8]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	00db      	lsls	r3, r3, #3
 8005b8c:	1a9b      	subs	r3, r3, r2
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	4403      	add	r3, r0
 8005b92:	3330      	adds	r3, #48	@ 0x30
 8005b94:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8005b96:	68b9      	ldr	r1, [r7, #8]
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 fd71 	bl	8006680 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <HAL_HRTIM_DeadTimeConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_DeadTimeConfig(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_DeadTimeCfgTypeDef* pDeadTimeCfg)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b087      	sub	sp, #28
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMDEADTIME_RISINGSIGNLOCK(pDeadTimeCfg->RisingSignLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGN(pDeadTimeCfg->FallingSign));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGLOCK(pDeadTimeCfg->FallingLock));
  assert_param(IS_HRTIM_TIMDEADTIME_FALLINGSIGNLOCK(pDeadTimeCfg->FallingSignLock));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d101      	bne.n	8005bd4 <HAL_HRTIM_DeadTimeConfig+0x1c>
  {
     return HAL_BUSY;
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e067      	b.n	8005ca4 <HAL_HRTIM_DeadTimeConfig+0xec>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d101      	bne.n	8005be2 <HAL_HRTIM_DeadTimeConfig+0x2a>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e060      	b.n	8005ca4 <HAL_HRTIM_DeadTimeConfig+0xec>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2202      	movs	r2, #2
 8005bee:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set timer deadtime configuration */
  hrtim_dtr  = (pDeadTimeCfg->Prescaler & HRTIM_DTR_DTPRSC);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005bfa:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingValue & HRTIM_DTR_DTR);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSign & HRTIM_DTR_SDTR);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c12:	697a      	ldr	r2, [r7, #20]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingSignLock & HRTIM_DTR_DTRSLK);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->RisingLock & HRTIM_DTR_DTRLK);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005c2e:	697a      	ldr	r2, [r7, #20]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= ((pDeadTimeCfg->FallingValue << 16U) & HRTIM_DTR_DTF);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	695b      	ldr	r3, [r3, #20]
 8005c38:	041a      	lsls	r2, r3, #16
 8005c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8005cb0 <HAL_HRTIM_DeadTimeConfig+0xf8>)
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSign & HRTIM_DTR_SDTF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c4c:	697a      	ldr	r2, [r7, #20]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingSignLock & HRTIM_DTR_DTFSLK);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	617b      	str	r3, [r7, #20]
  hrtim_dtr |= (pDeadTimeCfg->FallingLock & HRTIM_DTR_DTFLK);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	69db      	ldr	r3, [r3, #28]
 8005c64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR, (
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	01db      	lsls	r3, r3, #7
 8005c76:	4413      	add	r3, r2
 8005c78:	33b8      	adds	r3, #184	@ 0xb8
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb4 <HAL_HRTIM_DeadTimeConfig+0xfc>)
 8005c7e:	4013      	ands	r3, r2
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	6811      	ldr	r1, [r2, #0]
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	431a      	orrs	r2, r3
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	01db      	lsls	r3, r3, #7
 8005c8c:	440b      	add	r3, r1
 8005c8e:	33b8      	adds	r3, #184	@ 0xb8
 8005c90:	601a      	str	r2, [r3, #0]
                 HRTIM_DTR_DTR | HRTIM_DTR_SDTR | HRTIM_DTR_DTPRSC |
                 HRTIM_DTR_DTRSLK | HRTIM_DTR_DTRLK | HRTIM_DTR_DTF |
                 HRTIM_DTR_SDTF | HRTIM_DTR_DTFSLK | HRTIM_DTR_DTFLK), hrtim_dtr);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	371c      	adds	r7, #28
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr
 8005cb0:	01ff0000 	.word	0x01ff0000
 8005cb4:	3c002000 	.word	0x3c002000

08005cb8 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b085      	sub	sp, #20
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	607a      	str	r2, [r7, #4]
 8005cc4:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d101      	bne.n	8005cd6 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8005cd2:	2302      	movs	r3, #2
 8005cd4:	e157      	b.n	8005f86 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d101      	bne.n	8005ce4 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	e150      	b.n	8005f86 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	2b05      	cmp	r3, #5
 8005cf8:	d140      	bne.n	8005d7c <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	2b07      	cmp	r3, #7
 8005d00:	d82a      	bhi.n	8005d58 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8005d02:	a201      	add	r2, pc, #4	@ (adr r2, 8005d08 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8005d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d08:	08005d29 	.word	0x08005d29
 8005d0c:	08005d35 	.word	0x08005d35
 8005d10:	08005d59 	.word	0x08005d59
 8005d14:	08005d41 	.word	0x08005d41
 8005d18:	08005d59 	.word	0x08005d59
 8005d1c:	08005d59 	.word	0x08005d59
 8005d20:	08005d59 	.word	0x08005d59
 8005d24:	08005d4d 	.word	0x08005d4d
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	683a      	ldr	r2, [r7, #0]
 8005d2e:	6812      	ldr	r2, [r2, #0]
 8005d30:	61da      	str	r2, [r3, #28]
        break;
 8005d32:	e01a      	b.n	8005d6a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	6812      	ldr	r2, [r2, #0]
 8005d3c:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8005d3e:	e014      	b.n	8005d6a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	683a      	ldr	r2, [r7, #0]
 8005d46:	6812      	ldr	r2, [r2, #0]
 8005d48:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 8005d4a:	e00e      	b.n	8005d6a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	683a      	ldr	r2, [r7, #0]
 8005d52:	6812      	ldr	r2, [r2, #0]
 8005d54:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8005d56:	e008      	b.n	8005d6a <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2207      	movs	r2, #7
 8005d5c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

        break;
 8005d68:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	2b07      	cmp	r3, #7
 8005d74:	f040 80fe 	bne.w	8005f74 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e104      	b.n	8005f86 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	2b07      	cmp	r3, #7
 8005d82:	f200 80e3 	bhi.w	8005f4c <HAL_HRTIM_WaveformCompareConfig+0x294>
 8005d86:	a201      	add	r2, pc, #4	@ (adr r2, 8005d8c <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8005d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8c:	08005dad 	.word	0x08005dad
 8005d90:	08005dc1 	.word	0x08005dc1
 8005d94:	08005f4d 	.word	0x08005f4d
 8005d98:	08005e7d 	.word	0x08005e7d
 8005d9c:	08005f4d 	.word	0x08005f4d
 8005da0:	08005f4d 	.word	0x08005f4d
 8005da4:	08005f4d 	.word	0x08005f4d
 8005da8:	08005e91 	.word	0x08005e91
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6819      	ldr	r1, [r3, #0]
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	01db      	lsls	r3, r3, #7
 8005db8:	440b      	add	r3, r1
 8005dba:	339c      	adds	r3, #156	@ 0x9c
 8005dbc:	601a      	str	r2, [r3, #0]
        break;
 8005dbe:	e0d1      	b.n	8005f64 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6819      	ldr	r1, [r3, #0]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	01db      	lsls	r3, r3, #7
 8005dcc:	440b      	add	r3, r1
 8005dce:	33a4      	adds	r3, #164	@ 0xa4
 8005dd0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d03f      	beq.n	8005e5a <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	3301      	adds	r3, #1
 8005de2:	01db      	lsls	r3, r3, #7
 8005de4:	4413      	add	r3, r2
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	6811      	ldr	r1, [r2, #0]
 8005dec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	3301      	adds	r3, #1
 8005df4:	01db      	lsls	r3, r3, #7
 8005df6:	440b      	add	r3, r1
 8005df8:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	3301      	adds	r3, #1
 8005e02:	01db      	lsls	r3, r3, #7
 8005e04:	4413      	add	r3, r2
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	68f9      	ldr	r1, [r7, #12]
 8005e0e:	6809      	ldr	r1, [r1, #0]
 8005e10:	431a      	orrs	r2, r3
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	3301      	adds	r3, #1
 8005e16:	01db      	lsls	r3, r3, #7
 8005e18:	440b      	add	r3, r1
 8005e1a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e24:	d109      	bne.n	8005e3a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6819      	ldr	r1, [r3, #0]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	689a      	ldr	r2, [r3, #8]
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	01db      	lsls	r3, r3, #7
 8005e32:	440b      	add	r3, r1
 8005e34:	339c      	adds	r3, #156	@ 0x9c
 8005e36:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8005e38:	e091      	b.n	8005f5e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005e42:	f040 808c 	bne.w	8005f5e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6819      	ldr	r1, [r3, #0]
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	689a      	ldr	r2, [r3, #8]
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	01db      	lsls	r3, r3, #7
 8005e52:	440b      	add	r3, r1
 8005e54:	33a8      	adds	r3, #168	@ 0xa8
 8005e56:	601a      	str	r2, [r3, #0]
         break;
 8005e58:	e081      	b.n	8005f5e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	3301      	adds	r3, #1
 8005e62:	01db      	lsls	r3, r3, #7
 8005e64:	4413      	add	r3, r2
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68fa      	ldr	r2, [r7, #12]
 8005e6a:	6811      	ldr	r1, [r2, #0]
 8005e6c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	3301      	adds	r3, #1
 8005e74:	01db      	lsls	r3, r3, #7
 8005e76:	440b      	add	r3, r1
 8005e78:	601a      	str	r2, [r3, #0]
         break;
 8005e7a:	e070      	b.n	8005f5e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6819      	ldr	r1, [r3, #0]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	01db      	lsls	r3, r3, #7
 8005e88:	440b      	add	r3, r1
 8005e8a:	33a8      	adds	r3, #168	@ 0xa8
 8005e8c:	601a      	str	r2, [r3, #0]
        break;
 8005e8e:	e069      	b.n	8005f64 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	6819      	ldr	r1, [r3, #0]
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	01db      	lsls	r3, r3, #7
 8005e9c:	440b      	add	r3, r1
 8005e9e:	33ac      	adds	r3, #172	@ 0xac
 8005ea0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d03f      	beq.n	8005f2a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	01db      	lsls	r3, r3, #7
 8005eb4:	4413      	add	r3, r2
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	6811      	ldr	r1, [r2, #0]
 8005ebc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	01db      	lsls	r3, r3, #7
 8005ec6:	440b      	add	r3, r1
 8005ec8:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	3301      	adds	r3, #1
 8005ed2:	01db      	lsls	r3, r3, #7
 8005ed4:	4413      	add	r3, r2
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	68f9      	ldr	r1, [r7, #12]
 8005ee0:	6809      	ldr	r1, [r1, #0]
 8005ee2:	431a      	orrs	r2, r3
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	01db      	lsls	r3, r3, #7
 8005eea:	440b      	add	r3, r1
 8005eec:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ef6:	d109      	bne.n	8005f0c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6819      	ldr	r1, [r3, #0]
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	689a      	ldr	r2, [r3, #8]
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	01db      	lsls	r3, r3, #7
 8005f04:	440b      	add	r3, r1
 8005f06:	339c      	adds	r3, #156	@ 0x9c
 8005f08:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8005f0a:	e02a      	b.n	8005f62 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f14:	d125      	bne.n	8005f62 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	6819      	ldr	r1, [r3, #0]
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	689a      	ldr	r2, [r3, #8]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	01db      	lsls	r3, r3, #7
 8005f22:	440b      	add	r3, r1
 8005f24:	33a8      	adds	r3, #168	@ 0xa8
 8005f26:	601a      	str	r2, [r3, #0]
         break;
 8005f28:	e01b      	b.n	8005f62 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	68bb      	ldr	r3, [r7, #8]
 8005f30:	3301      	adds	r3, #1
 8005f32:	01db      	lsls	r3, r3, #7
 8005f34:	4413      	add	r3, r2
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	6811      	ldr	r1, [r2, #0]
 8005f3c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	3301      	adds	r3, #1
 8005f44:	01db      	lsls	r3, r3, #7
 8005f46:	440b      	add	r3, r1
 8005f48:	601a      	str	r2, [r3, #0]
         break;
 8005f4a:	e00a      	b.n	8005f62 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2207      	movs	r2, #7
 8005f50:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2200      	movs	r2, #0
 8005f58:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      break;
 8005f5c:	e002      	b.n	8005f64 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8005f5e:	bf00      	nop
 8005f60:	e000      	b.n	8005f64 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8005f62:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	2b07      	cmp	r3, #7
 8005f6e:	d101      	bne.n	8005f74 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e008      	b.n	8005f86 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3714      	adds	r7, #20
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop

08005f94 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
 8005fa0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d101      	bne.n	8005fb2 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8005fae:	2302      	movs	r3, #2
 8005fb0:	e01d      	b.n	8005fee <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d101      	bne.n	8005fc0 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	e016      	b.n	8005fee <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	68b9      	ldr	r1, [r7, #8]
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f000 fa7a 	bl	80064d0 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8005fec:	2300      	movs	r3, #0
}
 8005fee:	4618      	mov	r0, r3
 8005ff0:	3710      	adds	r7, #16
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	b083      	sub	sp, #12
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
 8005ffe:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8006006:	2b01      	cmp	r3, #1
 8006008:	d101      	bne.n	800600e <HAL_HRTIM_WaveformOutputStart+0x18>
 800600a:	2302      	movs	r3, #2
 800600c:	e01a      	b.n	8006044 <HAL_HRTIM_WaveformOutputStart+0x4e>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2202      	movs	r2, #2
 800601a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	683a      	ldr	r2, [r7, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8006060:	2b01      	cmp	r3, #1
 8006062:	d101      	bne.n	8006068 <HAL_HRTIM_WaveformCountStart+0x18>
 8006064:	2302      	movs	r3, #2
 8006066:	e018      	b.n	800609a <HAL_HRTIM_WaveformCountStart+0x4a>
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2202      	movs	r2, #2
 8006074:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	6819      	ldr	r1, [r3, #0]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr

080060a6 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b085      	sub	sp, #20
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
 80060ae:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 0307 	bic.w	r3, r3, #7
 80060be:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	f023 0318 	bic.w	r3, r3, #24
 80060d0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68db      	ldr	r3, [r3, #12]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	4313      	orrs	r3, r2
 80060da:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	683a      	ldr	r2, [r7, #0]
 80060ea:	6812      	ldr	r2, [r2, #0]
 80060ec:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	6852      	ldr	r2, [r2, #4]
 80060f6:	619a      	str	r2, [r3, #24]
}
 80060f8:	bf00      	nop
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8006104:	b480      	push	{r7}
 8006106:	b087      	sub	sp, #28
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	3301      	adds	r3, #1
 8006118:	01db      	lsls	r3, r3, #7
 800611a:	4413      	add	r3, r2
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	f023 0307 	bic.w	r3, r3, #7
 8006126:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	697a      	ldr	r2, [r7, #20]
 800612e:	4313      	orrs	r3, r2
 8006130:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	f023 0318 	bic.w	r3, r3, #24
 8006138:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68db      	ldr	r3, [r3, #12]
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	4313      	orrs	r3, r2
 8006142:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	3301      	adds	r3, #1
 800614c:	01db      	lsls	r3, r3, #7
 800614e:	4413      	add	r3, r2
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6819      	ldr	r1, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	01db      	lsls	r3, r3, #7
 8006160:	440b      	add	r3, r1
 8006162:	3394      	adds	r3, #148	@ 0x94
 8006164:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6819      	ldr	r1, [r3, #0]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685a      	ldr	r2, [r3, #4]
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	01db      	lsls	r3, r3, #7
 8006172:	440b      	add	r3, r1
 8006174:	3398      	adds	r3, #152	@ 0x98
 8006176:	601a      	str	r2, [r3, #0]
}
 8006178:	bf00      	nop
 800617a:	371c      	adds	r7, #28
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 800619e:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	f023 0320 	bic.w	r3, r3, #32
 80061a6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	695b      	ldr	r3, [r3, #20]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061b8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061ca:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	69db      	ldr	r3, [r3, #28]
 80061d0:	68fa      	ldr	r2, [r7, #12]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80061dc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	68fa      	ldr	r2, [r7, #12]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80061ee:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8006200:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4313      	orrs	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006214:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	4313      	orrs	r3, r2
 800621e:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006226:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622c:	68ba      	ldr	r2, [r7, #8]
 800622e:	4313      	orrs	r3, r2
 8006230:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	68fa      	ldr	r2, [r7, #12]
 8006238:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8006244:	bf00      	nop
 8006246:	3714      	adds	r7, #20
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8006250:	b480      	push	{r7}
 8006252:	b08b      	sub	sp, #44	@ 0x2c
 8006254:	af00      	add	r7, sp, #0
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	3301      	adds	r3, #1
 8006264:	01db      	lsls	r3, r3, #7
 8006266:	4413      	add	r3, r2
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	68fa      	ldr	r2, [r7, #12]
 800626c:	6811      	ldr	r1, [r2, #0]
 800626e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	3301      	adds	r3, #1
 8006276:	01db      	lsls	r3, r3, #7
 8006278:	440b      	add	r3, r1
 800627a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	3301      	adds	r3, #1
 8006284:	01db      	lsls	r3, r3, #7
 8006286:	4413      	add	r3, r2
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	01db      	lsls	r3, r3, #7
 8006294:	4413      	add	r3, r2
 8006296:	33e8      	adds	r3, #232	@ 0xe8
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	01db      	lsls	r3, r3, #7
 80062a4:	4413      	add	r3, r2
 80062a6:	33e4      	adds	r3, #228	@ 0xe4
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80062b4:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80062b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b8:	f023 0320 	bic.w	r3, r3, #32
 80062bc:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062c4:	4313      	orrs	r3, r2
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80062c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062d6:	4313      	orrs	r3, r2
 80062d8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80062da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80062e0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	69db      	ldr	r3, [r3, #28]
 80062e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062e8:	4313      	orrs	r3, r2
 80062ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 80062ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ee:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80062f2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062fa:	4313      	orrs	r3, r2
 80062fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80062fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006300:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8006304:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800630c:	4313      	orrs	r3, r2
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8006310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006312:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006316:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800631c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800631e:	4313      	orrs	r3, r2
 8006320:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8006322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006324:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006328:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006332:	d103      	bne.n	800633c <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8006334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006336:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800633a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800633c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006342:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006348:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800634a:	4313      	orrs	r3, r2
 800634c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 800634e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006350:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006354:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800635a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800635c:	4313      	orrs	r3, r2
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8006360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006362:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 8006366:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800636c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800636e:	4313      	orrs	r3, r2
 8006370:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	f023 031f 	bic.w	r3, r3, #31
 8006378:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800637e:	f003 031f 	and.w	r3, r3, #31
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	4313      	orrs	r3, r2
 8006386:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800638e:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	4313      	orrs	r3, r2
 8006398:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d108      	bne.n	80063b4 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063a8:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ae:	6a3a      	ldr	r2, [r7, #32]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063b8:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80063bc:	d004      	beq.n	80063c8 <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063c2:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80063c6:	d103      	bne.n	80063d0 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	d108      	bne.n	80063e2 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 80063d0:	6a3b      	ldr	r3, [r7, #32]
 80063d2:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 80063d6:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063dc:	6a3a      	ldr	r2, [r7, #32]
 80063de:	4313      	orrs	r3, r2
 80063e0:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063e6:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d843      	bhi.n	8006476 <HRTIM_TimingUnitWaveform_Config+0x226>
 80063ee:	a201      	add	r2, pc, #4	@ (adr r2, 80063f4 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 80063f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f4:	08006409 	.word	0x08006409
 80063f8:	0800641f 	.word	0x0800641f
 80063fc:	08006435 	.word	0x08006435
 8006400:	0800644b 	.word	0x0800644b
 8006404:	08006461 	.word	0x08006461
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800640e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006414:	005b      	lsls	r3, r3, #1
 8006416:	69fa      	ldr	r2, [r7, #28]
 8006418:	4313      	orrs	r3, r2
 800641a:	61fb      	str	r3, [r7, #28]
      break;
 800641c:	e02c      	b.n	8006478 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006424:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800642a:	009b      	lsls	r3, r3, #2
 800642c:	69fa      	ldr	r2, [r7, #28]
 800642e:	4313      	orrs	r3, r2
 8006430:	61fb      	str	r3, [r7, #28]
      break;
 8006432:	e021      	b.n	8006478 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800643a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006440:	00db      	lsls	r3, r3, #3
 8006442:	69fa      	ldr	r2, [r7, #28]
 8006444:	4313      	orrs	r3, r2
 8006446:	61fb      	str	r3, [r7, #28]
      break;
 8006448:	e016      	b.n	8006478 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800644a:	69fb      	ldr	r3, [r7, #28]
 800644c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006450:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006456:	011b      	lsls	r3, r3, #4
 8006458:	69fa      	ldr	r2, [r7, #28]
 800645a:	4313      	orrs	r3, r2
 800645c:	61fb      	str	r3, [r7, #28]
      break;
 800645e:	e00b      	b.n	8006478 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006466:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646c:	015b      	lsls	r3, r3, #5
 800646e:	69fa      	ldr	r2, [r7, #28]
 8006470:	4313      	orrs	r3, r2
 8006472:	61fb      	str	r3, [r7, #28]
      break;
 8006474:	e000      	b.n	8006478 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 8006476:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	3301      	adds	r3, #1
 8006480:	01db      	lsls	r3, r3, #7
 8006482:	4413      	add	r3, r2
 8006484:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006486:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	01db      	lsls	r3, r3, #7
 8006490:	4413      	add	r3, r2
 8006492:	33e8      	adds	r3, #232	@ 0xe8
 8006494:	69ba      	ldr	r2, [r7, #24]
 8006496:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	01db      	lsls	r3, r3, #7
 80064a0:	4413      	add	r3, r2
 80064a2:	33e4      	adds	r3, #228	@ 0xe4
 80064a4:	6a3a      	ldr	r2, [r7, #32]
 80064a6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	01db      	lsls	r3, r3, #7
 80064b0:	4413      	add	r3, r2
 80064b2:	33d4      	adds	r3, #212	@ 0xd4
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	69fa      	ldr	r2, [r7, #28]
 80064be:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80064c2:	bf00      	nop
 80064c4:	372c      	adds	r7, #44	@ 0x2c
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop

080064d0 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b089      	sub	sp, #36	@ 0x24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	607a      	str	r2, [r7, #4]
 80064dc:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	01db      	lsls	r3, r3, #7
 80064ea:	4413      	add	r3, r2
 80064ec:	33e4      	adds	r3, #228	@ 0xe4
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681a      	ldr	r2, [r3, #0]
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	01db      	lsls	r3, r3, #7
 80064fa:	4413      	add	r3, r2
 80064fc:	33b8      	adds	r3, #184	@ 0xb8
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	617b      	str	r3, [r7, #20]

  switch (Output)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006508:	d04d      	beq.n	80065a6 <HRTIM_OutputConfig+0xd6>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006510:	d85e      	bhi.n	80065d0 <HRTIM_OutputConfig+0x100>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006518:	d032      	beq.n	8006580 <HRTIM_OutputConfig+0xb0>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006520:	d856      	bhi.n	80065d0 <HRTIM_OutputConfig+0x100>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2b80      	cmp	r3, #128	@ 0x80
 8006526:	d03e      	beq.n	80065a6 <HRTIM_OutputConfig+0xd6>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b80      	cmp	r3, #128	@ 0x80
 800652c:	d850      	bhi.n	80065d0 <HRTIM_OutputConfig+0x100>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b40      	cmp	r3, #64	@ 0x40
 8006532:	d025      	beq.n	8006580 <HRTIM_OutputConfig+0xb0>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b40      	cmp	r3, #64	@ 0x40
 8006538:	d84a      	bhi.n	80065d0 <HRTIM_OutputConfig+0x100>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d01f      	beq.n	8006580 <HRTIM_OutputConfig+0xb0>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d044      	beq.n	80065d0 <HRTIM_OutputConfig+0x100>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b20      	cmp	r3, #32
 800654a:	d841      	bhi.n	80065d0 <HRTIM_OutputConfig+0x100>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b02      	cmp	r3, #2
 8006550:	d33e      	bcc.n	80065d0 <HRTIM_OutputConfig+0x100>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	3b02      	subs	r3, #2
 8006556:	2201      	movs	r2, #1
 8006558:	409a      	lsls	r2, r3
 800655a:	4b48      	ldr	r3, [pc, #288]	@ (800667c <HRTIM_OutputConfig+0x1ac>)
 800655c:	4013      	ands	r3, r2
 800655e:	2b00      	cmp	r3, #0
 8006560:	bf14      	ite	ne
 8006562:	2301      	movne	r3, #1
 8006564:	2300      	moveq	r3, #0
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b00      	cmp	r3, #0
 800656a:	d11c      	bne.n	80065a6 <HRTIM_OutputConfig+0xd6>
 800656c:	f244 0304 	movw	r3, #16388	@ 0x4004
 8006570:	4013      	ands	r3, r2
 8006572:	2b00      	cmp	r3, #0
 8006574:	bf14      	ite	ne
 8006576:	2301      	movne	r3, #1
 8006578:	2300      	moveq	r3, #0
 800657a:	b2db      	uxtb	r3, r3
 800657c:	2b00      	cmp	r3, #0
 800657e:	d027      	beq.n	80065d0 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6819      	ldr	r1, [r3, #0]
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	685a      	ldr	r2, [r3, #4]
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	01db      	lsls	r3, r3, #7
 800658c:	440b      	add	r3, r1
 800658e:	33bc      	adds	r3, #188	@ 0xbc
 8006590:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6819      	ldr	r1, [r3, #0]
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	689a      	ldr	r2, [r3, #8]
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	01db      	lsls	r3, r3, #7
 800659e:	440b      	add	r3, r1
 80065a0:	33c0      	adds	r3, #192	@ 0xc0
 80065a2:	601a      	str	r2, [r3, #0]
      break;
 80065a4:	e015      	b.n	80065d2 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6819      	ldr	r1, [r3, #0]
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	685a      	ldr	r2, [r3, #4]
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	01db      	lsls	r3, r3, #7
 80065b2:	440b      	add	r3, r1
 80065b4:	33c4      	adds	r3, #196	@ 0xc4
 80065b6:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6819      	ldr	r1, [r3, #0]
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	689a      	ldr	r2, [r3, #8]
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	01db      	lsls	r3, r3, #7
 80065c4:	440b      	add	r3, r1
 80065c6:	33c8      	adds	r3, #200	@ 0xc8
 80065c8:	601a      	str	r2, [r3, #0]
      shift = 16U;
 80065ca:	2310      	movs	r3, #16
 80065cc:	61bb      	str	r3, [r7, #24]
      break;
 80065ce:	e000      	b.n	80065d2 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 80065d0:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 80065d2:	22fe      	movs	r2, #254	@ 0xfe
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80065da:	43db      	mvns	r3, r3
 80065dc:	69fa      	ldr	r2, [r7, #28]
 80065de:	4013      	ands	r3, r2
 80065e0:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ec:	69fa      	ldr	r2, [r7, #28]
 80065ee:	4313      	orrs	r3, r2
 80065f0:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	68da      	ldr	r2, [r3, #12]
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	fa02 f303 	lsl.w	r3, r2, r3
 80065fc:	69fa      	ldr	r2, [r7, #28]
 80065fe:	4313      	orrs	r3, r2
 8006600:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	691a      	ldr	r2, [r3, #16]
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	fa02 f303 	lsl.w	r3, r2, r3
 800660c:	69fa      	ldr	r2, [r7, #28]
 800660e:	4313      	orrs	r3, r2
 8006610:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	695a      	ldr	r2, [r3, #20]
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	fa02 f303 	lsl.w	r3, r2, r3
 800661c:	69fa      	ldr	r2, [r7, #28]
 800661e:	4313      	orrs	r3, r2
 8006620:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	699a      	ldr	r2, [r3, #24]
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	fa02 f303 	lsl.w	r3, r2, r3
 800662c:	69fa      	ldr	r2, [r7, #28]
 800662e:	4313      	orrs	r3, r2
 8006630:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	2b08      	cmp	r3, #8
 8006638:	d111      	bne.n	800665e <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8006640:	2b00      	cmp	r3, #0
 8006642:	d10c      	bne.n	800665e <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800664a:	2b00      	cmp	r3, #0
 800664c:	d107      	bne.n	800665e <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	69da      	ldr	r2, [r3, #28]
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	fa02 f303 	lsl.w	r3, r2, r3
 8006658:	69fa      	ldr	r2, [r7, #28]
 800665a:	4313      	orrs	r3, r2
 800665c:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	01db      	lsls	r3, r3, #7
 8006666:	4413      	add	r3, r2
 8006668:	33e4      	adds	r3, #228	@ 0xe4
 800666a:	69fa      	ldr	r2, [r7, #28]
 800666c:	601a      	str	r2, [r3, #0]
}
 800666e:	bf00      	nop
 8006670:	3724      	adds	r7, #36	@ 0x24
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	40000041 	.word	0x40000041

08006680 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 800668a:	683b      	ldr	r3, [r7, #0]
 800668c:	2b05      	cmp	r3, #5
 800668e:	d851      	bhi.n	8006734 <HRTIM_ForceRegistersUpdate+0xb4>
 8006690:	a201      	add	r2, pc, #4	@ (adr r2, 8006698 <HRTIM_ForceRegistersUpdate+0x18>)
 8006692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006696:	bf00      	nop
 8006698:	080066c7 	.word	0x080066c7
 800669c:	080066dd 	.word	0x080066dd
 80066a0:	080066f3 	.word	0x080066f3
 80066a4:	08006709 	.word	0x08006709
 80066a8:	0800671f 	.word	0x0800671f
 80066ac:	080066b1 	.word	0x080066b1
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f042 0201 	orr.w	r2, r2, #1
 80066c0:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80066c4:	e037      	b.n	8006736 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0202 	orr.w	r2, r2, #2
 80066d6:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80066da:	e02c      	b.n	8006736 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f042 0204 	orr.w	r2, r2, #4
 80066ec:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80066f0:	e021      	b.n	8006736 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f042 0208 	orr.w	r2, r2, #8
 8006702:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8006706:	e016      	b.n	8006736 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f042 0210 	orr.w	r2, r2, #16
 8006718:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800671c:	e00b      	b.n	8006736 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f042 0220 	orr.w	r2, r2, #32
 800672e:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8006732:	e000      	b.n	8006736 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8006734:	bf00      	nop
  }
}
 8006736:	bf00      	nop
 8006738:	370c      	adds	r7, #12
 800673a:	46bd      	mov	sp, r7
 800673c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006740:	4770      	bx	lr
 8006742:	bf00      	nop

08006744 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800674a:	af00      	add	r7, sp, #0
 800674c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006750:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006754:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006756:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800675a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d102      	bne.n	800676a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	f000 bff4 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800676a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800676e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	2b00      	cmp	r3, #0
 800677c:	f000 816d 	beq.w	8006a5a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006780:	4bb4      	ldr	r3, [pc, #720]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f003 030c 	and.w	r3, r3, #12
 8006788:	2b04      	cmp	r3, #4
 800678a:	d00c      	beq.n	80067a6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800678c:	4bb1      	ldr	r3, [pc, #708]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f003 030c 	and.w	r3, r3, #12
 8006794:	2b08      	cmp	r3, #8
 8006796:	d157      	bne.n	8006848 <HAL_RCC_OscConfig+0x104>
 8006798:	4bae      	ldr	r3, [pc, #696]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067a4:	d150      	bne.n	8006848 <HAL_RCC_OscConfig+0x104>
 80067a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80067aa:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80067b2:	fa93 f3a3 	rbit	r3, r3
 80067b6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80067ba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067be:	fab3 f383 	clz	r3, r3
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80067c6:	d802      	bhi.n	80067ce <HAL_RCC_OscConfig+0x8a>
 80067c8:	4ba2      	ldr	r3, [pc, #648]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	e015      	b.n	80067fa <HAL_RCC_OscConfig+0xb6>
 80067ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80067d2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80067da:	fa93 f3a3 	rbit	r3, r3
 80067de:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80067e2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80067e6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80067ea:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80067ee:	fa93 f3a3 	rbit	r3, r3
 80067f2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80067f6:	4b97      	ldr	r3, [pc, #604]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80067f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067fa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80067fe:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8006802:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8006806:	fa92 f2a2 	rbit	r2, r2
 800680a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800680e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8006812:	fab2 f282 	clz	r2, r2
 8006816:	b2d2      	uxtb	r2, r2
 8006818:	f042 0220 	orr.w	r2, r2, #32
 800681c:	b2d2      	uxtb	r2, r2
 800681e:	f002 021f 	and.w	r2, r2, #31
 8006822:	2101      	movs	r1, #1
 8006824:	fa01 f202 	lsl.w	r2, r1, r2
 8006828:	4013      	ands	r3, r2
 800682a:	2b00      	cmp	r3, #0
 800682c:	f000 8114 	beq.w	8006a58 <HAL_RCC_OscConfig+0x314>
 8006830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006834:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	2b00      	cmp	r3, #0
 800683e:	f040 810b 	bne.w	8006a58 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	f000 bf85 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006848:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800684c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006858:	d106      	bne.n	8006868 <HAL_RCC_OscConfig+0x124>
 800685a:	4b7e      	ldr	r3, [pc, #504]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a7d      	ldr	r2, [pc, #500]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 8006860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	e036      	b.n	80068d6 <HAL_RCC_OscConfig+0x192>
 8006868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800686c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10c      	bne.n	8006892 <HAL_RCC_OscConfig+0x14e>
 8006878:	4b76      	ldr	r3, [pc, #472]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a75      	ldr	r2, [pc, #468]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 800687e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	4b73      	ldr	r3, [pc, #460]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a72      	ldr	r2, [pc, #456]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 800688a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800688e:	6013      	str	r3, [r2, #0]
 8006890:	e021      	b.n	80068d6 <HAL_RCC_OscConfig+0x192>
 8006892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006896:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80068a2:	d10c      	bne.n	80068be <HAL_RCC_OscConfig+0x17a>
 80068a4:	4b6b      	ldr	r3, [pc, #428]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a6a      	ldr	r2, [pc, #424]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068ae:	6013      	str	r3, [r2, #0]
 80068b0:	4b68      	ldr	r3, [pc, #416]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a67      	ldr	r2, [pc, #412]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068ba:	6013      	str	r3, [r2, #0]
 80068bc:	e00b      	b.n	80068d6 <HAL_RCC_OscConfig+0x192>
 80068be:	4b65      	ldr	r3, [pc, #404]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a64      	ldr	r2, [pc, #400]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	4b62      	ldr	r3, [pc, #392]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a61      	ldr	r2, [pc, #388]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068d4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80068d6:	4b5f      	ldr	r3, [pc, #380]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068da:	f023 020f 	bic.w	r2, r3, #15
 80068de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	495a      	ldr	r1, [pc, #360]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d054      	beq.n	80069aa <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006900:	f7fc f9da 	bl	8002cb8 <HAL_GetTick>
 8006904:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006908:	e00a      	b.n	8006920 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800690a:	f7fc f9d5 	bl	8002cb8 <HAL_GetTick>
 800690e:	4602      	mov	r2, r0
 8006910:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	2b64      	cmp	r3, #100	@ 0x64
 8006918:	d902      	bls.n	8006920 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	f000 bf19 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
 8006920:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006924:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006928:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800692c:	fa93 f3a3 	rbit	r3, r3
 8006930:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8006934:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006938:	fab3 f383 	clz	r3, r3
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006940:	d802      	bhi.n	8006948 <HAL_RCC_OscConfig+0x204>
 8006942:	4b44      	ldr	r3, [pc, #272]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	e015      	b.n	8006974 <HAL_RCC_OscConfig+0x230>
 8006948:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800694c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006950:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8006954:	fa93 f3a3 	rbit	r3, r3
 8006958:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800695c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006960:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8006964:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8006968:	fa93 f3a3 	rbit	r3, r3
 800696c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8006970:	4b38      	ldr	r3, [pc, #224]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 8006972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006974:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006978:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 800697c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8006980:	fa92 f2a2 	rbit	r2, r2
 8006984:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8006988:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800698c:	fab2 f282 	clz	r2, r2
 8006990:	b2d2      	uxtb	r2, r2
 8006992:	f042 0220 	orr.w	r2, r2, #32
 8006996:	b2d2      	uxtb	r2, r2
 8006998:	f002 021f 	and.w	r2, r2, #31
 800699c:	2101      	movs	r1, #1
 800699e:	fa01 f202 	lsl.w	r2, r1, r2
 80069a2:	4013      	ands	r3, r2
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d0b0      	beq.n	800690a <HAL_RCC_OscConfig+0x1c6>
 80069a8:	e057      	b.n	8006a5a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069aa:	f7fc f985 	bl	8002cb8 <HAL_GetTick>
 80069ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069b2:	e00a      	b.n	80069ca <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069b4:	f7fc f980 	bl	8002cb8 <HAL_GetTick>
 80069b8:	4602      	mov	r2, r0
 80069ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	2b64      	cmp	r3, #100	@ 0x64
 80069c2:	d902      	bls.n	80069ca <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	f000 bec4 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
 80069ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80069ce:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069d2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80069d6:	fa93 f3a3 	rbit	r3, r3
 80069da:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80069de:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069e2:	fab3 f383 	clz	r3, r3
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80069ea:	d802      	bhi.n	80069f2 <HAL_RCC_OscConfig+0x2ae>
 80069ec:	4b19      	ldr	r3, [pc, #100]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	e015      	b.n	8006a1e <HAL_RCC_OscConfig+0x2da>
 80069f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80069f6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069fa:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80069fe:	fa93 f3a3 	rbit	r3, r3
 8006a02:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8006a06:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006a0a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8006a0e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8006a12:	fa93 f3a3 	rbit	r3, r3
 8006a16:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8006a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8006a54 <HAL_RCC_OscConfig+0x310>)
 8006a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006a22:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8006a26:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8006a2a:	fa92 f2a2 	rbit	r2, r2
 8006a2e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8006a32:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8006a36:	fab2 f282 	clz	r2, r2
 8006a3a:	b2d2      	uxtb	r2, r2
 8006a3c:	f042 0220 	orr.w	r2, r2, #32
 8006a40:	b2d2      	uxtb	r2, r2
 8006a42:	f002 021f 	and.w	r2, r2, #31
 8006a46:	2101      	movs	r1, #1
 8006a48:	fa01 f202 	lsl.w	r2, r1, r2
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d1b0      	bne.n	80069b4 <HAL_RCC_OscConfig+0x270>
 8006a52:	e002      	b.n	8006a5a <HAL_RCC_OscConfig+0x316>
 8006a54:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0302 	and.w	r3, r3, #2
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 816c 	beq.w	8006d48 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006a70:	4bcc      	ldr	r3, [pc, #816]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f003 030c 	and.w	r3, r3, #12
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00b      	beq.n	8006a94 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006a7c:	4bc9      	ldr	r3, [pc, #804]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f003 030c 	and.w	r3, r3, #12
 8006a84:	2b08      	cmp	r3, #8
 8006a86:	d16d      	bne.n	8006b64 <HAL_RCC_OscConfig+0x420>
 8006a88:	4bc6      	ldr	r3, [pc, #792]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d167      	bne.n	8006b64 <HAL_RCC_OscConfig+0x420>
 8006a94:	2302      	movs	r3, #2
 8006a96:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a9a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8006a9e:	fa93 f3a3 	rbit	r3, r3
 8006aa2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8006aa6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aaa:	fab3 f383 	clz	r3, r3
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b3f      	cmp	r3, #63	@ 0x3f
 8006ab2:	d802      	bhi.n	8006aba <HAL_RCC_OscConfig+0x376>
 8006ab4:	4bbb      	ldr	r3, [pc, #748]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	e013      	b.n	8006ae2 <HAL_RCC_OscConfig+0x39e>
 8006aba:	2302      	movs	r3, #2
 8006abc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ac0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8006ac4:	fa93 f3a3 	rbit	r3, r3
 8006ac8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8006acc:	2302      	movs	r3, #2
 8006ace:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8006ad2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8006ad6:	fa93 f3a3 	rbit	r3, r3
 8006ada:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8006ade:	4bb1      	ldr	r3, [pc, #708]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8006ae8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8006aec:	fa92 f2a2 	rbit	r2, r2
 8006af0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8006af4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8006af8:	fab2 f282 	clz	r2, r2
 8006afc:	b2d2      	uxtb	r2, r2
 8006afe:	f042 0220 	orr.w	r2, r2, #32
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	f002 021f 	and.w	r2, r2, #31
 8006b08:	2101      	movs	r1, #1
 8006b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8006b0e:	4013      	ands	r3, r2
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00a      	beq.n	8006b2a <HAL_RCC_OscConfig+0x3e6>
 8006b14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b18:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	691b      	ldr	r3, [r3, #16]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d002      	beq.n	8006b2a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	f000 be14 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b2a:	4b9e      	ldr	r3, [pc, #632]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006b32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b36:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	21f8      	movs	r1, #248	@ 0xf8
 8006b40:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b44:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8006b48:	fa91 f1a1 	rbit	r1, r1
 8006b4c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8006b50:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8006b54:	fab1 f181 	clz	r1, r1
 8006b58:	b2c9      	uxtb	r1, r1
 8006b5a:	408b      	lsls	r3, r1
 8006b5c:	4991      	ldr	r1, [pc, #580]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b62:	e0f1      	b.n	8006d48 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	691b      	ldr	r3, [r3, #16]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 8083 	beq.w	8006c7c <HAL_RCC_OscConfig+0x538>
 8006b76:	2301      	movs	r3, #1
 8006b78:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b7c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8006b80:	fa93 f3a3 	rbit	r3, r3
 8006b84:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8006b88:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b8c:	fab3 f383 	clz	r3, r3
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006b96:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ba2:	f7fc f889 	bl	8002cb8 <HAL_GetTick>
 8006ba6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006baa:	e00a      	b.n	8006bc2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bac:	f7fc f884 	bl	8002cb8 <HAL_GetTick>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	2b02      	cmp	r3, #2
 8006bba:	d902      	bls.n	8006bc2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	f000 bdc8 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
 8006bc2:	2302      	movs	r3, #2
 8006bc4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bc8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8006bcc:	fa93 f3a3 	rbit	r3, r3
 8006bd0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8006bd4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bd8:	fab3 f383 	clz	r3, r3
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b3f      	cmp	r3, #63	@ 0x3f
 8006be0:	d802      	bhi.n	8006be8 <HAL_RCC_OscConfig+0x4a4>
 8006be2:	4b70      	ldr	r3, [pc, #448]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	e013      	b.n	8006c10 <HAL_RCC_OscConfig+0x4cc>
 8006be8:	2302      	movs	r3, #2
 8006bea:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006bee:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8006bf2:	fa93 f3a3 	rbit	r3, r3
 8006bf6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006c00:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006c04:	fa93 f3a3 	rbit	r3, r3
 8006c08:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8006c0c:	4b65      	ldr	r3, [pc, #404]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c10:	2202      	movs	r2, #2
 8006c12:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8006c16:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8006c1a:	fa92 f2a2 	rbit	r2, r2
 8006c1e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8006c22:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8006c26:	fab2 f282 	clz	r2, r2
 8006c2a:	b2d2      	uxtb	r2, r2
 8006c2c:	f042 0220 	orr.w	r2, r2, #32
 8006c30:	b2d2      	uxtb	r2, r2
 8006c32:	f002 021f 	and.w	r2, r2, #31
 8006c36:	2101      	movs	r1, #1
 8006c38:	fa01 f202 	lsl.w	r2, r1, r2
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d0b4      	beq.n	8006bac <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c42:	4b58      	ldr	r3, [pc, #352]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006c4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	21f8      	movs	r1, #248	@ 0xf8
 8006c58:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c5c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8006c60:	fa91 f1a1 	rbit	r1, r1
 8006c64:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8006c68:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8006c6c:	fab1 f181 	clz	r1, r1
 8006c70:	b2c9      	uxtb	r1, r1
 8006c72:	408b      	lsls	r3, r1
 8006c74:	494b      	ldr	r1, [pc, #300]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	600b      	str	r3, [r1, #0]
 8006c7a:	e065      	b.n	8006d48 <HAL_RCC_OscConfig+0x604>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c82:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006c86:	fa93 f3a3 	rbit	r3, r3
 8006c8a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8006c8e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c92:	fab3 f383 	clz	r3, r3
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006c9c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ca8:	f7fc f806 	bl	8002cb8 <HAL_GetTick>
 8006cac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cb0:	e00a      	b.n	8006cc8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006cb2:	f7fc f801 	bl	8002cb8 <HAL_GetTick>
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006cbc:	1ad3      	subs	r3, r2, r3
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d902      	bls.n	8006cc8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	f000 bd45 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cce:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8006cd2:	fa93 f3a3 	rbit	r3, r3
 8006cd6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8006cda:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cde:	fab3 f383 	clz	r3, r3
 8006ce2:	b2db      	uxtb	r3, r3
 8006ce4:	2b3f      	cmp	r3, #63	@ 0x3f
 8006ce6:	d802      	bhi.n	8006cee <HAL_RCC_OscConfig+0x5aa>
 8006ce8:	4b2e      	ldr	r3, [pc, #184]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	e013      	b.n	8006d16 <HAL_RCC_OscConfig+0x5d2>
 8006cee:	2302      	movs	r3, #2
 8006cf0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006cf8:	fa93 f3a3 	rbit	r3, r3
 8006cfc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006d00:	2302      	movs	r3, #2
 8006d02:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006d06:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006d0a:	fa93 f3a3 	rbit	r3, r3
 8006d0e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8006d12:	4b24      	ldr	r3, [pc, #144]	@ (8006da4 <HAL_RCC_OscConfig+0x660>)
 8006d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d16:	2202      	movs	r2, #2
 8006d18:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8006d1c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8006d20:	fa92 f2a2 	rbit	r2, r2
 8006d24:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8006d28:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8006d2c:	fab2 f282 	clz	r2, r2
 8006d30:	b2d2      	uxtb	r2, r2
 8006d32:	f042 0220 	orr.w	r2, r2, #32
 8006d36:	b2d2      	uxtb	r2, r2
 8006d38:	f002 021f 	and.w	r2, r2, #31
 8006d3c:	2101      	movs	r1, #1
 8006d3e:	fa01 f202 	lsl.w	r2, r1, r2
 8006d42:	4013      	ands	r3, r2
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d1b4      	bne.n	8006cb2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006d4c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0308 	and.w	r3, r3, #8
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 8115 	beq.w	8006f88 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006d62:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d07e      	beq.n	8006e6c <HAL_RCC_OscConfig+0x728>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d74:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006d78:	fa93 f3a3 	rbit	r3, r3
 8006d7c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8006d80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d84:	fab3 f383 	clz	r3, r3
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	4b06      	ldr	r3, [pc, #24]	@ (8006da8 <HAL_RCC_OscConfig+0x664>)
 8006d8e:	4413      	add	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	461a      	mov	r2, r3
 8006d94:	2301      	movs	r3, #1
 8006d96:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d98:	f7fb ff8e 	bl	8002cb8 <HAL_GetTick>
 8006d9c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006da0:	e00f      	b.n	8006dc2 <HAL_RCC_OscConfig+0x67e>
 8006da2:	bf00      	nop
 8006da4:	40021000 	.word	0x40021000
 8006da8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006dac:	f7fb ff84 	bl	8002cb8 <HAL_GetTick>
 8006db0:	4602      	mov	r2, r0
 8006db2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	2b02      	cmp	r3, #2
 8006dba:	d902      	bls.n	8006dc2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	f000 bcc8 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dc8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8006dcc:	fa93 f3a3 	rbit	r3, r3
 8006dd0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006dd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006dd8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006ddc:	2202      	movs	r2, #2
 8006dde:	601a      	str	r2, [r3, #0]
 8006de0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006de4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	fa93 f2a3 	rbit	r2, r3
 8006dee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006df2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006dfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e00:	2202      	movs	r2, #2
 8006e02:	601a      	str	r2, [r3, #0]
 8006e04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	fa93 f2a3 	rbit	r2, r3
 8006e12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e16:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8006e1a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e1c:	4bb0      	ldr	r3, [pc, #704]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8006e1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e24:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8006e28:	2102      	movs	r1, #2
 8006e2a:	6019      	str	r1, [r3, #0]
 8006e2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e30:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	fa93 f1a3 	rbit	r1, r3
 8006e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e3e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006e42:	6019      	str	r1, [r3, #0]
  return result;
 8006e44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e48:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	fab3 f383 	clz	r3, r3
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006e58:	b2db      	uxtb	r3, r3
 8006e5a:	f003 031f 	and.w	r3, r3, #31
 8006e5e:	2101      	movs	r1, #1
 8006e60:	fa01 f303 	lsl.w	r3, r1, r3
 8006e64:	4013      	ands	r3, r2
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0a0      	beq.n	8006dac <HAL_RCC_OscConfig+0x668>
 8006e6a:	e08d      	b.n	8006f88 <HAL_RCC_OscConfig+0x844>
 8006e6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e70:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006e74:	2201      	movs	r2, #1
 8006e76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e7c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	fa93 f2a3 	rbit	r2, r3
 8006e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e8a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006e8e:	601a      	str	r2, [r3, #0]
  return result;
 8006e90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006e94:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006e98:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e9a:	fab3 f383 	clz	r3, r3
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	4b90      	ldr	r3, [pc, #576]	@ (80070e4 <HAL_RCC_OscConfig+0x9a0>)
 8006ea4:	4413      	add	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	461a      	mov	r2, r3
 8006eaa:	2300      	movs	r3, #0
 8006eac:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006eae:	f7fb ff03 	bl	8002cb8 <HAL_GetTick>
 8006eb2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006eb6:	e00a      	b.n	8006ece <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006eb8:	f7fb fefe 	bl	8002cb8 <HAL_GetTick>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d902      	bls.n	8006ece <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	f000 bc42 	b.w	8007752 <HAL_RCC_OscConfig+0x100e>
 8006ece:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006ed2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006ed6:	2202      	movs	r2, #2
 8006ed8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006ede:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	fa93 f2a3 	rbit	r2, r3
 8006ee8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006eec:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006ef0:	601a      	str	r2, [r3, #0]
 8006ef2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006ef6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006efa:	2202      	movs	r2, #2
 8006efc:	601a      	str	r2, [r3, #0]
 8006efe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f02:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	fa93 f2a3 	rbit	r2, r3
 8006f0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f10:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006f14:	601a      	str	r2, [r3, #0]
 8006f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f1a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006f1e:	2202      	movs	r2, #2
 8006f20:	601a      	str	r2, [r3, #0]
 8006f22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f26:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	fa93 f2a3 	rbit	r2, r3
 8006f30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f34:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8006f38:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f3a:	4b69      	ldr	r3, [pc, #420]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8006f3c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f42:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006f46:	2102      	movs	r1, #2
 8006f48:	6019      	str	r1, [r3, #0]
 8006f4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f4e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	fa93 f1a3 	rbit	r1, r3
 8006f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f5c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006f60:	6019      	str	r1, [r3, #0]
  return result;
 8006f62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f66:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	fab3 f383 	clz	r3, r3
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	f003 031f 	and.w	r3, r3, #31
 8006f7c:	2101      	movs	r1, #1
 8006f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006f82:	4013      	ands	r3, r2
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d197      	bne.n	8006eb8 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006f8c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 0304 	and.w	r3, r3, #4
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	f000 819e 	beq.w	80072da <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fa4:	4b4e      	ldr	r3, [pc, #312]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8006fa6:	69db      	ldr	r3, [r3, #28]
 8006fa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d116      	bne.n	8006fde <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fb0:	4b4b      	ldr	r3, [pc, #300]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8006fb2:	69db      	ldr	r3, [r3, #28]
 8006fb4:	4a4a      	ldr	r2, [pc, #296]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8006fb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fba:	61d3      	str	r3, [r2, #28]
 8006fbc:	4b48      	ldr	r3, [pc, #288]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8006fbe:	69db      	ldr	r3, [r3, #28]
 8006fc0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8006fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006fc8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8006fcc:	601a      	str	r2, [r3, #0]
 8006fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006fd2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8006fd6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fde:	4b42      	ldr	r3, [pc, #264]	@ (80070e8 <HAL_RCC_OscConfig+0x9a4>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d11a      	bne.n	8007020 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fea:	4b3f      	ldr	r3, [pc, #252]	@ (80070e8 <HAL_RCC_OscConfig+0x9a4>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a3e      	ldr	r2, [pc, #248]	@ (80070e8 <HAL_RCC_OscConfig+0x9a4>)
 8006ff0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ff4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ff6:	f7fb fe5f 	bl	8002cb8 <HAL_GetTick>
 8006ffa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ffe:	e009      	b.n	8007014 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007000:	f7fb fe5a 	bl	8002cb8 <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	2b64      	cmp	r3, #100	@ 0x64
 800700e:	d901      	bls.n	8007014 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e39e      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007014:	4b34      	ldr	r3, [pc, #208]	@ (80070e8 <HAL_RCC_OscConfig+0x9a4>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800701c:	2b00      	cmp	r3, #0
 800701e:	d0ef      	beq.n	8007000 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007024:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	68db      	ldr	r3, [r3, #12]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d106      	bne.n	800703e <HAL_RCC_OscConfig+0x8fa>
 8007030:	4b2b      	ldr	r3, [pc, #172]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	4a2a      	ldr	r2, [pc, #168]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007036:	f043 0301 	orr.w	r3, r3, #1
 800703a:	6213      	str	r3, [r2, #32]
 800703c:	e035      	b.n	80070aa <HAL_RCC_OscConfig+0x966>
 800703e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007042:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d10c      	bne.n	8007068 <HAL_RCC_OscConfig+0x924>
 800704e:	4b24      	ldr	r3, [pc, #144]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	4a23      	ldr	r2, [pc, #140]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007054:	f023 0301 	bic.w	r3, r3, #1
 8007058:	6213      	str	r3, [r2, #32]
 800705a:	4b21      	ldr	r3, [pc, #132]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 800705c:	6a1b      	ldr	r3, [r3, #32]
 800705e:	4a20      	ldr	r2, [pc, #128]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007060:	f023 0304 	bic.w	r3, r3, #4
 8007064:	6213      	str	r3, [r2, #32]
 8007066:	e020      	b.n	80070aa <HAL_RCC_OscConfig+0x966>
 8007068:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800706c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	68db      	ldr	r3, [r3, #12]
 8007074:	2b05      	cmp	r3, #5
 8007076:	d10c      	bne.n	8007092 <HAL_RCC_OscConfig+0x94e>
 8007078:	4b19      	ldr	r3, [pc, #100]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	4a18      	ldr	r2, [pc, #96]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 800707e:	f043 0304 	orr.w	r3, r3, #4
 8007082:	6213      	str	r3, [r2, #32]
 8007084:	4b16      	ldr	r3, [pc, #88]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007086:	6a1b      	ldr	r3, [r3, #32]
 8007088:	4a15      	ldr	r2, [pc, #84]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 800708a:	f043 0301 	orr.w	r3, r3, #1
 800708e:	6213      	str	r3, [r2, #32]
 8007090:	e00b      	b.n	80070aa <HAL_RCC_OscConfig+0x966>
 8007092:	4b13      	ldr	r3, [pc, #76]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007094:	6a1b      	ldr	r3, [r3, #32]
 8007096:	4a12      	ldr	r2, [pc, #72]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 8007098:	f023 0301 	bic.w	r3, r3, #1
 800709c:	6213      	str	r3, [r2, #32]
 800709e:	4b10      	ldr	r3, [pc, #64]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 80070a0:	6a1b      	ldr	r3, [r3, #32]
 80070a2:	4a0f      	ldr	r2, [pc, #60]	@ (80070e0 <HAL_RCC_OscConfig+0x99c>)
 80070a4:	f023 0304 	bic.w	r3, r3, #4
 80070a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80070aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80070ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	f000 8087 	beq.w	80071ca <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070bc:	f7fb fdfc 	bl	8002cb8 <HAL_GetTick>
 80070c0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070c4:	e012      	b.n	80070ec <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070c6:	f7fb fdf7 	bl	8002cb8 <HAL_GetTick>
 80070ca:	4602      	mov	r2, r0
 80070cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d908      	bls.n	80070ec <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e339      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
 80070de:	bf00      	nop
 80070e0:	40021000 	.word	0x40021000
 80070e4:	10908120 	.word	0x10908120
 80070e8:	40007000 	.word	0x40007000
 80070ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80070f0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80070f4:	2202      	movs	r2, #2
 80070f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80070fc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	fa93 f2a3 	rbit	r2, r3
 8007106:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800710a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800710e:	601a      	str	r2, [r3, #0]
 8007110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007114:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007118:	2202      	movs	r2, #2
 800711a:	601a      	str	r2, [r3, #0]
 800711c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007120:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	fa93 f2a3 	rbit	r2, r3
 800712a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800712e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8007132:	601a      	str	r2, [r3, #0]
  return result;
 8007134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007138:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800713c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800713e:	fab3 f383 	clz	r3, r3
 8007142:	b2db      	uxtb	r3, r3
 8007144:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b00      	cmp	r3, #0
 800714c:	d102      	bne.n	8007154 <HAL_RCC_OscConfig+0xa10>
 800714e:	4b98      	ldr	r3, [pc, #608]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 8007150:	6a1b      	ldr	r3, [r3, #32]
 8007152:	e013      	b.n	800717c <HAL_RCC_OscConfig+0xa38>
 8007154:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007158:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800715c:	2202      	movs	r2, #2
 800715e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007164:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	fa93 f2a3 	rbit	r2, r3
 800716e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007172:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8007176:	601a      	str	r2, [r3, #0]
 8007178:	4b8d      	ldr	r3, [pc, #564]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 800717a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800717c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8007180:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8007184:	2102      	movs	r1, #2
 8007186:	6011      	str	r1, [r2, #0]
 8007188:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800718c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8007190:	6812      	ldr	r2, [r2, #0]
 8007192:	fa92 f1a2 	rbit	r1, r2
 8007196:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800719a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800719e:	6011      	str	r1, [r2, #0]
  return result;
 80071a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80071a4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80071a8:	6812      	ldr	r2, [r2, #0]
 80071aa:	fab2 f282 	clz	r2, r2
 80071ae:	b2d2      	uxtb	r2, r2
 80071b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071b4:	b2d2      	uxtb	r2, r2
 80071b6:	f002 021f 	and.w	r2, r2, #31
 80071ba:	2101      	movs	r1, #1
 80071bc:	fa01 f202 	lsl.w	r2, r1, r2
 80071c0:	4013      	ands	r3, r2
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f43f af7f 	beq.w	80070c6 <HAL_RCC_OscConfig+0x982>
 80071c8:	e07d      	b.n	80072c6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071ca:	f7fb fd75 	bl	8002cb8 <HAL_GetTick>
 80071ce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071d2:	e00b      	b.n	80071ec <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071d4:	f7fb fd70 	bl	8002cb8 <HAL_GetTick>
 80071d8:	4602      	mov	r2, r0
 80071da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d901      	bls.n	80071ec <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80071e8:	2303      	movs	r3, #3
 80071ea:	e2b2      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
 80071ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80071f0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80071f4:	2202      	movs	r2, #2
 80071f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80071fc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	fa93 f2a3 	rbit	r2, r3
 8007206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800720a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800720e:	601a      	str	r2, [r3, #0]
 8007210:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007214:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007218:	2202      	movs	r2, #2
 800721a:	601a      	str	r2, [r3, #0]
 800721c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007220:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	fa93 f2a3 	rbit	r2, r3
 800722a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800722e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8007232:	601a      	str	r2, [r3, #0]
  return result;
 8007234:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007238:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800723c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800723e:	fab3 f383 	clz	r3, r3
 8007242:	b2db      	uxtb	r3, r3
 8007244:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8007248:	b2db      	uxtb	r3, r3
 800724a:	2b00      	cmp	r3, #0
 800724c:	d102      	bne.n	8007254 <HAL_RCC_OscConfig+0xb10>
 800724e:	4b58      	ldr	r3, [pc, #352]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 8007250:	6a1b      	ldr	r3, [r3, #32]
 8007252:	e013      	b.n	800727c <HAL_RCC_OscConfig+0xb38>
 8007254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007258:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800725c:	2202      	movs	r2, #2
 800725e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007260:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007264:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	fa93 f2a3 	rbit	r2, r3
 800726e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007272:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8007276:	601a      	str	r2, [r3, #0]
 8007278:	4b4d      	ldr	r3, [pc, #308]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 800727a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800727c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8007280:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8007284:	2102      	movs	r1, #2
 8007286:	6011      	str	r1, [r2, #0]
 8007288:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800728c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8007290:	6812      	ldr	r2, [r2, #0]
 8007292:	fa92 f1a2 	rbit	r1, r2
 8007296:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800729a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800729e:	6011      	str	r1, [r2, #0]
  return result;
 80072a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80072a4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80072a8:	6812      	ldr	r2, [r2, #0]
 80072aa:	fab2 f282 	clz	r2, r2
 80072ae:	b2d2      	uxtb	r2, r2
 80072b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072b4:	b2d2      	uxtb	r2, r2
 80072b6:	f002 021f 	and.w	r2, r2, #31
 80072ba:	2101      	movs	r1, #1
 80072bc:	fa01 f202 	lsl.w	r2, r1, r2
 80072c0:	4013      	ands	r3, r2
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d186      	bne.n	80071d4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80072c6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d105      	bne.n	80072da <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072ce:	4b38      	ldr	r3, [pc, #224]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 80072d0:	69db      	ldr	r3, [r3, #28]
 80072d2:	4a37      	ldr	r2, [pc, #220]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 80072d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072d8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80072de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f000 8232 	beq.w	8007750 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80072ec:	4b30      	ldr	r3, [pc, #192]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f003 030c 	and.w	r3, r3, #12
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	f000 8201 	beq.w	80076fc <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80072fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	2b02      	cmp	r3, #2
 8007308:	f040 8157 	bne.w	80075ba <HAL_RCC_OscConfig+0xe76>
 800730c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007310:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8007314:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007318:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800731a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800731e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	fa93 f2a3 	rbit	r2, r3
 8007328:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800732c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8007330:	601a      	str	r2, [r3, #0]
  return result;
 8007332:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007336:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800733a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800733c:	fab3 f383 	clz	r3, r3
 8007340:	b2db      	uxtb	r3, r3
 8007342:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8007346:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	461a      	mov	r2, r3
 800734e:	2300      	movs	r3, #0
 8007350:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007352:	f7fb fcb1 	bl	8002cb8 <HAL_GetTick>
 8007356:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800735a:	e009      	b.n	8007370 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800735c:	f7fb fcac 	bl	8002cb8 <HAL_GetTick>
 8007360:	4602      	mov	r2, r0
 8007362:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8007366:	1ad3      	subs	r3, r2, r3
 8007368:	2b02      	cmp	r3, #2
 800736a:	d901      	bls.n	8007370 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 800736c:	2303      	movs	r3, #3
 800736e:	e1f0      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
 8007370:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007374:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8007378:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800737c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800737e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007382:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	fa93 f2a3 	rbit	r2, r3
 800738c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007390:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8007394:	601a      	str	r2, [r3, #0]
  return result;
 8007396:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800739a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800739e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80073a0:	fab3 f383 	clz	r3, r3
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80073a8:	d804      	bhi.n	80073b4 <HAL_RCC_OscConfig+0xc70>
 80073aa:	4b01      	ldr	r3, [pc, #4]	@ (80073b0 <HAL_RCC_OscConfig+0xc6c>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	e029      	b.n	8007404 <HAL_RCC_OscConfig+0xcc0>
 80073b0:	40021000 	.word	0x40021000
 80073b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80073b8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80073bc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80073c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80073c6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	fa93 f2a3 	rbit	r2, r3
 80073d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80073d4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80073d8:	601a      	str	r2, [r3, #0]
 80073da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80073de:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80073e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80073e6:	601a      	str	r2, [r3, #0]
 80073e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80073ec:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	fa93 f2a3 	rbit	r2, r3
 80073f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80073fa:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80073fe:	601a      	str	r2, [r3, #0]
 8007400:	4bc3      	ldr	r3, [pc, #780]	@ (8007710 <HAL_RCC_OscConfig+0xfcc>)
 8007402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007404:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8007408:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800740c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8007410:	6011      	str	r1, [r2, #0]
 8007412:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8007416:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800741a:	6812      	ldr	r2, [r2, #0]
 800741c:	fa92 f1a2 	rbit	r1, r2
 8007420:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8007424:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8007428:	6011      	str	r1, [r2, #0]
  return result;
 800742a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800742e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8007432:	6812      	ldr	r2, [r2, #0]
 8007434:	fab2 f282 	clz	r2, r2
 8007438:	b2d2      	uxtb	r2, r2
 800743a:	f042 0220 	orr.w	r2, r2, #32
 800743e:	b2d2      	uxtb	r2, r2
 8007440:	f002 021f 	and.w	r2, r2, #31
 8007444:	2101      	movs	r1, #1
 8007446:	fa01 f202 	lsl.w	r2, r1, r2
 800744a:	4013      	ands	r3, r2
 800744c:	2b00      	cmp	r3, #0
 800744e:	d185      	bne.n	800735c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007450:	4baf      	ldr	r3, [pc, #700]	@ (8007710 <HAL_RCC_OscConfig+0xfcc>)
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007458:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800745c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007464:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007468:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	430b      	orrs	r3, r1
 8007472:	49a7      	ldr	r1, [pc, #668]	@ (8007710 <HAL_RCC_OscConfig+0xfcc>)
 8007474:	4313      	orrs	r3, r2
 8007476:	604b      	str	r3, [r1, #4]
 8007478:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800747c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8007480:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007484:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007486:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800748a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	fa93 f2a3 	rbit	r2, r3
 8007494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007498:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800749c:	601a      	str	r2, [r3, #0]
  return result;
 800749e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80074a2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80074a6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074a8:	fab3 f383 	clz	r3, r3
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80074b2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	461a      	mov	r2, r3
 80074ba:	2301      	movs	r3, #1
 80074bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074be:	f7fb fbfb 	bl	8002cb8 <HAL_GetTick>
 80074c2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80074c6:	e009      	b.n	80074dc <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074c8:	f7fb fbf6 	bl	8002cb8 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80074d2:	1ad3      	subs	r3, r2, r3
 80074d4:	2b02      	cmp	r3, #2
 80074d6:	d901      	bls.n	80074dc <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	e13a      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
 80074dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80074e0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80074e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80074e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80074ee:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	fa93 f2a3 	rbit	r2, r3
 80074f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80074fc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8007500:	601a      	str	r2, [r3, #0]
  return result;
 8007502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007506:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800750a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800750c:	fab3 f383 	clz	r3, r3
 8007510:	b2db      	uxtb	r3, r3
 8007512:	2b3f      	cmp	r3, #63	@ 0x3f
 8007514:	d802      	bhi.n	800751c <HAL_RCC_OscConfig+0xdd8>
 8007516:	4b7e      	ldr	r3, [pc, #504]	@ (8007710 <HAL_RCC_OscConfig+0xfcc>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	e027      	b.n	800756c <HAL_RCC_OscConfig+0xe28>
 800751c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007520:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8007524:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007528:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800752a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800752e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	fa93 f2a3 	rbit	r2, r3
 8007538:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800753c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8007540:	601a      	str	r2, [r3, #0]
 8007542:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007546:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800754a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800754e:	601a      	str	r2, [r3, #0]
 8007550:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007554:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	fa93 f2a3 	rbit	r2, r3
 800755e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007562:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	4b69      	ldr	r3, [pc, #420]	@ (8007710 <HAL_RCC_OscConfig+0xfcc>)
 800756a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800756c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8007570:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8007574:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8007578:	6011      	str	r1, [r2, #0]
 800757a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800757e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8007582:	6812      	ldr	r2, [r2, #0]
 8007584:	fa92 f1a2 	rbit	r1, r2
 8007588:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800758c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8007590:	6011      	str	r1, [r2, #0]
  return result;
 8007592:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8007596:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800759a:	6812      	ldr	r2, [r2, #0]
 800759c:	fab2 f282 	clz	r2, r2
 80075a0:	b2d2      	uxtb	r2, r2
 80075a2:	f042 0220 	orr.w	r2, r2, #32
 80075a6:	b2d2      	uxtb	r2, r2
 80075a8:	f002 021f 	and.w	r2, r2, #31
 80075ac:	2101      	movs	r1, #1
 80075ae:	fa01 f202 	lsl.w	r2, r1, r2
 80075b2:	4013      	ands	r3, r2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d087      	beq.n	80074c8 <HAL_RCC_OscConfig+0xd84>
 80075b8:	e0ca      	b.n	8007750 <HAL_RCC_OscConfig+0x100c>
 80075ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80075be:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80075c2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80075c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80075cc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	fa93 f2a3 	rbit	r2, r3
 80075d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80075da:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075de:	601a      	str	r2, [r3, #0]
  return result;
 80075e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80075e4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80075e8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075ea:	fab3 f383 	clz	r3, r3
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80075f4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	461a      	mov	r2, r3
 80075fc:	2300      	movs	r3, #0
 80075fe:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007600:	f7fb fb5a 	bl	8002cb8 <HAL_GetTick>
 8007604:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007608:	e009      	b.n	800761e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800760a:	f7fb fb55 	bl	8002cb8 <HAL_GetTick>
 800760e:	4602      	mov	r2, r0
 8007610:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8007614:	1ad3      	subs	r3, r2, r3
 8007616:	2b02      	cmp	r3, #2
 8007618:	d901      	bls.n	800761e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800761a:	2303      	movs	r3, #3
 800761c:	e099      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
 800761e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007622:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8007626:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800762a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800762c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007630:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	fa93 f2a3 	rbit	r2, r3
 800763a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800763e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8007642:	601a      	str	r2, [r3, #0]
  return result;
 8007644:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007648:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800764c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800764e:	fab3 f383 	clz	r3, r3
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b3f      	cmp	r3, #63	@ 0x3f
 8007656:	d802      	bhi.n	800765e <HAL_RCC_OscConfig+0xf1a>
 8007658:	4b2d      	ldr	r3, [pc, #180]	@ (8007710 <HAL_RCC_OscConfig+0xfcc>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	e027      	b.n	80076ae <HAL_RCC_OscConfig+0xf6a>
 800765e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007662:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8007666:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800766a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800766c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007670:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	fa93 f2a3 	rbit	r2, r3
 800767a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800767e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007688:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800768c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007690:	601a      	str	r2, [r3, #0]
 8007692:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007696:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	fa93 f2a3 	rbit	r2, r3
 80076a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80076a4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	4b19      	ldr	r3, [pc, #100]	@ (8007710 <HAL_RCC_OscConfig+0xfcc>)
 80076ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80076b2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80076b6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80076ba:	6011      	str	r1, [r2, #0]
 80076bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80076c0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80076c4:	6812      	ldr	r2, [r2, #0]
 80076c6:	fa92 f1a2 	rbit	r1, r2
 80076ca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80076ce:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80076d2:	6011      	str	r1, [r2, #0]
  return result;
 80076d4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80076d8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80076dc:	6812      	ldr	r2, [r2, #0]
 80076de:	fab2 f282 	clz	r2, r2
 80076e2:	b2d2      	uxtb	r2, r2
 80076e4:	f042 0220 	orr.w	r2, r2, #32
 80076e8:	b2d2      	uxtb	r2, r2
 80076ea:	f002 021f 	and.w	r2, r2, #31
 80076ee:	2101      	movs	r1, #1
 80076f0:	fa01 f202 	lsl.w	r2, r1, r2
 80076f4:	4013      	ands	r3, r2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d187      	bne.n	800760a <HAL_RCC_OscConfig+0xec6>
 80076fa:	e029      	b.n	8007750 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007700:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	69db      	ldr	r3, [r3, #28]
 8007708:	2b01      	cmp	r3, #1
 800770a:	d103      	bne.n	8007714 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e020      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
 8007710:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007714:	4b11      	ldr	r3, [pc, #68]	@ (800775c <HAL_RCC_OscConfig+0x1018>)
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800771c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8007720:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007728:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6a1b      	ldr	r3, [r3, #32]
 8007730:	429a      	cmp	r2, r3
 8007732:	d10b      	bne.n	800774c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8007734:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8007738:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800773c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8007740:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007748:	429a      	cmp	r2, r3
 800774a:	d001      	beq.n	8007750 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e000      	b.n	8007752 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	40021000 	.word	0x40021000

08007760 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b09e      	sub	sp, #120	@ 0x78
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800776a:	2300      	movs	r3, #0
 800776c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d101      	bne.n	8007778 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007774:	2301      	movs	r3, #1
 8007776:	e154      	b.n	8007a22 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007778:	4b89      	ldr	r3, [pc, #548]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f003 0307 	and.w	r3, r3, #7
 8007780:	683a      	ldr	r2, [r7, #0]
 8007782:	429a      	cmp	r2, r3
 8007784:	d910      	bls.n	80077a8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007786:	4b86      	ldr	r3, [pc, #536]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f023 0207 	bic.w	r2, r3, #7
 800778e:	4984      	ldr	r1, [pc, #528]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	4313      	orrs	r3, r2
 8007794:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007796:	4b82      	ldr	r3, [pc, #520]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f003 0307 	and.w	r3, r3, #7
 800779e:	683a      	ldr	r2, [r7, #0]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d001      	beq.n	80077a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e13c      	b.n	8007a22 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 0302 	and.w	r3, r3, #2
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d008      	beq.n	80077c6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077b4:	4b7b      	ldr	r3, [pc, #492]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	4978      	ldr	r1, [pc, #480]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 80077c2:	4313      	orrs	r3, r2
 80077c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f003 0301 	and.w	r3, r3, #1
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f000 80cd 	beq.w	800796e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d137      	bne.n	800784c <HAL_RCC_ClockConfig+0xec>
 80077dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80077e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80077e4:	fa93 f3a3 	rbit	r3, r3
 80077e8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80077ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077ec:	fab3 f383 	clz	r3, r3
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80077f4:	d802      	bhi.n	80077fc <HAL_RCC_ClockConfig+0x9c>
 80077f6:	4b6b      	ldr	r3, [pc, #428]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	e00f      	b.n	800781c <HAL_RCC_ClockConfig+0xbc>
 80077fc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007800:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007802:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007804:	fa93 f3a3 	rbit	r3, r3
 8007808:	667b      	str	r3, [r7, #100]	@ 0x64
 800780a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800780e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007810:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007812:	fa93 f3a3 	rbit	r3, r3
 8007816:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007818:	4b62      	ldr	r3, [pc, #392]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 800781a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800781c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8007820:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007822:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007824:	fa92 f2a2 	rbit	r2, r2
 8007828:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800782a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800782c:	fab2 f282 	clz	r2, r2
 8007830:	b2d2      	uxtb	r2, r2
 8007832:	f042 0220 	orr.w	r2, r2, #32
 8007836:	b2d2      	uxtb	r2, r2
 8007838:	f002 021f 	and.w	r2, r2, #31
 800783c:	2101      	movs	r1, #1
 800783e:	fa01 f202 	lsl.w	r2, r1, r2
 8007842:	4013      	ands	r3, r2
 8007844:	2b00      	cmp	r3, #0
 8007846:	d171      	bne.n	800792c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8007848:	2301      	movs	r3, #1
 800784a:	e0ea      	b.n	8007a22 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	2b02      	cmp	r3, #2
 8007852:	d137      	bne.n	80078c4 <HAL_RCC_ClockConfig+0x164>
 8007854:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007858:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800785a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800785c:	fa93 f3a3 	rbit	r3, r3
 8007860:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007862:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007864:	fab3 f383 	clz	r3, r3
 8007868:	b2db      	uxtb	r3, r3
 800786a:	2b3f      	cmp	r3, #63	@ 0x3f
 800786c:	d802      	bhi.n	8007874 <HAL_RCC_ClockConfig+0x114>
 800786e:	4b4d      	ldr	r3, [pc, #308]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	e00f      	b.n	8007894 <HAL_RCC_ClockConfig+0x134>
 8007874:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007878:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800787a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800787c:	fa93 f3a3 	rbit	r3, r3
 8007880:	647b      	str	r3, [r7, #68]	@ 0x44
 8007882:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007886:	643b      	str	r3, [r7, #64]	@ 0x40
 8007888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800788a:	fa93 f3a3 	rbit	r3, r3
 800788e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007890:	4b44      	ldr	r3, [pc, #272]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 8007892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007894:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8007898:	63ba      	str	r2, [r7, #56]	@ 0x38
 800789a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800789c:	fa92 f2a2 	rbit	r2, r2
 80078a0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80078a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80078a4:	fab2 f282 	clz	r2, r2
 80078a8:	b2d2      	uxtb	r2, r2
 80078aa:	f042 0220 	orr.w	r2, r2, #32
 80078ae:	b2d2      	uxtb	r2, r2
 80078b0:	f002 021f 	and.w	r2, r2, #31
 80078b4:	2101      	movs	r1, #1
 80078b6:	fa01 f202 	lsl.w	r2, r1, r2
 80078ba:	4013      	ands	r3, r2
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d135      	bne.n	800792c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80078c0:	2301      	movs	r3, #1
 80078c2:	e0ae      	b.n	8007a22 <HAL_RCC_ClockConfig+0x2c2>
 80078c4:	2302      	movs	r3, #2
 80078c6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ca:	fa93 f3a3 	rbit	r3, r3
 80078ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80078d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078d2:	fab3 f383 	clz	r3, r3
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80078da:	d802      	bhi.n	80078e2 <HAL_RCC_ClockConfig+0x182>
 80078dc:	4b31      	ldr	r3, [pc, #196]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	e00d      	b.n	80078fe <HAL_RCC_ClockConfig+0x19e>
 80078e2:	2302      	movs	r3, #2
 80078e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078e8:	fa93 f3a3 	rbit	r3, r3
 80078ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80078ee:	2302      	movs	r3, #2
 80078f0:	623b      	str	r3, [r7, #32]
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	fa93 f3a3 	rbit	r3, r3
 80078f8:	61fb      	str	r3, [r7, #28]
 80078fa:	4b2a      	ldr	r3, [pc, #168]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 80078fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078fe:	2202      	movs	r2, #2
 8007900:	61ba      	str	r2, [r7, #24]
 8007902:	69ba      	ldr	r2, [r7, #24]
 8007904:	fa92 f2a2 	rbit	r2, r2
 8007908:	617a      	str	r2, [r7, #20]
  return result;
 800790a:	697a      	ldr	r2, [r7, #20]
 800790c:	fab2 f282 	clz	r2, r2
 8007910:	b2d2      	uxtb	r2, r2
 8007912:	f042 0220 	orr.w	r2, r2, #32
 8007916:	b2d2      	uxtb	r2, r2
 8007918:	f002 021f 	and.w	r2, r2, #31
 800791c:	2101      	movs	r1, #1
 800791e:	fa01 f202 	lsl.w	r2, r1, r2
 8007922:	4013      	ands	r3, r2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d101      	bne.n	800792c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	e07a      	b.n	8007a22 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800792c:	4b1d      	ldr	r3, [pc, #116]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	f023 0203 	bic.w	r2, r3, #3
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	491a      	ldr	r1, [pc, #104]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 800793a:	4313      	orrs	r3, r2
 800793c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800793e:	f7fb f9bb 	bl	8002cb8 <HAL_GetTick>
 8007942:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007944:	e00a      	b.n	800795c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007946:	f7fb f9b7 	bl	8002cb8 <HAL_GetTick>
 800794a:	4602      	mov	r2, r0
 800794c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007954:	4293      	cmp	r3, r2
 8007956:	d901      	bls.n	800795c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8007958:	2303      	movs	r3, #3
 800795a:	e062      	b.n	8007a22 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800795c:	4b11      	ldr	r3, [pc, #68]	@ (80079a4 <HAL_RCC_ClockConfig+0x244>)
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	f003 020c 	and.w	r2, r3, #12
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	429a      	cmp	r2, r3
 800796c:	d1eb      	bne.n	8007946 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800796e:	4b0c      	ldr	r3, [pc, #48]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0307 	and.w	r3, r3, #7
 8007976:	683a      	ldr	r2, [r7, #0]
 8007978:	429a      	cmp	r2, r3
 800797a:	d215      	bcs.n	80079a8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800797c:	4b08      	ldr	r3, [pc, #32]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f023 0207 	bic.w	r2, r3, #7
 8007984:	4906      	ldr	r1, [pc, #24]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	4313      	orrs	r3, r2
 800798a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800798c:	4b04      	ldr	r3, [pc, #16]	@ (80079a0 <HAL_RCC_ClockConfig+0x240>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f003 0307 	and.w	r3, r3, #7
 8007994:	683a      	ldr	r2, [r7, #0]
 8007996:	429a      	cmp	r2, r3
 8007998:	d006      	beq.n	80079a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e041      	b.n	8007a22 <HAL_RCC_ClockConfig+0x2c2>
 800799e:	bf00      	nop
 80079a0:	40022000 	.word	0x40022000
 80079a4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0304 	and.w	r3, r3, #4
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d008      	beq.n	80079c6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079b4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a2c <HAL_RCC_ClockConfig+0x2cc>)
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	491a      	ldr	r1, [pc, #104]	@ (8007a2c <HAL_RCC_ClockConfig+0x2cc>)
 80079c2:	4313      	orrs	r3, r2
 80079c4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 0308 	and.w	r3, r3, #8
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d009      	beq.n	80079e6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079d2:	4b16      	ldr	r3, [pc, #88]	@ (8007a2c <HAL_RCC_ClockConfig+0x2cc>)
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	00db      	lsls	r3, r3, #3
 80079e0:	4912      	ldr	r1, [pc, #72]	@ (8007a2c <HAL_RCC_ClockConfig+0x2cc>)
 80079e2:	4313      	orrs	r3, r2
 80079e4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80079e6:	f000 f829 	bl	8007a3c <HAL_RCC_GetSysClockFreq>
 80079ea:	4601      	mov	r1, r0
 80079ec:	4b0f      	ldr	r3, [pc, #60]	@ (8007a2c <HAL_RCC_ClockConfig+0x2cc>)
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079f4:	22f0      	movs	r2, #240	@ 0xf0
 80079f6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	fa92 f2a2 	rbit	r2, r2
 80079fe:	60fa      	str	r2, [r7, #12]
  return result;
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	fab2 f282 	clz	r2, r2
 8007a06:	b2d2      	uxtb	r2, r2
 8007a08:	40d3      	lsrs	r3, r2
 8007a0a:	4a09      	ldr	r2, [pc, #36]	@ (8007a30 <HAL_RCC_ClockConfig+0x2d0>)
 8007a0c:	5cd3      	ldrb	r3, [r2, r3]
 8007a0e:	fa21 f303 	lsr.w	r3, r1, r3
 8007a12:	4a08      	ldr	r2, [pc, #32]	@ (8007a34 <HAL_RCC_ClockConfig+0x2d4>)
 8007a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007a16:	4b08      	ldr	r3, [pc, #32]	@ (8007a38 <HAL_RCC_ClockConfig+0x2d8>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f7fb f908 	bl	8002c30 <HAL_InitTick>
  
  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3778      	adds	r7, #120	@ 0x78
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	40021000 	.word	0x40021000
 8007a30:	0800e098 	.word	0x0800e098
 8007a34:	20000054 	.word	0x20000054
 8007a38:	20000058 	.word	0x20000058

08007a3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007a42:	2300      	movs	r3, #0
 8007a44:	60fb      	str	r3, [r7, #12]
 8007a46:	2300      	movs	r3, #0
 8007a48:	60bb      	str	r3, [r7, #8]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	617b      	str	r3, [r7, #20]
 8007a4e:	2300      	movs	r3, #0
 8007a50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007a52:	2300      	movs	r3, #0
 8007a54:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8007a56:	4b1e      	ldr	r3, [pc, #120]	@ (8007ad0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f003 030c 	and.w	r3, r3, #12
 8007a62:	2b04      	cmp	r3, #4
 8007a64:	d002      	beq.n	8007a6c <HAL_RCC_GetSysClockFreq+0x30>
 8007a66:	2b08      	cmp	r3, #8
 8007a68:	d003      	beq.n	8007a72 <HAL_RCC_GetSysClockFreq+0x36>
 8007a6a:	e026      	b.n	8007aba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007a6c:	4b19      	ldr	r3, [pc, #100]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a6e:	613b      	str	r3, [r7, #16]
      break;
 8007a70:	e026      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	0c9b      	lsrs	r3, r3, #18
 8007a76:	f003 030f 	and.w	r3, r3, #15
 8007a7a:	4a17      	ldr	r2, [pc, #92]	@ (8007ad8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007a7c:	5cd3      	ldrb	r3, [r2, r3]
 8007a7e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8007a80:	4b13      	ldr	r3, [pc, #76]	@ (8007ad0 <HAL_RCC_GetSysClockFreq+0x94>)
 8007a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a84:	f003 030f 	and.w	r3, r3, #15
 8007a88:	4a14      	ldr	r2, [pc, #80]	@ (8007adc <HAL_RCC_GetSysClockFreq+0xa0>)
 8007a8a:	5cd3      	ldrb	r3, [r2, r3]
 8007a8c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d008      	beq.n	8007aaa <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007a98:	4a0e      	ldr	r2, [pc, #56]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	fb02 f303 	mul.w	r3, r2, r3
 8007aa6:	617b      	str	r3, [r7, #20]
 8007aa8:	e004      	b.n	8007ab4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a0c      	ldr	r2, [pc, #48]	@ (8007ae0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007aae:	fb02 f303 	mul.w	r3, r2, r3
 8007ab2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	613b      	str	r3, [r7, #16]
      break;
 8007ab8:	e002      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007aba:	4b06      	ldr	r3, [pc, #24]	@ (8007ad4 <HAL_RCC_GetSysClockFreq+0x98>)
 8007abc:	613b      	str	r3, [r7, #16]
      break;
 8007abe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ac0:	693b      	ldr	r3, [r7, #16]
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	40021000 	.word	0x40021000
 8007ad4:	007a1200 	.word	0x007a1200
 8007ad8:	0800e0b0 	.word	0x0800e0b0
 8007adc:	0800e0c0 	.word	0x0800e0c0
 8007ae0:	003d0900 	.word	0x003d0900

08007ae4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007ae8:	4b03      	ldr	r3, [pc, #12]	@ (8007af8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007aea:	681b      	ldr	r3, [r3, #0]
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	20000054 	.word	0x20000054

08007afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007b02:	f7ff ffef 	bl	8007ae4 <HAL_RCC_GetHCLKFreq>
 8007b06:	4601      	mov	r1, r0
 8007b08:	4b0b      	ldr	r3, [pc, #44]	@ (8007b38 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b10:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007b14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	fa92 f2a2 	rbit	r2, r2
 8007b1c:	603a      	str	r2, [r7, #0]
  return result;
 8007b1e:	683a      	ldr	r2, [r7, #0]
 8007b20:	fab2 f282 	clz	r2, r2
 8007b24:	b2d2      	uxtb	r2, r2
 8007b26:	40d3      	lsrs	r3, r2
 8007b28:	4a04      	ldr	r2, [pc, #16]	@ (8007b3c <HAL_RCC_GetPCLK1Freq+0x40>)
 8007b2a:	5cd3      	ldrb	r3, [r2, r3]
 8007b2c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007b30:	4618      	mov	r0, r3
 8007b32:	3708      	adds	r7, #8
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	40021000 	.word	0x40021000
 8007b3c:	0800e0a8 	.word	0x0800e0a8

08007b40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007b46:	f7ff ffcd 	bl	8007ae4 <HAL_RCC_GetHCLKFreq>
 8007b4a:	4601      	mov	r1, r0
 8007b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b7c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007b4e:	685b      	ldr	r3, [r3, #4]
 8007b50:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8007b54:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8007b58:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	fa92 f2a2 	rbit	r2, r2
 8007b60:	603a      	str	r2, [r7, #0]
  return result;
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	fab2 f282 	clz	r2, r2
 8007b68:	b2d2      	uxtb	r2, r2
 8007b6a:	40d3      	lsrs	r3, r2
 8007b6c:	4a04      	ldr	r2, [pc, #16]	@ (8007b80 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007b6e:	5cd3      	ldrb	r3, [r2, r3]
 8007b70:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007b74:	4618      	mov	r0, r3
 8007b76:	3708      	adds	r7, #8
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	40021000 	.word	0x40021000
 8007b80:	0800e0a8 	.word	0x0800e0a8

08007b84 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b092      	sub	sp, #72	@ 0x48
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8007b90:	2300      	movs	r3, #0
 8007b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007b94:	2300      	movs	r3, #0
 8007b96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	f000 80cb 	beq.w	8007d3e <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ba8:	4b8d      	ldr	r3, [pc, #564]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007baa:	69db      	ldr	r3, [r3, #28]
 8007bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d10e      	bne.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007bb4:	4b8a      	ldr	r3, [pc, #552]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007bb6:	69db      	ldr	r3, [r3, #28]
 8007bb8:	4a89      	ldr	r2, [pc, #548]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007bba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bbe:	61d3      	str	r3, [r2, #28]
 8007bc0:	4b87      	ldr	r3, [pc, #540]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007bc2:	69db      	ldr	r3, [r3, #28]
 8007bc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bc8:	60bb      	str	r3, [r7, #8]
 8007bca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007bcc:	2301      	movs	r3, #1
 8007bce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bd2:	4b84      	ldr	r3, [pc, #528]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d118      	bne.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007bde:	4b81      	ldr	r3, [pc, #516]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a80      	ldr	r2, [pc, #512]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007be8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007bea:	f7fb f865 	bl	8002cb8 <HAL_GetTick>
 8007bee:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bf0:	e008      	b.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bf2:	f7fb f861 	bl	8002cb8 <HAL_GetTick>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007bfa:	1ad3      	subs	r3, r2, r3
 8007bfc:	2b64      	cmp	r3, #100	@ 0x64
 8007bfe:	d901      	bls.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007c00:	2303      	movs	r3, #3
 8007c02:	e0e8      	b.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x252>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007c04:	4b77      	ldr	r3, [pc, #476]	@ (8007de4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d0f0      	beq.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007c10:	4b73      	ldr	r3, [pc, #460]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007c12:	6a1b      	ldr	r3, [r3, #32]
 8007c14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d07b      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d074      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c2e:	4b6c      	ldr	r3, [pc, #432]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007c3c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c40:	fa93 f3a3 	rbit	r3, r3
 8007c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8007c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c48:	fab3 f383 	clz	r3, r3
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	461a      	mov	r2, r3
 8007c50:	4b65      	ldr	r3, [pc, #404]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	461a      	mov	r2, r3
 8007c58:	2301      	movs	r3, #1
 8007c5a:	6013      	str	r3, [r2, #0]
 8007c5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007c60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c64:	fa93 f3a3 	rbit	r3, r3
 8007c68:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007c6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c6c:	fab3 f383 	clz	r3, r3
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	461a      	mov	r2, r3
 8007c74:	4b5c      	ldr	r3, [pc, #368]	@ (8007de8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007c76:	4413      	add	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007c80:	4a57      	ldr	r2, [pc, #348]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007c82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c84:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c88:	f003 0301 	and.w	r3, r3, #1
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d043      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c90:	f7fb f812 	bl	8002cb8 <HAL_GetTick>
 8007c94:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c96:	e00a      	b.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c98:	f7fb f80e 	bl	8002cb8 <HAL_GetTick>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ca0:	1ad3      	subs	r3, r2, r3
 8007ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d901      	bls.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8007caa:	2303      	movs	r3, #3
 8007cac:	e093      	b.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8007cae:	2302      	movs	r3, #2
 8007cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb4:	fa93 f3a3 	rbit	r3, r3
 8007cb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cba:	2302      	movs	r3, #2
 8007cbc:	623b      	str	r3, [r7, #32]
 8007cbe:	6a3b      	ldr	r3, [r7, #32]
 8007cc0:	fa93 f3a3 	rbit	r3, r3
 8007cc4:	61fb      	str	r3, [r7, #28]
  return result;
 8007cc6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cc8:	fab3 f383 	clz	r3, r3
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d102      	bne.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007cd8:	4b41      	ldr	r3, [pc, #260]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007cda:	6a1b      	ldr	r3, [r3, #32]
 8007cdc:	e007      	b.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8007cde:	2302      	movs	r3, #2
 8007ce0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	fa93 f3a3 	rbit	r3, r3
 8007ce8:	617b      	str	r3, [r7, #20]
 8007cea:	4b3d      	ldr	r3, [pc, #244]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cee:	2202      	movs	r2, #2
 8007cf0:	613a      	str	r2, [r7, #16]
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	fa92 f2a2 	rbit	r2, r2
 8007cf8:	60fa      	str	r2, [r7, #12]
  return result;
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	fab2 f282 	clz	r2, r2
 8007d00:	b2d2      	uxtb	r2, r2
 8007d02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d06:	b2d2      	uxtb	r2, r2
 8007d08:	f002 021f 	and.w	r2, r2, #31
 8007d0c:	2101      	movs	r1, #1
 8007d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8007d12:	4013      	ands	r3, r2
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d0bf      	beq.n	8007c98 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8007d18:	4b31      	ldr	r3, [pc, #196]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d1a:	6a1b      	ldr	r3, [r3, #32]
 8007d1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	492e      	ldr	r1, [pc, #184]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d26:	4313      	orrs	r3, r2
 8007d28:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007d2a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d105      	bne.n	8007d3e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d32:	4b2b      	ldr	r3, [pc, #172]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d34:	69db      	ldr	r3, [r3, #28]
 8007d36:	4a2a      	ldr	r2, [pc, #168]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d3c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f003 0301 	and.w	r3, r3, #1
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d008      	beq.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007d4a:	4b25      	ldr	r3, [pc, #148]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d4e:	f023 0203 	bic.w	r2, r3, #3
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	4922      	ldr	r1, [pc, #136]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f003 0320 	and.w	r3, r3, #32
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d008      	beq.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007d68:	4b1d      	ldr	r3, [pc, #116]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d6c:	f023 0210 	bic.w	r2, r3, #16
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	491a      	ldr	r1, [pc, #104]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d76:	4313      	orrs	r3, r2
 8007d78:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d008      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007d86:	4b16      	ldr	r3, [pc, #88]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d8a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	4913      	ldr	r1, [pc, #76]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007d94:	4313      	orrs	r3, r2
 8007d96:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d008      	beq.n	8007db6 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8007da4:	4b0e      	ldr	r3, [pc, #56]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007da8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	695b      	ldr	r3, [r3, #20]
 8007db0:	490b      	ldr	r1, [pc, #44]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007db2:	4313      	orrs	r3, r2
 8007db4:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d008      	beq.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007dc2:	4b07      	ldr	r3, [pc, #28]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dc6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	699b      	ldr	r3, [r3, #24]
 8007dce:	4904      	ldr	r1, [pc, #16]	@ (8007de0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3748      	adds	r7, #72	@ 0x48
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	40021000 	.word	0x40021000
 8007de4:	40007000 	.word	0x40007000
 8007de8:	10908100 	.word	0x10908100

08007dec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d101      	bne.n	8007dfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e049      	b.n	8007e92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e04:	b2db      	uxtb	r3, r3
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d106      	bne.n	8007e18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f7fa fcc2 	bl	800279c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2202      	movs	r2, #2
 8007e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	3304      	adds	r3, #4
 8007e28:	4619      	mov	r1, r3
 8007e2a:	4610      	mov	r0, r2
 8007e2c:	f000 fa86 	bl	800833c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e90:	2300      	movs	r3, #0
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3708      	adds	r7, #8
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
	...

08007e9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d001      	beq.n	8007eb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e040      	b.n	8007f36 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2202      	movs	r2, #2
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68da      	ldr	r2, [r3, #12]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f042 0201 	orr.w	r2, r2, #1
 8007eca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8007f44 <HAL_TIM_Base_Start_IT+0xa8>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d00e      	beq.n	8007ef4 <HAL_TIM_Base_Start_IT+0x58>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ede:	d009      	beq.n	8007ef4 <HAL_TIM_Base_Start_IT+0x58>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a18      	ldr	r2, [pc, #96]	@ (8007f48 <HAL_TIM_Base_Start_IT+0xac>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d004      	beq.n	8007ef4 <HAL_TIM_Base_Start_IT+0x58>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a17      	ldr	r2, [pc, #92]	@ (8007f4c <HAL_TIM_Base_Start_IT+0xb0>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d115      	bne.n	8007f20 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	689a      	ldr	r2, [r3, #8]
 8007efa:	4b15      	ldr	r3, [pc, #84]	@ (8007f50 <HAL_TIM_Base_Start_IT+0xb4>)
 8007efc:	4013      	ands	r3, r2
 8007efe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	2b06      	cmp	r3, #6
 8007f04:	d015      	beq.n	8007f32 <HAL_TIM_Base_Start_IT+0x96>
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f0c:	d011      	beq.n	8007f32 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f042 0201 	orr.w	r2, r2, #1
 8007f1c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f1e:	e008      	b.n	8007f32 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f042 0201 	orr.w	r2, r2, #1
 8007f2e:	601a      	str	r2, [r3, #0]
 8007f30:	e000      	b.n	8007f34 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f32:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3714      	adds	r7, #20
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr
 8007f42:	bf00      	nop
 8007f44:	40012c00 	.word	0x40012c00
 8007f48:	40000400 	.word	0x40000400
 8007f4c:	40014000 	.word	0x40014000
 8007f50:	00010007 	.word	0x00010007

08007f54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	691b      	ldr	r3, [r3, #16]
 8007f6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	f003 0302 	and.w	r3, r3, #2
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d020      	beq.n	8007fb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f003 0302 	and.w	r3, r3, #2
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01b      	beq.n	8007fb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f06f 0202 	mvn.w	r2, #2
 8007f88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	f003 0303 	and.w	r3, r3, #3
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f9ad 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 8007fa4:	e005      	b.n	8007fb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	f000 f99f 	bl	80082ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 f9b0 	bl	8008312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	f003 0304 	and.w	r3, r3, #4
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d020      	beq.n	8008004 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f003 0304 	and.w	r3, r3, #4
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d01b      	beq.n	8008004 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f06f 0204 	mvn.w	r2, #4
 8007fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2202      	movs	r2, #2
 8007fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 f987 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 8007ff0:	e005      	b.n	8007ffe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 f979 	bl	80082ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 f98a 	bl	8008312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	f003 0308 	and.w	r3, r3, #8
 800800a:	2b00      	cmp	r3, #0
 800800c:	d020      	beq.n	8008050 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f003 0308 	and.w	r3, r3, #8
 8008014:	2b00      	cmp	r3, #0
 8008016:	d01b      	beq.n	8008050 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f06f 0208 	mvn.w	r2, #8
 8008020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2204      	movs	r2, #4
 8008026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	f003 0303 	and.w	r3, r3, #3
 8008032:	2b00      	cmp	r3, #0
 8008034:	d003      	beq.n	800803e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 f961 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 800803c:	e005      	b.n	800804a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 f953 	bl	80082ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 f964 	bl	8008312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2200      	movs	r2, #0
 800804e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	f003 0310 	and.w	r3, r3, #16
 8008056:	2b00      	cmp	r3, #0
 8008058:	d020      	beq.n	800809c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f003 0310 	and.w	r3, r3, #16
 8008060:	2b00      	cmp	r3, #0
 8008062:	d01b      	beq.n	800809c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f06f 0210 	mvn.w	r2, #16
 800806c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2208      	movs	r2, #8
 8008072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	69db      	ldr	r3, [r3, #28]
 800807a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800807e:	2b00      	cmp	r3, #0
 8008080:	d003      	beq.n	800808a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 f93b 	bl	80082fe <HAL_TIM_IC_CaptureCallback>
 8008088:	e005      	b.n	8008096 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f000 f92d 	bl	80082ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 f93e 	bl	8008312 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00c      	beq.n	80080c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f003 0301 	and.w	r3, r3, #1
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d007      	beq.n	80080c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f06f 0201 	mvn.w	r2, #1
 80080b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f7f9 fb58 	bl	8001770 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00c      	beq.n	80080e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d007      	beq.n	80080e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80080dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 fac2 	bl	8008668 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00c      	beq.n	8008108 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d007      	beq.n	8008108 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 faba 	bl	800867c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00c      	beq.n	800812c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008118:	2b00      	cmp	r3, #0
 800811a:	d007      	beq.n	800812c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f8fd 	bl	8008326 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	f003 0320 	and.w	r3, r3, #32
 8008132:	2b00      	cmp	r3, #0
 8008134:	d00c      	beq.n	8008150 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f003 0320 	and.w	r3, r3, #32
 800813c:	2b00      	cmp	r3, #0
 800813e:	d007      	beq.n	8008150 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f06f 0220 	mvn.w	r2, #32
 8008148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 fa82 	bl	8008654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008150:	bf00      	nop
 8008152:	3710      	adds	r7, #16
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008162:	2300      	movs	r3, #0
 8008164:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800816c:	2b01      	cmp	r3, #1
 800816e:	d101      	bne.n	8008174 <HAL_TIM_ConfigClockSource+0x1c>
 8008170:	2302      	movs	r3, #2
 8008172:	e0b6      	b.n	80082e2 <HAL_TIM_ConfigClockSource+0x18a>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2202      	movs	r2, #2
 8008180:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008192:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800819e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081b0:	d03e      	beq.n	8008230 <HAL_TIM_ConfigClockSource+0xd8>
 80081b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081b6:	f200 8087 	bhi.w	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081be:	f000 8086 	beq.w	80082ce <HAL_TIM_ConfigClockSource+0x176>
 80081c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081c6:	d87f      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081c8:	2b70      	cmp	r3, #112	@ 0x70
 80081ca:	d01a      	beq.n	8008202 <HAL_TIM_ConfigClockSource+0xaa>
 80081cc:	2b70      	cmp	r3, #112	@ 0x70
 80081ce:	d87b      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081d0:	2b60      	cmp	r3, #96	@ 0x60
 80081d2:	d050      	beq.n	8008276 <HAL_TIM_ConfigClockSource+0x11e>
 80081d4:	2b60      	cmp	r3, #96	@ 0x60
 80081d6:	d877      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081d8:	2b50      	cmp	r3, #80	@ 0x50
 80081da:	d03c      	beq.n	8008256 <HAL_TIM_ConfigClockSource+0xfe>
 80081dc:	2b50      	cmp	r3, #80	@ 0x50
 80081de:	d873      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081e0:	2b40      	cmp	r3, #64	@ 0x40
 80081e2:	d058      	beq.n	8008296 <HAL_TIM_ConfigClockSource+0x13e>
 80081e4:	2b40      	cmp	r3, #64	@ 0x40
 80081e6:	d86f      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081e8:	2b30      	cmp	r3, #48	@ 0x30
 80081ea:	d064      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 80081ec:	2b30      	cmp	r3, #48	@ 0x30
 80081ee:	d86b      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081f0:	2b20      	cmp	r3, #32
 80081f2:	d060      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 80081f4:	2b20      	cmp	r3, #32
 80081f6:	d867      	bhi.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d05c      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 80081fc:	2b10      	cmp	r3, #16
 80081fe:	d05a      	beq.n	80082b6 <HAL_TIM_ConfigClockSource+0x15e>
 8008200:	e062      	b.n	80082c8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008212:	f000 f991 	bl	8008538 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008224:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	68ba      	ldr	r2, [r7, #8]
 800822c:	609a      	str	r2, [r3, #8]
      break;
 800822e:	e04f      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008240:	f000 f97a 	bl	8008538 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689a      	ldr	r2, [r3, #8]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008252:	609a      	str	r2, [r3, #8]
      break;
 8008254:	e03c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008262:	461a      	mov	r2, r3
 8008264:	f000 f8ee 	bl	8008444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2150      	movs	r1, #80	@ 0x50
 800826e:	4618      	mov	r0, r3
 8008270:	f000 f947 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 8008274:	e02c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008282:	461a      	mov	r2, r3
 8008284:	f000 f90d 	bl	80084a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	2160      	movs	r1, #96	@ 0x60
 800828e:	4618      	mov	r0, r3
 8008290:	f000 f937 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 8008294:	e01c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082a2:	461a      	mov	r2, r3
 80082a4:	f000 f8ce 	bl	8008444 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2140      	movs	r1, #64	@ 0x40
 80082ae:	4618      	mov	r0, r3
 80082b0:	f000 f927 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 80082b4:	e00c      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4619      	mov	r1, r3
 80082c0:	4610      	mov	r0, r2
 80082c2:	f000 f91e 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 80082c6:	e003      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	73fb      	strb	r3, [r7, #15]
      break;
 80082cc:	e000      	b.n	80082d0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80082ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80082e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3710      	adds	r7, #16
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}

080082ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80082ea:	b480      	push	{r7}
 80082ec:	b083      	sub	sp, #12
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80082f2:	bf00      	nop
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr

080082fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80082fe:	b480      	push	{r7}
 8008300:	b083      	sub	sp, #12
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008306:	bf00      	nop
 8008308:	370c      	adds	r7, #12
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr

08008312 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008312:	b480      	push	{r7}
 8008314:	b083      	sub	sp, #12
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800831a:	bf00      	nop
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr

08008326 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008326:	b480      	push	{r7}
 8008328:	b083      	sub	sp, #12
 800832a:	af00      	add	r7, sp, #0
 800832c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800832e:	bf00      	nop
 8008330:	370c      	adds	r7, #12
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr
	...

0800833c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	4a38      	ldr	r2, [pc, #224]	@ (8008430 <TIM_Base_SetConfig+0xf4>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d007      	beq.n	8008364 <TIM_Base_SetConfig+0x28>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800835a:	d003      	beq.n	8008364 <TIM_Base_SetConfig+0x28>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4a35      	ldr	r2, [pc, #212]	@ (8008434 <TIM_Base_SetConfig+0xf8>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d108      	bne.n	8008376 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800836a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	4313      	orrs	r3, r2
 8008374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	4a2d      	ldr	r2, [pc, #180]	@ (8008430 <TIM_Base_SetConfig+0xf4>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d013      	beq.n	80083a6 <TIM_Base_SetConfig+0x6a>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008384:	d00f      	beq.n	80083a6 <TIM_Base_SetConfig+0x6a>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	4a2a      	ldr	r2, [pc, #168]	@ (8008434 <TIM_Base_SetConfig+0xf8>)
 800838a:	4293      	cmp	r3, r2
 800838c:	d00b      	beq.n	80083a6 <TIM_Base_SetConfig+0x6a>
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	4a29      	ldr	r2, [pc, #164]	@ (8008438 <TIM_Base_SetConfig+0xfc>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d007      	beq.n	80083a6 <TIM_Base_SetConfig+0x6a>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a28      	ldr	r2, [pc, #160]	@ (800843c <TIM_Base_SetConfig+0x100>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d003      	beq.n	80083a6 <TIM_Base_SetConfig+0x6a>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a27      	ldr	r2, [pc, #156]	@ (8008440 <TIM_Base_SetConfig+0x104>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d108      	bne.n	80083b8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	68fa      	ldr	r2, [r7, #12]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	689a      	ldr	r2, [r3, #8]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a14      	ldr	r2, [pc, #80]	@ (8008430 <TIM_Base_SetConfig+0xf4>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d00b      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a14      	ldr	r2, [pc, #80]	@ (8008438 <TIM_Base_SetConfig+0xfc>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d007      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a13      	ldr	r2, [pc, #76]	@ (800843c <TIM_Base_SetConfig+0x100>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d003      	beq.n	80083fc <TIM_Base_SetConfig+0xc0>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a12      	ldr	r2, [pc, #72]	@ (8008440 <TIM_Base_SetConfig+0x104>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d103      	bne.n	8008404 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	691a      	ldr	r2, [r3, #16]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	691b      	ldr	r3, [r3, #16]
 800840e:	f003 0301 	and.w	r3, r3, #1
 8008412:	2b01      	cmp	r3, #1
 8008414:	d105      	bne.n	8008422 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	f023 0201 	bic.w	r2, r3, #1
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	611a      	str	r2, [r3, #16]
  }
}
 8008422:	bf00      	nop
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	40012c00 	.word	0x40012c00
 8008434:	40000400 	.word	0x40000400
 8008438:	40014000 	.word	0x40014000
 800843c:	40014400 	.word	0x40014400
 8008440:	40014800 	.word	0x40014800

08008444 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008444:	b480      	push	{r7}
 8008446:	b087      	sub	sp, #28
 8008448:	af00      	add	r7, sp, #0
 800844a:	60f8      	str	r0, [r7, #12]
 800844c:	60b9      	str	r1, [r7, #8]
 800844e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6a1b      	ldr	r3, [r3, #32]
 8008454:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	6a1b      	ldr	r3, [r3, #32]
 800845a:	f023 0201 	bic.w	r2, r3, #1
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	699b      	ldr	r3, [r3, #24]
 8008466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008468:	693b      	ldr	r3, [r7, #16]
 800846a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800846e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	011b      	lsls	r3, r3, #4
 8008474:	693a      	ldr	r2, [r7, #16]
 8008476:	4313      	orrs	r3, r2
 8008478:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f023 030a 	bic.w	r3, r3, #10
 8008480:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008482:	697a      	ldr	r2, [r7, #20]
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	4313      	orrs	r3, r2
 8008488:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	693a      	ldr	r2, [r7, #16]
 800848e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	697a      	ldr	r2, [r7, #20]
 8008494:	621a      	str	r2, [r3, #32]
}
 8008496:	bf00      	nop
 8008498:	371c      	adds	r7, #28
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b087      	sub	sp, #28
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	60f8      	str	r0, [r7, #12]
 80084aa:	60b9      	str	r1, [r7, #8]
 80084ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	6a1b      	ldr	r3, [r3, #32]
 80084b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6a1b      	ldr	r3, [r3, #32]
 80084b8:	f023 0210 	bic.w	r2, r3, #16
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80084cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	031b      	lsls	r3, r3, #12
 80084d2:	693a      	ldr	r2, [r7, #16]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80084de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	011b      	lsls	r3, r3, #4
 80084e4:	697a      	ldr	r2, [r7, #20]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	693a      	ldr	r2, [r7, #16]
 80084ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	697a      	ldr	r2, [r7, #20]
 80084f4:	621a      	str	r2, [r3, #32]
}
 80084f6:	bf00      	nop
 80084f8:	371c      	adds	r7, #28
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr

08008502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008502:	b480      	push	{r7}
 8008504:	b085      	sub	sp, #20
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
 800850a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800851a:	683a      	ldr	r2, [r7, #0]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	4313      	orrs	r3, r2
 8008520:	f043 0307 	orr.w	r3, r3, #7
 8008524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	609a      	str	r2, [r3, #8]
}
 800852c:	bf00      	nop
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008538:	b480      	push	{r7}
 800853a:	b087      	sub	sp, #28
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]
 8008544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	021a      	lsls	r2, r3, #8
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	431a      	orrs	r2, r3
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	4313      	orrs	r3, r2
 8008560:	697a      	ldr	r2, [r7, #20]
 8008562:	4313      	orrs	r3, r2
 8008564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	697a      	ldr	r2, [r7, #20]
 800856a:	609a      	str	r2, [r3, #8]
}
 800856c:	bf00      	nop
 800856e:	371c      	adds	r7, #28
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008588:	2b01      	cmp	r3, #1
 800858a:	d101      	bne.n	8008590 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800858c:	2302      	movs	r3, #2
 800858e:	e054      	b.n	800863a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2202      	movs	r2, #2
 800859c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a24      	ldr	r2, [pc, #144]	@ (8008648 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d108      	bne.n	80085cc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80085c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	68fa      	ldr	r2, [r7, #12]
 80085da:	4313      	orrs	r3, r2
 80085dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	68fa      	ldr	r2, [r7, #12]
 80085e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a17      	ldr	r2, [pc, #92]	@ (8008648 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d00e      	beq.n	800860e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085f8:	d009      	beq.n	800860e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a13      	ldr	r2, [pc, #76]	@ (800864c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d004      	beq.n	800860e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a11      	ldr	r2, [pc, #68]	@ (8008650 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d10c      	bne.n	8008628 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008614:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	4313      	orrs	r3, r2
 800861e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68ba      	ldr	r2, [r7, #8]
 8008626:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2201      	movs	r2, #1
 800862c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2200      	movs	r2, #0
 8008634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3714      	adds	r7, #20
 800863e:	46bd      	mov	sp, r7
 8008640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008644:	4770      	bx	lr
 8008646:	bf00      	nop
 8008648:	40012c00 	.word	0x40012c00
 800864c:	40000400 	.word	0x40000400
 8008650:	40014000 	.word	0x40014000

08008654 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008654:	b480      	push	{r7}
 8008656:	b083      	sub	sp, #12
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800865c:	bf00      	nop
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008668:	b480      	push	{r7}
 800866a:	b083      	sub	sp, #12
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008670:	bf00      	nop
 8008672:	370c      	adds	r7, #12
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008684:	bf00      	nop
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b082      	sub	sp, #8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d101      	bne.n	80086a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e040      	b.n	8008724 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d106      	bne.n	80086b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f7fa f898 	bl	80027e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2224      	movs	r2, #36	@ 0x24
 80086bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f022 0201 	bic.w	r2, r2, #1
 80086cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d002      	beq.n	80086dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fcec 	bl	80090b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 fbb3 	bl	8008e48 <UART_SetConfig>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d101      	bne.n	80086ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80086e8:	2301      	movs	r3, #1
 80086ea:	e01b      	b.n	8008724 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	685a      	ldr	r2, [r3, #4]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80086fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	689a      	ldr	r2, [r3, #8]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800870a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f042 0201 	orr.w	r2, r2, #1
 800871a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fd6b 	bl	80091f8 <UART_CheckIdleState>
 8008722:	4603      	mov	r3, r0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3708      	adds	r7, #8
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b08a      	sub	sp, #40	@ 0x28
 8008730:	af02      	add	r7, sp, #8
 8008732:	60f8      	str	r0, [r7, #12]
 8008734:	60b9      	str	r1, [r7, #8]
 8008736:	603b      	str	r3, [r7, #0]
 8008738:	4613      	mov	r3, r2
 800873a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008740:	2b20      	cmp	r3, #32
 8008742:	d177      	bne.n	8008834 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d002      	beq.n	8008750 <HAL_UART_Transmit+0x24>
 800874a:	88fb      	ldrh	r3, [r7, #6]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d101      	bne.n	8008754 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008750:	2301      	movs	r3, #1
 8008752:	e070      	b.n	8008836 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2200      	movs	r2, #0
 8008758:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2221      	movs	r2, #33	@ 0x21
 8008760:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008762:	f7fa faa9 	bl	8002cb8 <HAL_GetTick>
 8008766:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	88fa      	ldrh	r2, [r7, #6]
 800876c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	88fa      	ldrh	r2, [r7, #6]
 8008774:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008780:	d108      	bne.n	8008794 <HAL_UART_Transmit+0x68>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d104      	bne.n	8008794 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800878a:	2300      	movs	r3, #0
 800878c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	61bb      	str	r3, [r7, #24]
 8008792:	e003      	b.n	800879c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008798:	2300      	movs	r3, #0
 800879a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800879c:	e02f      	b.n	80087fe <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	9300      	str	r3, [sp, #0]
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	2200      	movs	r2, #0
 80087a6:	2180      	movs	r1, #128	@ 0x80
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	f000 fdcd 	bl	8009348 <UART_WaitOnFlagUntilTimeout>
 80087ae:	4603      	mov	r3, r0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d004      	beq.n	80087be <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2220      	movs	r2, #32
 80087b8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80087ba:	2303      	movs	r3, #3
 80087bc:	e03b      	b.n	8008836 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80087be:	69fb      	ldr	r3, [r7, #28]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10b      	bne.n	80087dc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	881a      	ldrh	r2, [r3, #0]
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087d0:	b292      	uxth	r2, r2
 80087d2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80087d4:	69bb      	ldr	r3, [r7, #24]
 80087d6:	3302      	adds	r3, #2
 80087d8:	61bb      	str	r3, [r7, #24]
 80087da:	e007      	b.n	80087ec <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80087dc:	69fb      	ldr	r3, [r7, #28]
 80087de:	781a      	ldrb	r2, [r3, #0]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	3301      	adds	r3, #1
 80087ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	b29a      	uxth	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008804:	b29b      	uxth	r3, r3
 8008806:	2b00      	cmp	r3, #0
 8008808:	d1c9      	bne.n	800879e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	2200      	movs	r2, #0
 8008812:	2140      	movs	r1, #64	@ 0x40
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f000 fd97 	bl	8009348 <UART_WaitOnFlagUntilTimeout>
 800881a:	4603      	mov	r3, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	d004      	beq.n	800882a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2220      	movs	r2, #32
 8008824:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008826:	2303      	movs	r3, #3
 8008828:	e005      	b.n	8008836 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2220      	movs	r2, #32
 800882e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008830:	2300      	movs	r3, #0
 8008832:	e000      	b.n	8008836 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008834:	2302      	movs	r3, #2
  }
}
 8008836:	4618      	mov	r0, r3
 8008838:	3720      	adds	r7, #32
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
	...

08008840 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b0ba      	sub	sp, #232	@ 0xe8
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	69db      	ldr	r3, [r3, #28]
 800884e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008866:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800886a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800886e:	4013      	ands	r3, r2
 8008870:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008874:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008878:	2b00      	cmp	r3, #0
 800887a:	d115      	bne.n	80088a8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800887c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008880:	f003 0320 	and.w	r3, r3, #32
 8008884:	2b00      	cmp	r3, #0
 8008886:	d00f      	beq.n	80088a8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800888c:	f003 0320 	and.w	r3, r3, #32
 8008890:	2b00      	cmp	r3, #0
 8008892:	d009      	beq.n	80088a8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008898:	2b00      	cmp	r3, #0
 800889a:	f000 82ab 	beq.w	8008df4 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	4798      	blx	r3
      }
      return;
 80088a6:	e2a5      	b.n	8008df4 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80088a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	f000 8117 	beq.w	8008ae0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80088b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088b6:	f003 0301 	and.w	r3, r3, #1
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d106      	bne.n	80088cc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80088be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80088c2:	4b85      	ldr	r3, [pc, #532]	@ (8008ad8 <HAL_UART_IRQHandler+0x298>)
 80088c4:	4013      	ands	r3, r2
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f000 810a 	beq.w	8008ae0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088d0:	f003 0301 	and.w	r3, r3, #1
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d011      	beq.n	80088fc <HAL_UART_IRQHandler+0xbc>
 80088d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d00b      	beq.n	80088fc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2201      	movs	r2, #1
 80088ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088f2:	f043 0201 	orr.w	r2, r3, #1
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008900:	f003 0302 	and.w	r3, r3, #2
 8008904:	2b00      	cmp	r3, #0
 8008906:	d011      	beq.n	800892c <HAL_UART_IRQHandler+0xec>
 8008908:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800890c:	f003 0301 	and.w	r3, r3, #1
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00b      	beq.n	800892c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	2202      	movs	r2, #2
 800891a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008922:	f043 0204 	orr.w	r2, r3, #4
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800892c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008930:	f003 0304 	and.w	r3, r3, #4
 8008934:	2b00      	cmp	r3, #0
 8008936:	d011      	beq.n	800895c <HAL_UART_IRQHandler+0x11c>
 8008938:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800893c:	f003 0301 	and.w	r3, r3, #1
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00b      	beq.n	800895c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2204      	movs	r2, #4
 800894a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008952:	f043 0202 	orr.w	r2, r3, #2
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800895c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008960:	f003 0308 	and.w	r3, r3, #8
 8008964:	2b00      	cmp	r3, #0
 8008966:	d017      	beq.n	8008998 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800896c:	f003 0320 	and.w	r3, r3, #32
 8008970:	2b00      	cmp	r3, #0
 8008972:	d105      	bne.n	8008980 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008974:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008978:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800897c:	2b00      	cmp	r3, #0
 800897e:	d00b      	beq.n	8008998 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2208      	movs	r2, #8
 8008986:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800898e:	f043 0208 	orr.w	r2, r3, #8
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800899c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d012      	beq.n	80089ca <HAL_UART_IRQHandler+0x18a>
 80089a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00c      	beq.n	80089ca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089c0:	f043 0220 	orr.w	r2, r3, #32
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f000 8211 	beq.w	8008df8 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80089d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089da:	f003 0320 	and.w	r3, r3, #32
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d00d      	beq.n	80089fe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80089e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089e6:	f003 0320 	and.w	r3, r3, #32
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d007      	beq.n	80089fe <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d003      	beq.n	80089fe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a04:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a12:	2b40      	cmp	r3, #64	@ 0x40
 8008a14:	d005      	beq.n	8008a22 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008a16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a1a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d04f      	beq.n	8008ac2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fdc4 	bl	80095b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a32:	2b40      	cmp	r3, #64	@ 0x40
 8008a34:	d141      	bne.n	8008aba <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	3308      	adds	r3, #8
 8008a3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a44:	e853 3f00 	ldrex	r3, [r3]
 8008a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008a4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008a50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	3308      	adds	r3, #8
 8008a5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a72:	e841 2300 	strex	r3, r2, [r1]
 8008a76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d1d9      	bne.n	8008a36 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d013      	beq.n	8008ab2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a8e:	4a13      	ldr	r2, [pc, #76]	@ (8008adc <HAL_UART_IRQHandler+0x29c>)
 8008a90:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a96:	4618      	mov	r0, r3
 8008a98:	f7fc fb1f 	bl	80050da <HAL_DMA_Abort_IT>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d017      	beq.n	8008ad2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008aac:	4610      	mov	r0, r2
 8008aae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab0:	e00f      	b.n	8008ad2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7f8 fe42 	bl	800173c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab8:	e00b      	b.n	8008ad2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f7f8 fe3e 	bl	800173c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ac0:	e007      	b.n	8008ad2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f7f8 fe3a 	bl	800173c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008ad0:	e192      	b.n	8008df8 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ad2:	bf00      	nop
    return;
 8008ad4:	e190      	b.n	8008df8 <HAL_UART_IRQHandler+0x5b8>
 8008ad6:	bf00      	nop
 8008ad8:	04000120 	.word	0x04000120
 8008adc:	0800985b 	.word	0x0800985b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	f040 814b 	bne.w	8008d80 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aee:	f003 0310 	and.w	r3, r3, #16
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	f000 8144 	beq.w	8008d80 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008afc:	f003 0310 	and.w	r3, r3, #16
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f000 813d 	beq.w	8008d80 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	2210      	movs	r2, #16
 8008b0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b18:	2b40      	cmp	r3, #64	@ 0x40
 8008b1a:	f040 80b5 	bne.w	8008c88 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b2a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	f000 8164 	beq.w	8008dfc <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008b3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	f080 815c 	bcs.w	8008dfc <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b4a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b52:	699b      	ldr	r3, [r3, #24]
 8008b54:	2b20      	cmp	r3, #32
 8008b56:	f000 8086 	beq.w	8008c66 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b66:	e853 3f00 	ldrex	r3, [r3]
 8008b6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b76:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	461a      	mov	r2, r3
 8008b80:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b88:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b90:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b94:	e841 2300 	strex	r3, r2, [r1]
 8008b98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d1da      	bne.n	8008b5a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	3308      	adds	r3, #8
 8008baa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008bae:	e853 3f00 	ldrex	r3, [r3]
 8008bb2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008bb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008bb6:	f023 0301 	bic.w	r3, r3, #1
 8008bba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	3308      	adds	r3, #8
 8008bc4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008bc8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008bcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008bd0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008bd4:	e841 2300 	strex	r3, r2, [r1]
 8008bd8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008bda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d1e1      	bne.n	8008ba4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	3308      	adds	r3, #8
 8008be6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008bea:	e853 3f00 	ldrex	r3, [r3]
 8008bee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008bf0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bf6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	3308      	adds	r3, #8
 8008c00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c04:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c06:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c08:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c0a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c0c:	e841 2300 	strex	r3, r2, [r1]
 8008c10:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d1e3      	bne.n	8008be0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2220      	movs	r2, #32
 8008c1c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2200      	movs	r2, #0
 8008c24:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c2e:	e853 3f00 	ldrex	r3, [r3]
 8008c32:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008c34:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c36:	f023 0310 	bic.w	r3, r3, #16
 8008c3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	461a      	mov	r2, r3
 8008c44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c4a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c4c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c4e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c50:	e841 2300 	strex	r3, r2, [r1]
 8008c54:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1e4      	bne.n	8008c26 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c60:	4618      	mov	r0, r3
 8008c62:	f7fc f9fc 	bl	800505e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2202      	movs	r2, #2
 8008c6a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	1ad3      	subs	r3, r2, r3
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f7f8 fd31 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008c86:	e0b9      	b.n	8008dfc <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f000 80ab 	beq.w	8008e00 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8008caa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f000 80a6 	beq.w	8008e00 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbc:	e853 3f00 	ldrex	r3, [r3]
 8008cc0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cc8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008cd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cd8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008cdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cde:	e841 2300 	strex	r3, r2, [r1]
 8008ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1e4      	bne.n	8008cb4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	3308      	adds	r3, #8
 8008cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf4:	e853 3f00 	ldrex	r3, [r3]
 8008cf8:	623b      	str	r3, [r7, #32]
   return(result);
 8008cfa:	6a3b      	ldr	r3, [r7, #32]
 8008cfc:	f023 0301 	bic.w	r3, r3, #1
 8008d00:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	3308      	adds	r3, #8
 8008d0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d16:	e841 2300 	strex	r3, r2, [r1]
 8008d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1e3      	bne.n	8008cea <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2220      	movs	r2, #32
 8008d26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	e853 3f00 	ldrex	r3, [r3]
 8008d42:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f023 0310 	bic.w	r3, r3, #16
 8008d4a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d58:	61fb      	str	r3, [r7, #28]
 8008d5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d5c:	69b9      	ldr	r1, [r7, #24]
 8008d5e:	69fa      	ldr	r2, [r7, #28]
 8008d60:	e841 2300 	strex	r3, r2, [r1]
 8008d64:	617b      	str	r3, [r7, #20]
   return(result);
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d1e4      	bne.n	8008d36 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2202      	movs	r2, #2
 8008d70:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d72:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d76:	4619      	mov	r1, r3
 8008d78:	6878      	ldr	r0, [r7, #4]
 8008d7a:	f7f8 fcb5 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008d7e:	e03f      	b.n	8008e00 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d00e      	beq.n	8008daa <HAL_UART_IRQHandler+0x56a>
 8008d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d008      	beq.n	8008daa <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008da0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fd99 	bl	80098da <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008da8:	e02d      	b.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d00e      	beq.n	8008dd4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d008      	beq.n	8008dd4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d01c      	beq.n	8008e04 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	4798      	blx	r3
    }
    return;
 8008dd2:	e017      	b.n	8008e04 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d012      	beq.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
 8008de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d00c      	beq.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 fd4a 	bl	8009886 <UART_EndTransmit_IT>
    return;
 8008df2:	e008      	b.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
      return;
 8008df4:	bf00      	nop
 8008df6:	e006      	b.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
    return;
 8008df8:	bf00      	nop
 8008dfa:	e004      	b.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
      return;
 8008dfc:	bf00      	nop
 8008dfe:	e002      	b.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
      return;
 8008e00:	bf00      	nop
 8008e02:	e000      	b.n	8008e06 <HAL_UART_IRQHandler+0x5c6>
    return;
 8008e04:	bf00      	nop
  }

}
 8008e06:	37e8      	adds	r7, #232	@ 0xe8
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e14:	bf00      	nop
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1e:	4770      	bx	lr

08008e20 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008e3c:	bf00      	nop
 8008e3e:	370c      	adds	r7, #12
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b088      	sub	sp, #32
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e50:	2300      	movs	r3, #0
 8008e52:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	689a      	ldr	r2, [r3, #8]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	431a      	orrs	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	695b      	ldr	r3, [r3, #20]
 8008e62:	431a      	orrs	r2, r3
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	69db      	ldr	r3, [r3, #28]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	4b8a      	ldr	r3, [pc, #552]	@ (800909c <UART_SetConfig+0x254>)
 8008e74:	4013      	ands	r3, r2
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	6812      	ldr	r2, [r2, #0]
 8008e7a:	6979      	ldr	r1, [r7, #20]
 8008e7c:	430b      	orrs	r3, r1
 8008e7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	68da      	ldr	r2, [r3, #12]
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	430a      	orrs	r2, r1
 8008e94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	699b      	ldr	r3, [r3, #24]
 8008e9a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	6a1b      	ldr	r3, [r3, #32]
 8008ea0:	697a      	ldr	r2, [r7, #20]
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	689b      	ldr	r3, [r3, #8]
 8008eac:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	697a      	ldr	r2, [r7, #20]
 8008eb6:	430a      	orrs	r2, r1
 8008eb8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a78      	ldr	r2, [pc, #480]	@ (80090a0 <UART_SetConfig+0x258>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d120      	bne.n	8008f06 <UART_SetConfig+0xbe>
 8008ec4:	4b77      	ldr	r3, [pc, #476]	@ (80090a4 <UART_SetConfig+0x25c>)
 8008ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ec8:	f003 0303 	and.w	r3, r3, #3
 8008ecc:	2b03      	cmp	r3, #3
 8008ece:	d817      	bhi.n	8008f00 <UART_SetConfig+0xb8>
 8008ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ed8 <UART_SetConfig+0x90>)
 8008ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed6:	bf00      	nop
 8008ed8:	08008ee9 	.word	0x08008ee9
 8008edc:	08008ef5 	.word	0x08008ef5
 8008ee0:	08008efb 	.word	0x08008efb
 8008ee4:	08008eef 	.word	0x08008eef
 8008ee8:	2300      	movs	r3, #0
 8008eea:	77fb      	strb	r3, [r7, #31]
 8008eec:	e01d      	b.n	8008f2a <UART_SetConfig+0xe2>
 8008eee:	2302      	movs	r3, #2
 8008ef0:	77fb      	strb	r3, [r7, #31]
 8008ef2:	e01a      	b.n	8008f2a <UART_SetConfig+0xe2>
 8008ef4:	2304      	movs	r3, #4
 8008ef6:	77fb      	strb	r3, [r7, #31]
 8008ef8:	e017      	b.n	8008f2a <UART_SetConfig+0xe2>
 8008efa:	2308      	movs	r3, #8
 8008efc:	77fb      	strb	r3, [r7, #31]
 8008efe:	e014      	b.n	8008f2a <UART_SetConfig+0xe2>
 8008f00:	2310      	movs	r3, #16
 8008f02:	77fb      	strb	r3, [r7, #31]
 8008f04:	e011      	b.n	8008f2a <UART_SetConfig+0xe2>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a67      	ldr	r2, [pc, #412]	@ (80090a8 <UART_SetConfig+0x260>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d102      	bne.n	8008f16 <UART_SetConfig+0xce>
 8008f10:	2300      	movs	r3, #0
 8008f12:	77fb      	strb	r3, [r7, #31]
 8008f14:	e009      	b.n	8008f2a <UART_SetConfig+0xe2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a64      	ldr	r2, [pc, #400]	@ (80090ac <UART_SetConfig+0x264>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d102      	bne.n	8008f26 <UART_SetConfig+0xde>
 8008f20:	2300      	movs	r3, #0
 8008f22:	77fb      	strb	r3, [r7, #31]
 8008f24:	e001      	b.n	8008f2a <UART_SetConfig+0xe2>
 8008f26:	2310      	movs	r3, #16
 8008f28:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	69db      	ldr	r3, [r3, #28]
 8008f2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f32:	d15a      	bne.n	8008fea <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8008f34:	7ffb      	ldrb	r3, [r7, #31]
 8008f36:	2b08      	cmp	r3, #8
 8008f38:	d827      	bhi.n	8008f8a <UART_SetConfig+0x142>
 8008f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f40 <UART_SetConfig+0xf8>)
 8008f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f40:	08008f65 	.word	0x08008f65
 8008f44:	08008f6d 	.word	0x08008f6d
 8008f48:	08008f75 	.word	0x08008f75
 8008f4c:	08008f8b 	.word	0x08008f8b
 8008f50:	08008f7b 	.word	0x08008f7b
 8008f54:	08008f8b 	.word	0x08008f8b
 8008f58:	08008f8b 	.word	0x08008f8b
 8008f5c:	08008f8b 	.word	0x08008f8b
 8008f60:	08008f83 	.word	0x08008f83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f64:	f7fe fdca 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8008f68:	61b8      	str	r0, [r7, #24]
        break;
 8008f6a:	e013      	b.n	8008f94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f6c:	f7fe fde8 	bl	8007b40 <HAL_RCC_GetPCLK2Freq>
 8008f70:	61b8      	str	r0, [r7, #24]
        break;
 8008f72:	e00f      	b.n	8008f94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f74:	4b4e      	ldr	r3, [pc, #312]	@ (80090b0 <UART_SetConfig+0x268>)
 8008f76:	61bb      	str	r3, [r7, #24]
        break;
 8008f78:	e00c      	b.n	8008f94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f7a:	f7fe fd5f 	bl	8007a3c <HAL_RCC_GetSysClockFreq>
 8008f7e:	61b8      	str	r0, [r7, #24]
        break;
 8008f80:	e008      	b.n	8008f94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f86:	61bb      	str	r3, [r7, #24]
        break;
 8008f88:	e004      	b.n	8008f94 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008f8e:	2301      	movs	r3, #1
 8008f90:	77bb      	strb	r3, [r7, #30]
        break;
 8008f92:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d074      	beq.n	8009084 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008f9a:	69bb      	ldr	r3, [r7, #24]
 8008f9c:	005a      	lsls	r2, r3, #1
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	685b      	ldr	r3, [r3, #4]
 8008fa2:	085b      	lsrs	r3, r3, #1
 8008fa4:	441a      	add	r2, r3
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fb0:	693b      	ldr	r3, [r7, #16]
 8008fb2:	2b0f      	cmp	r3, #15
 8008fb4:	d916      	bls.n	8008fe4 <UART_SetConfig+0x19c>
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fbc:	d212      	bcs.n	8008fe4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	b29b      	uxth	r3, r3
 8008fc2:	f023 030f 	bic.w	r3, r3, #15
 8008fc6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	085b      	lsrs	r3, r3, #1
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	f003 0307 	and.w	r3, r3, #7
 8008fd2:	b29a      	uxth	r2, r3
 8008fd4:	89fb      	ldrh	r3, [r7, #14]
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	89fa      	ldrh	r2, [r7, #14]
 8008fe0:	60da      	str	r2, [r3, #12]
 8008fe2:	e04f      	b.n	8009084 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	77bb      	strb	r3, [r7, #30]
 8008fe8:	e04c      	b.n	8009084 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008fea:	7ffb      	ldrb	r3, [r7, #31]
 8008fec:	2b08      	cmp	r3, #8
 8008fee:	d828      	bhi.n	8009042 <UART_SetConfig+0x1fa>
 8008ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ff8 <UART_SetConfig+0x1b0>)
 8008ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ff6:	bf00      	nop
 8008ff8:	0800901d 	.word	0x0800901d
 8008ffc:	08009025 	.word	0x08009025
 8009000:	0800902d 	.word	0x0800902d
 8009004:	08009043 	.word	0x08009043
 8009008:	08009033 	.word	0x08009033
 800900c:	08009043 	.word	0x08009043
 8009010:	08009043 	.word	0x08009043
 8009014:	08009043 	.word	0x08009043
 8009018:	0800903b 	.word	0x0800903b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800901c:	f7fe fd6e 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 8009020:	61b8      	str	r0, [r7, #24]
        break;
 8009022:	e013      	b.n	800904c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009024:	f7fe fd8c 	bl	8007b40 <HAL_RCC_GetPCLK2Freq>
 8009028:	61b8      	str	r0, [r7, #24]
        break;
 800902a:	e00f      	b.n	800904c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800902c:	4b20      	ldr	r3, [pc, #128]	@ (80090b0 <UART_SetConfig+0x268>)
 800902e:	61bb      	str	r3, [r7, #24]
        break;
 8009030:	e00c      	b.n	800904c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009032:	f7fe fd03 	bl	8007a3c <HAL_RCC_GetSysClockFreq>
 8009036:	61b8      	str	r0, [r7, #24]
        break;
 8009038:	e008      	b.n	800904c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800903a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800903e:	61bb      	str	r3, [r7, #24]
        break;
 8009040:	e004      	b.n	800904c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8009042:	2300      	movs	r3, #0
 8009044:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	77bb      	strb	r3, [r7, #30]
        break;
 800904a:	bf00      	nop
    }

    if (pclk != 0U)
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d018      	beq.n	8009084 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	085a      	lsrs	r2, r3, #1
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	441a      	add	r2, r3
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	685b      	ldr	r3, [r3, #4]
 8009060:	fbb2 f3f3 	udiv	r3, r2, r3
 8009064:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	2b0f      	cmp	r3, #15
 800906a:	d909      	bls.n	8009080 <UART_SetConfig+0x238>
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009072:	d205      	bcs.n	8009080 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	b29a      	uxth	r2, r3
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	60da      	str	r2, [r3, #12]
 800907e:	e001      	b.n	8009084 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8009080:	2301      	movs	r3, #1
 8009082:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2200      	movs	r2, #0
 800908e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009090:	7fbb      	ldrb	r3, [r7, #30]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3720      	adds	r7, #32
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	efff69f3 	.word	0xefff69f3
 80090a0:	40013800 	.word	0x40013800
 80090a4:	40021000 	.word	0x40021000
 80090a8:	40004400 	.word	0x40004400
 80090ac:	40004800 	.word	0x40004800
 80090b0:	007a1200 	.word	0x007a1200

080090b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090c0:	f003 0308 	and.w	r3, r3, #8
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d00a      	beq.n	80090de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	430a      	orrs	r2, r1
 80090dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090e2:	f003 0301 	and.w	r3, r3, #1
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d00a      	beq.n	8009100 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	430a      	orrs	r2, r1
 80090fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009104:	f003 0302 	and.w	r3, r3, #2
 8009108:	2b00      	cmp	r3, #0
 800910a:	d00a      	beq.n	8009122 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	430a      	orrs	r2, r1
 8009120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009126:	f003 0304 	and.w	r3, r3, #4
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00a      	beq.n	8009144 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	430a      	orrs	r2, r1
 8009142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009148:	f003 0310 	and.w	r3, r3, #16
 800914c:	2b00      	cmp	r3, #0
 800914e:	d00a      	beq.n	8009166 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	689b      	ldr	r3, [r3, #8]
 8009156:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	430a      	orrs	r2, r1
 8009164:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800916a:	f003 0320 	and.w	r3, r3, #32
 800916e:	2b00      	cmp	r3, #0
 8009170:	d00a      	beq.n	8009188 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	689b      	ldr	r3, [r3, #8]
 8009178:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	430a      	orrs	r2, r1
 8009186:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009190:	2b00      	cmp	r3, #0
 8009192:	d01a      	beq.n	80091ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	430a      	orrs	r2, r1
 80091a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80091b2:	d10a      	bne.n	80091ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	430a      	orrs	r2, r1
 80091c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00a      	beq.n	80091ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	430a      	orrs	r2, r1
 80091ea:	605a      	str	r2, [r3, #4]
  }
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b098      	sub	sp, #96	@ 0x60
 80091fc:	af02      	add	r7, sp, #8
 80091fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2200      	movs	r2, #0
 8009204:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009208:	f7f9 fd56 	bl	8002cb8 <HAL_GetTick>
 800920c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f003 0308 	and.w	r3, r3, #8
 8009218:	2b08      	cmp	r3, #8
 800921a:	d12e      	bne.n	800927a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800921c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009224:	2200      	movs	r2, #0
 8009226:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800922a:	6878      	ldr	r0, [r7, #4]
 800922c:	f000 f88c 	bl	8009348 <UART_WaitOnFlagUntilTimeout>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d021      	beq.n	800927a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800923c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800923e:	e853 3f00 	ldrex	r3, [r3]
 8009242:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009246:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800924a:	653b      	str	r3, [r7, #80]	@ 0x50
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	461a      	mov	r2, r3
 8009252:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009254:	647b      	str	r3, [r7, #68]	@ 0x44
 8009256:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009258:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800925a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800925c:	e841 2300 	strex	r3, r2, [r1]
 8009260:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009264:	2b00      	cmp	r3, #0
 8009266:	d1e6      	bne.n	8009236 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2220      	movs	r2, #32
 800926c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009276:	2303      	movs	r3, #3
 8009278:	e062      	b.n	8009340 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f003 0304 	and.w	r3, r3, #4
 8009284:	2b04      	cmp	r3, #4
 8009286:	d149      	bne.n	800931c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009288:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800928c:	9300      	str	r3, [sp, #0]
 800928e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009290:	2200      	movs	r2, #0
 8009292:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f000 f856 	bl	8009348 <UART_WaitOnFlagUntilTimeout>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d03c      	beq.n	800931c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092aa:	e853 3f00 	ldrex	r3, [r3]
 80092ae:	623b      	str	r3, [r7, #32]
   return(result);
 80092b0:	6a3b      	ldr	r3, [r7, #32]
 80092b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	461a      	mov	r2, r3
 80092be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80092c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092c8:	e841 2300 	strex	r3, r2, [r1]
 80092cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d1e6      	bne.n	80092a2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	3308      	adds	r3, #8
 80092da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092dc:	693b      	ldr	r3, [r7, #16]
 80092de:	e853 3f00 	ldrex	r3, [r3]
 80092e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f023 0301 	bic.w	r3, r3, #1
 80092ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	3308      	adds	r3, #8
 80092f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092f4:	61fa      	str	r2, [r7, #28]
 80092f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f8:	69b9      	ldr	r1, [r7, #24]
 80092fa:	69fa      	ldr	r2, [r7, #28]
 80092fc:	e841 2300 	strex	r3, r2, [r1]
 8009300:	617b      	str	r3, [r7, #20]
   return(result);
 8009302:	697b      	ldr	r3, [r7, #20]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d1e5      	bne.n	80092d4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2220      	movs	r2, #32
 800930c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009318:	2303      	movs	r3, #3
 800931a:	e011      	b.n	8009340 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2220      	movs	r2, #32
 8009320:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2220      	movs	r2, #32
 8009326:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3758      	adds	r7, #88	@ 0x58
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}

08009348 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b084      	sub	sp, #16
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	603b      	str	r3, [r7, #0]
 8009354:	4613      	mov	r3, r2
 8009356:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009358:	e04f      	b.n	80093fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800935a:	69bb      	ldr	r3, [r7, #24]
 800935c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009360:	d04b      	beq.n	80093fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009362:	f7f9 fca9 	bl	8002cb8 <HAL_GetTick>
 8009366:	4602      	mov	r2, r0
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	1ad3      	subs	r3, r2, r3
 800936c:	69ba      	ldr	r2, [r7, #24]
 800936e:	429a      	cmp	r2, r3
 8009370:	d302      	bcc.n	8009378 <UART_WaitOnFlagUntilTimeout+0x30>
 8009372:	69bb      	ldr	r3, [r7, #24]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e04e      	b.n	800941a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f003 0304 	and.w	r3, r3, #4
 8009386:	2b00      	cmp	r3, #0
 8009388:	d037      	beq.n	80093fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	2b80      	cmp	r3, #128	@ 0x80
 800938e:	d034      	beq.n	80093fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	2b40      	cmp	r3, #64	@ 0x40
 8009394:	d031      	beq.n	80093fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	69db      	ldr	r3, [r3, #28]
 800939c:	f003 0308 	and.w	r3, r3, #8
 80093a0:	2b08      	cmp	r3, #8
 80093a2:	d110      	bne.n	80093c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2208      	movs	r2, #8
 80093aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f000 f8ff 	bl	80095b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2208      	movs	r2, #8
 80093b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80093c2:	2301      	movs	r3, #1
 80093c4:	e029      	b.n	800941a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	69db      	ldr	r3, [r3, #28]
 80093cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093d4:	d111      	bne.n	80093fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80093de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	f000 f8e5 	bl	80095b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2220      	movs	r2, #32
 80093ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	2200      	movs	r2, #0
 80093f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80093f6:	2303      	movs	r3, #3
 80093f8:	e00f      	b.n	800941a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	69da      	ldr	r2, [r3, #28]
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	4013      	ands	r3, r2
 8009404:	68ba      	ldr	r2, [r7, #8]
 8009406:	429a      	cmp	r2, r3
 8009408:	bf0c      	ite	eq
 800940a:	2301      	moveq	r3, #1
 800940c:	2300      	movne	r3, #0
 800940e:	b2db      	uxtb	r3, r3
 8009410:	461a      	mov	r2, r3
 8009412:	79fb      	ldrb	r3, [r7, #7]
 8009414:	429a      	cmp	r2, r3
 8009416:	d0a0      	beq.n	800935a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009418:	2300      	movs	r3, #0
}
 800941a:	4618      	mov	r0, r3
 800941c:	3710      	adds	r7, #16
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
	...

08009424 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b096      	sub	sp, #88	@ 0x58
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	4613      	mov	r3, r2
 8009430:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	68ba      	ldr	r2, [r7, #8]
 8009436:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	88fa      	ldrh	r2, [r7, #6]
 800943c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	2200      	movs	r2, #0
 8009444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	2222      	movs	r2, #34	@ 0x22
 800944c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009454:	2b00      	cmp	r3, #0
 8009456:	d028      	beq.n	80094aa <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800945c:	4a3e      	ldr	r2, [pc, #248]	@ (8009558 <UART_Start_Receive_DMA+0x134>)
 800945e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009464:	4a3d      	ldr	r2, [pc, #244]	@ (800955c <UART_Start_Receive_DMA+0x138>)
 8009466:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800946c:	4a3c      	ldr	r2, [pc, #240]	@ (8009560 <UART_Start_Receive_DMA+0x13c>)
 800946e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009474:	2200      	movs	r2, #0
 8009476:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	3324      	adds	r3, #36	@ 0x24
 8009482:	4619      	mov	r1, r3
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009488:	461a      	mov	r2, r3
 800948a:	88fb      	ldrh	r3, [r7, #6]
 800948c:	f7fb fd88 	bl	8004fa0 <HAL_DMA_Start_IT>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d009      	beq.n	80094aa <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2210      	movs	r2, #16
 800949a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2220      	movs	r2, #32
 80094a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80094a6:	2301      	movs	r3, #1
 80094a8:	e051      	b.n	800954e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	691b      	ldr	r3, [r3, #16]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d018      	beq.n	80094e4 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ba:	e853 3f00 	ldrex	r3, [r3]
 80094be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80094c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	461a      	mov	r2, r3
 80094ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094d2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094d4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80094d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094d8:	e841 2300 	strex	r3, r2, [r1]
 80094dc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80094de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d1e6      	bne.n	80094b2 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	3308      	adds	r3, #8
 80094ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ee:	e853 3f00 	ldrex	r3, [r3]
 80094f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094f6:	f043 0301 	orr.w	r3, r3, #1
 80094fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	3308      	adds	r3, #8
 8009502:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009504:	637a      	str	r2, [r7, #52]	@ 0x34
 8009506:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009508:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800950a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800950c:	e841 2300 	strex	r3, r2, [r1]
 8009510:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009514:	2b00      	cmp	r3, #0
 8009516:	d1e5      	bne.n	80094e4 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	3308      	adds	r3, #8
 800951e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	e853 3f00 	ldrex	r3, [r3]
 8009526:	613b      	str	r3, [r7, #16]
   return(result);
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800952e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	3308      	adds	r3, #8
 8009536:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009538:	623a      	str	r2, [r7, #32]
 800953a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800953c:	69f9      	ldr	r1, [r7, #28]
 800953e:	6a3a      	ldr	r2, [r7, #32]
 8009540:	e841 2300 	strex	r3, r2, [r1]
 8009544:	61bb      	str	r3, [r7, #24]
   return(result);
 8009546:	69bb      	ldr	r3, [r7, #24]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d1e5      	bne.n	8009518 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800954c:	2300      	movs	r3, #0
}
 800954e:	4618      	mov	r0, r3
 8009550:	3758      	adds	r7, #88	@ 0x58
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}
 8009556:	bf00      	nop
 8009558:	08009679 	.word	0x08009679
 800955c:	0800979f 	.word	0x0800979f
 8009560:	080097dd 	.word	0x080097dd

08009564 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009564:	b480      	push	{r7}
 8009566:	b089      	sub	sp, #36	@ 0x24
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	e853 3f00 	ldrex	r3, [r3]
 8009578:	60bb      	str	r3, [r7, #8]
   return(result);
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009580:	61fb      	str	r3, [r7, #28]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	461a      	mov	r2, r3
 8009588:	69fb      	ldr	r3, [r7, #28]
 800958a:	61bb      	str	r3, [r7, #24]
 800958c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800958e:	6979      	ldr	r1, [r7, #20]
 8009590:	69ba      	ldr	r2, [r7, #24]
 8009592:	e841 2300 	strex	r3, r2, [r1]
 8009596:	613b      	str	r3, [r7, #16]
   return(result);
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d1e6      	bne.n	800956c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2220      	movs	r2, #32
 80095a2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80095a4:	bf00      	nop
 80095a6:	3724      	adds	r7, #36	@ 0x24
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr

080095b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b095      	sub	sp, #84	@ 0x54
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c0:	e853 3f00 	ldrex	r3, [r3]
 80095c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	461a      	mov	r2, r3
 80095d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80095d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e6      	bne.n	80095b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3308      	adds	r3, #8
 80095f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f2:	6a3b      	ldr	r3, [r7, #32]
 80095f4:	e853 3f00 	ldrex	r3, [r3]
 80095f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	f023 0301 	bic.w	r3, r3, #1
 8009600:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	3308      	adds	r3, #8
 8009608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800960a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800960c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800960e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009610:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009612:	e841 2300 	strex	r3, r2, [r1]
 8009616:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800961a:	2b00      	cmp	r3, #0
 800961c:	d1e5      	bne.n	80095ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009622:	2b01      	cmp	r3, #1
 8009624:	d118      	bne.n	8009658 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	e853 3f00 	ldrex	r3, [r3]
 8009632:	60bb      	str	r3, [r7, #8]
   return(result);
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	f023 0310 	bic.w	r3, r3, #16
 800963a:	647b      	str	r3, [r7, #68]	@ 0x44
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	461a      	mov	r2, r3
 8009642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009644:	61bb      	str	r3, [r7, #24]
 8009646:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009648:	6979      	ldr	r1, [r7, #20]
 800964a:	69ba      	ldr	r2, [r7, #24]
 800964c:	e841 2300 	strex	r3, r2, [r1]
 8009650:	613b      	str	r3, [r7, #16]
   return(result);
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d1e6      	bne.n	8009626 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2220      	movs	r2, #32
 800965c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2200      	movs	r2, #0
 8009664:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800966c:	bf00      	nop
 800966e:	3754      	adds	r7, #84	@ 0x54
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr

08009678 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b09c      	sub	sp, #112	@ 0x70
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009684:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	699b      	ldr	r3, [r3, #24]
 800968a:	2b20      	cmp	r3, #32
 800968c:	d071      	beq.n	8009772 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800968e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009690:	2200      	movs	r2, #0
 8009692:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009696:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80096a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80096aa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80096ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	461a      	mov	r2, r3
 80096b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80096b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80096b6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80096ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096bc:	e841 2300 	strex	r3, r2, [r1]
 80096c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80096c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1e6      	bne.n	8009696 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	3308      	adds	r3, #8
 80096ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d2:	e853 3f00 	ldrex	r3, [r3]
 80096d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096da:	f023 0301 	bic.w	r3, r3, #1
 80096de:	667b      	str	r3, [r7, #100]	@ 0x64
 80096e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	3308      	adds	r3, #8
 80096e6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80096e8:	647a      	str	r2, [r7, #68]	@ 0x44
 80096ea:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096f0:	e841 2300 	strex	r3, r2, [r1]
 80096f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d1e5      	bne.n	80096c8 <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	3308      	adds	r3, #8
 8009702:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009706:	e853 3f00 	ldrex	r3, [r3]
 800970a:	623b      	str	r3, [r7, #32]
   return(result);
 800970c:	6a3b      	ldr	r3, [r7, #32]
 800970e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009712:	663b      	str	r3, [r7, #96]	@ 0x60
 8009714:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	3308      	adds	r3, #8
 800971a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800971c:	633a      	str	r2, [r7, #48]	@ 0x30
 800971e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009720:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009724:	e841 2300 	strex	r3, r2, [r1]
 8009728:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800972a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1e5      	bne.n	80096fc <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009730:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009732:	2220      	movs	r2, #32
 8009734:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009738:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800973a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800973c:	2b01      	cmp	r3, #1
 800973e:	d118      	bne.n	8009772 <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009740:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	e853 3f00 	ldrex	r3, [r3]
 800974c:	60fb      	str	r3, [r7, #12]
   return(result);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f023 0310 	bic.w	r3, r3, #16
 8009754:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009756:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	461a      	mov	r2, r3
 800975c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800975e:	61fb      	str	r3, [r7, #28]
 8009760:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009762:	69b9      	ldr	r1, [r7, #24]
 8009764:	69fa      	ldr	r2, [r7, #28]
 8009766:	e841 2300 	strex	r3, r2, [r1]
 800976a:	617b      	str	r3, [r7, #20]
   return(result);
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d1e6      	bne.n	8009740 <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009774:	2200      	movs	r2, #0
 8009776:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009778:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800977a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800977c:	2b01      	cmp	r3, #1
 800977e:	d107      	bne.n	8009790 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009780:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009782:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009786:	4619      	mov	r1, r3
 8009788:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800978a:	f7f7 ffad 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800978e:	e002      	b.n	8009796 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009790:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009792:	f7ff fb45 	bl	8008e20 <HAL_UART_RxCpltCallback>
}
 8009796:	bf00      	nop
 8009798:	3770      	adds	r7, #112	@ 0x70
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800979e:	b580      	push	{r7, lr}
 80097a0:	b084      	sub	sp, #16
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097aa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2201      	movs	r2, #1
 80097b0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097b6:	2b01      	cmp	r3, #1
 80097b8:	d109      	bne.n	80097ce <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80097c0:	085b      	lsrs	r3, r3, #1
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	4619      	mov	r1, r3
 80097c6:	68f8      	ldr	r0, [r7, #12]
 80097c8:	f7f7 ff8e 	bl	80016e8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80097cc:	e002      	b.n	80097d4 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80097ce:	68f8      	ldr	r0, [r7, #12]
 80097d0:	f7ff fb30 	bl	8008e34 <HAL_UART_RxHalfCpltCallback>
}
 80097d4:	bf00      	nop
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b086      	sub	sp, #24
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097e8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097ee:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097f6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	689b      	ldr	r3, [r3, #8]
 80097fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009802:	2b80      	cmp	r3, #128	@ 0x80
 8009804:	d109      	bne.n	800981a <UART_DMAError+0x3e>
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	2b21      	cmp	r3, #33	@ 0x21
 800980a:	d106      	bne.n	800981a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	2200      	movs	r2, #0
 8009810:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8009814:	6978      	ldr	r0, [r7, #20]
 8009816:	f7ff fea5 	bl	8009564 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009824:	2b40      	cmp	r3, #64	@ 0x40
 8009826:	d109      	bne.n	800983c <UART_DMAError+0x60>
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2b22      	cmp	r3, #34	@ 0x22
 800982c:	d106      	bne.n	800983c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	2200      	movs	r2, #0
 8009832:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8009836:	6978      	ldr	r0, [r7, #20]
 8009838:	f7ff feba 	bl	80095b0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009842:	f043 0210 	orr.w	r2, r3, #16
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800984c:	6978      	ldr	r0, [r7, #20]
 800984e:	f7f7 ff75 	bl	800173c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009852:	bf00      	nop
 8009854:	3718      	adds	r7, #24
 8009856:	46bd      	mov	sp, r7
 8009858:	bd80      	pop	{r7, pc}

0800985a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800985a:	b580      	push	{r7, lr}
 800985c:	b084      	sub	sp, #16
 800985e:	af00      	add	r7, sp, #0
 8009860:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009866:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2200      	movs	r2, #0
 800986c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2200      	movs	r2, #0
 8009874:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009878:	68f8      	ldr	r0, [r7, #12]
 800987a:	f7f7 ff5f 	bl	800173c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800987e:	bf00      	nop
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}

08009886 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b088      	sub	sp, #32
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	e853 3f00 	ldrex	r3, [r3]
 800989a:	60bb      	str	r3, [r7, #8]
   return(result);
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098a2:	61fb      	str	r3, [r7, #28]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	461a      	mov	r2, r3
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	61bb      	str	r3, [r7, #24]
 80098ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b0:	6979      	ldr	r1, [r7, #20]
 80098b2:	69ba      	ldr	r2, [r7, #24]
 80098b4:	e841 2300 	strex	r3, r2, [r1]
 80098b8:	613b      	str	r3, [r7, #16]
   return(result);
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1e6      	bne.n	800988e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2220      	movs	r2, #32
 80098c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f7ff fa9d 	bl	8008e0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098d2:	bf00      	nop
 80098d4:	3720      	adds	r7, #32
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}

080098da <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80098da:	b480      	push	{r7}
 80098dc:	b083      	sub	sp, #12
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80098e2:	bf00      	nop
 80098e4:	370c      	adds	r7, #12
 80098e6:	46bd      	mov	sp, r7
 80098e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ec:	4770      	bx	lr

080098ee <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80098ee:	b580      	push	{r7, lr}
 80098f0:	b08c      	sub	sp, #48	@ 0x30
 80098f2:	af00      	add	r7, sp, #0
 80098f4:	60f8      	str	r0, [r7, #12]
 80098f6:	60b9      	str	r1, [r7, #8]
 80098f8:	4613      	mov	r3, r2
 80098fa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009902:	2b20      	cmp	r3, #32
 8009904:	d142      	bne.n	800998c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d002      	beq.n	8009912 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800990c:	88fb      	ldrh	r3, [r7, #6]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d101      	bne.n	8009916 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8009912:	2301      	movs	r3, #1
 8009914:	e03b      	b.n	800998e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2201      	movs	r2, #1
 800991a:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2200      	movs	r2, #0
 8009920:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009922:	88fb      	ldrh	r3, [r7, #6]
 8009924:	461a      	mov	r2, r3
 8009926:	68b9      	ldr	r1, [r7, #8]
 8009928:	68f8      	ldr	r0, [r7, #12]
 800992a:	f7ff fd7b 	bl	8009424 <UART_Start_Receive_DMA>
 800992e:	4603      	mov	r3, r0
 8009930:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009934:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009938:	2b00      	cmp	r3, #0
 800993a:	d124      	bne.n	8009986 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009940:	2b01      	cmp	r3, #1
 8009942:	d11d      	bne.n	8009980 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	2210      	movs	r2, #16
 800994a:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	e853 3f00 	ldrex	r3, [r3]
 8009958:	617b      	str	r3, [r7, #20]
   return(result);
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	f043 0310 	orr.w	r3, r3, #16
 8009960:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	461a      	mov	r2, r3
 8009968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800996a:	627b      	str	r3, [r7, #36]	@ 0x24
 800996c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800996e:	6a39      	ldr	r1, [r7, #32]
 8009970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009972:	e841 2300 	strex	r3, r2, [r1]
 8009976:	61fb      	str	r3, [r7, #28]
   return(result);
 8009978:	69fb      	ldr	r3, [r7, #28]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d1e6      	bne.n	800994c <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800997e:	e002      	b.n	8009986 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009986:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800998a:	e000      	b.n	800998e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800998c:	2302      	movs	r3, #2
  }
}
 800998e:	4618      	mov	r0, r3
 8009990:	3730      	adds	r7, #48	@ 0x30
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}

08009996 <sulp>:
 8009996:	b570      	push	{r4, r5, r6, lr}
 8009998:	4604      	mov	r4, r0
 800999a:	460d      	mov	r5, r1
 800999c:	ec45 4b10 	vmov	d0, r4, r5
 80099a0:	4616      	mov	r6, r2
 80099a2:	f003 fb7d 	bl	800d0a0 <__ulp>
 80099a6:	ec51 0b10 	vmov	r0, r1, d0
 80099aa:	b17e      	cbz	r6, 80099cc <sulp+0x36>
 80099ac:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80099b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	dd09      	ble.n	80099cc <sulp+0x36>
 80099b8:	051b      	lsls	r3, r3, #20
 80099ba:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80099be:	2400      	movs	r4, #0
 80099c0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80099c4:	4622      	mov	r2, r4
 80099c6:	462b      	mov	r3, r5
 80099c8:	f7f6 fe16 	bl	80005f8 <__aeabi_dmul>
 80099cc:	ec41 0b10 	vmov	d0, r0, r1
 80099d0:	bd70      	pop	{r4, r5, r6, pc}
 80099d2:	0000      	movs	r0, r0
 80099d4:	0000      	movs	r0, r0
	...

080099d8 <_strtod_l>:
 80099d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099dc:	b09f      	sub	sp, #124	@ 0x7c
 80099de:	460c      	mov	r4, r1
 80099e0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80099e2:	2200      	movs	r2, #0
 80099e4:	921a      	str	r2, [sp, #104]	@ 0x68
 80099e6:	9005      	str	r0, [sp, #20]
 80099e8:	f04f 0a00 	mov.w	sl, #0
 80099ec:	f04f 0b00 	mov.w	fp, #0
 80099f0:	460a      	mov	r2, r1
 80099f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099f4:	7811      	ldrb	r1, [r2, #0]
 80099f6:	292b      	cmp	r1, #43	@ 0x2b
 80099f8:	d04a      	beq.n	8009a90 <_strtod_l+0xb8>
 80099fa:	d838      	bhi.n	8009a6e <_strtod_l+0x96>
 80099fc:	290d      	cmp	r1, #13
 80099fe:	d832      	bhi.n	8009a66 <_strtod_l+0x8e>
 8009a00:	2908      	cmp	r1, #8
 8009a02:	d832      	bhi.n	8009a6a <_strtod_l+0x92>
 8009a04:	2900      	cmp	r1, #0
 8009a06:	d03b      	beq.n	8009a80 <_strtod_l+0xa8>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009a0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009a0e:	782a      	ldrb	r2, [r5, #0]
 8009a10:	2a30      	cmp	r2, #48	@ 0x30
 8009a12:	f040 80b2 	bne.w	8009b7a <_strtod_l+0x1a2>
 8009a16:	786a      	ldrb	r2, [r5, #1]
 8009a18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009a1c:	2a58      	cmp	r2, #88	@ 0x58
 8009a1e:	d16e      	bne.n	8009afe <_strtod_l+0x126>
 8009a20:	9302      	str	r3, [sp, #8]
 8009a22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a24:	9301      	str	r3, [sp, #4]
 8009a26:	ab1a      	add	r3, sp, #104	@ 0x68
 8009a28:	9300      	str	r3, [sp, #0]
 8009a2a:	4a8f      	ldr	r2, [pc, #572]	@ (8009c68 <_strtod_l+0x290>)
 8009a2c:	9805      	ldr	r0, [sp, #20]
 8009a2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009a30:	a919      	add	r1, sp, #100	@ 0x64
 8009a32:	f002 fc2f 	bl	800c294 <__gethex>
 8009a36:	f010 060f 	ands.w	r6, r0, #15
 8009a3a:	4604      	mov	r4, r0
 8009a3c:	d005      	beq.n	8009a4a <_strtod_l+0x72>
 8009a3e:	2e06      	cmp	r6, #6
 8009a40:	d128      	bne.n	8009a94 <_strtod_l+0xbc>
 8009a42:	3501      	adds	r5, #1
 8009a44:	2300      	movs	r3, #0
 8009a46:	9519      	str	r5, [sp, #100]	@ 0x64
 8009a48:	930e      	str	r3, [sp, #56]	@ 0x38
 8009a4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f040 858e 	bne.w	800a56e <_strtod_l+0xb96>
 8009a52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a54:	b1cb      	cbz	r3, 8009a8a <_strtod_l+0xb2>
 8009a56:	4652      	mov	r2, sl
 8009a58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009a5c:	ec43 2b10 	vmov	d0, r2, r3
 8009a60:	b01f      	add	sp, #124	@ 0x7c
 8009a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a66:	2920      	cmp	r1, #32
 8009a68:	d1ce      	bne.n	8009a08 <_strtod_l+0x30>
 8009a6a:	3201      	adds	r2, #1
 8009a6c:	e7c1      	b.n	80099f2 <_strtod_l+0x1a>
 8009a6e:	292d      	cmp	r1, #45	@ 0x2d
 8009a70:	d1ca      	bne.n	8009a08 <_strtod_l+0x30>
 8009a72:	2101      	movs	r1, #1
 8009a74:	910e      	str	r1, [sp, #56]	@ 0x38
 8009a76:	1c51      	adds	r1, r2, #1
 8009a78:	9119      	str	r1, [sp, #100]	@ 0x64
 8009a7a:	7852      	ldrb	r2, [r2, #1]
 8009a7c:	2a00      	cmp	r2, #0
 8009a7e:	d1c5      	bne.n	8009a0c <_strtod_l+0x34>
 8009a80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009a82:	9419      	str	r4, [sp, #100]	@ 0x64
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f040 8570 	bne.w	800a56a <_strtod_l+0xb92>
 8009a8a:	4652      	mov	r2, sl
 8009a8c:	465b      	mov	r3, fp
 8009a8e:	e7e5      	b.n	8009a5c <_strtod_l+0x84>
 8009a90:	2100      	movs	r1, #0
 8009a92:	e7ef      	b.n	8009a74 <_strtod_l+0x9c>
 8009a94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009a96:	b13a      	cbz	r2, 8009aa8 <_strtod_l+0xd0>
 8009a98:	2135      	movs	r1, #53	@ 0x35
 8009a9a:	a81c      	add	r0, sp, #112	@ 0x70
 8009a9c:	f003 fbfa 	bl	800d294 <__copybits>
 8009aa0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009aa2:	9805      	ldr	r0, [sp, #20]
 8009aa4:	f002 ffd0 	bl	800ca48 <_Bfree>
 8009aa8:	3e01      	subs	r6, #1
 8009aaa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009aac:	2e04      	cmp	r6, #4
 8009aae:	d806      	bhi.n	8009abe <_strtod_l+0xe6>
 8009ab0:	e8df f006 	tbb	[pc, r6]
 8009ab4:	201d0314 	.word	0x201d0314
 8009ab8:	14          	.byte	0x14
 8009ab9:	00          	.byte	0x00
 8009aba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009abe:	05e1      	lsls	r1, r4, #23
 8009ac0:	bf48      	it	mi
 8009ac2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009ac6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009aca:	0d1b      	lsrs	r3, r3, #20
 8009acc:	051b      	lsls	r3, r3, #20
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1bb      	bne.n	8009a4a <_strtod_l+0x72>
 8009ad2:	f001 fc87 	bl	800b3e4 <__errno>
 8009ad6:	2322      	movs	r3, #34	@ 0x22
 8009ad8:	6003      	str	r3, [r0, #0]
 8009ada:	e7b6      	b.n	8009a4a <_strtod_l+0x72>
 8009adc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009ae0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009ae4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009ae8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009aec:	e7e7      	b.n	8009abe <_strtod_l+0xe6>
 8009aee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009c70 <_strtod_l+0x298>
 8009af2:	e7e4      	b.n	8009abe <_strtod_l+0xe6>
 8009af4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009af8:	f04f 3aff 	mov.w	sl, #4294967295
 8009afc:	e7df      	b.n	8009abe <_strtod_l+0xe6>
 8009afe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b00:	1c5a      	adds	r2, r3, #1
 8009b02:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b04:	785b      	ldrb	r3, [r3, #1]
 8009b06:	2b30      	cmp	r3, #48	@ 0x30
 8009b08:	d0f9      	beq.n	8009afe <_strtod_l+0x126>
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d09d      	beq.n	8009a4a <_strtod_l+0x72>
 8009b0e:	2301      	movs	r3, #1
 8009b10:	2700      	movs	r7, #0
 8009b12:	9308      	str	r3, [sp, #32]
 8009b14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b16:	930c      	str	r3, [sp, #48]	@ 0x30
 8009b18:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009b1a:	46b9      	mov	r9, r7
 8009b1c:	220a      	movs	r2, #10
 8009b1e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009b20:	7805      	ldrb	r5, [r0, #0]
 8009b22:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009b26:	b2d9      	uxtb	r1, r3
 8009b28:	2909      	cmp	r1, #9
 8009b2a:	d928      	bls.n	8009b7e <_strtod_l+0x1a6>
 8009b2c:	494f      	ldr	r1, [pc, #316]	@ (8009c6c <_strtod_l+0x294>)
 8009b2e:	2201      	movs	r2, #1
 8009b30:	f001 fbe6 	bl	800b300 <strncmp>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	d032      	beq.n	8009b9e <_strtod_l+0x1c6>
 8009b38:	2000      	movs	r0, #0
 8009b3a:	462a      	mov	r2, r5
 8009b3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b3e:	464d      	mov	r5, r9
 8009b40:	4603      	mov	r3, r0
 8009b42:	2a65      	cmp	r2, #101	@ 0x65
 8009b44:	d001      	beq.n	8009b4a <_strtod_l+0x172>
 8009b46:	2a45      	cmp	r2, #69	@ 0x45
 8009b48:	d114      	bne.n	8009b74 <_strtod_l+0x19c>
 8009b4a:	b91d      	cbnz	r5, 8009b54 <_strtod_l+0x17c>
 8009b4c:	9a08      	ldr	r2, [sp, #32]
 8009b4e:	4302      	orrs	r2, r0
 8009b50:	d096      	beq.n	8009a80 <_strtod_l+0xa8>
 8009b52:	2500      	movs	r5, #0
 8009b54:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009b56:	1c62      	adds	r2, r4, #1
 8009b58:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b5a:	7862      	ldrb	r2, [r4, #1]
 8009b5c:	2a2b      	cmp	r2, #43	@ 0x2b
 8009b5e:	d07a      	beq.n	8009c56 <_strtod_l+0x27e>
 8009b60:	2a2d      	cmp	r2, #45	@ 0x2d
 8009b62:	d07e      	beq.n	8009c62 <_strtod_l+0x28a>
 8009b64:	f04f 0c00 	mov.w	ip, #0
 8009b68:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009b6c:	2909      	cmp	r1, #9
 8009b6e:	f240 8085 	bls.w	8009c7c <_strtod_l+0x2a4>
 8009b72:	9419      	str	r4, [sp, #100]	@ 0x64
 8009b74:	f04f 0800 	mov.w	r8, #0
 8009b78:	e0a5      	b.n	8009cc6 <_strtod_l+0x2ee>
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	e7c8      	b.n	8009b10 <_strtod_l+0x138>
 8009b7e:	f1b9 0f08 	cmp.w	r9, #8
 8009b82:	bfd8      	it	le
 8009b84:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009b86:	f100 0001 	add.w	r0, r0, #1
 8009b8a:	bfda      	itte	le
 8009b8c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009b90:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009b92:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009b96:	f109 0901 	add.w	r9, r9, #1
 8009b9a:	9019      	str	r0, [sp, #100]	@ 0x64
 8009b9c:	e7bf      	b.n	8009b1e <_strtod_l+0x146>
 8009b9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ba0:	1c5a      	adds	r2, r3, #1
 8009ba2:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ba4:	785a      	ldrb	r2, [r3, #1]
 8009ba6:	f1b9 0f00 	cmp.w	r9, #0
 8009baa:	d03b      	beq.n	8009c24 <_strtod_l+0x24c>
 8009bac:	900a      	str	r0, [sp, #40]	@ 0x28
 8009bae:	464d      	mov	r5, r9
 8009bb0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009bb4:	2b09      	cmp	r3, #9
 8009bb6:	d912      	bls.n	8009bde <_strtod_l+0x206>
 8009bb8:	2301      	movs	r3, #1
 8009bba:	e7c2      	b.n	8009b42 <_strtod_l+0x16a>
 8009bbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bbe:	1c5a      	adds	r2, r3, #1
 8009bc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8009bc2:	785a      	ldrb	r2, [r3, #1]
 8009bc4:	3001      	adds	r0, #1
 8009bc6:	2a30      	cmp	r2, #48	@ 0x30
 8009bc8:	d0f8      	beq.n	8009bbc <_strtod_l+0x1e4>
 8009bca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009bce:	2b08      	cmp	r3, #8
 8009bd0:	f200 84d2 	bhi.w	800a578 <_strtod_l+0xba0>
 8009bd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bd6:	900a      	str	r0, [sp, #40]	@ 0x28
 8009bd8:	2000      	movs	r0, #0
 8009bda:	930c      	str	r3, [sp, #48]	@ 0x30
 8009bdc:	4605      	mov	r5, r0
 8009bde:	3a30      	subs	r2, #48	@ 0x30
 8009be0:	f100 0301 	add.w	r3, r0, #1
 8009be4:	d018      	beq.n	8009c18 <_strtod_l+0x240>
 8009be6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009be8:	4419      	add	r1, r3
 8009bea:	910a      	str	r1, [sp, #40]	@ 0x28
 8009bec:	462e      	mov	r6, r5
 8009bee:	f04f 0e0a 	mov.w	lr, #10
 8009bf2:	1c71      	adds	r1, r6, #1
 8009bf4:	eba1 0c05 	sub.w	ip, r1, r5
 8009bf8:	4563      	cmp	r3, ip
 8009bfa:	dc15      	bgt.n	8009c28 <_strtod_l+0x250>
 8009bfc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009c00:	182b      	adds	r3, r5, r0
 8009c02:	2b08      	cmp	r3, #8
 8009c04:	f105 0501 	add.w	r5, r5, #1
 8009c08:	4405      	add	r5, r0
 8009c0a:	dc1a      	bgt.n	8009c42 <_strtod_l+0x26a>
 8009c0c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c0e:	230a      	movs	r3, #10
 8009c10:	fb03 2301 	mla	r3, r3, r1, r2
 8009c14:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c16:	2300      	movs	r3, #0
 8009c18:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c1a:	1c51      	adds	r1, r2, #1
 8009c1c:	9119      	str	r1, [sp, #100]	@ 0x64
 8009c1e:	7852      	ldrb	r2, [r2, #1]
 8009c20:	4618      	mov	r0, r3
 8009c22:	e7c5      	b.n	8009bb0 <_strtod_l+0x1d8>
 8009c24:	4648      	mov	r0, r9
 8009c26:	e7ce      	b.n	8009bc6 <_strtod_l+0x1ee>
 8009c28:	2e08      	cmp	r6, #8
 8009c2a:	dc05      	bgt.n	8009c38 <_strtod_l+0x260>
 8009c2c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009c2e:	fb0e f606 	mul.w	r6, lr, r6
 8009c32:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009c34:	460e      	mov	r6, r1
 8009c36:	e7dc      	b.n	8009bf2 <_strtod_l+0x21a>
 8009c38:	2910      	cmp	r1, #16
 8009c3a:	bfd8      	it	le
 8009c3c:	fb0e f707 	mulle.w	r7, lr, r7
 8009c40:	e7f8      	b.n	8009c34 <_strtod_l+0x25c>
 8009c42:	2b0f      	cmp	r3, #15
 8009c44:	bfdc      	itt	le
 8009c46:	230a      	movle	r3, #10
 8009c48:	fb03 2707 	mlale	r7, r3, r7, r2
 8009c4c:	e7e3      	b.n	8009c16 <_strtod_l+0x23e>
 8009c4e:	2300      	movs	r3, #0
 8009c50:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c52:	2301      	movs	r3, #1
 8009c54:	e77a      	b.n	8009b4c <_strtod_l+0x174>
 8009c56:	f04f 0c00 	mov.w	ip, #0
 8009c5a:	1ca2      	adds	r2, r4, #2
 8009c5c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c5e:	78a2      	ldrb	r2, [r4, #2]
 8009c60:	e782      	b.n	8009b68 <_strtod_l+0x190>
 8009c62:	f04f 0c01 	mov.w	ip, #1
 8009c66:	e7f8      	b.n	8009c5a <_strtod_l+0x282>
 8009c68:	0800e2b8 	.word	0x0800e2b8
 8009c6c:	0800e0d0 	.word	0x0800e0d0
 8009c70:	7ff00000 	.word	0x7ff00000
 8009c74:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c76:	1c51      	adds	r1, r2, #1
 8009c78:	9119      	str	r1, [sp, #100]	@ 0x64
 8009c7a:	7852      	ldrb	r2, [r2, #1]
 8009c7c:	2a30      	cmp	r2, #48	@ 0x30
 8009c7e:	d0f9      	beq.n	8009c74 <_strtod_l+0x29c>
 8009c80:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009c84:	2908      	cmp	r1, #8
 8009c86:	f63f af75 	bhi.w	8009b74 <_strtod_l+0x19c>
 8009c8a:	3a30      	subs	r2, #48	@ 0x30
 8009c8c:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c8e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c90:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009c92:	f04f 080a 	mov.w	r8, #10
 8009c96:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009c98:	1c56      	adds	r6, r2, #1
 8009c9a:	9619      	str	r6, [sp, #100]	@ 0x64
 8009c9c:	7852      	ldrb	r2, [r2, #1]
 8009c9e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009ca2:	f1be 0f09 	cmp.w	lr, #9
 8009ca6:	d939      	bls.n	8009d1c <_strtod_l+0x344>
 8009ca8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009caa:	1a76      	subs	r6, r6, r1
 8009cac:	2e08      	cmp	r6, #8
 8009cae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009cb2:	dc03      	bgt.n	8009cbc <_strtod_l+0x2e4>
 8009cb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009cb6:	4588      	cmp	r8, r1
 8009cb8:	bfa8      	it	ge
 8009cba:	4688      	movge	r8, r1
 8009cbc:	f1bc 0f00 	cmp.w	ip, #0
 8009cc0:	d001      	beq.n	8009cc6 <_strtod_l+0x2ee>
 8009cc2:	f1c8 0800 	rsb	r8, r8, #0
 8009cc6:	2d00      	cmp	r5, #0
 8009cc8:	d14e      	bne.n	8009d68 <_strtod_l+0x390>
 8009cca:	9908      	ldr	r1, [sp, #32]
 8009ccc:	4308      	orrs	r0, r1
 8009cce:	f47f aebc 	bne.w	8009a4a <_strtod_l+0x72>
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f47f aed4 	bne.w	8009a80 <_strtod_l+0xa8>
 8009cd8:	2a69      	cmp	r2, #105	@ 0x69
 8009cda:	d028      	beq.n	8009d2e <_strtod_l+0x356>
 8009cdc:	dc25      	bgt.n	8009d2a <_strtod_l+0x352>
 8009cde:	2a49      	cmp	r2, #73	@ 0x49
 8009ce0:	d025      	beq.n	8009d2e <_strtod_l+0x356>
 8009ce2:	2a4e      	cmp	r2, #78	@ 0x4e
 8009ce4:	f47f aecc 	bne.w	8009a80 <_strtod_l+0xa8>
 8009ce8:	499a      	ldr	r1, [pc, #616]	@ (8009f54 <_strtod_l+0x57c>)
 8009cea:	a819      	add	r0, sp, #100	@ 0x64
 8009cec:	f002 fcf4 	bl	800c6d8 <__match>
 8009cf0:	2800      	cmp	r0, #0
 8009cf2:	f43f aec5 	beq.w	8009a80 <_strtod_l+0xa8>
 8009cf6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	2b28      	cmp	r3, #40	@ 0x28
 8009cfc:	d12e      	bne.n	8009d5c <_strtod_l+0x384>
 8009cfe:	4996      	ldr	r1, [pc, #600]	@ (8009f58 <_strtod_l+0x580>)
 8009d00:	aa1c      	add	r2, sp, #112	@ 0x70
 8009d02:	a819      	add	r0, sp, #100	@ 0x64
 8009d04:	f002 fcfc 	bl	800c700 <__hexnan>
 8009d08:	2805      	cmp	r0, #5
 8009d0a:	d127      	bne.n	8009d5c <_strtod_l+0x384>
 8009d0c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009d0e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009d12:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009d16:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009d1a:	e696      	b.n	8009a4a <_strtod_l+0x72>
 8009d1c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d1e:	fb08 2101 	mla	r1, r8, r1, r2
 8009d22:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009d26:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d28:	e7b5      	b.n	8009c96 <_strtod_l+0x2be>
 8009d2a:	2a6e      	cmp	r2, #110	@ 0x6e
 8009d2c:	e7da      	b.n	8009ce4 <_strtod_l+0x30c>
 8009d2e:	498b      	ldr	r1, [pc, #556]	@ (8009f5c <_strtod_l+0x584>)
 8009d30:	a819      	add	r0, sp, #100	@ 0x64
 8009d32:	f002 fcd1 	bl	800c6d8 <__match>
 8009d36:	2800      	cmp	r0, #0
 8009d38:	f43f aea2 	beq.w	8009a80 <_strtod_l+0xa8>
 8009d3c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d3e:	4988      	ldr	r1, [pc, #544]	@ (8009f60 <_strtod_l+0x588>)
 8009d40:	3b01      	subs	r3, #1
 8009d42:	a819      	add	r0, sp, #100	@ 0x64
 8009d44:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d46:	f002 fcc7 	bl	800c6d8 <__match>
 8009d4a:	b910      	cbnz	r0, 8009d52 <_strtod_l+0x37a>
 8009d4c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d4e:	3301      	adds	r3, #1
 8009d50:	9319      	str	r3, [sp, #100]	@ 0x64
 8009d52:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009f70 <_strtod_l+0x598>
 8009d56:	f04f 0a00 	mov.w	sl, #0
 8009d5a:	e676      	b.n	8009a4a <_strtod_l+0x72>
 8009d5c:	4881      	ldr	r0, [pc, #516]	@ (8009f64 <_strtod_l+0x58c>)
 8009d5e:	f001 fb7f 	bl	800b460 <nan>
 8009d62:	ec5b ab10 	vmov	sl, fp, d0
 8009d66:	e670      	b.n	8009a4a <_strtod_l+0x72>
 8009d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d6a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009d6c:	eba8 0303 	sub.w	r3, r8, r3
 8009d70:	f1b9 0f00 	cmp.w	r9, #0
 8009d74:	bf08      	it	eq
 8009d76:	46a9      	moveq	r9, r5
 8009d78:	2d10      	cmp	r5, #16
 8009d7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d7c:	462c      	mov	r4, r5
 8009d7e:	bfa8      	it	ge
 8009d80:	2410      	movge	r4, #16
 8009d82:	f7f6 fbbf 	bl	8000504 <__aeabi_ui2d>
 8009d86:	2d09      	cmp	r5, #9
 8009d88:	4682      	mov	sl, r0
 8009d8a:	468b      	mov	fp, r1
 8009d8c:	dc13      	bgt.n	8009db6 <_strtod_l+0x3de>
 8009d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	f43f ae5a 	beq.w	8009a4a <_strtod_l+0x72>
 8009d96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d98:	dd78      	ble.n	8009e8c <_strtod_l+0x4b4>
 8009d9a:	2b16      	cmp	r3, #22
 8009d9c:	dc5f      	bgt.n	8009e5e <_strtod_l+0x486>
 8009d9e:	4972      	ldr	r1, [pc, #456]	@ (8009f68 <_strtod_l+0x590>)
 8009da0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009da4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009da8:	4652      	mov	r2, sl
 8009daa:	465b      	mov	r3, fp
 8009dac:	f7f6 fc24 	bl	80005f8 <__aeabi_dmul>
 8009db0:	4682      	mov	sl, r0
 8009db2:	468b      	mov	fp, r1
 8009db4:	e649      	b.n	8009a4a <_strtod_l+0x72>
 8009db6:	4b6c      	ldr	r3, [pc, #432]	@ (8009f68 <_strtod_l+0x590>)
 8009db8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009dbc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009dc0:	f7f6 fc1a 	bl	80005f8 <__aeabi_dmul>
 8009dc4:	4682      	mov	sl, r0
 8009dc6:	4638      	mov	r0, r7
 8009dc8:	468b      	mov	fp, r1
 8009dca:	f7f6 fb9b 	bl	8000504 <__aeabi_ui2d>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	460b      	mov	r3, r1
 8009dd2:	4650      	mov	r0, sl
 8009dd4:	4659      	mov	r1, fp
 8009dd6:	f7f6 fa59 	bl	800028c <__adddf3>
 8009dda:	2d0f      	cmp	r5, #15
 8009ddc:	4682      	mov	sl, r0
 8009dde:	468b      	mov	fp, r1
 8009de0:	ddd5      	ble.n	8009d8e <_strtod_l+0x3b6>
 8009de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009de4:	1b2c      	subs	r4, r5, r4
 8009de6:	441c      	add	r4, r3
 8009de8:	2c00      	cmp	r4, #0
 8009dea:	f340 8093 	ble.w	8009f14 <_strtod_l+0x53c>
 8009dee:	f014 030f 	ands.w	r3, r4, #15
 8009df2:	d00a      	beq.n	8009e0a <_strtod_l+0x432>
 8009df4:	495c      	ldr	r1, [pc, #368]	@ (8009f68 <_strtod_l+0x590>)
 8009df6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009dfa:	4652      	mov	r2, sl
 8009dfc:	465b      	mov	r3, fp
 8009dfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e02:	f7f6 fbf9 	bl	80005f8 <__aeabi_dmul>
 8009e06:	4682      	mov	sl, r0
 8009e08:	468b      	mov	fp, r1
 8009e0a:	f034 040f 	bics.w	r4, r4, #15
 8009e0e:	d073      	beq.n	8009ef8 <_strtod_l+0x520>
 8009e10:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009e14:	dd49      	ble.n	8009eaa <_strtod_l+0x4d2>
 8009e16:	2400      	movs	r4, #0
 8009e18:	46a0      	mov	r8, r4
 8009e1a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009e1c:	46a1      	mov	r9, r4
 8009e1e:	9a05      	ldr	r2, [sp, #20]
 8009e20:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009f70 <_strtod_l+0x598>
 8009e24:	2322      	movs	r3, #34	@ 0x22
 8009e26:	6013      	str	r3, [r2, #0]
 8009e28:	f04f 0a00 	mov.w	sl, #0
 8009e2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	f43f ae0b 	beq.w	8009a4a <_strtod_l+0x72>
 8009e34:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e36:	9805      	ldr	r0, [sp, #20]
 8009e38:	f002 fe06 	bl	800ca48 <_Bfree>
 8009e3c:	9805      	ldr	r0, [sp, #20]
 8009e3e:	4649      	mov	r1, r9
 8009e40:	f002 fe02 	bl	800ca48 <_Bfree>
 8009e44:	9805      	ldr	r0, [sp, #20]
 8009e46:	4641      	mov	r1, r8
 8009e48:	f002 fdfe 	bl	800ca48 <_Bfree>
 8009e4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e4e:	9805      	ldr	r0, [sp, #20]
 8009e50:	f002 fdfa 	bl	800ca48 <_Bfree>
 8009e54:	9805      	ldr	r0, [sp, #20]
 8009e56:	4621      	mov	r1, r4
 8009e58:	f002 fdf6 	bl	800ca48 <_Bfree>
 8009e5c:	e5f5      	b.n	8009a4a <_strtod_l+0x72>
 8009e5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e60:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009e64:	4293      	cmp	r3, r2
 8009e66:	dbbc      	blt.n	8009de2 <_strtod_l+0x40a>
 8009e68:	4c3f      	ldr	r4, [pc, #252]	@ (8009f68 <_strtod_l+0x590>)
 8009e6a:	f1c5 050f 	rsb	r5, r5, #15
 8009e6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009e72:	4652      	mov	r2, sl
 8009e74:	465b      	mov	r3, fp
 8009e76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e7a:	f7f6 fbbd 	bl	80005f8 <__aeabi_dmul>
 8009e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e80:	1b5d      	subs	r5, r3, r5
 8009e82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009e86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009e8a:	e78f      	b.n	8009dac <_strtod_l+0x3d4>
 8009e8c:	3316      	adds	r3, #22
 8009e8e:	dba8      	blt.n	8009de2 <_strtod_l+0x40a>
 8009e90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e92:	eba3 0808 	sub.w	r8, r3, r8
 8009e96:	4b34      	ldr	r3, [pc, #208]	@ (8009f68 <_strtod_l+0x590>)
 8009e98:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009e9c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009ea0:	4650      	mov	r0, sl
 8009ea2:	4659      	mov	r1, fp
 8009ea4:	f7f6 fcd2 	bl	800084c <__aeabi_ddiv>
 8009ea8:	e782      	b.n	8009db0 <_strtod_l+0x3d8>
 8009eaa:	2300      	movs	r3, #0
 8009eac:	4f2f      	ldr	r7, [pc, #188]	@ (8009f6c <_strtod_l+0x594>)
 8009eae:	1124      	asrs	r4, r4, #4
 8009eb0:	4650      	mov	r0, sl
 8009eb2:	4659      	mov	r1, fp
 8009eb4:	461e      	mov	r6, r3
 8009eb6:	2c01      	cmp	r4, #1
 8009eb8:	dc21      	bgt.n	8009efe <_strtod_l+0x526>
 8009eba:	b10b      	cbz	r3, 8009ec0 <_strtod_l+0x4e8>
 8009ebc:	4682      	mov	sl, r0
 8009ebe:	468b      	mov	fp, r1
 8009ec0:	492a      	ldr	r1, [pc, #168]	@ (8009f6c <_strtod_l+0x594>)
 8009ec2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009ec6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009eca:	4652      	mov	r2, sl
 8009ecc:	465b      	mov	r3, fp
 8009ece:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ed2:	f7f6 fb91 	bl	80005f8 <__aeabi_dmul>
 8009ed6:	4b26      	ldr	r3, [pc, #152]	@ (8009f70 <_strtod_l+0x598>)
 8009ed8:	460a      	mov	r2, r1
 8009eda:	400b      	ands	r3, r1
 8009edc:	4925      	ldr	r1, [pc, #148]	@ (8009f74 <_strtod_l+0x59c>)
 8009ede:	428b      	cmp	r3, r1
 8009ee0:	4682      	mov	sl, r0
 8009ee2:	d898      	bhi.n	8009e16 <_strtod_l+0x43e>
 8009ee4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009ee8:	428b      	cmp	r3, r1
 8009eea:	bf86      	itte	hi
 8009eec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009f78 <_strtod_l+0x5a0>
 8009ef0:	f04f 3aff 	movhi.w	sl, #4294967295
 8009ef4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009ef8:	2300      	movs	r3, #0
 8009efa:	9308      	str	r3, [sp, #32]
 8009efc:	e076      	b.n	8009fec <_strtod_l+0x614>
 8009efe:	07e2      	lsls	r2, r4, #31
 8009f00:	d504      	bpl.n	8009f0c <_strtod_l+0x534>
 8009f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f06:	f7f6 fb77 	bl	80005f8 <__aeabi_dmul>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	3601      	adds	r6, #1
 8009f0e:	1064      	asrs	r4, r4, #1
 8009f10:	3708      	adds	r7, #8
 8009f12:	e7d0      	b.n	8009eb6 <_strtod_l+0x4de>
 8009f14:	d0f0      	beq.n	8009ef8 <_strtod_l+0x520>
 8009f16:	4264      	negs	r4, r4
 8009f18:	f014 020f 	ands.w	r2, r4, #15
 8009f1c:	d00a      	beq.n	8009f34 <_strtod_l+0x55c>
 8009f1e:	4b12      	ldr	r3, [pc, #72]	@ (8009f68 <_strtod_l+0x590>)
 8009f20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f24:	4650      	mov	r0, sl
 8009f26:	4659      	mov	r1, fp
 8009f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2c:	f7f6 fc8e 	bl	800084c <__aeabi_ddiv>
 8009f30:	4682      	mov	sl, r0
 8009f32:	468b      	mov	fp, r1
 8009f34:	1124      	asrs	r4, r4, #4
 8009f36:	d0df      	beq.n	8009ef8 <_strtod_l+0x520>
 8009f38:	2c1f      	cmp	r4, #31
 8009f3a:	dd1f      	ble.n	8009f7c <_strtod_l+0x5a4>
 8009f3c:	2400      	movs	r4, #0
 8009f3e:	46a0      	mov	r8, r4
 8009f40:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009f42:	46a1      	mov	r9, r4
 8009f44:	9a05      	ldr	r2, [sp, #20]
 8009f46:	2322      	movs	r3, #34	@ 0x22
 8009f48:	f04f 0a00 	mov.w	sl, #0
 8009f4c:	f04f 0b00 	mov.w	fp, #0
 8009f50:	6013      	str	r3, [r2, #0]
 8009f52:	e76b      	b.n	8009e2c <_strtod_l+0x454>
 8009f54:	0800e0df 	.word	0x0800e0df
 8009f58:	0800e2a4 	.word	0x0800e2a4
 8009f5c:	0800e0d7 	.word	0x0800e0d7
 8009f60:	0800e111 	.word	0x0800e111
 8009f64:	0800e2a0 	.word	0x0800e2a0
 8009f68:	0800e430 	.word	0x0800e430
 8009f6c:	0800e408 	.word	0x0800e408
 8009f70:	7ff00000 	.word	0x7ff00000
 8009f74:	7ca00000 	.word	0x7ca00000
 8009f78:	7fefffff 	.word	0x7fefffff
 8009f7c:	f014 0310 	ands.w	r3, r4, #16
 8009f80:	bf18      	it	ne
 8009f82:	236a      	movne	r3, #106	@ 0x6a
 8009f84:	4ea9      	ldr	r6, [pc, #676]	@ (800a22c <_strtod_l+0x854>)
 8009f86:	9308      	str	r3, [sp, #32]
 8009f88:	4650      	mov	r0, sl
 8009f8a:	4659      	mov	r1, fp
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	07e7      	lsls	r7, r4, #31
 8009f90:	d504      	bpl.n	8009f9c <_strtod_l+0x5c4>
 8009f92:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009f96:	f7f6 fb2f 	bl	80005f8 <__aeabi_dmul>
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	1064      	asrs	r4, r4, #1
 8009f9e:	f106 0608 	add.w	r6, r6, #8
 8009fa2:	d1f4      	bne.n	8009f8e <_strtod_l+0x5b6>
 8009fa4:	b10b      	cbz	r3, 8009faa <_strtod_l+0x5d2>
 8009fa6:	4682      	mov	sl, r0
 8009fa8:	468b      	mov	fp, r1
 8009faa:	9b08      	ldr	r3, [sp, #32]
 8009fac:	b1b3      	cbz	r3, 8009fdc <_strtod_l+0x604>
 8009fae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009fb2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	4659      	mov	r1, fp
 8009fba:	dd0f      	ble.n	8009fdc <_strtod_l+0x604>
 8009fbc:	2b1f      	cmp	r3, #31
 8009fbe:	dd56      	ble.n	800a06e <_strtod_l+0x696>
 8009fc0:	2b34      	cmp	r3, #52	@ 0x34
 8009fc2:	bfde      	ittt	le
 8009fc4:	f04f 33ff 	movle.w	r3, #4294967295
 8009fc8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009fcc:	4093      	lslle	r3, r2
 8009fce:	f04f 0a00 	mov.w	sl, #0
 8009fd2:	bfcc      	ite	gt
 8009fd4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009fd8:	ea03 0b01 	andle.w	fp, r3, r1
 8009fdc:	2200      	movs	r2, #0
 8009fde:	2300      	movs	r3, #0
 8009fe0:	4650      	mov	r0, sl
 8009fe2:	4659      	mov	r1, fp
 8009fe4:	f7f6 fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	d1a7      	bne.n	8009f3c <_strtod_l+0x564>
 8009fec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fee:	9300      	str	r3, [sp, #0]
 8009ff0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009ff2:	9805      	ldr	r0, [sp, #20]
 8009ff4:	462b      	mov	r3, r5
 8009ff6:	464a      	mov	r2, r9
 8009ff8:	f002 fd8e 	bl	800cb18 <__s2b>
 8009ffc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009ffe:	2800      	cmp	r0, #0
 800a000:	f43f af09 	beq.w	8009e16 <_strtod_l+0x43e>
 800a004:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a006:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a008:	2a00      	cmp	r2, #0
 800a00a:	eba3 0308 	sub.w	r3, r3, r8
 800a00e:	bfa8      	it	ge
 800a010:	2300      	movge	r3, #0
 800a012:	9312      	str	r3, [sp, #72]	@ 0x48
 800a014:	2400      	movs	r4, #0
 800a016:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a01a:	9316      	str	r3, [sp, #88]	@ 0x58
 800a01c:	46a0      	mov	r8, r4
 800a01e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a020:	9805      	ldr	r0, [sp, #20]
 800a022:	6859      	ldr	r1, [r3, #4]
 800a024:	f002 fcd0 	bl	800c9c8 <_Balloc>
 800a028:	4681      	mov	r9, r0
 800a02a:	2800      	cmp	r0, #0
 800a02c:	f43f aef7 	beq.w	8009e1e <_strtod_l+0x446>
 800a030:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a032:	691a      	ldr	r2, [r3, #16]
 800a034:	3202      	adds	r2, #2
 800a036:	f103 010c 	add.w	r1, r3, #12
 800a03a:	0092      	lsls	r2, r2, #2
 800a03c:	300c      	adds	r0, #12
 800a03e:	f001 f9fe 	bl	800b43e <memcpy>
 800a042:	ec4b ab10 	vmov	d0, sl, fp
 800a046:	9805      	ldr	r0, [sp, #20]
 800a048:	aa1c      	add	r2, sp, #112	@ 0x70
 800a04a:	a91b      	add	r1, sp, #108	@ 0x6c
 800a04c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a050:	f003 f896 	bl	800d180 <__d2b>
 800a054:	901a      	str	r0, [sp, #104]	@ 0x68
 800a056:	2800      	cmp	r0, #0
 800a058:	f43f aee1 	beq.w	8009e1e <_strtod_l+0x446>
 800a05c:	9805      	ldr	r0, [sp, #20]
 800a05e:	2101      	movs	r1, #1
 800a060:	f002 fdf0 	bl	800cc44 <__i2b>
 800a064:	4680      	mov	r8, r0
 800a066:	b948      	cbnz	r0, 800a07c <_strtod_l+0x6a4>
 800a068:	f04f 0800 	mov.w	r8, #0
 800a06c:	e6d7      	b.n	8009e1e <_strtod_l+0x446>
 800a06e:	f04f 32ff 	mov.w	r2, #4294967295
 800a072:	fa02 f303 	lsl.w	r3, r2, r3
 800a076:	ea03 0a0a 	and.w	sl, r3, sl
 800a07a:	e7af      	b.n	8009fdc <_strtod_l+0x604>
 800a07c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a07e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a080:	2d00      	cmp	r5, #0
 800a082:	bfab      	itete	ge
 800a084:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a086:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a088:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a08a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a08c:	bfac      	ite	ge
 800a08e:	18ef      	addge	r7, r5, r3
 800a090:	1b5e      	sublt	r6, r3, r5
 800a092:	9b08      	ldr	r3, [sp, #32]
 800a094:	1aed      	subs	r5, r5, r3
 800a096:	4415      	add	r5, r2
 800a098:	4b65      	ldr	r3, [pc, #404]	@ (800a230 <_strtod_l+0x858>)
 800a09a:	3d01      	subs	r5, #1
 800a09c:	429d      	cmp	r5, r3
 800a09e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a0a2:	da50      	bge.n	800a146 <_strtod_l+0x76e>
 800a0a4:	1b5b      	subs	r3, r3, r5
 800a0a6:	2b1f      	cmp	r3, #31
 800a0a8:	eba2 0203 	sub.w	r2, r2, r3
 800a0ac:	f04f 0101 	mov.w	r1, #1
 800a0b0:	dc3d      	bgt.n	800a12e <_strtod_l+0x756>
 800a0b2:	fa01 f303 	lsl.w	r3, r1, r3
 800a0b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	9310      	str	r3, [sp, #64]	@ 0x40
 800a0bc:	18bd      	adds	r5, r7, r2
 800a0be:	9b08      	ldr	r3, [sp, #32]
 800a0c0:	42af      	cmp	r7, r5
 800a0c2:	4416      	add	r6, r2
 800a0c4:	441e      	add	r6, r3
 800a0c6:	463b      	mov	r3, r7
 800a0c8:	bfa8      	it	ge
 800a0ca:	462b      	movge	r3, r5
 800a0cc:	42b3      	cmp	r3, r6
 800a0ce:	bfa8      	it	ge
 800a0d0:	4633      	movge	r3, r6
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	bfc2      	ittt	gt
 800a0d6:	1aed      	subgt	r5, r5, r3
 800a0d8:	1af6      	subgt	r6, r6, r3
 800a0da:	1aff      	subgt	r7, r7, r3
 800a0dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	dd16      	ble.n	800a110 <_strtod_l+0x738>
 800a0e2:	4641      	mov	r1, r8
 800a0e4:	9805      	ldr	r0, [sp, #20]
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	f002 fe64 	bl	800cdb4 <__pow5mult>
 800a0ec:	4680      	mov	r8, r0
 800a0ee:	2800      	cmp	r0, #0
 800a0f0:	d0ba      	beq.n	800a068 <_strtod_l+0x690>
 800a0f2:	4601      	mov	r1, r0
 800a0f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a0f6:	9805      	ldr	r0, [sp, #20]
 800a0f8:	f002 fdba 	bl	800cc70 <__multiply>
 800a0fc:	900a      	str	r0, [sp, #40]	@ 0x28
 800a0fe:	2800      	cmp	r0, #0
 800a100:	f43f ae8d 	beq.w	8009e1e <_strtod_l+0x446>
 800a104:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a106:	9805      	ldr	r0, [sp, #20]
 800a108:	f002 fc9e 	bl	800ca48 <_Bfree>
 800a10c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a10e:	931a      	str	r3, [sp, #104]	@ 0x68
 800a110:	2d00      	cmp	r5, #0
 800a112:	dc1d      	bgt.n	800a150 <_strtod_l+0x778>
 800a114:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a116:	2b00      	cmp	r3, #0
 800a118:	dd23      	ble.n	800a162 <_strtod_l+0x78a>
 800a11a:	4649      	mov	r1, r9
 800a11c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a11e:	9805      	ldr	r0, [sp, #20]
 800a120:	f002 fe48 	bl	800cdb4 <__pow5mult>
 800a124:	4681      	mov	r9, r0
 800a126:	b9e0      	cbnz	r0, 800a162 <_strtod_l+0x78a>
 800a128:	f04f 0900 	mov.w	r9, #0
 800a12c:	e677      	b.n	8009e1e <_strtod_l+0x446>
 800a12e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a132:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a136:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a13a:	35e2      	adds	r5, #226	@ 0xe2
 800a13c:	fa01 f305 	lsl.w	r3, r1, r5
 800a140:	9310      	str	r3, [sp, #64]	@ 0x40
 800a142:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a144:	e7ba      	b.n	800a0bc <_strtod_l+0x6e4>
 800a146:	2300      	movs	r3, #0
 800a148:	9310      	str	r3, [sp, #64]	@ 0x40
 800a14a:	2301      	movs	r3, #1
 800a14c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a14e:	e7b5      	b.n	800a0bc <_strtod_l+0x6e4>
 800a150:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a152:	9805      	ldr	r0, [sp, #20]
 800a154:	462a      	mov	r2, r5
 800a156:	f002 fe87 	bl	800ce68 <__lshift>
 800a15a:	901a      	str	r0, [sp, #104]	@ 0x68
 800a15c:	2800      	cmp	r0, #0
 800a15e:	d1d9      	bne.n	800a114 <_strtod_l+0x73c>
 800a160:	e65d      	b.n	8009e1e <_strtod_l+0x446>
 800a162:	2e00      	cmp	r6, #0
 800a164:	dd07      	ble.n	800a176 <_strtod_l+0x79e>
 800a166:	4649      	mov	r1, r9
 800a168:	9805      	ldr	r0, [sp, #20]
 800a16a:	4632      	mov	r2, r6
 800a16c:	f002 fe7c 	bl	800ce68 <__lshift>
 800a170:	4681      	mov	r9, r0
 800a172:	2800      	cmp	r0, #0
 800a174:	d0d8      	beq.n	800a128 <_strtod_l+0x750>
 800a176:	2f00      	cmp	r7, #0
 800a178:	dd08      	ble.n	800a18c <_strtod_l+0x7b4>
 800a17a:	4641      	mov	r1, r8
 800a17c:	9805      	ldr	r0, [sp, #20]
 800a17e:	463a      	mov	r2, r7
 800a180:	f002 fe72 	bl	800ce68 <__lshift>
 800a184:	4680      	mov	r8, r0
 800a186:	2800      	cmp	r0, #0
 800a188:	f43f ae49 	beq.w	8009e1e <_strtod_l+0x446>
 800a18c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a18e:	9805      	ldr	r0, [sp, #20]
 800a190:	464a      	mov	r2, r9
 800a192:	f002 fef1 	bl	800cf78 <__mdiff>
 800a196:	4604      	mov	r4, r0
 800a198:	2800      	cmp	r0, #0
 800a19a:	f43f ae40 	beq.w	8009e1e <_strtod_l+0x446>
 800a19e:	68c3      	ldr	r3, [r0, #12]
 800a1a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	60c3      	str	r3, [r0, #12]
 800a1a6:	4641      	mov	r1, r8
 800a1a8:	f002 feca 	bl	800cf40 <__mcmp>
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	da45      	bge.n	800a23c <_strtod_l+0x864>
 800a1b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1b2:	ea53 030a 	orrs.w	r3, r3, sl
 800a1b6:	d16b      	bne.n	800a290 <_strtod_l+0x8b8>
 800a1b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d167      	bne.n	800a290 <_strtod_l+0x8b8>
 800a1c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a1c4:	0d1b      	lsrs	r3, r3, #20
 800a1c6:	051b      	lsls	r3, r3, #20
 800a1c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a1cc:	d960      	bls.n	800a290 <_strtod_l+0x8b8>
 800a1ce:	6963      	ldr	r3, [r4, #20]
 800a1d0:	b913      	cbnz	r3, 800a1d8 <_strtod_l+0x800>
 800a1d2:	6923      	ldr	r3, [r4, #16]
 800a1d4:	2b01      	cmp	r3, #1
 800a1d6:	dd5b      	ble.n	800a290 <_strtod_l+0x8b8>
 800a1d8:	4621      	mov	r1, r4
 800a1da:	2201      	movs	r2, #1
 800a1dc:	9805      	ldr	r0, [sp, #20]
 800a1de:	f002 fe43 	bl	800ce68 <__lshift>
 800a1e2:	4641      	mov	r1, r8
 800a1e4:	4604      	mov	r4, r0
 800a1e6:	f002 feab 	bl	800cf40 <__mcmp>
 800a1ea:	2800      	cmp	r0, #0
 800a1ec:	dd50      	ble.n	800a290 <_strtod_l+0x8b8>
 800a1ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a1f2:	9a08      	ldr	r2, [sp, #32]
 800a1f4:	0d1b      	lsrs	r3, r3, #20
 800a1f6:	051b      	lsls	r3, r3, #20
 800a1f8:	2a00      	cmp	r2, #0
 800a1fa:	d06a      	beq.n	800a2d2 <_strtod_l+0x8fa>
 800a1fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a200:	d867      	bhi.n	800a2d2 <_strtod_l+0x8fa>
 800a202:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a206:	f67f ae9d 	bls.w	8009f44 <_strtod_l+0x56c>
 800a20a:	4b0a      	ldr	r3, [pc, #40]	@ (800a234 <_strtod_l+0x85c>)
 800a20c:	4650      	mov	r0, sl
 800a20e:	4659      	mov	r1, fp
 800a210:	2200      	movs	r2, #0
 800a212:	f7f6 f9f1 	bl	80005f8 <__aeabi_dmul>
 800a216:	4b08      	ldr	r3, [pc, #32]	@ (800a238 <_strtod_l+0x860>)
 800a218:	400b      	ands	r3, r1
 800a21a:	4682      	mov	sl, r0
 800a21c:	468b      	mov	fp, r1
 800a21e:	2b00      	cmp	r3, #0
 800a220:	f47f ae08 	bne.w	8009e34 <_strtod_l+0x45c>
 800a224:	9a05      	ldr	r2, [sp, #20]
 800a226:	2322      	movs	r3, #34	@ 0x22
 800a228:	6013      	str	r3, [r2, #0]
 800a22a:	e603      	b.n	8009e34 <_strtod_l+0x45c>
 800a22c:	0800e2d0 	.word	0x0800e2d0
 800a230:	fffffc02 	.word	0xfffffc02
 800a234:	39500000 	.word	0x39500000
 800a238:	7ff00000 	.word	0x7ff00000
 800a23c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a240:	d165      	bne.n	800a30e <_strtod_l+0x936>
 800a242:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a244:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a248:	b35a      	cbz	r2, 800a2a2 <_strtod_l+0x8ca>
 800a24a:	4a9f      	ldr	r2, [pc, #636]	@ (800a4c8 <_strtod_l+0xaf0>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d12b      	bne.n	800a2a8 <_strtod_l+0x8d0>
 800a250:	9b08      	ldr	r3, [sp, #32]
 800a252:	4651      	mov	r1, sl
 800a254:	b303      	cbz	r3, 800a298 <_strtod_l+0x8c0>
 800a256:	4b9d      	ldr	r3, [pc, #628]	@ (800a4cc <_strtod_l+0xaf4>)
 800a258:	465a      	mov	r2, fp
 800a25a:	4013      	ands	r3, r2
 800a25c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a260:	f04f 32ff 	mov.w	r2, #4294967295
 800a264:	d81b      	bhi.n	800a29e <_strtod_l+0x8c6>
 800a266:	0d1b      	lsrs	r3, r3, #20
 800a268:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a26c:	fa02 f303 	lsl.w	r3, r2, r3
 800a270:	4299      	cmp	r1, r3
 800a272:	d119      	bne.n	800a2a8 <_strtod_l+0x8d0>
 800a274:	4b96      	ldr	r3, [pc, #600]	@ (800a4d0 <_strtod_l+0xaf8>)
 800a276:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a278:	429a      	cmp	r2, r3
 800a27a:	d102      	bne.n	800a282 <_strtod_l+0x8aa>
 800a27c:	3101      	adds	r1, #1
 800a27e:	f43f adce 	beq.w	8009e1e <_strtod_l+0x446>
 800a282:	4b92      	ldr	r3, [pc, #584]	@ (800a4cc <_strtod_l+0xaf4>)
 800a284:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a286:	401a      	ands	r2, r3
 800a288:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a28c:	f04f 0a00 	mov.w	sl, #0
 800a290:	9b08      	ldr	r3, [sp, #32]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d1b9      	bne.n	800a20a <_strtod_l+0x832>
 800a296:	e5cd      	b.n	8009e34 <_strtod_l+0x45c>
 800a298:	f04f 33ff 	mov.w	r3, #4294967295
 800a29c:	e7e8      	b.n	800a270 <_strtod_l+0x898>
 800a29e:	4613      	mov	r3, r2
 800a2a0:	e7e6      	b.n	800a270 <_strtod_l+0x898>
 800a2a2:	ea53 030a 	orrs.w	r3, r3, sl
 800a2a6:	d0a2      	beq.n	800a1ee <_strtod_l+0x816>
 800a2a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a2aa:	b1db      	cbz	r3, 800a2e4 <_strtod_l+0x90c>
 800a2ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a2ae:	4213      	tst	r3, r2
 800a2b0:	d0ee      	beq.n	800a290 <_strtod_l+0x8b8>
 800a2b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2b4:	9a08      	ldr	r2, [sp, #32]
 800a2b6:	4650      	mov	r0, sl
 800a2b8:	4659      	mov	r1, fp
 800a2ba:	b1bb      	cbz	r3, 800a2ec <_strtod_l+0x914>
 800a2bc:	f7ff fb6b 	bl	8009996 <sulp>
 800a2c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2c4:	ec53 2b10 	vmov	r2, r3, d0
 800a2c8:	f7f5 ffe0 	bl	800028c <__adddf3>
 800a2cc:	4682      	mov	sl, r0
 800a2ce:	468b      	mov	fp, r1
 800a2d0:	e7de      	b.n	800a290 <_strtod_l+0x8b8>
 800a2d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a2d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a2da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a2de:	f04f 3aff 	mov.w	sl, #4294967295
 800a2e2:	e7d5      	b.n	800a290 <_strtod_l+0x8b8>
 800a2e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a2e6:	ea13 0f0a 	tst.w	r3, sl
 800a2ea:	e7e1      	b.n	800a2b0 <_strtod_l+0x8d8>
 800a2ec:	f7ff fb53 	bl	8009996 <sulp>
 800a2f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a2f4:	ec53 2b10 	vmov	r2, r3, d0
 800a2f8:	f7f5 ffc6 	bl	8000288 <__aeabi_dsub>
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	2300      	movs	r3, #0
 800a300:	4682      	mov	sl, r0
 800a302:	468b      	mov	fp, r1
 800a304:	f7f6 fbe0 	bl	8000ac8 <__aeabi_dcmpeq>
 800a308:	2800      	cmp	r0, #0
 800a30a:	d0c1      	beq.n	800a290 <_strtod_l+0x8b8>
 800a30c:	e61a      	b.n	8009f44 <_strtod_l+0x56c>
 800a30e:	4641      	mov	r1, r8
 800a310:	4620      	mov	r0, r4
 800a312:	f002 ff8d 	bl	800d230 <__ratio>
 800a316:	ec57 6b10 	vmov	r6, r7, d0
 800a31a:	2200      	movs	r2, #0
 800a31c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a320:	4630      	mov	r0, r6
 800a322:	4639      	mov	r1, r7
 800a324:	f7f6 fbe4 	bl	8000af0 <__aeabi_dcmple>
 800a328:	2800      	cmp	r0, #0
 800a32a:	d06f      	beq.n	800a40c <_strtod_l+0xa34>
 800a32c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d17a      	bne.n	800a428 <_strtod_l+0xa50>
 800a332:	f1ba 0f00 	cmp.w	sl, #0
 800a336:	d158      	bne.n	800a3ea <_strtod_l+0xa12>
 800a338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a33a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d15a      	bne.n	800a3f8 <_strtod_l+0xa20>
 800a342:	4b64      	ldr	r3, [pc, #400]	@ (800a4d4 <_strtod_l+0xafc>)
 800a344:	2200      	movs	r2, #0
 800a346:	4630      	mov	r0, r6
 800a348:	4639      	mov	r1, r7
 800a34a:	f7f6 fbc7 	bl	8000adc <__aeabi_dcmplt>
 800a34e:	2800      	cmp	r0, #0
 800a350:	d159      	bne.n	800a406 <_strtod_l+0xa2e>
 800a352:	4630      	mov	r0, r6
 800a354:	4639      	mov	r1, r7
 800a356:	4b60      	ldr	r3, [pc, #384]	@ (800a4d8 <_strtod_l+0xb00>)
 800a358:	2200      	movs	r2, #0
 800a35a:	f7f6 f94d 	bl	80005f8 <__aeabi_dmul>
 800a35e:	4606      	mov	r6, r0
 800a360:	460f      	mov	r7, r1
 800a362:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a366:	9606      	str	r6, [sp, #24]
 800a368:	9307      	str	r3, [sp, #28]
 800a36a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a36e:	4d57      	ldr	r5, [pc, #348]	@ (800a4cc <_strtod_l+0xaf4>)
 800a370:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a374:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a376:	401d      	ands	r5, r3
 800a378:	4b58      	ldr	r3, [pc, #352]	@ (800a4dc <_strtod_l+0xb04>)
 800a37a:	429d      	cmp	r5, r3
 800a37c:	f040 80b2 	bne.w	800a4e4 <_strtod_l+0xb0c>
 800a380:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a382:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a386:	ec4b ab10 	vmov	d0, sl, fp
 800a38a:	f002 fe89 	bl	800d0a0 <__ulp>
 800a38e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a392:	ec51 0b10 	vmov	r0, r1, d0
 800a396:	f7f6 f92f 	bl	80005f8 <__aeabi_dmul>
 800a39a:	4652      	mov	r2, sl
 800a39c:	465b      	mov	r3, fp
 800a39e:	f7f5 ff75 	bl	800028c <__adddf3>
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	4949      	ldr	r1, [pc, #292]	@ (800a4cc <_strtod_l+0xaf4>)
 800a3a6:	4a4e      	ldr	r2, [pc, #312]	@ (800a4e0 <_strtod_l+0xb08>)
 800a3a8:	4019      	ands	r1, r3
 800a3aa:	4291      	cmp	r1, r2
 800a3ac:	4682      	mov	sl, r0
 800a3ae:	d942      	bls.n	800a436 <_strtod_l+0xa5e>
 800a3b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a3b2:	4b47      	ldr	r3, [pc, #284]	@ (800a4d0 <_strtod_l+0xaf8>)
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d103      	bne.n	800a3c0 <_strtod_l+0x9e8>
 800a3b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	f43f ad2f 	beq.w	8009e1e <_strtod_l+0x446>
 800a3c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a4d0 <_strtod_l+0xaf8>
 800a3c4:	f04f 3aff 	mov.w	sl, #4294967295
 800a3c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a3ca:	9805      	ldr	r0, [sp, #20]
 800a3cc:	f002 fb3c 	bl	800ca48 <_Bfree>
 800a3d0:	9805      	ldr	r0, [sp, #20]
 800a3d2:	4649      	mov	r1, r9
 800a3d4:	f002 fb38 	bl	800ca48 <_Bfree>
 800a3d8:	9805      	ldr	r0, [sp, #20]
 800a3da:	4641      	mov	r1, r8
 800a3dc:	f002 fb34 	bl	800ca48 <_Bfree>
 800a3e0:	9805      	ldr	r0, [sp, #20]
 800a3e2:	4621      	mov	r1, r4
 800a3e4:	f002 fb30 	bl	800ca48 <_Bfree>
 800a3e8:	e619      	b.n	800a01e <_strtod_l+0x646>
 800a3ea:	f1ba 0f01 	cmp.w	sl, #1
 800a3ee:	d103      	bne.n	800a3f8 <_strtod_l+0xa20>
 800a3f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	f43f ada6 	beq.w	8009f44 <_strtod_l+0x56c>
 800a3f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a4a8 <_strtod_l+0xad0>
 800a3fc:	4f35      	ldr	r7, [pc, #212]	@ (800a4d4 <_strtod_l+0xafc>)
 800a3fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a402:	2600      	movs	r6, #0
 800a404:	e7b1      	b.n	800a36a <_strtod_l+0x992>
 800a406:	4f34      	ldr	r7, [pc, #208]	@ (800a4d8 <_strtod_l+0xb00>)
 800a408:	2600      	movs	r6, #0
 800a40a:	e7aa      	b.n	800a362 <_strtod_l+0x98a>
 800a40c:	4b32      	ldr	r3, [pc, #200]	@ (800a4d8 <_strtod_l+0xb00>)
 800a40e:	4630      	mov	r0, r6
 800a410:	4639      	mov	r1, r7
 800a412:	2200      	movs	r2, #0
 800a414:	f7f6 f8f0 	bl	80005f8 <__aeabi_dmul>
 800a418:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a41a:	4606      	mov	r6, r0
 800a41c:	460f      	mov	r7, r1
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d09f      	beq.n	800a362 <_strtod_l+0x98a>
 800a422:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a426:	e7a0      	b.n	800a36a <_strtod_l+0x992>
 800a428:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a4b0 <_strtod_l+0xad8>
 800a42c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a430:	ec57 6b17 	vmov	r6, r7, d7
 800a434:	e799      	b.n	800a36a <_strtod_l+0x992>
 800a436:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a43a:	9b08      	ldr	r3, [sp, #32]
 800a43c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a440:	2b00      	cmp	r3, #0
 800a442:	d1c1      	bne.n	800a3c8 <_strtod_l+0x9f0>
 800a444:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a448:	0d1b      	lsrs	r3, r3, #20
 800a44a:	051b      	lsls	r3, r3, #20
 800a44c:	429d      	cmp	r5, r3
 800a44e:	d1bb      	bne.n	800a3c8 <_strtod_l+0x9f0>
 800a450:	4630      	mov	r0, r6
 800a452:	4639      	mov	r1, r7
 800a454:	f7f6 fc18 	bl	8000c88 <__aeabi_d2lz>
 800a458:	f7f6 f8a0 	bl	800059c <__aeabi_l2d>
 800a45c:	4602      	mov	r2, r0
 800a45e:	460b      	mov	r3, r1
 800a460:	4630      	mov	r0, r6
 800a462:	4639      	mov	r1, r7
 800a464:	f7f5 ff10 	bl	8000288 <__aeabi_dsub>
 800a468:	460b      	mov	r3, r1
 800a46a:	4602      	mov	r2, r0
 800a46c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a470:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a476:	ea46 060a 	orr.w	r6, r6, sl
 800a47a:	431e      	orrs	r6, r3
 800a47c:	d06f      	beq.n	800a55e <_strtod_l+0xb86>
 800a47e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a4b8 <_strtod_l+0xae0>)
 800a480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a484:	f7f6 fb2a 	bl	8000adc <__aeabi_dcmplt>
 800a488:	2800      	cmp	r0, #0
 800a48a:	f47f acd3 	bne.w	8009e34 <_strtod_l+0x45c>
 800a48e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a4c0 <_strtod_l+0xae8>)
 800a490:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a494:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a498:	f7f6 fb3e 	bl	8000b18 <__aeabi_dcmpgt>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	d093      	beq.n	800a3c8 <_strtod_l+0x9f0>
 800a4a0:	e4c8      	b.n	8009e34 <_strtod_l+0x45c>
 800a4a2:	bf00      	nop
 800a4a4:	f3af 8000 	nop.w
 800a4a8:	00000000 	.word	0x00000000
 800a4ac:	bff00000 	.word	0xbff00000
 800a4b0:	00000000 	.word	0x00000000
 800a4b4:	3ff00000 	.word	0x3ff00000
 800a4b8:	94a03595 	.word	0x94a03595
 800a4bc:	3fdfffff 	.word	0x3fdfffff
 800a4c0:	35afe535 	.word	0x35afe535
 800a4c4:	3fe00000 	.word	0x3fe00000
 800a4c8:	000fffff 	.word	0x000fffff
 800a4cc:	7ff00000 	.word	0x7ff00000
 800a4d0:	7fefffff 	.word	0x7fefffff
 800a4d4:	3ff00000 	.word	0x3ff00000
 800a4d8:	3fe00000 	.word	0x3fe00000
 800a4dc:	7fe00000 	.word	0x7fe00000
 800a4e0:	7c9fffff 	.word	0x7c9fffff
 800a4e4:	9b08      	ldr	r3, [sp, #32]
 800a4e6:	b323      	cbz	r3, 800a532 <_strtod_l+0xb5a>
 800a4e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a4ec:	d821      	bhi.n	800a532 <_strtod_l+0xb5a>
 800a4ee:	a328      	add	r3, pc, #160	@ (adr r3, 800a590 <_strtod_l+0xbb8>)
 800a4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4f4:	4630      	mov	r0, r6
 800a4f6:	4639      	mov	r1, r7
 800a4f8:	f7f6 fafa 	bl	8000af0 <__aeabi_dcmple>
 800a4fc:	b1a0      	cbz	r0, 800a528 <_strtod_l+0xb50>
 800a4fe:	4639      	mov	r1, r7
 800a500:	4630      	mov	r0, r6
 800a502:	f7f6 fb51 	bl	8000ba8 <__aeabi_d2uiz>
 800a506:	2801      	cmp	r0, #1
 800a508:	bf38      	it	cc
 800a50a:	2001      	movcc	r0, #1
 800a50c:	f7f5 fffa 	bl	8000504 <__aeabi_ui2d>
 800a510:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a512:	4606      	mov	r6, r0
 800a514:	460f      	mov	r7, r1
 800a516:	b9fb      	cbnz	r3, 800a558 <_strtod_l+0xb80>
 800a518:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a51c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a51e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a520:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a524:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a528:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a52a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a52e:	1b5b      	subs	r3, r3, r5
 800a530:	9311      	str	r3, [sp, #68]	@ 0x44
 800a532:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a536:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a53a:	f002 fdb1 	bl	800d0a0 <__ulp>
 800a53e:	4650      	mov	r0, sl
 800a540:	ec53 2b10 	vmov	r2, r3, d0
 800a544:	4659      	mov	r1, fp
 800a546:	f7f6 f857 	bl	80005f8 <__aeabi_dmul>
 800a54a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a54e:	f7f5 fe9d 	bl	800028c <__adddf3>
 800a552:	4682      	mov	sl, r0
 800a554:	468b      	mov	fp, r1
 800a556:	e770      	b.n	800a43a <_strtod_l+0xa62>
 800a558:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a55c:	e7e0      	b.n	800a520 <_strtod_l+0xb48>
 800a55e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a598 <_strtod_l+0xbc0>)
 800a560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a564:	f7f6 faba 	bl	8000adc <__aeabi_dcmplt>
 800a568:	e798      	b.n	800a49c <_strtod_l+0xac4>
 800a56a:	2300      	movs	r3, #0
 800a56c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a56e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a570:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a572:	6013      	str	r3, [r2, #0]
 800a574:	f7ff ba6d 	b.w	8009a52 <_strtod_l+0x7a>
 800a578:	2a65      	cmp	r2, #101	@ 0x65
 800a57a:	f43f ab68 	beq.w	8009c4e <_strtod_l+0x276>
 800a57e:	2a45      	cmp	r2, #69	@ 0x45
 800a580:	f43f ab65 	beq.w	8009c4e <_strtod_l+0x276>
 800a584:	2301      	movs	r3, #1
 800a586:	f7ff bba0 	b.w	8009cca <_strtod_l+0x2f2>
 800a58a:	bf00      	nop
 800a58c:	f3af 8000 	nop.w
 800a590:	ffc00000 	.word	0xffc00000
 800a594:	41dfffff 	.word	0x41dfffff
 800a598:	94a03595 	.word	0x94a03595
 800a59c:	3fcfffff 	.word	0x3fcfffff

0800a5a0 <strtof>:
 800a5a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5a4:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 800a664 <strtof+0xc4>
 800a5a8:	4b29      	ldr	r3, [pc, #164]	@ (800a650 <strtof+0xb0>)
 800a5aa:	460a      	mov	r2, r1
 800a5ac:	ed2d 8b02 	vpush	{d8}
 800a5b0:	4601      	mov	r1, r0
 800a5b2:	f8d8 0000 	ldr.w	r0, [r8]
 800a5b6:	f7ff fa0f 	bl	80099d8 <_strtod_l>
 800a5ba:	ec55 4b10 	vmov	r4, r5, d0
 800a5be:	4622      	mov	r2, r4
 800a5c0:	462b      	mov	r3, r5
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	4629      	mov	r1, r5
 800a5c6:	f7f6 fab1 	bl	8000b2c <__aeabi_dcmpun>
 800a5ca:	b190      	cbz	r0, 800a5f2 <strtof+0x52>
 800a5cc:	2d00      	cmp	r5, #0
 800a5ce:	4821      	ldr	r0, [pc, #132]	@ (800a654 <strtof+0xb4>)
 800a5d0:	da09      	bge.n	800a5e6 <strtof+0x46>
 800a5d2:	f000 ff4d 	bl	800b470 <nanf>
 800a5d6:	eeb1 8a40 	vneg.f32	s16, s0
 800a5da:	eeb0 0a48 	vmov.f32	s0, s16
 800a5de:	ecbd 8b02 	vpop	{d8}
 800a5e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5e6:	ecbd 8b02 	vpop	{d8}
 800a5ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5ee:	f000 bf3f 	b.w	800b470 <nanf>
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	4629      	mov	r1, r5
 800a5f6:	f7f6 faf7 	bl	8000be8 <__aeabi_d2f>
 800a5fa:	ee08 0a10 	vmov	s16, r0
 800a5fe:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800a658 <strtof+0xb8>
 800a602:	eeb0 7ac8 	vabs.f32	s14, s16
 800a606:	eeb4 7a67 	vcmp.f32	s14, s15
 800a60a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a60e:	dd11      	ble.n	800a634 <strtof+0x94>
 800a610:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 800a614:	4b11      	ldr	r3, [pc, #68]	@ (800a65c <strtof+0xbc>)
 800a616:	f04f 32ff 	mov.w	r2, #4294967295
 800a61a:	4620      	mov	r0, r4
 800a61c:	4639      	mov	r1, r7
 800a61e:	f7f6 fa85 	bl	8000b2c <__aeabi_dcmpun>
 800a622:	b980      	cbnz	r0, 800a646 <strtof+0xa6>
 800a624:	4b0d      	ldr	r3, [pc, #52]	@ (800a65c <strtof+0xbc>)
 800a626:	f04f 32ff 	mov.w	r2, #4294967295
 800a62a:	4620      	mov	r0, r4
 800a62c:	4639      	mov	r1, r7
 800a62e:	f7f6 fa5f 	bl	8000af0 <__aeabi_dcmple>
 800a632:	b940      	cbnz	r0, 800a646 <strtof+0xa6>
 800a634:	ee18 3a10 	vmov	r3, s16
 800a638:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800a63c:	d1cd      	bne.n	800a5da <strtof+0x3a>
 800a63e:	4b08      	ldr	r3, [pc, #32]	@ (800a660 <strtof+0xc0>)
 800a640:	402b      	ands	r3, r5
 800a642:	2b00      	cmp	r3, #0
 800a644:	d0c9      	beq.n	800a5da <strtof+0x3a>
 800a646:	f8d8 3000 	ldr.w	r3, [r8]
 800a64a:	2222      	movs	r2, #34	@ 0x22
 800a64c:	601a      	str	r2, [r3, #0]
 800a64e:	e7c4      	b.n	800a5da <strtof+0x3a>
 800a650:	2000006c 	.word	0x2000006c
 800a654:	0800e2a0 	.word	0x0800e2a0
 800a658:	7f7fffff 	.word	0x7f7fffff
 800a65c:	7fefffff 	.word	0x7fefffff
 800a660:	7ff00000 	.word	0x7ff00000
 800a664:	200001d8 	.word	0x200001d8

0800a668 <_strtol_l.isra.0>:
 800a668:	2b24      	cmp	r3, #36	@ 0x24
 800a66a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a66e:	4686      	mov	lr, r0
 800a670:	4690      	mov	r8, r2
 800a672:	d801      	bhi.n	800a678 <_strtol_l.isra.0+0x10>
 800a674:	2b01      	cmp	r3, #1
 800a676:	d106      	bne.n	800a686 <_strtol_l.isra.0+0x1e>
 800a678:	f000 feb4 	bl	800b3e4 <__errno>
 800a67c:	2316      	movs	r3, #22
 800a67e:	6003      	str	r3, [r0, #0]
 800a680:	2000      	movs	r0, #0
 800a682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a686:	4834      	ldr	r0, [pc, #208]	@ (800a758 <_strtol_l.isra.0+0xf0>)
 800a688:	460d      	mov	r5, r1
 800a68a:	462a      	mov	r2, r5
 800a68c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a690:	5d06      	ldrb	r6, [r0, r4]
 800a692:	f016 0608 	ands.w	r6, r6, #8
 800a696:	d1f8      	bne.n	800a68a <_strtol_l.isra.0+0x22>
 800a698:	2c2d      	cmp	r4, #45	@ 0x2d
 800a69a:	d110      	bne.n	800a6be <_strtol_l.isra.0+0x56>
 800a69c:	782c      	ldrb	r4, [r5, #0]
 800a69e:	2601      	movs	r6, #1
 800a6a0:	1c95      	adds	r5, r2, #2
 800a6a2:	f033 0210 	bics.w	r2, r3, #16
 800a6a6:	d115      	bne.n	800a6d4 <_strtol_l.isra.0+0x6c>
 800a6a8:	2c30      	cmp	r4, #48	@ 0x30
 800a6aa:	d10d      	bne.n	800a6c8 <_strtol_l.isra.0+0x60>
 800a6ac:	782a      	ldrb	r2, [r5, #0]
 800a6ae:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a6b2:	2a58      	cmp	r2, #88	@ 0x58
 800a6b4:	d108      	bne.n	800a6c8 <_strtol_l.isra.0+0x60>
 800a6b6:	786c      	ldrb	r4, [r5, #1]
 800a6b8:	3502      	adds	r5, #2
 800a6ba:	2310      	movs	r3, #16
 800a6bc:	e00a      	b.n	800a6d4 <_strtol_l.isra.0+0x6c>
 800a6be:	2c2b      	cmp	r4, #43	@ 0x2b
 800a6c0:	bf04      	itt	eq
 800a6c2:	782c      	ldrbeq	r4, [r5, #0]
 800a6c4:	1c95      	addeq	r5, r2, #2
 800a6c6:	e7ec      	b.n	800a6a2 <_strtol_l.isra.0+0x3a>
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1f6      	bne.n	800a6ba <_strtol_l.isra.0+0x52>
 800a6cc:	2c30      	cmp	r4, #48	@ 0x30
 800a6ce:	bf14      	ite	ne
 800a6d0:	230a      	movne	r3, #10
 800a6d2:	2308      	moveq	r3, #8
 800a6d4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a6d8:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a6dc:	2200      	movs	r2, #0
 800a6de:	fbbc f9f3 	udiv	r9, ip, r3
 800a6e2:	4610      	mov	r0, r2
 800a6e4:	fb03 ca19 	mls	sl, r3, r9, ip
 800a6e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a6ec:	2f09      	cmp	r7, #9
 800a6ee:	d80f      	bhi.n	800a710 <_strtol_l.isra.0+0xa8>
 800a6f0:	463c      	mov	r4, r7
 800a6f2:	42a3      	cmp	r3, r4
 800a6f4:	dd1b      	ble.n	800a72e <_strtol_l.isra.0+0xc6>
 800a6f6:	1c57      	adds	r7, r2, #1
 800a6f8:	d007      	beq.n	800a70a <_strtol_l.isra.0+0xa2>
 800a6fa:	4581      	cmp	r9, r0
 800a6fc:	d314      	bcc.n	800a728 <_strtol_l.isra.0+0xc0>
 800a6fe:	d101      	bne.n	800a704 <_strtol_l.isra.0+0x9c>
 800a700:	45a2      	cmp	sl, r4
 800a702:	db11      	blt.n	800a728 <_strtol_l.isra.0+0xc0>
 800a704:	fb00 4003 	mla	r0, r0, r3, r4
 800a708:	2201      	movs	r2, #1
 800a70a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a70e:	e7eb      	b.n	800a6e8 <_strtol_l.isra.0+0x80>
 800a710:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a714:	2f19      	cmp	r7, #25
 800a716:	d801      	bhi.n	800a71c <_strtol_l.isra.0+0xb4>
 800a718:	3c37      	subs	r4, #55	@ 0x37
 800a71a:	e7ea      	b.n	800a6f2 <_strtol_l.isra.0+0x8a>
 800a71c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a720:	2f19      	cmp	r7, #25
 800a722:	d804      	bhi.n	800a72e <_strtol_l.isra.0+0xc6>
 800a724:	3c57      	subs	r4, #87	@ 0x57
 800a726:	e7e4      	b.n	800a6f2 <_strtol_l.isra.0+0x8a>
 800a728:	f04f 32ff 	mov.w	r2, #4294967295
 800a72c:	e7ed      	b.n	800a70a <_strtol_l.isra.0+0xa2>
 800a72e:	1c53      	adds	r3, r2, #1
 800a730:	d108      	bne.n	800a744 <_strtol_l.isra.0+0xdc>
 800a732:	2322      	movs	r3, #34	@ 0x22
 800a734:	f8ce 3000 	str.w	r3, [lr]
 800a738:	4660      	mov	r0, ip
 800a73a:	f1b8 0f00 	cmp.w	r8, #0
 800a73e:	d0a0      	beq.n	800a682 <_strtol_l.isra.0+0x1a>
 800a740:	1e69      	subs	r1, r5, #1
 800a742:	e006      	b.n	800a752 <_strtol_l.isra.0+0xea>
 800a744:	b106      	cbz	r6, 800a748 <_strtol_l.isra.0+0xe0>
 800a746:	4240      	negs	r0, r0
 800a748:	f1b8 0f00 	cmp.w	r8, #0
 800a74c:	d099      	beq.n	800a682 <_strtol_l.isra.0+0x1a>
 800a74e:	2a00      	cmp	r2, #0
 800a750:	d1f6      	bne.n	800a740 <_strtol_l.isra.0+0xd8>
 800a752:	f8c8 1000 	str.w	r1, [r8]
 800a756:	e794      	b.n	800a682 <_strtol_l.isra.0+0x1a>
 800a758:	0800e2f9 	.word	0x0800e2f9

0800a75c <strtol>:
 800a75c:	4613      	mov	r3, r2
 800a75e:	460a      	mov	r2, r1
 800a760:	4601      	mov	r1, r0
 800a762:	4802      	ldr	r0, [pc, #8]	@ (800a76c <strtol+0x10>)
 800a764:	6800      	ldr	r0, [r0, #0]
 800a766:	f7ff bf7f 	b.w	800a668 <_strtol_l.isra.0>
 800a76a:	bf00      	nop
 800a76c:	200001d8 	.word	0x200001d8

0800a770 <__cvt>:
 800a770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a774:	ec57 6b10 	vmov	r6, r7, d0
 800a778:	2f00      	cmp	r7, #0
 800a77a:	460c      	mov	r4, r1
 800a77c:	4619      	mov	r1, r3
 800a77e:	463b      	mov	r3, r7
 800a780:	bfbb      	ittet	lt
 800a782:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a786:	461f      	movlt	r7, r3
 800a788:	2300      	movge	r3, #0
 800a78a:	232d      	movlt	r3, #45	@ 0x2d
 800a78c:	700b      	strb	r3, [r1, #0]
 800a78e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a790:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a794:	4691      	mov	r9, r2
 800a796:	f023 0820 	bic.w	r8, r3, #32
 800a79a:	bfbc      	itt	lt
 800a79c:	4632      	movlt	r2, r6
 800a79e:	4616      	movlt	r6, r2
 800a7a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a7a4:	d005      	beq.n	800a7b2 <__cvt+0x42>
 800a7a6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a7aa:	d100      	bne.n	800a7ae <__cvt+0x3e>
 800a7ac:	3401      	adds	r4, #1
 800a7ae:	2102      	movs	r1, #2
 800a7b0:	e000      	b.n	800a7b4 <__cvt+0x44>
 800a7b2:	2103      	movs	r1, #3
 800a7b4:	ab03      	add	r3, sp, #12
 800a7b6:	9301      	str	r3, [sp, #4]
 800a7b8:	ab02      	add	r3, sp, #8
 800a7ba:	9300      	str	r3, [sp, #0]
 800a7bc:	ec47 6b10 	vmov	d0, r6, r7
 800a7c0:	4653      	mov	r3, sl
 800a7c2:	4622      	mov	r2, r4
 800a7c4:	f000 fee4 	bl	800b590 <_dtoa_r>
 800a7c8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a7cc:	4605      	mov	r5, r0
 800a7ce:	d119      	bne.n	800a804 <__cvt+0x94>
 800a7d0:	f019 0f01 	tst.w	r9, #1
 800a7d4:	d00e      	beq.n	800a7f4 <__cvt+0x84>
 800a7d6:	eb00 0904 	add.w	r9, r0, r4
 800a7da:	2200      	movs	r2, #0
 800a7dc:	2300      	movs	r3, #0
 800a7de:	4630      	mov	r0, r6
 800a7e0:	4639      	mov	r1, r7
 800a7e2:	f7f6 f971 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7e6:	b108      	cbz	r0, 800a7ec <__cvt+0x7c>
 800a7e8:	f8cd 900c 	str.w	r9, [sp, #12]
 800a7ec:	2230      	movs	r2, #48	@ 0x30
 800a7ee:	9b03      	ldr	r3, [sp, #12]
 800a7f0:	454b      	cmp	r3, r9
 800a7f2:	d31e      	bcc.n	800a832 <__cvt+0xc2>
 800a7f4:	9b03      	ldr	r3, [sp, #12]
 800a7f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7f8:	1b5b      	subs	r3, r3, r5
 800a7fa:	4628      	mov	r0, r5
 800a7fc:	6013      	str	r3, [r2, #0]
 800a7fe:	b004      	add	sp, #16
 800a800:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a804:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a808:	eb00 0904 	add.w	r9, r0, r4
 800a80c:	d1e5      	bne.n	800a7da <__cvt+0x6a>
 800a80e:	7803      	ldrb	r3, [r0, #0]
 800a810:	2b30      	cmp	r3, #48	@ 0x30
 800a812:	d10a      	bne.n	800a82a <__cvt+0xba>
 800a814:	2200      	movs	r2, #0
 800a816:	2300      	movs	r3, #0
 800a818:	4630      	mov	r0, r6
 800a81a:	4639      	mov	r1, r7
 800a81c:	f7f6 f954 	bl	8000ac8 <__aeabi_dcmpeq>
 800a820:	b918      	cbnz	r0, 800a82a <__cvt+0xba>
 800a822:	f1c4 0401 	rsb	r4, r4, #1
 800a826:	f8ca 4000 	str.w	r4, [sl]
 800a82a:	f8da 3000 	ldr.w	r3, [sl]
 800a82e:	4499      	add	r9, r3
 800a830:	e7d3      	b.n	800a7da <__cvt+0x6a>
 800a832:	1c59      	adds	r1, r3, #1
 800a834:	9103      	str	r1, [sp, #12]
 800a836:	701a      	strb	r2, [r3, #0]
 800a838:	e7d9      	b.n	800a7ee <__cvt+0x7e>

0800a83a <__exponent>:
 800a83a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a83c:	2900      	cmp	r1, #0
 800a83e:	bfba      	itte	lt
 800a840:	4249      	neglt	r1, r1
 800a842:	232d      	movlt	r3, #45	@ 0x2d
 800a844:	232b      	movge	r3, #43	@ 0x2b
 800a846:	2909      	cmp	r1, #9
 800a848:	7002      	strb	r2, [r0, #0]
 800a84a:	7043      	strb	r3, [r0, #1]
 800a84c:	dd29      	ble.n	800a8a2 <__exponent+0x68>
 800a84e:	f10d 0307 	add.w	r3, sp, #7
 800a852:	461d      	mov	r5, r3
 800a854:	270a      	movs	r7, #10
 800a856:	461a      	mov	r2, r3
 800a858:	fbb1 f6f7 	udiv	r6, r1, r7
 800a85c:	fb07 1416 	mls	r4, r7, r6, r1
 800a860:	3430      	adds	r4, #48	@ 0x30
 800a862:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a866:	460c      	mov	r4, r1
 800a868:	2c63      	cmp	r4, #99	@ 0x63
 800a86a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a86e:	4631      	mov	r1, r6
 800a870:	dcf1      	bgt.n	800a856 <__exponent+0x1c>
 800a872:	3130      	adds	r1, #48	@ 0x30
 800a874:	1e94      	subs	r4, r2, #2
 800a876:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a87a:	1c41      	adds	r1, r0, #1
 800a87c:	4623      	mov	r3, r4
 800a87e:	42ab      	cmp	r3, r5
 800a880:	d30a      	bcc.n	800a898 <__exponent+0x5e>
 800a882:	f10d 0309 	add.w	r3, sp, #9
 800a886:	1a9b      	subs	r3, r3, r2
 800a888:	42ac      	cmp	r4, r5
 800a88a:	bf88      	it	hi
 800a88c:	2300      	movhi	r3, #0
 800a88e:	3302      	adds	r3, #2
 800a890:	4403      	add	r3, r0
 800a892:	1a18      	subs	r0, r3, r0
 800a894:	b003      	add	sp, #12
 800a896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a898:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a89c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a8a0:	e7ed      	b.n	800a87e <__exponent+0x44>
 800a8a2:	2330      	movs	r3, #48	@ 0x30
 800a8a4:	3130      	adds	r1, #48	@ 0x30
 800a8a6:	7083      	strb	r3, [r0, #2]
 800a8a8:	70c1      	strb	r1, [r0, #3]
 800a8aa:	1d03      	adds	r3, r0, #4
 800a8ac:	e7f1      	b.n	800a892 <__exponent+0x58>
	...

0800a8b0 <_printf_float>:
 800a8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b4:	b08d      	sub	sp, #52	@ 0x34
 800a8b6:	460c      	mov	r4, r1
 800a8b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a8bc:	4616      	mov	r6, r2
 800a8be:	461f      	mov	r7, r3
 800a8c0:	4605      	mov	r5, r0
 800a8c2:	f000 fd45 	bl	800b350 <_localeconv_r>
 800a8c6:	6803      	ldr	r3, [r0, #0]
 800a8c8:	9304      	str	r3, [sp, #16]
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	f7f5 fcd0 	bl	8000270 <strlen>
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8d4:	f8d8 3000 	ldr.w	r3, [r8]
 800a8d8:	9005      	str	r0, [sp, #20]
 800a8da:	3307      	adds	r3, #7
 800a8dc:	f023 0307 	bic.w	r3, r3, #7
 800a8e0:	f103 0208 	add.w	r2, r3, #8
 800a8e4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a8e8:	f8d4 b000 	ldr.w	fp, [r4]
 800a8ec:	f8c8 2000 	str.w	r2, [r8]
 800a8f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a8f4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a8f8:	9307      	str	r3, [sp, #28]
 800a8fa:	f8cd 8018 	str.w	r8, [sp, #24]
 800a8fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a902:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a906:	4b9c      	ldr	r3, [pc, #624]	@ (800ab78 <_printf_float+0x2c8>)
 800a908:	f04f 32ff 	mov.w	r2, #4294967295
 800a90c:	f7f6 f90e 	bl	8000b2c <__aeabi_dcmpun>
 800a910:	bb70      	cbnz	r0, 800a970 <_printf_float+0xc0>
 800a912:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a916:	4b98      	ldr	r3, [pc, #608]	@ (800ab78 <_printf_float+0x2c8>)
 800a918:	f04f 32ff 	mov.w	r2, #4294967295
 800a91c:	f7f6 f8e8 	bl	8000af0 <__aeabi_dcmple>
 800a920:	bb30      	cbnz	r0, 800a970 <_printf_float+0xc0>
 800a922:	2200      	movs	r2, #0
 800a924:	2300      	movs	r3, #0
 800a926:	4640      	mov	r0, r8
 800a928:	4649      	mov	r1, r9
 800a92a:	f7f6 f8d7 	bl	8000adc <__aeabi_dcmplt>
 800a92e:	b110      	cbz	r0, 800a936 <_printf_float+0x86>
 800a930:	232d      	movs	r3, #45	@ 0x2d
 800a932:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a936:	4a91      	ldr	r2, [pc, #580]	@ (800ab7c <_printf_float+0x2cc>)
 800a938:	4b91      	ldr	r3, [pc, #580]	@ (800ab80 <_printf_float+0x2d0>)
 800a93a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a93e:	bf8c      	ite	hi
 800a940:	4690      	movhi	r8, r2
 800a942:	4698      	movls	r8, r3
 800a944:	2303      	movs	r3, #3
 800a946:	6123      	str	r3, [r4, #16]
 800a948:	f02b 0304 	bic.w	r3, fp, #4
 800a94c:	6023      	str	r3, [r4, #0]
 800a94e:	f04f 0900 	mov.w	r9, #0
 800a952:	9700      	str	r7, [sp, #0]
 800a954:	4633      	mov	r3, r6
 800a956:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a958:	4621      	mov	r1, r4
 800a95a:	4628      	mov	r0, r5
 800a95c:	f000 f9d2 	bl	800ad04 <_printf_common>
 800a960:	3001      	adds	r0, #1
 800a962:	f040 808d 	bne.w	800aa80 <_printf_float+0x1d0>
 800a966:	f04f 30ff 	mov.w	r0, #4294967295
 800a96a:	b00d      	add	sp, #52	@ 0x34
 800a96c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a970:	4642      	mov	r2, r8
 800a972:	464b      	mov	r3, r9
 800a974:	4640      	mov	r0, r8
 800a976:	4649      	mov	r1, r9
 800a978:	f7f6 f8d8 	bl	8000b2c <__aeabi_dcmpun>
 800a97c:	b140      	cbz	r0, 800a990 <_printf_float+0xe0>
 800a97e:	464b      	mov	r3, r9
 800a980:	2b00      	cmp	r3, #0
 800a982:	bfbc      	itt	lt
 800a984:	232d      	movlt	r3, #45	@ 0x2d
 800a986:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a98a:	4a7e      	ldr	r2, [pc, #504]	@ (800ab84 <_printf_float+0x2d4>)
 800a98c:	4b7e      	ldr	r3, [pc, #504]	@ (800ab88 <_printf_float+0x2d8>)
 800a98e:	e7d4      	b.n	800a93a <_printf_float+0x8a>
 800a990:	6863      	ldr	r3, [r4, #4]
 800a992:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a996:	9206      	str	r2, [sp, #24]
 800a998:	1c5a      	adds	r2, r3, #1
 800a99a:	d13b      	bne.n	800aa14 <_printf_float+0x164>
 800a99c:	2306      	movs	r3, #6
 800a99e:	6063      	str	r3, [r4, #4]
 800a9a0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	6022      	str	r2, [r4, #0]
 800a9a8:	9303      	str	r3, [sp, #12]
 800a9aa:	ab0a      	add	r3, sp, #40	@ 0x28
 800a9ac:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a9b0:	ab09      	add	r3, sp, #36	@ 0x24
 800a9b2:	9300      	str	r3, [sp, #0]
 800a9b4:	6861      	ldr	r1, [r4, #4]
 800a9b6:	ec49 8b10 	vmov	d0, r8, r9
 800a9ba:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a9be:	4628      	mov	r0, r5
 800a9c0:	f7ff fed6 	bl	800a770 <__cvt>
 800a9c4:	9b06      	ldr	r3, [sp, #24]
 800a9c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a9c8:	2b47      	cmp	r3, #71	@ 0x47
 800a9ca:	4680      	mov	r8, r0
 800a9cc:	d129      	bne.n	800aa22 <_printf_float+0x172>
 800a9ce:	1cc8      	adds	r0, r1, #3
 800a9d0:	db02      	blt.n	800a9d8 <_printf_float+0x128>
 800a9d2:	6863      	ldr	r3, [r4, #4]
 800a9d4:	4299      	cmp	r1, r3
 800a9d6:	dd41      	ble.n	800aa5c <_printf_float+0x1ac>
 800a9d8:	f1aa 0a02 	sub.w	sl, sl, #2
 800a9dc:	fa5f fa8a 	uxtb.w	sl, sl
 800a9e0:	3901      	subs	r1, #1
 800a9e2:	4652      	mov	r2, sl
 800a9e4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a9e8:	9109      	str	r1, [sp, #36]	@ 0x24
 800a9ea:	f7ff ff26 	bl	800a83a <__exponent>
 800a9ee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a9f0:	1813      	adds	r3, r2, r0
 800a9f2:	2a01      	cmp	r2, #1
 800a9f4:	4681      	mov	r9, r0
 800a9f6:	6123      	str	r3, [r4, #16]
 800a9f8:	dc02      	bgt.n	800aa00 <_printf_float+0x150>
 800a9fa:	6822      	ldr	r2, [r4, #0]
 800a9fc:	07d2      	lsls	r2, r2, #31
 800a9fe:	d501      	bpl.n	800aa04 <_printf_float+0x154>
 800aa00:	3301      	adds	r3, #1
 800aa02:	6123      	str	r3, [r4, #16]
 800aa04:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d0a2      	beq.n	800a952 <_printf_float+0xa2>
 800aa0c:	232d      	movs	r3, #45	@ 0x2d
 800aa0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa12:	e79e      	b.n	800a952 <_printf_float+0xa2>
 800aa14:	9a06      	ldr	r2, [sp, #24]
 800aa16:	2a47      	cmp	r2, #71	@ 0x47
 800aa18:	d1c2      	bne.n	800a9a0 <_printf_float+0xf0>
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d1c0      	bne.n	800a9a0 <_printf_float+0xf0>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	e7bd      	b.n	800a99e <_printf_float+0xee>
 800aa22:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa26:	d9db      	bls.n	800a9e0 <_printf_float+0x130>
 800aa28:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aa2c:	d118      	bne.n	800aa60 <_printf_float+0x1b0>
 800aa2e:	2900      	cmp	r1, #0
 800aa30:	6863      	ldr	r3, [r4, #4]
 800aa32:	dd0b      	ble.n	800aa4c <_printf_float+0x19c>
 800aa34:	6121      	str	r1, [r4, #16]
 800aa36:	b913      	cbnz	r3, 800aa3e <_printf_float+0x18e>
 800aa38:	6822      	ldr	r2, [r4, #0]
 800aa3a:	07d0      	lsls	r0, r2, #31
 800aa3c:	d502      	bpl.n	800aa44 <_printf_float+0x194>
 800aa3e:	3301      	adds	r3, #1
 800aa40:	440b      	add	r3, r1
 800aa42:	6123      	str	r3, [r4, #16]
 800aa44:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aa46:	f04f 0900 	mov.w	r9, #0
 800aa4a:	e7db      	b.n	800aa04 <_printf_float+0x154>
 800aa4c:	b913      	cbnz	r3, 800aa54 <_printf_float+0x1a4>
 800aa4e:	6822      	ldr	r2, [r4, #0]
 800aa50:	07d2      	lsls	r2, r2, #31
 800aa52:	d501      	bpl.n	800aa58 <_printf_float+0x1a8>
 800aa54:	3302      	adds	r3, #2
 800aa56:	e7f4      	b.n	800aa42 <_printf_float+0x192>
 800aa58:	2301      	movs	r3, #1
 800aa5a:	e7f2      	b.n	800aa42 <_printf_float+0x192>
 800aa5c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aa60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa62:	4299      	cmp	r1, r3
 800aa64:	db05      	blt.n	800aa72 <_printf_float+0x1c2>
 800aa66:	6823      	ldr	r3, [r4, #0]
 800aa68:	6121      	str	r1, [r4, #16]
 800aa6a:	07d8      	lsls	r0, r3, #31
 800aa6c:	d5ea      	bpl.n	800aa44 <_printf_float+0x194>
 800aa6e:	1c4b      	adds	r3, r1, #1
 800aa70:	e7e7      	b.n	800aa42 <_printf_float+0x192>
 800aa72:	2900      	cmp	r1, #0
 800aa74:	bfd4      	ite	le
 800aa76:	f1c1 0202 	rsble	r2, r1, #2
 800aa7a:	2201      	movgt	r2, #1
 800aa7c:	4413      	add	r3, r2
 800aa7e:	e7e0      	b.n	800aa42 <_printf_float+0x192>
 800aa80:	6823      	ldr	r3, [r4, #0]
 800aa82:	055a      	lsls	r2, r3, #21
 800aa84:	d407      	bmi.n	800aa96 <_printf_float+0x1e6>
 800aa86:	6923      	ldr	r3, [r4, #16]
 800aa88:	4642      	mov	r2, r8
 800aa8a:	4631      	mov	r1, r6
 800aa8c:	4628      	mov	r0, r5
 800aa8e:	47b8      	blx	r7
 800aa90:	3001      	adds	r0, #1
 800aa92:	d12b      	bne.n	800aaec <_printf_float+0x23c>
 800aa94:	e767      	b.n	800a966 <_printf_float+0xb6>
 800aa96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa9a:	f240 80dd 	bls.w	800ac58 <_printf_float+0x3a8>
 800aa9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	f7f6 f80f 	bl	8000ac8 <__aeabi_dcmpeq>
 800aaaa:	2800      	cmp	r0, #0
 800aaac:	d033      	beq.n	800ab16 <_printf_float+0x266>
 800aaae:	4a37      	ldr	r2, [pc, #220]	@ (800ab8c <_printf_float+0x2dc>)
 800aab0:	2301      	movs	r3, #1
 800aab2:	4631      	mov	r1, r6
 800aab4:	4628      	mov	r0, r5
 800aab6:	47b8      	blx	r7
 800aab8:	3001      	adds	r0, #1
 800aaba:	f43f af54 	beq.w	800a966 <_printf_float+0xb6>
 800aabe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aac2:	4543      	cmp	r3, r8
 800aac4:	db02      	blt.n	800aacc <_printf_float+0x21c>
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	07d8      	lsls	r0, r3, #31
 800aaca:	d50f      	bpl.n	800aaec <_printf_float+0x23c>
 800aacc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aad0:	4631      	mov	r1, r6
 800aad2:	4628      	mov	r0, r5
 800aad4:	47b8      	blx	r7
 800aad6:	3001      	adds	r0, #1
 800aad8:	f43f af45 	beq.w	800a966 <_printf_float+0xb6>
 800aadc:	f04f 0900 	mov.w	r9, #0
 800aae0:	f108 38ff 	add.w	r8, r8, #4294967295
 800aae4:	f104 0a1a 	add.w	sl, r4, #26
 800aae8:	45c8      	cmp	r8, r9
 800aaea:	dc09      	bgt.n	800ab00 <_printf_float+0x250>
 800aaec:	6823      	ldr	r3, [r4, #0]
 800aaee:	079b      	lsls	r3, r3, #30
 800aaf0:	f100 8103 	bmi.w	800acfa <_printf_float+0x44a>
 800aaf4:	68e0      	ldr	r0, [r4, #12]
 800aaf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aaf8:	4298      	cmp	r0, r3
 800aafa:	bfb8      	it	lt
 800aafc:	4618      	movlt	r0, r3
 800aafe:	e734      	b.n	800a96a <_printf_float+0xba>
 800ab00:	2301      	movs	r3, #1
 800ab02:	4652      	mov	r2, sl
 800ab04:	4631      	mov	r1, r6
 800ab06:	4628      	mov	r0, r5
 800ab08:	47b8      	blx	r7
 800ab0a:	3001      	adds	r0, #1
 800ab0c:	f43f af2b 	beq.w	800a966 <_printf_float+0xb6>
 800ab10:	f109 0901 	add.w	r9, r9, #1
 800ab14:	e7e8      	b.n	800aae8 <_printf_float+0x238>
 800ab16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	dc39      	bgt.n	800ab90 <_printf_float+0x2e0>
 800ab1c:	4a1b      	ldr	r2, [pc, #108]	@ (800ab8c <_printf_float+0x2dc>)
 800ab1e:	2301      	movs	r3, #1
 800ab20:	4631      	mov	r1, r6
 800ab22:	4628      	mov	r0, r5
 800ab24:	47b8      	blx	r7
 800ab26:	3001      	adds	r0, #1
 800ab28:	f43f af1d 	beq.w	800a966 <_printf_float+0xb6>
 800ab2c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ab30:	ea59 0303 	orrs.w	r3, r9, r3
 800ab34:	d102      	bne.n	800ab3c <_printf_float+0x28c>
 800ab36:	6823      	ldr	r3, [r4, #0]
 800ab38:	07d9      	lsls	r1, r3, #31
 800ab3a:	d5d7      	bpl.n	800aaec <_printf_float+0x23c>
 800ab3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab40:	4631      	mov	r1, r6
 800ab42:	4628      	mov	r0, r5
 800ab44:	47b8      	blx	r7
 800ab46:	3001      	adds	r0, #1
 800ab48:	f43f af0d 	beq.w	800a966 <_printf_float+0xb6>
 800ab4c:	f04f 0a00 	mov.w	sl, #0
 800ab50:	f104 0b1a 	add.w	fp, r4, #26
 800ab54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab56:	425b      	negs	r3, r3
 800ab58:	4553      	cmp	r3, sl
 800ab5a:	dc01      	bgt.n	800ab60 <_printf_float+0x2b0>
 800ab5c:	464b      	mov	r3, r9
 800ab5e:	e793      	b.n	800aa88 <_printf_float+0x1d8>
 800ab60:	2301      	movs	r3, #1
 800ab62:	465a      	mov	r2, fp
 800ab64:	4631      	mov	r1, r6
 800ab66:	4628      	mov	r0, r5
 800ab68:	47b8      	blx	r7
 800ab6a:	3001      	adds	r0, #1
 800ab6c:	f43f aefb 	beq.w	800a966 <_printf_float+0xb6>
 800ab70:	f10a 0a01 	add.w	sl, sl, #1
 800ab74:	e7ee      	b.n	800ab54 <_printf_float+0x2a4>
 800ab76:	bf00      	nop
 800ab78:	7fefffff 	.word	0x7fefffff
 800ab7c:	0800e0d6 	.word	0x0800e0d6
 800ab80:	0800e0d2 	.word	0x0800e0d2
 800ab84:	0800e0de 	.word	0x0800e0de
 800ab88:	0800e0da 	.word	0x0800e0da
 800ab8c:	0800e0e2 	.word	0x0800e0e2
 800ab90:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab92:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab96:	4553      	cmp	r3, sl
 800ab98:	bfa8      	it	ge
 800ab9a:	4653      	movge	r3, sl
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	4699      	mov	r9, r3
 800aba0:	dc36      	bgt.n	800ac10 <_printf_float+0x360>
 800aba2:	f04f 0b00 	mov.w	fp, #0
 800aba6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abaa:	f104 021a 	add.w	r2, r4, #26
 800abae:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800abb0:	9306      	str	r3, [sp, #24]
 800abb2:	eba3 0309 	sub.w	r3, r3, r9
 800abb6:	455b      	cmp	r3, fp
 800abb8:	dc31      	bgt.n	800ac1e <_printf_float+0x36e>
 800abba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abbc:	459a      	cmp	sl, r3
 800abbe:	dc3a      	bgt.n	800ac36 <_printf_float+0x386>
 800abc0:	6823      	ldr	r3, [r4, #0]
 800abc2:	07da      	lsls	r2, r3, #31
 800abc4:	d437      	bmi.n	800ac36 <_printf_float+0x386>
 800abc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abc8:	ebaa 0903 	sub.w	r9, sl, r3
 800abcc:	9b06      	ldr	r3, [sp, #24]
 800abce:	ebaa 0303 	sub.w	r3, sl, r3
 800abd2:	4599      	cmp	r9, r3
 800abd4:	bfa8      	it	ge
 800abd6:	4699      	movge	r9, r3
 800abd8:	f1b9 0f00 	cmp.w	r9, #0
 800abdc:	dc33      	bgt.n	800ac46 <_printf_float+0x396>
 800abde:	f04f 0800 	mov.w	r8, #0
 800abe2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abe6:	f104 0b1a 	add.w	fp, r4, #26
 800abea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abec:	ebaa 0303 	sub.w	r3, sl, r3
 800abf0:	eba3 0309 	sub.w	r3, r3, r9
 800abf4:	4543      	cmp	r3, r8
 800abf6:	f77f af79 	ble.w	800aaec <_printf_float+0x23c>
 800abfa:	2301      	movs	r3, #1
 800abfc:	465a      	mov	r2, fp
 800abfe:	4631      	mov	r1, r6
 800ac00:	4628      	mov	r0, r5
 800ac02:	47b8      	blx	r7
 800ac04:	3001      	adds	r0, #1
 800ac06:	f43f aeae 	beq.w	800a966 <_printf_float+0xb6>
 800ac0a:	f108 0801 	add.w	r8, r8, #1
 800ac0e:	e7ec      	b.n	800abea <_printf_float+0x33a>
 800ac10:	4642      	mov	r2, r8
 800ac12:	4631      	mov	r1, r6
 800ac14:	4628      	mov	r0, r5
 800ac16:	47b8      	blx	r7
 800ac18:	3001      	adds	r0, #1
 800ac1a:	d1c2      	bne.n	800aba2 <_printf_float+0x2f2>
 800ac1c:	e6a3      	b.n	800a966 <_printf_float+0xb6>
 800ac1e:	2301      	movs	r3, #1
 800ac20:	4631      	mov	r1, r6
 800ac22:	4628      	mov	r0, r5
 800ac24:	9206      	str	r2, [sp, #24]
 800ac26:	47b8      	blx	r7
 800ac28:	3001      	adds	r0, #1
 800ac2a:	f43f ae9c 	beq.w	800a966 <_printf_float+0xb6>
 800ac2e:	9a06      	ldr	r2, [sp, #24]
 800ac30:	f10b 0b01 	add.w	fp, fp, #1
 800ac34:	e7bb      	b.n	800abae <_printf_float+0x2fe>
 800ac36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac3a:	4631      	mov	r1, r6
 800ac3c:	4628      	mov	r0, r5
 800ac3e:	47b8      	blx	r7
 800ac40:	3001      	adds	r0, #1
 800ac42:	d1c0      	bne.n	800abc6 <_printf_float+0x316>
 800ac44:	e68f      	b.n	800a966 <_printf_float+0xb6>
 800ac46:	9a06      	ldr	r2, [sp, #24]
 800ac48:	464b      	mov	r3, r9
 800ac4a:	4442      	add	r2, r8
 800ac4c:	4631      	mov	r1, r6
 800ac4e:	4628      	mov	r0, r5
 800ac50:	47b8      	blx	r7
 800ac52:	3001      	adds	r0, #1
 800ac54:	d1c3      	bne.n	800abde <_printf_float+0x32e>
 800ac56:	e686      	b.n	800a966 <_printf_float+0xb6>
 800ac58:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac5c:	f1ba 0f01 	cmp.w	sl, #1
 800ac60:	dc01      	bgt.n	800ac66 <_printf_float+0x3b6>
 800ac62:	07db      	lsls	r3, r3, #31
 800ac64:	d536      	bpl.n	800acd4 <_printf_float+0x424>
 800ac66:	2301      	movs	r3, #1
 800ac68:	4642      	mov	r2, r8
 800ac6a:	4631      	mov	r1, r6
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	47b8      	blx	r7
 800ac70:	3001      	adds	r0, #1
 800ac72:	f43f ae78 	beq.w	800a966 <_printf_float+0xb6>
 800ac76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac7a:	4631      	mov	r1, r6
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	47b8      	blx	r7
 800ac80:	3001      	adds	r0, #1
 800ac82:	f43f ae70 	beq.w	800a966 <_printf_float+0xb6>
 800ac86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac92:	f7f5 ff19 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac96:	b9c0      	cbnz	r0, 800acca <_printf_float+0x41a>
 800ac98:	4653      	mov	r3, sl
 800ac9a:	f108 0201 	add.w	r2, r8, #1
 800ac9e:	4631      	mov	r1, r6
 800aca0:	4628      	mov	r0, r5
 800aca2:	47b8      	blx	r7
 800aca4:	3001      	adds	r0, #1
 800aca6:	d10c      	bne.n	800acc2 <_printf_float+0x412>
 800aca8:	e65d      	b.n	800a966 <_printf_float+0xb6>
 800acaa:	2301      	movs	r3, #1
 800acac:	465a      	mov	r2, fp
 800acae:	4631      	mov	r1, r6
 800acb0:	4628      	mov	r0, r5
 800acb2:	47b8      	blx	r7
 800acb4:	3001      	adds	r0, #1
 800acb6:	f43f ae56 	beq.w	800a966 <_printf_float+0xb6>
 800acba:	f108 0801 	add.w	r8, r8, #1
 800acbe:	45d0      	cmp	r8, sl
 800acc0:	dbf3      	blt.n	800acaa <_printf_float+0x3fa>
 800acc2:	464b      	mov	r3, r9
 800acc4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800acc8:	e6df      	b.n	800aa8a <_printf_float+0x1da>
 800acca:	f04f 0800 	mov.w	r8, #0
 800acce:	f104 0b1a 	add.w	fp, r4, #26
 800acd2:	e7f4      	b.n	800acbe <_printf_float+0x40e>
 800acd4:	2301      	movs	r3, #1
 800acd6:	4642      	mov	r2, r8
 800acd8:	e7e1      	b.n	800ac9e <_printf_float+0x3ee>
 800acda:	2301      	movs	r3, #1
 800acdc:	464a      	mov	r2, r9
 800acde:	4631      	mov	r1, r6
 800ace0:	4628      	mov	r0, r5
 800ace2:	47b8      	blx	r7
 800ace4:	3001      	adds	r0, #1
 800ace6:	f43f ae3e 	beq.w	800a966 <_printf_float+0xb6>
 800acea:	f108 0801 	add.w	r8, r8, #1
 800acee:	68e3      	ldr	r3, [r4, #12]
 800acf0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800acf2:	1a5b      	subs	r3, r3, r1
 800acf4:	4543      	cmp	r3, r8
 800acf6:	dcf0      	bgt.n	800acda <_printf_float+0x42a>
 800acf8:	e6fc      	b.n	800aaf4 <_printf_float+0x244>
 800acfa:	f04f 0800 	mov.w	r8, #0
 800acfe:	f104 0919 	add.w	r9, r4, #25
 800ad02:	e7f4      	b.n	800acee <_printf_float+0x43e>

0800ad04 <_printf_common>:
 800ad04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad08:	4616      	mov	r6, r2
 800ad0a:	4698      	mov	r8, r3
 800ad0c:	688a      	ldr	r2, [r1, #8]
 800ad0e:	690b      	ldr	r3, [r1, #16]
 800ad10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad14:	4293      	cmp	r3, r2
 800ad16:	bfb8      	it	lt
 800ad18:	4613      	movlt	r3, r2
 800ad1a:	6033      	str	r3, [r6, #0]
 800ad1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad20:	4607      	mov	r7, r0
 800ad22:	460c      	mov	r4, r1
 800ad24:	b10a      	cbz	r2, 800ad2a <_printf_common+0x26>
 800ad26:	3301      	adds	r3, #1
 800ad28:	6033      	str	r3, [r6, #0]
 800ad2a:	6823      	ldr	r3, [r4, #0]
 800ad2c:	0699      	lsls	r1, r3, #26
 800ad2e:	bf42      	ittt	mi
 800ad30:	6833      	ldrmi	r3, [r6, #0]
 800ad32:	3302      	addmi	r3, #2
 800ad34:	6033      	strmi	r3, [r6, #0]
 800ad36:	6825      	ldr	r5, [r4, #0]
 800ad38:	f015 0506 	ands.w	r5, r5, #6
 800ad3c:	d106      	bne.n	800ad4c <_printf_common+0x48>
 800ad3e:	f104 0a19 	add.w	sl, r4, #25
 800ad42:	68e3      	ldr	r3, [r4, #12]
 800ad44:	6832      	ldr	r2, [r6, #0]
 800ad46:	1a9b      	subs	r3, r3, r2
 800ad48:	42ab      	cmp	r3, r5
 800ad4a:	dc26      	bgt.n	800ad9a <_printf_common+0x96>
 800ad4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad50:	6822      	ldr	r2, [r4, #0]
 800ad52:	3b00      	subs	r3, #0
 800ad54:	bf18      	it	ne
 800ad56:	2301      	movne	r3, #1
 800ad58:	0692      	lsls	r2, r2, #26
 800ad5a:	d42b      	bmi.n	800adb4 <_printf_common+0xb0>
 800ad5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad60:	4641      	mov	r1, r8
 800ad62:	4638      	mov	r0, r7
 800ad64:	47c8      	blx	r9
 800ad66:	3001      	adds	r0, #1
 800ad68:	d01e      	beq.n	800ada8 <_printf_common+0xa4>
 800ad6a:	6823      	ldr	r3, [r4, #0]
 800ad6c:	6922      	ldr	r2, [r4, #16]
 800ad6e:	f003 0306 	and.w	r3, r3, #6
 800ad72:	2b04      	cmp	r3, #4
 800ad74:	bf02      	ittt	eq
 800ad76:	68e5      	ldreq	r5, [r4, #12]
 800ad78:	6833      	ldreq	r3, [r6, #0]
 800ad7a:	1aed      	subeq	r5, r5, r3
 800ad7c:	68a3      	ldr	r3, [r4, #8]
 800ad7e:	bf0c      	ite	eq
 800ad80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad84:	2500      	movne	r5, #0
 800ad86:	4293      	cmp	r3, r2
 800ad88:	bfc4      	itt	gt
 800ad8a:	1a9b      	subgt	r3, r3, r2
 800ad8c:	18ed      	addgt	r5, r5, r3
 800ad8e:	2600      	movs	r6, #0
 800ad90:	341a      	adds	r4, #26
 800ad92:	42b5      	cmp	r5, r6
 800ad94:	d11a      	bne.n	800adcc <_printf_common+0xc8>
 800ad96:	2000      	movs	r0, #0
 800ad98:	e008      	b.n	800adac <_printf_common+0xa8>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	4652      	mov	r2, sl
 800ad9e:	4641      	mov	r1, r8
 800ada0:	4638      	mov	r0, r7
 800ada2:	47c8      	blx	r9
 800ada4:	3001      	adds	r0, #1
 800ada6:	d103      	bne.n	800adb0 <_printf_common+0xac>
 800ada8:	f04f 30ff 	mov.w	r0, #4294967295
 800adac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adb0:	3501      	adds	r5, #1
 800adb2:	e7c6      	b.n	800ad42 <_printf_common+0x3e>
 800adb4:	18e1      	adds	r1, r4, r3
 800adb6:	1c5a      	adds	r2, r3, #1
 800adb8:	2030      	movs	r0, #48	@ 0x30
 800adba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800adbe:	4422      	add	r2, r4
 800adc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800adc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800adc8:	3302      	adds	r3, #2
 800adca:	e7c7      	b.n	800ad5c <_printf_common+0x58>
 800adcc:	2301      	movs	r3, #1
 800adce:	4622      	mov	r2, r4
 800add0:	4641      	mov	r1, r8
 800add2:	4638      	mov	r0, r7
 800add4:	47c8      	blx	r9
 800add6:	3001      	adds	r0, #1
 800add8:	d0e6      	beq.n	800ada8 <_printf_common+0xa4>
 800adda:	3601      	adds	r6, #1
 800addc:	e7d9      	b.n	800ad92 <_printf_common+0x8e>
	...

0800ade0 <_printf_i>:
 800ade0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ade4:	7e0f      	ldrb	r7, [r1, #24]
 800ade6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ade8:	2f78      	cmp	r7, #120	@ 0x78
 800adea:	4691      	mov	r9, r2
 800adec:	4680      	mov	r8, r0
 800adee:	460c      	mov	r4, r1
 800adf0:	469a      	mov	sl, r3
 800adf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800adf6:	d807      	bhi.n	800ae08 <_printf_i+0x28>
 800adf8:	2f62      	cmp	r7, #98	@ 0x62
 800adfa:	d80a      	bhi.n	800ae12 <_printf_i+0x32>
 800adfc:	2f00      	cmp	r7, #0
 800adfe:	f000 80d1 	beq.w	800afa4 <_printf_i+0x1c4>
 800ae02:	2f58      	cmp	r7, #88	@ 0x58
 800ae04:	f000 80b8 	beq.w	800af78 <_printf_i+0x198>
 800ae08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae10:	e03a      	b.n	800ae88 <_printf_i+0xa8>
 800ae12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae16:	2b15      	cmp	r3, #21
 800ae18:	d8f6      	bhi.n	800ae08 <_printf_i+0x28>
 800ae1a:	a101      	add	r1, pc, #4	@ (adr r1, 800ae20 <_printf_i+0x40>)
 800ae1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae20:	0800ae79 	.word	0x0800ae79
 800ae24:	0800ae8d 	.word	0x0800ae8d
 800ae28:	0800ae09 	.word	0x0800ae09
 800ae2c:	0800ae09 	.word	0x0800ae09
 800ae30:	0800ae09 	.word	0x0800ae09
 800ae34:	0800ae09 	.word	0x0800ae09
 800ae38:	0800ae8d 	.word	0x0800ae8d
 800ae3c:	0800ae09 	.word	0x0800ae09
 800ae40:	0800ae09 	.word	0x0800ae09
 800ae44:	0800ae09 	.word	0x0800ae09
 800ae48:	0800ae09 	.word	0x0800ae09
 800ae4c:	0800af8b 	.word	0x0800af8b
 800ae50:	0800aeb7 	.word	0x0800aeb7
 800ae54:	0800af45 	.word	0x0800af45
 800ae58:	0800ae09 	.word	0x0800ae09
 800ae5c:	0800ae09 	.word	0x0800ae09
 800ae60:	0800afad 	.word	0x0800afad
 800ae64:	0800ae09 	.word	0x0800ae09
 800ae68:	0800aeb7 	.word	0x0800aeb7
 800ae6c:	0800ae09 	.word	0x0800ae09
 800ae70:	0800ae09 	.word	0x0800ae09
 800ae74:	0800af4d 	.word	0x0800af4d
 800ae78:	6833      	ldr	r3, [r6, #0]
 800ae7a:	1d1a      	adds	r2, r3, #4
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	6032      	str	r2, [r6, #0]
 800ae80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae88:	2301      	movs	r3, #1
 800ae8a:	e09c      	b.n	800afc6 <_printf_i+0x1e6>
 800ae8c:	6833      	ldr	r3, [r6, #0]
 800ae8e:	6820      	ldr	r0, [r4, #0]
 800ae90:	1d19      	adds	r1, r3, #4
 800ae92:	6031      	str	r1, [r6, #0]
 800ae94:	0606      	lsls	r6, r0, #24
 800ae96:	d501      	bpl.n	800ae9c <_printf_i+0xbc>
 800ae98:	681d      	ldr	r5, [r3, #0]
 800ae9a:	e003      	b.n	800aea4 <_printf_i+0xc4>
 800ae9c:	0645      	lsls	r5, r0, #25
 800ae9e:	d5fb      	bpl.n	800ae98 <_printf_i+0xb8>
 800aea0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aea4:	2d00      	cmp	r5, #0
 800aea6:	da03      	bge.n	800aeb0 <_printf_i+0xd0>
 800aea8:	232d      	movs	r3, #45	@ 0x2d
 800aeaa:	426d      	negs	r5, r5
 800aeac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aeb0:	4858      	ldr	r0, [pc, #352]	@ (800b014 <_printf_i+0x234>)
 800aeb2:	230a      	movs	r3, #10
 800aeb4:	e011      	b.n	800aeda <_printf_i+0xfa>
 800aeb6:	6821      	ldr	r1, [r4, #0]
 800aeb8:	6833      	ldr	r3, [r6, #0]
 800aeba:	0608      	lsls	r0, r1, #24
 800aebc:	f853 5b04 	ldr.w	r5, [r3], #4
 800aec0:	d402      	bmi.n	800aec8 <_printf_i+0xe8>
 800aec2:	0649      	lsls	r1, r1, #25
 800aec4:	bf48      	it	mi
 800aec6:	b2ad      	uxthmi	r5, r5
 800aec8:	2f6f      	cmp	r7, #111	@ 0x6f
 800aeca:	4852      	ldr	r0, [pc, #328]	@ (800b014 <_printf_i+0x234>)
 800aecc:	6033      	str	r3, [r6, #0]
 800aece:	bf14      	ite	ne
 800aed0:	230a      	movne	r3, #10
 800aed2:	2308      	moveq	r3, #8
 800aed4:	2100      	movs	r1, #0
 800aed6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aeda:	6866      	ldr	r6, [r4, #4]
 800aedc:	60a6      	str	r6, [r4, #8]
 800aede:	2e00      	cmp	r6, #0
 800aee0:	db05      	blt.n	800aeee <_printf_i+0x10e>
 800aee2:	6821      	ldr	r1, [r4, #0]
 800aee4:	432e      	orrs	r6, r5
 800aee6:	f021 0104 	bic.w	r1, r1, #4
 800aeea:	6021      	str	r1, [r4, #0]
 800aeec:	d04b      	beq.n	800af86 <_printf_i+0x1a6>
 800aeee:	4616      	mov	r6, r2
 800aef0:	fbb5 f1f3 	udiv	r1, r5, r3
 800aef4:	fb03 5711 	mls	r7, r3, r1, r5
 800aef8:	5dc7      	ldrb	r7, [r0, r7]
 800aefa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aefe:	462f      	mov	r7, r5
 800af00:	42bb      	cmp	r3, r7
 800af02:	460d      	mov	r5, r1
 800af04:	d9f4      	bls.n	800aef0 <_printf_i+0x110>
 800af06:	2b08      	cmp	r3, #8
 800af08:	d10b      	bne.n	800af22 <_printf_i+0x142>
 800af0a:	6823      	ldr	r3, [r4, #0]
 800af0c:	07df      	lsls	r7, r3, #31
 800af0e:	d508      	bpl.n	800af22 <_printf_i+0x142>
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	6861      	ldr	r1, [r4, #4]
 800af14:	4299      	cmp	r1, r3
 800af16:	bfde      	ittt	le
 800af18:	2330      	movle	r3, #48	@ 0x30
 800af1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af22:	1b92      	subs	r2, r2, r6
 800af24:	6122      	str	r2, [r4, #16]
 800af26:	f8cd a000 	str.w	sl, [sp]
 800af2a:	464b      	mov	r3, r9
 800af2c:	aa03      	add	r2, sp, #12
 800af2e:	4621      	mov	r1, r4
 800af30:	4640      	mov	r0, r8
 800af32:	f7ff fee7 	bl	800ad04 <_printf_common>
 800af36:	3001      	adds	r0, #1
 800af38:	d14a      	bne.n	800afd0 <_printf_i+0x1f0>
 800af3a:	f04f 30ff 	mov.w	r0, #4294967295
 800af3e:	b004      	add	sp, #16
 800af40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af44:	6823      	ldr	r3, [r4, #0]
 800af46:	f043 0320 	orr.w	r3, r3, #32
 800af4a:	6023      	str	r3, [r4, #0]
 800af4c:	4832      	ldr	r0, [pc, #200]	@ (800b018 <_printf_i+0x238>)
 800af4e:	2778      	movs	r7, #120	@ 0x78
 800af50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af54:	6823      	ldr	r3, [r4, #0]
 800af56:	6831      	ldr	r1, [r6, #0]
 800af58:	061f      	lsls	r7, r3, #24
 800af5a:	f851 5b04 	ldr.w	r5, [r1], #4
 800af5e:	d402      	bmi.n	800af66 <_printf_i+0x186>
 800af60:	065f      	lsls	r7, r3, #25
 800af62:	bf48      	it	mi
 800af64:	b2ad      	uxthmi	r5, r5
 800af66:	6031      	str	r1, [r6, #0]
 800af68:	07d9      	lsls	r1, r3, #31
 800af6a:	bf44      	itt	mi
 800af6c:	f043 0320 	orrmi.w	r3, r3, #32
 800af70:	6023      	strmi	r3, [r4, #0]
 800af72:	b11d      	cbz	r5, 800af7c <_printf_i+0x19c>
 800af74:	2310      	movs	r3, #16
 800af76:	e7ad      	b.n	800aed4 <_printf_i+0xf4>
 800af78:	4826      	ldr	r0, [pc, #152]	@ (800b014 <_printf_i+0x234>)
 800af7a:	e7e9      	b.n	800af50 <_printf_i+0x170>
 800af7c:	6823      	ldr	r3, [r4, #0]
 800af7e:	f023 0320 	bic.w	r3, r3, #32
 800af82:	6023      	str	r3, [r4, #0]
 800af84:	e7f6      	b.n	800af74 <_printf_i+0x194>
 800af86:	4616      	mov	r6, r2
 800af88:	e7bd      	b.n	800af06 <_printf_i+0x126>
 800af8a:	6833      	ldr	r3, [r6, #0]
 800af8c:	6825      	ldr	r5, [r4, #0]
 800af8e:	6961      	ldr	r1, [r4, #20]
 800af90:	1d18      	adds	r0, r3, #4
 800af92:	6030      	str	r0, [r6, #0]
 800af94:	062e      	lsls	r6, r5, #24
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	d501      	bpl.n	800af9e <_printf_i+0x1be>
 800af9a:	6019      	str	r1, [r3, #0]
 800af9c:	e002      	b.n	800afa4 <_printf_i+0x1c4>
 800af9e:	0668      	lsls	r0, r5, #25
 800afa0:	d5fb      	bpl.n	800af9a <_printf_i+0x1ba>
 800afa2:	8019      	strh	r1, [r3, #0]
 800afa4:	2300      	movs	r3, #0
 800afa6:	6123      	str	r3, [r4, #16]
 800afa8:	4616      	mov	r6, r2
 800afaa:	e7bc      	b.n	800af26 <_printf_i+0x146>
 800afac:	6833      	ldr	r3, [r6, #0]
 800afae:	1d1a      	adds	r2, r3, #4
 800afb0:	6032      	str	r2, [r6, #0]
 800afb2:	681e      	ldr	r6, [r3, #0]
 800afb4:	6862      	ldr	r2, [r4, #4]
 800afb6:	2100      	movs	r1, #0
 800afb8:	4630      	mov	r0, r6
 800afba:	f7f5 f909 	bl	80001d0 <memchr>
 800afbe:	b108      	cbz	r0, 800afc4 <_printf_i+0x1e4>
 800afc0:	1b80      	subs	r0, r0, r6
 800afc2:	6060      	str	r0, [r4, #4]
 800afc4:	6863      	ldr	r3, [r4, #4]
 800afc6:	6123      	str	r3, [r4, #16]
 800afc8:	2300      	movs	r3, #0
 800afca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afce:	e7aa      	b.n	800af26 <_printf_i+0x146>
 800afd0:	6923      	ldr	r3, [r4, #16]
 800afd2:	4632      	mov	r2, r6
 800afd4:	4649      	mov	r1, r9
 800afd6:	4640      	mov	r0, r8
 800afd8:	47d0      	blx	sl
 800afda:	3001      	adds	r0, #1
 800afdc:	d0ad      	beq.n	800af3a <_printf_i+0x15a>
 800afde:	6823      	ldr	r3, [r4, #0]
 800afe0:	079b      	lsls	r3, r3, #30
 800afe2:	d413      	bmi.n	800b00c <_printf_i+0x22c>
 800afe4:	68e0      	ldr	r0, [r4, #12]
 800afe6:	9b03      	ldr	r3, [sp, #12]
 800afe8:	4298      	cmp	r0, r3
 800afea:	bfb8      	it	lt
 800afec:	4618      	movlt	r0, r3
 800afee:	e7a6      	b.n	800af3e <_printf_i+0x15e>
 800aff0:	2301      	movs	r3, #1
 800aff2:	4632      	mov	r2, r6
 800aff4:	4649      	mov	r1, r9
 800aff6:	4640      	mov	r0, r8
 800aff8:	47d0      	blx	sl
 800affa:	3001      	adds	r0, #1
 800affc:	d09d      	beq.n	800af3a <_printf_i+0x15a>
 800affe:	3501      	adds	r5, #1
 800b000:	68e3      	ldr	r3, [r4, #12]
 800b002:	9903      	ldr	r1, [sp, #12]
 800b004:	1a5b      	subs	r3, r3, r1
 800b006:	42ab      	cmp	r3, r5
 800b008:	dcf2      	bgt.n	800aff0 <_printf_i+0x210>
 800b00a:	e7eb      	b.n	800afe4 <_printf_i+0x204>
 800b00c:	2500      	movs	r5, #0
 800b00e:	f104 0619 	add.w	r6, r4, #25
 800b012:	e7f5      	b.n	800b000 <_printf_i+0x220>
 800b014:	0800e0e4 	.word	0x0800e0e4
 800b018:	0800e0f5 	.word	0x0800e0f5

0800b01c <std>:
 800b01c:	2300      	movs	r3, #0
 800b01e:	b510      	push	{r4, lr}
 800b020:	4604      	mov	r4, r0
 800b022:	e9c0 3300 	strd	r3, r3, [r0]
 800b026:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b02a:	6083      	str	r3, [r0, #8]
 800b02c:	8181      	strh	r1, [r0, #12]
 800b02e:	6643      	str	r3, [r0, #100]	@ 0x64
 800b030:	81c2      	strh	r2, [r0, #14]
 800b032:	6183      	str	r3, [r0, #24]
 800b034:	4619      	mov	r1, r3
 800b036:	2208      	movs	r2, #8
 800b038:	305c      	adds	r0, #92	@ 0x5c
 800b03a:	f000 f94c 	bl	800b2d6 <memset>
 800b03e:	4b0d      	ldr	r3, [pc, #52]	@ (800b074 <std+0x58>)
 800b040:	6263      	str	r3, [r4, #36]	@ 0x24
 800b042:	4b0d      	ldr	r3, [pc, #52]	@ (800b078 <std+0x5c>)
 800b044:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b046:	4b0d      	ldr	r3, [pc, #52]	@ (800b07c <std+0x60>)
 800b048:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b04a:	4b0d      	ldr	r3, [pc, #52]	@ (800b080 <std+0x64>)
 800b04c:	6323      	str	r3, [r4, #48]	@ 0x30
 800b04e:	4b0d      	ldr	r3, [pc, #52]	@ (800b084 <std+0x68>)
 800b050:	6224      	str	r4, [r4, #32]
 800b052:	429c      	cmp	r4, r3
 800b054:	d006      	beq.n	800b064 <std+0x48>
 800b056:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b05a:	4294      	cmp	r4, r2
 800b05c:	d002      	beq.n	800b064 <std+0x48>
 800b05e:	33d0      	adds	r3, #208	@ 0xd0
 800b060:	429c      	cmp	r4, r3
 800b062:	d105      	bne.n	800b070 <std+0x54>
 800b064:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b06c:	f000 b9e4 	b.w	800b438 <__retarget_lock_init_recursive>
 800b070:	bd10      	pop	{r4, pc}
 800b072:	bf00      	nop
 800b074:	0800b251 	.word	0x0800b251
 800b078:	0800b273 	.word	0x0800b273
 800b07c:	0800b2ab 	.word	0x0800b2ab
 800b080:	0800b2cf 	.word	0x0800b2cf
 800b084:	2000061c 	.word	0x2000061c

0800b088 <stdio_exit_handler>:
 800b088:	4a02      	ldr	r2, [pc, #8]	@ (800b094 <stdio_exit_handler+0xc>)
 800b08a:	4903      	ldr	r1, [pc, #12]	@ (800b098 <stdio_exit_handler+0x10>)
 800b08c:	4803      	ldr	r0, [pc, #12]	@ (800b09c <stdio_exit_handler+0x14>)
 800b08e:	f000 b869 	b.w	800b164 <_fwalk_sglue>
 800b092:	bf00      	nop
 800b094:	20000060 	.word	0x20000060
 800b098:	0800d6ed 	.word	0x0800d6ed
 800b09c:	200001dc 	.word	0x200001dc

0800b0a0 <cleanup_stdio>:
 800b0a0:	6841      	ldr	r1, [r0, #4]
 800b0a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b0d4 <cleanup_stdio+0x34>)
 800b0a4:	4299      	cmp	r1, r3
 800b0a6:	b510      	push	{r4, lr}
 800b0a8:	4604      	mov	r4, r0
 800b0aa:	d001      	beq.n	800b0b0 <cleanup_stdio+0x10>
 800b0ac:	f002 fb1e 	bl	800d6ec <_fflush_r>
 800b0b0:	68a1      	ldr	r1, [r4, #8]
 800b0b2:	4b09      	ldr	r3, [pc, #36]	@ (800b0d8 <cleanup_stdio+0x38>)
 800b0b4:	4299      	cmp	r1, r3
 800b0b6:	d002      	beq.n	800b0be <cleanup_stdio+0x1e>
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	f002 fb17 	bl	800d6ec <_fflush_r>
 800b0be:	68e1      	ldr	r1, [r4, #12]
 800b0c0:	4b06      	ldr	r3, [pc, #24]	@ (800b0dc <cleanup_stdio+0x3c>)
 800b0c2:	4299      	cmp	r1, r3
 800b0c4:	d004      	beq.n	800b0d0 <cleanup_stdio+0x30>
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0cc:	f002 bb0e 	b.w	800d6ec <_fflush_r>
 800b0d0:	bd10      	pop	{r4, pc}
 800b0d2:	bf00      	nop
 800b0d4:	2000061c 	.word	0x2000061c
 800b0d8:	20000684 	.word	0x20000684
 800b0dc:	200006ec 	.word	0x200006ec

0800b0e0 <global_stdio_init.part.0>:
 800b0e0:	b510      	push	{r4, lr}
 800b0e2:	4b0b      	ldr	r3, [pc, #44]	@ (800b110 <global_stdio_init.part.0+0x30>)
 800b0e4:	4c0b      	ldr	r4, [pc, #44]	@ (800b114 <global_stdio_init.part.0+0x34>)
 800b0e6:	4a0c      	ldr	r2, [pc, #48]	@ (800b118 <global_stdio_init.part.0+0x38>)
 800b0e8:	601a      	str	r2, [r3, #0]
 800b0ea:	4620      	mov	r0, r4
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	2104      	movs	r1, #4
 800b0f0:	f7ff ff94 	bl	800b01c <std>
 800b0f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	2109      	movs	r1, #9
 800b0fc:	f7ff ff8e 	bl	800b01c <std>
 800b100:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b104:	2202      	movs	r2, #2
 800b106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b10a:	2112      	movs	r1, #18
 800b10c:	f7ff bf86 	b.w	800b01c <std>
 800b110:	20000754 	.word	0x20000754
 800b114:	2000061c 	.word	0x2000061c
 800b118:	0800b089 	.word	0x0800b089

0800b11c <__sfp_lock_acquire>:
 800b11c:	4801      	ldr	r0, [pc, #4]	@ (800b124 <__sfp_lock_acquire+0x8>)
 800b11e:	f000 b98c 	b.w	800b43a <__retarget_lock_acquire_recursive>
 800b122:	bf00      	nop
 800b124:	2000075d 	.word	0x2000075d

0800b128 <__sfp_lock_release>:
 800b128:	4801      	ldr	r0, [pc, #4]	@ (800b130 <__sfp_lock_release+0x8>)
 800b12a:	f000 b987 	b.w	800b43c <__retarget_lock_release_recursive>
 800b12e:	bf00      	nop
 800b130:	2000075d 	.word	0x2000075d

0800b134 <__sinit>:
 800b134:	b510      	push	{r4, lr}
 800b136:	4604      	mov	r4, r0
 800b138:	f7ff fff0 	bl	800b11c <__sfp_lock_acquire>
 800b13c:	6a23      	ldr	r3, [r4, #32]
 800b13e:	b11b      	cbz	r3, 800b148 <__sinit+0x14>
 800b140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b144:	f7ff bff0 	b.w	800b128 <__sfp_lock_release>
 800b148:	4b04      	ldr	r3, [pc, #16]	@ (800b15c <__sinit+0x28>)
 800b14a:	6223      	str	r3, [r4, #32]
 800b14c:	4b04      	ldr	r3, [pc, #16]	@ (800b160 <__sinit+0x2c>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d1f5      	bne.n	800b140 <__sinit+0xc>
 800b154:	f7ff ffc4 	bl	800b0e0 <global_stdio_init.part.0>
 800b158:	e7f2      	b.n	800b140 <__sinit+0xc>
 800b15a:	bf00      	nop
 800b15c:	0800b0a1 	.word	0x0800b0a1
 800b160:	20000754 	.word	0x20000754

0800b164 <_fwalk_sglue>:
 800b164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b168:	4607      	mov	r7, r0
 800b16a:	4688      	mov	r8, r1
 800b16c:	4614      	mov	r4, r2
 800b16e:	2600      	movs	r6, #0
 800b170:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b174:	f1b9 0901 	subs.w	r9, r9, #1
 800b178:	d505      	bpl.n	800b186 <_fwalk_sglue+0x22>
 800b17a:	6824      	ldr	r4, [r4, #0]
 800b17c:	2c00      	cmp	r4, #0
 800b17e:	d1f7      	bne.n	800b170 <_fwalk_sglue+0xc>
 800b180:	4630      	mov	r0, r6
 800b182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b186:	89ab      	ldrh	r3, [r5, #12]
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d907      	bls.n	800b19c <_fwalk_sglue+0x38>
 800b18c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b190:	3301      	adds	r3, #1
 800b192:	d003      	beq.n	800b19c <_fwalk_sglue+0x38>
 800b194:	4629      	mov	r1, r5
 800b196:	4638      	mov	r0, r7
 800b198:	47c0      	blx	r8
 800b19a:	4306      	orrs	r6, r0
 800b19c:	3568      	adds	r5, #104	@ 0x68
 800b19e:	e7e9      	b.n	800b174 <_fwalk_sglue+0x10>

0800b1a0 <sniprintf>:
 800b1a0:	b40c      	push	{r2, r3}
 800b1a2:	b530      	push	{r4, r5, lr}
 800b1a4:	4b18      	ldr	r3, [pc, #96]	@ (800b208 <sniprintf+0x68>)
 800b1a6:	1e0c      	subs	r4, r1, #0
 800b1a8:	681d      	ldr	r5, [r3, #0]
 800b1aa:	b09d      	sub	sp, #116	@ 0x74
 800b1ac:	da08      	bge.n	800b1c0 <sniprintf+0x20>
 800b1ae:	238b      	movs	r3, #139	@ 0x8b
 800b1b0:	602b      	str	r3, [r5, #0]
 800b1b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b1b6:	b01d      	add	sp, #116	@ 0x74
 800b1b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1bc:	b002      	add	sp, #8
 800b1be:	4770      	bx	lr
 800b1c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b1c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b1c8:	f04f 0300 	mov.w	r3, #0
 800b1cc:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b1ce:	bf14      	ite	ne
 800b1d0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b1d4:	4623      	moveq	r3, r4
 800b1d6:	9304      	str	r3, [sp, #16]
 800b1d8:	9307      	str	r3, [sp, #28]
 800b1da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b1de:	9002      	str	r0, [sp, #8]
 800b1e0:	9006      	str	r0, [sp, #24]
 800b1e2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b1e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b1e8:	ab21      	add	r3, sp, #132	@ 0x84
 800b1ea:	a902      	add	r1, sp, #8
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	9301      	str	r3, [sp, #4]
 800b1f0:	f002 f8fc 	bl	800d3ec <_svfiprintf_r>
 800b1f4:	1c43      	adds	r3, r0, #1
 800b1f6:	bfbc      	itt	lt
 800b1f8:	238b      	movlt	r3, #139	@ 0x8b
 800b1fa:	602b      	strlt	r3, [r5, #0]
 800b1fc:	2c00      	cmp	r4, #0
 800b1fe:	d0da      	beq.n	800b1b6 <sniprintf+0x16>
 800b200:	9b02      	ldr	r3, [sp, #8]
 800b202:	2200      	movs	r2, #0
 800b204:	701a      	strb	r2, [r3, #0]
 800b206:	e7d6      	b.n	800b1b6 <sniprintf+0x16>
 800b208:	200001d8 	.word	0x200001d8

0800b20c <siprintf>:
 800b20c:	b40e      	push	{r1, r2, r3}
 800b20e:	b510      	push	{r4, lr}
 800b210:	b09d      	sub	sp, #116	@ 0x74
 800b212:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b214:	9002      	str	r0, [sp, #8]
 800b216:	9006      	str	r0, [sp, #24]
 800b218:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b21c:	480a      	ldr	r0, [pc, #40]	@ (800b248 <siprintf+0x3c>)
 800b21e:	9107      	str	r1, [sp, #28]
 800b220:	9104      	str	r1, [sp, #16]
 800b222:	490a      	ldr	r1, [pc, #40]	@ (800b24c <siprintf+0x40>)
 800b224:	f853 2b04 	ldr.w	r2, [r3], #4
 800b228:	9105      	str	r1, [sp, #20]
 800b22a:	2400      	movs	r4, #0
 800b22c:	a902      	add	r1, sp, #8
 800b22e:	6800      	ldr	r0, [r0, #0]
 800b230:	9301      	str	r3, [sp, #4]
 800b232:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b234:	f002 f8da 	bl	800d3ec <_svfiprintf_r>
 800b238:	9b02      	ldr	r3, [sp, #8]
 800b23a:	701c      	strb	r4, [r3, #0]
 800b23c:	b01d      	add	sp, #116	@ 0x74
 800b23e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b242:	b003      	add	sp, #12
 800b244:	4770      	bx	lr
 800b246:	bf00      	nop
 800b248:	200001d8 	.word	0x200001d8
 800b24c:	ffff0208 	.word	0xffff0208

0800b250 <__sread>:
 800b250:	b510      	push	{r4, lr}
 800b252:	460c      	mov	r4, r1
 800b254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b258:	f000 f8a0 	bl	800b39c <_read_r>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	bfab      	itete	ge
 800b260:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b262:	89a3      	ldrhlt	r3, [r4, #12]
 800b264:	181b      	addge	r3, r3, r0
 800b266:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b26a:	bfac      	ite	ge
 800b26c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b26e:	81a3      	strhlt	r3, [r4, #12]
 800b270:	bd10      	pop	{r4, pc}

0800b272 <__swrite>:
 800b272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b276:	461f      	mov	r7, r3
 800b278:	898b      	ldrh	r3, [r1, #12]
 800b27a:	05db      	lsls	r3, r3, #23
 800b27c:	4605      	mov	r5, r0
 800b27e:	460c      	mov	r4, r1
 800b280:	4616      	mov	r6, r2
 800b282:	d505      	bpl.n	800b290 <__swrite+0x1e>
 800b284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b288:	2302      	movs	r3, #2
 800b28a:	2200      	movs	r2, #0
 800b28c:	f000 f874 	bl	800b378 <_lseek_r>
 800b290:	89a3      	ldrh	r3, [r4, #12]
 800b292:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b296:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b29a:	81a3      	strh	r3, [r4, #12]
 800b29c:	4632      	mov	r2, r6
 800b29e:	463b      	mov	r3, r7
 800b2a0:	4628      	mov	r0, r5
 800b2a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2a6:	f000 b88b 	b.w	800b3c0 <_write_r>

0800b2aa <__sseek>:
 800b2aa:	b510      	push	{r4, lr}
 800b2ac:	460c      	mov	r4, r1
 800b2ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2b2:	f000 f861 	bl	800b378 <_lseek_r>
 800b2b6:	1c43      	adds	r3, r0, #1
 800b2b8:	89a3      	ldrh	r3, [r4, #12]
 800b2ba:	bf15      	itete	ne
 800b2bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b2be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b2c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b2c6:	81a3      	strheq	r3, [r4, #12]
 800b2c8:	bf18      	it	ne
 800b2ca:	81a3      	strhne	r3, [r4, #12]
 800b2cc:	bd10      	pop	{r4, pc}

0800b2ce <__sclose>:
 800b2ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2d2:	f000 b841 	b.w	800b358 <_close_r>

0800b2d6 <memset>:
 800b2d6:	4402      	add	r2, r0
 800b2d8:	4603      	mov	r3, r0
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d100      	bne.n	800b2e0 <memset+0xa>
 800b2de:	4770      	bx	lr
 800b2e0:	f803 1b01 	strb.w	r1, [r3], #1
 800b2e4:	e7f9      	b.n	800b2da <memset+0x4>

0800b2e6 <strchr>:
 800b2e6:	b2c9      	uxtb	r1, r1
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b2f0:	b112      	cbz	r2, 800b2f8 <strchr+0x12>
 800b2f2:	428a      	cmp	r2, r1
 800b2f4:	d1f9      	bne.n	800b2ea <strchr+0x4>
 800b2f6:	4770      	bx	lr
 800b2f8:	2900      	cmp	r1, #0
 800b2fa:	bf18      	it	ne
 800b2fc:	2000      	movne	r0, #0
 800b2fe:	4770      	bx	lr

0800b300 <strncmp>:
 800b300:	b510      	push	{r4, lr}
 800b302:	b16a      	cbz	r2, 800b320 <strncmp+0x20>
 800b304:	3901      	subs	r1, #1
 800b306:	1884      	adds	r4, r0, r2
 800b308:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b30c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b310:	429a      	cmp	r2, r3
 800b312:	d103      	bne.n	800b31c <strncmp+0x1c>
 800b314:	42a0      	cmp	r0, r4
 800b316:	d001      	beq.n	800b31c <strncmp+0x1c>
 800b318:	2a00      	cmp	r2, #0
 800b31a:	d1f5      	bne.n	800b308 <strncmp+0x8>
 800b31c:	1ad0      	subs	r0, r2, r3
 800b31e:	bd10      	pop	{r4, pc}
 800b320:	4610      	mov	r0, r2
 800b322:	e7fc      	b.n	800b31e <strncmp+0x1e>

0800b324 <strstr>:
 800b324:	780a      	ldrb	r2, [r1, #0]
 800b326:	b570      	push	{r4, r5, r6, lr}
 800b328:	b96a      	cbnz	r2, 800b346 <strstr+0x22>
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	429a      	cmp	r2, r3
 800b32e:	d109      	bne.n	800b344 <strstr+0x20>
 800b330:	460c      	mov	r4, r1
 800b332:	4605      	mov	r5, r0
 800b334:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d0f6      	beq.n	800b32a <strstr+0x6>
 800b33c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b340:	429e      	cmp	r6, r3
 800b342:	d0f7      	beq.n	800b334 <strstr+0x10>
 800b344:	3001      	adds	r0, #1
 800b346:	7803      	ldrb	r3, [r0, #0]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d1ef      	bne.n	800b32c <strstr+0x8>
 800b34c:	4618      	mov	r0, r3
 800b34e:	e7ec      	b.n	800b32a <strstr+0x6>

0800b350 <_localeconv_r>:
 800b350:	4800      	ldr	r0, [pc, #0]	@ (800b354 <_localeconv_r+0x4>)
 800b352:	4770      	bx	lr
 800b354:	2000015c 	.word	0x2000015c

0800b358 <_close_r>:
 800b358:	b538      	push	{r3, r4, r5, lr}
 800b35a:	4d06      	ldr	r5, [pc, #24]	@ (800b374 <_close_r+0x1c>)
 800b35c:	2300      	movs	r3, #0
 800b35e:	4604      	mov	r4, r0
 800b360:	4608      	mov	r0, r1
 800b362:	602b      	str	r3, [r5, #0]
 800b364:	f7f7 fba8 	bl	8002ab8 <_close>
 800b368:	1c43      	adds	r3, r0, #1
 800b36a:	d102      	bne.n	800b372 <_close_r+0x1a>
 800b36c:	682b      	ldr	r3, [r5, #0]
 800b36e:	b103      	cbz	r3, 800b372 <_close_r+0x1a>
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	bd38      	pop	{r3, r4, r5, pc}
 800b374:	20000758 	.word	0x20000758

0800b378 <_lseek_r>:
 800b378:	b538      	push	{r3, r4, r5, lr}
 800b37a:	4d07      	ldr	r5, [pc, #28]	@ (800b398 <_lseek_r+0x20>)
 800b37c:	4604      	mov	r4, r0
 800b37e:	4608      	mov	r0, r1
 800b380:	4611      	mov	r1, r2
 800b382:	2200      	movs	r2, #0
 800b384:	602a      	str	r2, [r5, #0]
 800b386:	461a      	mov	r2, r3
 800b388:	f7f7 fbbd 	bl	8002b06 <_lseek>
 800b38c:	1c43      	adds	r3, r0, #1
 800b38e:	d102      	bne.n	800b396 <_lseek_r+0x1e>
 800b390:	682b      	ldr	r3, [r5, #0]
 800b392:	b103      	cbz	r3, 800b396 <_lseek_r+0x1e>
 800b394:	6023      	str	r3, [r4, #0]
 800b396:	bd38      	pop	{r3, r4, r5, pc}
 800b398:	20000758 	.word	0x20000758

0800b39c <_read_r>:
 800b39c:	b538      	push	{r3, r4, r5, lr}
 800b39e:	4d07      	ldr	r5, [pc, #28]	@ (800b3bc <_read_r+0x20>)
 800b3a0:	4604      	mov	r4, r0
 800b3a2:	4608      	mov	r0, r1
 800b3a4:	4611      	mov	r1, r2
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	602a      	str	r2, [r5, #0]
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	f7f7 fb4b 	bl	8002a46 <_read>
 800b3b0:	1c43      	adds	r3, r0, #1
 800b3b2:	d102      	bne.n	800b3ba <_read_r+0x1e>
 800b3b4:	682b      	ldr	r3, [r5, #0]
 800b3b6:	b103      	cbz	r3, 800b3ba <_read_r+0x1e>
 800b3b8:	6023      	str	r3, [r4, #0]
 800b3ba:	bd38      	pop	{r3, r4, r5, pc}
 800b3bc:	20000758 	.word	0x20000758

0800b3c0 <_write_r>:
 800b3c0:	b538      	push	{r3, r4, r5, lr}
 800b3c2:	4d07      	ldr	r5, [pc, #28]	@ (800b3e0 <_write_r+0x20>)
 800b3c4:	4604      	mov	r4, r0
 800b3c6:	4608      	mov	r0, r1
 800b3c8:	4611      	mov	r1, r2
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	602a      	str	r2, [r5, #0]
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	f7f7 fb56 	bl	8002a80 <_write>
 800b3d4:	1c43      	adds	r3, r0, #1
 800b3d6:	d102      	bne.n	800b3de <_write_r+0x1e>
 800b3d8:	682b      	ldr	r3, [r5, #0]
 800b3da:	b103      	cbz	r3, 800b3de <_write_r+0x1e>
 800b3dc:	6023      	str	r3, [r4, #0]
 800b3de:	bd38      	pop	{r3, r4, r5, pc}
 800b3e0:	20000758 	.word	0x20000758

0800b3e4 <__errno>:
 800b3e4:	4b01      	ldr	r3, [pc, #4]	@ (800b3ec <__errno+0x8>)
 800b3e6:	6818      	ldr	r0, [r3, #0]
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop
 800b3ec:	200001d8 	.word	0x200001d8

0800b3f0 <__libc_init_array>:
 800b3f0:	b570      	push	{r4, r5, r6, lr}
 800b3f2:	4d0d      	ldr	r5, [pc, #52]	@ (800b428 <__libc_init_array+0x38>)
 800b3f4:	4c0d      	ldr	r4, [pc, #52]	@ (800b42c <__libc_init_array+0x3c>)
 800b3f6:	1b64      	subs	r4, r4, r5
 800b3f8:	10a4      	asrs	r4, r4, #2
 800b3fa:	2600      	movs	r6, #0
 800b3fc:	42a6      	cmp	r6, r4
 800b3fe:	d109      	bne.n	800b414 <__libc_init_array+0x24>
 800b400:	4d0b      	ldr	r5, [pc, #44]	@ (800b430 <__libc_init_array+0x40>)
 800b402:	4c0c      	ldr	r4, [pc, #48]	@ (800b434 <__libc_init_array+0x44>)
 800b404:	f002 fce2 	bl	800ddcc <_init>
 800b408:	1b64      	subs	r4, r4, r5
 800b40a:	10a4      	asrs	r4, r4, #2
 800b40c:	2600      	movs	r6, #0
 800b40e:	42a6      	cmp	r6, r4
 800b410:	d105      	bne.n	800b41e <__libc_init_array+0x2e>
 800b412:	bd70      	pop	{r4, r5, r6, pc}
 800b414:	f855 3b04 	ldr.w	r3, [r5], #4
 800b418:	4798      	blx	r3
 800b41a:	3601      	adds	r6, #1
 800b41c:	e7ee      	b.n	800b3fc <__libc_init_array+0xc>
 800b41e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b422:	4798      	blx	r3
 800b424:	3601      	adds	r6, #1
 800b426:	e7f2      	b.n	800b40e <__libc_init_array+0x1e>
 800b428:	0800e500 	.word	0x0800e500
 800b42c:	0800e500 	.word	0x0800e500
 800b430:	0800e500 	.word	0x0800e500
 800b434:	0800e504 	.word	0x0800e504

0800b438 <__retarget_lock_init_recursive>:
 800b438:	4770      	bx	lr

0800b43a <__retarget_lock_acquire_recursive>:
 800b43a:	4770      	bx	lr

0800b43c <__retarget_lock_release_recursive>:
 800b43c:	4770      	bx	lr

0800b43e <memcpy>:
 800b43e:	440a      	add	r2, r1
 800b440:	4291      	cmp	r1, r2
 800b442:	f100 33ff 	add.w	r3, r0, #4294967295
 800b446:	d100      	bne.n	800b44a <memcpy+0xc>
 800b448:	4770      	bx	lr
 800b44a:	b510      	push	{r4, lr}
 800b44c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b450:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b454:	4291      	cmp	r1, r2
 800b456:	d1f9      	bne.n	800b44c <memcpy+0xe>
 800b458:	bd10      	pop	{r4, pc}
 800b45a:	0000      	movs	r0, r0
 800b45c:	0000      	movs	r0, r0
	...

0800b460 <nan>:
 800b460:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b468 <nan+0x8>
 800b464:	4770      	bx	lr
 800b466:	bf00      	nop
 800b468:	00000000 	.word	0x00000000
 800b46c:	7ff80000 	.word	0x7ff80000

0800b470 <nanf>:
 800b470:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b478 <nanf+0x8>
 800b474:	4770      	bx	lr
 800b476:	bf00      	nop
 800b478:	7fc00000 	.word	0x7fc00000

0800b47c <quorem>:
 800b47c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b480:	6903      	ldr	r3, [r0, #16]
 800b482:	690c      	ldr	r4, [r1, #16]
 800b484:	42a3      	cmp	r3, r4
 800b486:	4607      	mov	r7, r0
 800b488:	db7e      	blt.n	800b588 <quorem+0x10c>
 800b48a:	3c01      	subs	r4, #1
 800b48c:	f101 0814 	add.w	r8, r1, #20
 800b490:	00a3      	lsls	r3, r4, #2
 800b492:	f100 0514 	add.w	r5, r0, #20
 800b496:	9300      	str	r3, [sp, #0]
 800b498:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b49c:	9301      	str	r3, [sp, #4]
 800b49e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b4a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b4ae:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4b2:	d32e      	bcc.n	800b512 <quorem+0x96>
 800b4b4:	f04f 0a00 	mov.w	sl, #0
 800b4b8:	46c4      	mov	ip, r8
 800b4ba:	46ae      	mov	lr, r5
 800b4bc:	46d3      	mov	fp, sl
 800b4be:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b4c2:	b298      	uxth	r0, r3
 800b4c4:	fb06 a000 	mla	r0, r6, r0, sl
 800b4c8:	0c02      	lsrs	r2, r0, #16
 800b4ca:	0c1b      	lsrs	r3, r3, #16
 800b4cc:	fb06 2303 	mla	r3, r6, r3, r2
 800b4d0:	f8de 2000 	ldr.w	r2, [lr]
 800b4d4:	b280      	uxth	r0, r0
 800b4d6:	b292      	uxth	r2, r2
 800b4d8:	1a12      	subs	r2, r2, r0
 800b4da:	445a      	add	r2, fp
 800b4dc:	f8de 0000 	ldr.w	r0, [lr]
 800b4e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b4e4:	b29b      	uxth	r3, r3
 800b4e6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b4ea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b4ee:	b292      	uxth	r2, r2
 800b4f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b4f4:	45e1      	cmp	r9, ip
 800b4f6:	f84e 2b04 	str.w	r2, [lr], #4
 800b4fa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b4fe:	d2de      	bcs.n	800b4be <quorem+0x42>
 800b500:	9b00      	ldr	r3, [sp, #0]
 800b502:	58eb      	ldr	r3, [r5, r3]
 800b504:	b92b      	cbnz	r3, 800b512 <quorem+0x96>
 800b506:	9b01      	ldr	r3, [sp, #4]
 800b508:	3b04      	subs	r3, #4
 800b50a:	429d      	cmp	r5, r3
 800b50c:	461a      	mov	r2, r3
 800b50e:	d32f      	bcc.n	800b570 <quorem+0xf4>
 800b510:	613c      	str	r4, [r7, #16]
 800b512:	4638      	mov	r0, r7
 800b514:	f001 fd14 	bl	800cf40 <__mcmp>
 800b518:	2800      	cmp	r0, #0
 800b51a:	db25      	blt.n	800b568 <quorem+0xec>
 800b51c:	4629      	mov	r1, r5
 800b51e:	2000      	movs	r0, #0
 800b520:	f858 2b04 	ldr.w	r2, [r8], #4
 800b524:	f8d1 c000 	ldr.w	ip, [r1]
 800b528:	fa1f fe82 	uxth.w	lr, r2
 800b52c:	fa1f f38c 	uxth.w	r3, ip
 800b530:	eba3 030e 	sub.w	r3, r3, lr
 800b534:	4403      	add	r3, r0
 800b536:	0c12      	lsrs	r2, r2, #16
 800b538:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b53c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b540:	b29b      	uxth	r3, r3
 800b542:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b546:	45c1      	cmp	r9, r8
 800b548:	f841 3b04 	str.w	r3, [r1], #4
 800b54c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b550:	d2e6      	bcs.n	800b520 <quorem+0xa4>
 800b552:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b556:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b55a:	b922      	cbnz	r2, 800b566 <quorem+0xea>
 800b55c:	3b04      	subs	r3, #4
 800b55e:	429d      	cmp	r5, r3
 800b560:	461a      	mov	r2, r3
 800b562:	d30b      	bcc.n	800b57c <quorem+0x100>
 800b564:	613c      	str	r4, [r7, #16]
 800b566:	3601      	adds	r6, #1
 800b568:	4630      	mov	r0, r6
 800b56a:	b003      	add	sp, #12
 800b56c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b570:	6812      	ldr	r2, [r2, #0]
 800b572:	3b04      	subs	r3, #4
 800b574:	2a00      	cmp	r2, #0
 800b576:	d1cb      	bne.n	800b510 <quorem+0x94>
 800b578:	3c01      	subs	r4, #1
 800b57a:	e7c6      	b.n	800b50a <quorem+0x8e>
 800b57c:	6812      	ldr	r2, [r2, #0]
 800b57e:	3b04      	subs	r3, #4
 800b580:	2a00      	cmp	r2, #0
 800b582:	d1ef      	bne.n	800b564 <quorem+0xe8>
 800b584:	3c01      	subs	r4, #1
 800b586:	e7ea      	b.n	800b55e <quorem+0xe2>
 800b588:	2000      	movs	r0, #0
 800b58a:	e7ee      	b.n	800b56a <quorem+0xee>
 800b58c:	0000      	movs	r0, r0
	...

0800b590 <_dtoa_r>:
 800b590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b594:	69c7      	ldr	r7, [r0, #28]
 800b596:	b097      	sub	sp, #92	@ 0x5c
 800b598:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b59c:	ec55 4b10 	vmov	r4, r5, d0
 800b5a0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b5a2:	9107      	str	r1, [sp, #28]
 800b5a4:	4681      	mov	r9, r0
 800b5a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b5a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b5aa:	b97f      	cbnz	r7, 800b5cc <_dtoa_r+0x3c>
 800b5ac:	2010      	movs	r0, #16
 800b5ae:	f001 f943 	bl	800c838 <malloc>
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b5b8:	b920      	cbnz	r0, 800b5c4 <_dtoa_r+0x34>
 800b5ba:	4ba9      	ldr	r3, [pc, #676]	@ (800b860 <_dtoa_r+0x2d0>)
 800b5bc:	21ef      	movs	r1, #239	@ 0xef
 800b5be:	48a9      	ldr	r0, [pc, #676]	@ (800b864 <_dtoa_r+0x2d4>)
 800b5c0:	f002 f8e6 	bl	800d790 <__assert_func>
 800b5c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b5c8:	6007      	str	r7, [r0, #0]
 800b5ca:	60c7      	str	r7, [r0, #12]
 800b5cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b5d0:	6819      	ldr	r1, [r3, #0]
 800b5d2:	b159      	cbz	r1, 800b5ec <_dtoa_r+0x5c>
 800b5d4:	685a      	ldr	r2, [r3, #4]
 800b5d6:	604a      	str	r2, [r1, #4]
 800b5d8:	2301      	movs	r3, #1
 800b5da:	4093      	lsls	r3, r2
 800b5dc:	608b      	str	r3, [r1, #8]
 800b5de:	4648      	mov	r0, r9
 800b5e0:	f001 fa32 	bl	800ca48 <_Bfree>
 800b5e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b5e8:	2200      	movs	r2, #0
 800b5ea:	601a      	str	r2, [r3, #0]
 800b5ec:	1e2b      	subs	r3, r5, #0
 800b5ee:	bfb9      	ittee	lt
 800b5f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b5f4:	9305      	strlt	r3, [sp, #20]
 800b5f6:	2300      	movge	r3, #0
 800b5f8:	6033      	strge	r3, [r6, #0]
 800b5fa:	9f05      	ldr	r7, [sp, #20]
 800b5fc:	4b9a      	ldr	r3, [pc, #616]	@ (800b868 <_dtoa_r+0x2d8>)
 800b5fe:	bfbc      	itt	lt
 800b600:	2201      	movlt	r2, #1
 800b602:	6032      	strlt	r2, [r6, #0]
 800b604:	43bb      	bics	r3, r7
 800b606:	d112      	bne.n	800b62e <_dtoa_r+0x9e>
 800b608:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b60a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b60e:	6013      	str	r3, [r2, #0]
 800b610:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b614:	4323      	orrs	r3, r4
 800b616:	f000 855a 	beq.w	800c0ce <_dtoa_r+0xb3e>
 800b61a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b61c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b87c <_dtoa_r+0x2ec>
 800b620:	2b00      	cmp	r3, #0
 800b622:	f000 855c 	beq.w	800c0de <_dtoa_r+0xb4e>
 800b626:	f10a 0303 	add.w	r3, sl, #3
 800b62a:	f000 bd56 	b.w	800c0da <_dtoa_r+0xb4a>
 800b62e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b632:	2200      	movs	r2, #0
 800b634:	ec51 0b17 	vmov	r0, r1, d7
 800b638:	2300      	movs	r3, #0
 800b63a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b63e:	f7f5 fa43 	bl	8000ac8 <__aeabi_dcmpeq>
 800b642:	4680      	mov	r8, r0
 800b644:	b158      	cbz	r0, 800b65e <_dtoa_r+0xce>
 800b646:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b648:	2301      	movs	r3, #1
 800b64a:	6013      	str	r3, [r2, #0]
 800b64c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b64e:	b113      	cbz	r3, 800b656 <_dtoa_r+0xc6>
 800b650:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b652:	4b86      	ldr	r3, [pc, #536]	@ (800b86c <_dtoa_r+0x2dc>)
 800b654:	6013      	str	r3, [r2, #0]
 800b656:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b880 <_dtoa_r+0x2f0>
 800b65a:	f000 bd40 	b.w	800c0de <_dtoa_r+0xb4e>
 800b65e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b662:	aa14      	add	r2, sp, #80	@ 0x50
 800b664:	a915      	add	r1, sp, #84	@ 0x54
 800b666:	4648      	mov	r0, r9
 800b668:	f001 fd8a 	bl	800d180 <__d2b>
 800b66c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b670:	9002      	str	r0, [sp, #8]
 800b672:	2e00      	cmp	r6, #0
 800b674:	d078      	beq.n	800b768 <_dtoa_r+0x1d8>
 800b676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b678:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b67c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b680:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b684:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b688:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b68c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b690:	4619      	mov	r1, r3
 800b692:	2200      	movs	r2, #0
 800b694:	4b76      	ldr	r3, [pc, #472]	@ (800b870 <_dtoa_r+0x2e0>)
 800b696:	f7f4 fdf7 	bl	8000288 <__aeabi_dsub>
 800b69a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b848 <_dtoa_r+0x2b8>)
 800b69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a0:	f7f4 ffaa 	bl	80005f8 <__aeabi_dmul>
 800b6a4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b850 <_dtoa_r+0x2c0>)
 800b6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6aa:	f7f4 fdef 	bl	800028c <__adddf3>
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	4630      	mov	r0, r6
 800b6b2:	460d      	mov	r5, r1
 800b6b4:	f7f4 ff36 	bl	8000524 <__aeabi_i2d>
 800b6b8:	a367      	add	r3, pc, #412	@ (adr r3, 800b858 <_dtoa_r+0x2c8>)
 800b6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6be:	f7f4 ff9b 	bl	80005f8 <__aeabi_dmul>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	f7f4 fddf 	bl	800028c <__adddf3>
 800b6ce:	4604      	mov	r4, r0
 800b6d0:	460d      	mov	r5, r1
 800b6d2:	f7f5 fa41 	bl	8000b58 <__aeabi_d2iz>
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	4607      	mov	r7, r0
 800b6da:	2300      	movs	r3, #0
 800b6dc:	4620      	mov	r0, r4
 800b6de:	4629      	mov	r1, r5
 800b6e0:	f7f5 f9fc 	bl	8000adc <__aeabi_dcmplt>
 800b6e4:	b140      	cbz	r0, 800b6f8 <_dtoa_r+0x168>
 800b6e6:	4638      	mov	r0, r7
 800b6e8:	f7f4 ff1c 	bl	8000524 <__aeabi_i2d>
 800b6ec:	4622      	mov	r2, r4
 800b6ee:	462b      	mov	r3, r5
 800b6f0:	f7f5 f9ea 	bl	8000ac8 <__aeabi_dcmpeq>
 800b6f4:	b900      	cbnz	r0, 800b6f8 <_dtoa_r+0x168>
 800b6f6:	3f01      	subs	r7, #1
 800b6f8:	2f16      	cmp	r7, #22
 800b6fa:	d852      	bhi.n	800b7a2 <_dtoa_r+0x212>
 800b6fc:	4b5d      	ldr	r3, [pc, #372]	@ (800b874 <_dtoa_r+0x2e4>)
 800b6fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b706:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b70a:	f7f5 f9e7 	bl	8000adc <__aeabi_dcmplt>
 800b70e:	2800      	cmp	r0, #0
 800b710:	d049      	beq.n	800b7a6 <_dtoa_r+0x216>
 800b712:	3f01      	subs	r7, #1
 800b714:	2300      	movs	r3, #0
 800b716:	9310      	str	r3, [sp, #64]	@ 0x40
 800b718:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b71a:	1b9b      	subs	r3, r3, r6
 800b71c:	1e5a      	subs	r2, r3, #1
 800b71e:	bf45      	ittet	mi
 800b720:	f1c3 0301 	rsbmi	r3, r3, #1
 800b724:	9300      	strmi	r3, [sp, #0]
 800b726:	2300      	movpl	r3, #0
 800b728:	2300      	movmi	r3, #0
 800b72a:	9206      	str	r2, [sp, #24]
 800b72c:	bf54      	ite	pl
 800b72e:	9300      	strpl	r3, [sp, #0]
 800b730:	9306      	strmi	r3, [sp, #24]
 800b732:	2f00      	cmp	r7, #0
 800b734:	db39      	blt.n	800b7aa <_dtoa_r+0x21a>
 800b736:	9b06      	ldr	r3, [sp, #24]
 800b738:	970d      	str	r7, [sp, #52]	@ 0x34
 800b73a:	443b      	add	r3, r7
 800b73c:	9306      	str	r3, [sp, #24]
 800b73e:	2300      	movs	r3, #0
 800b740:	9308      	str	r3, [sp, #32]
 800b742:	9b07      	ldr	r3, [sp, #28]
 800b744:	2b09      	cmp	r3, #9
 800b746:	d863      	bhi.n	800b810 <_dtoa_r+0x280>
 800b748:	2b05      	cmp	r3, #5
 800b74a:	bfc4      	itt	gt
 800b74c:	3b04      	subgt	r3, #4
 800b74e:	9307      	strgt	r3, [sp, #28]
 800b750:	9b07      	ldr	r3, [sp, #28]
 800b752:	f1a3 0302 	sub.w	r3, r3, #2
 800b756:	bfcc      	ite	gt
 800b758:	2400      	movgt	r4, #0
 800b75a:	2401      	movle	r4, #1
 800b75c:	2b03      	cmp	r3, #3
 800b75e:	d863      	bhi.n	800b828 <_dtoa_r+0x298>
 800b760:	e8df f003 	tbb	[pc, r3]
 800b764:	2b375452 	.word	0x2b375452
 800b768:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b76c:	441e      	add	r6, r3
 800b76e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b772:	2b20      	cmp	r3, #32
 800b774:	bfc1      	itttt	gt
 800b776:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b77a:	409f      	lslgt	r7, r3
 800b77c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b780:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b784:	bfd6      	itet	le
 800b786:	f1c3 0320 	rsble	r3, r3, #32
 800b78a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b78e:	fa04 f003 	lslle.w	r0, r4, r3
 800b792:	f7f4 feb7 	bl	8000504 <__aeabi_ui2d>
 800b796:	2201      	movs	r2, #1
 800b798:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b79c:	3e01      	subs	r6, #1
 800b79e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b7a0:	e776      	b.n	800b690 <_dtoa_r+0x100>
 800b7a2:	2301      	movs	r3, #1
 800b7a4:	e7b7      	b.n	800b716 <_dtoa_r+0x186>
 800b7a6:	9010      	str	r0, [sp, #64]	@ 0x40
 800b7a8:	e7b6      	b.n	800b718 <_dtoa_r+0x188>
 800b7aa:	9b00      	ldr	r3, [sp, #0]
 800b7ac:	1bdb      	subs	r3, r3, r7
 800b7ae:	9300      	str	r3, [sp, #0]
 800b7b0:	427b      	negs	r3, r7
 800b7b2:	9308      	str	r3, [sp, #32]
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b7b8:	e7c3      	b.n	800b742 <_dtoa_r+0x1b2>
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7c0:	eb07 0b03 	add.w	fp, r7, r3
 800b7c4:	f10b 0301 	add.w	r3, fp, #1
 800b7c8:	2b01      	cmp	r3, #1
 800b7ca:	9303      	str	r3, [sp, #12]
 800b7cc:	bfb8      	it	lt
 800b7ce:	2301      	movlt	r3, #1
 800b7d0:	e006      	b.n	800b7e0 <_dtoa_r+0x250>
 800b7d2:	2301      	movs	r3, #1
 800b7d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	dd28      	ble.n	800b82e <_dtoa_r+0x29e>
 800b7dc:	469b      	mov	fp, r3
 800b7de:	9303      	str	r3, [sp, #12]
 800b7e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b7e4:	2100      	movs	r1, #0
 800b7e6:	2204      	movs	r2, #4
 800b7e8:	f102 0514 	add.w	r5, r2, #20
 800b7ec:	429d      	cmp	r5, r3
 800b7ee:	d926      	bls.n	800b83e <_dtoa_r+0x2ae>
 800b7f0:	6041      	str	r1, [r0, #4]
 800b7f2:	4648      	mov	r0, r9
 800b7f4:	f001 f8e8 	bl	800c9c8 <_Balloc>
 800b7f8:	4682      	mov	sl, r0
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d142      	bne.n	800b884 <_dtoa_r+0x2f4>
 800b7fe:	4b1e      	ldr	r3, [pc, #120]	@ (800b878 <_dtoa_r+0x2e8>)
 800b800:	4602      	mov	r2, r0
 800b802:	f240 11af 	movw	r1, #431	@ 0x1af
 800b806:	e6da      	b.n	800b5be <_dtoa_r+0x2e>
 800b808:	2300      	movs	r3, #0
 800b80a:	e7e3      	b.n	800b7d4 <_dtoa_r+0x244>
 800b80c:	2300      	movs	r3, #0
 800b80e:	e7d5      	b.n	800b7bc <_dtoa_r+0x22c>
 800b810:	2401      	movs	r4, #1
 800b812:	2300      	movs	r3, #0
 800b814:	9307      	str	r3, [sp, #28]
 800b816:	9409      	str	r4, [sp, #36]	@ 0x24
 800b818:	f04f 3bff 	mov.w	fp, #4294967295
 800b81c:	2200      	movs	r2, #0
 800b81e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b822:	2312      	movs	r3, #18
 800b824:	920c      	str	r2, [sp, #48]	@ 0x30
 800b826:	e7db      	b.n	800b7e0 <_dtoa_r+0x250>
 800b828:	2301      	movs	r3, #1
 800b82a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b82c:	e7f4      	b.n	800b818 <_dtoa_r+0x288>
 800b82e:	f04f 0b01 	mov.w	fp, #1
 800b832:	f8cd b00c 	str.w	fp, [sp, #12]
 800b836:	465b      	mov	r3, fp
 800b838:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b83c:	e7d0      	b.n	800b7e0 <_dtoa_r+0x250>
 800b83e:	3101      	adds	r1, #1
 800b840:	0052      	lsls	r2, r2, #1
 800b842:	e7d1      	b.n	800b7e8 <_dtoa_r+0x258>
 800b844:	f3af 8000 	nop.w
 800b848:	636f4361 	.word	0x636f4361
 800b84c:	3fd287a7 	.word	0x3fd287a7
 800b850:	8b60c8b3 	.word	0x8b60c8b3
 800b854:	3fc68a28 	.word	0x3fc68a28
 800b858:	509f79fb 	.word	0x509f79fb
 800b85c:	3fd34413 	.word	0x3fd34413
 800b860:	0800e11b 	.word	0x0800e11b
 800b864:	0800e132 	.word	0x0800e132
 800b868:	7ff00000 	.word	0x7ff00000
 800b86c:	0800e0e3 	.word	0x0800e0e3
 800b870:	3ff80000 	.word	0x3ff80000
 800b874:	0800e430 	.word	0x0800e430
 800b878:	0800e18a 	.word	0x0800e18a
 800b87c:	0800e117 	.word	0x0800e117
 800b880:	0800e0e2 	.word	0x0800e0e2
 800b884:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b888:	6018      	str	r0, [r3, #0]
 800b88a:	9b03      	ldr	r3, [sp, #12]
 800b88c:	2b0e      	cmp	r3, #14
 800b88e:	f200 80a1 	bhi.w	800b9d4 <_dtoa_r+0x444>
 800b892:	2c00      	cmp	r4, #0
 800b894:	f000 809e 	beq.w	800b9d4 <_dtoa_r+0x444>
 800b898:	2f00      	cmp	r7, #0
 800b89a:	dd33      	ble.n	800b904 <_dtoa_r+0x374>
 800b89c:	4b9c      	ldr	r3, [pc, #624]	@ (800bb10 <_dtoa_r+0x580>)
 800b89e:	f007 020f 	and.w	r2, r7, #15
 800b8a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b8a6:	ed93 7b00 	vldr	d7, [r3]
 800b8aa:	05f8      	lsls	r0, r7, #23
 800b8ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b8b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b8b4:	d516      	bpl.n	800b8e4 <_dtoa_r+0x354>
 800b8b6:	4b97      	ldr	r3, [pc, #604]	@ (800bb14 <_dtoa_r+0x584>)
 800b8b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b8bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8c0:	f7f4 ffc4 	bl	800084c <__aeabi_ddiv>
 800b8c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8c8:	f004 040f 	and.w	r4, r4, #15
 800b8cc:	2603      	movs	r6, #3
 800b8ce:	4d91      	ldr	r5, [pc, #580]	@ (800bb14 <_dtoa_r+0x584>)
 800b8d0:	b954      	cbnz	r4, 800b8e8 <_dtoa_r+0x358>
 800b8d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b8d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8da:	f7f4 ffb7 	bl	800084c <__aeabi_ddiv>
 800b8de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8e2:	e028      	b.n	800b936 <_dtoa_r+0x3a6>
 800b8e4:	2602      	movs	r6, #2
 800b8e6:	e7f2      	b.n	800b8ce <_dtoa_r+0x33e>
 800b8e8:	07e1      	lsls	r1, r4, #31
 800b8ea:	d508      	bpl.n	800b8fe <_dtoa_r+0x36e>
 800b8ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b8f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b8f4:	f7f4 fe80 	bl	80005f8 <__aeabi_dmul>
 800b8f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b8fc:	3601      	adds	r6, #1
 800b8fe:	1064      	asrs	r4, r4, #1
 800b900:	3508      	adds	r5, #8
 800b902:	e7e5      	b.n	800b8d0 <_dtoa_r+0x340>
 800b904:	f000 80af 	beq.w	800ba66 <_dtoa_r+0x4d6>
 800b908:	427c      	negs	r4, r7
 800b90a:	4b81      	ldr	r3, [pc, #516]	@ (800bb10 <_dtoa_r+0x580>)
 800b90c:	4d81      	ldr	r5, [pc, #516]	@ (800bb14 <_dtoa_r+0x584>)
 800b90e:	f004 020f 	and.w	r2, r4, #15
 800b912:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b91e:	f7f4 fe6b 	bl	80005f8 <__aeabi_dmul>
 800b922:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b926:	1124      	asrs	r4, r4, #4
 800b928:	2300      	movs	r3, #0
 800b92a:	2602      	movs	r6, #2
 800b92c:	2c00      	cmp	r4, #0
 800b92e:	f040 808f 	bne.w	800ba50 <_dtoa_r+0x4c0>
 800b932:	2b00      	cmp	r3, #0
 800b934:	d1d3      	bne.n	800b8de <_dtoa_r+0x34e>
 800b936:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b938:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	f000 8094 	beq.w	800ba6a <_dtoa_r+0x4da>
 800b942:	4b75      	ldr	r3, [pc, #468]	@ (800bb18 <_dtoa_r+0x588>)
 800b944:	2200      	movs	r2, #0
 800b946:	4620      	mov	r0, r4
 800b948:	4629      	mov	r1, r5
 800b94a:	f7f5 f8c7 	bl	8000adc <__aeabi_dcmplt>
 800b94e:	2800      	cmp	r0, #0
 800b950:	f000 808b 	beq.w	800ba6a <_dtoa_r+0x4da>
 800b954:	9b03      	ldr	r3, [sp, #12]
 800b956:	2b00      	cmp	r3, #0
 800b958:	f000 8087 	beq.w	800ba6a <_dtoa_r+0x4da>
 800b95c:	f1bb 0f00 	cmp.w	fp, #0
 800b960:	dd34      	ble.n	800b9cc <_dtoa_r+0x43c>
 800b962:	4620      	mov	r0, r4
 800b964:	4b6d      	ldr	r3, [pc, #436]	@ (800bb1c <_dtoa_r+0x58c>)
 800b966:	2200      	movs	r2, #0
 800b968:	4629      	mov	r1, r5
 800b96a:	f7f4 fe45 	bl	80005f8 <__aeabi_dmul>
 800b96e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b972:	f107 38ff 	add.w	r8, r7, #4294967295
 800b976:	3601      	adds	r6, #1
 800b978:	465c      	mov	r4, fp
 800b97a:	4630      	mov	r0, r6
 800b97c:	f7f4 fdd2 	bl	8000524 <__aeabi_i2d>
 800b980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b984:	f7f4 fe38 	bl	80005f8 <__aeabi_dmul>
 800b988:	4b65      	ldr	r3, [pc, #404]	@ (800bb20 <_dtoa_r+0x590>)
 800b98a:	2200      	movs	r2, #0
 800b98c:	f7f4 fc7e 	bl	800028c <__adddf3>
 800b990:	4605      	mov	r5, r0
 800b992:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b996:	2c00      	cmp	r4, #0
 800b998:	d16a      	bne.n	800ba70 <_dtoa_r+0x4e0>
 800b99a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b99e:	4b61      	ldr	r3, [pc, #388]	@ (800bb24 <_dtoa_r+0x594>)
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	f7f4 fc71 	bl	8000288 <__aeabi_dsub>
 800b9a6:	4602      	mov	r2, r0
 800b9a8:	460b      	mov	r3, r1
 800b9aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9ae:	462a      	mov	r2, r5
 800b9b0:	4633      	mov	r3, r6
 800b9b2:	f7f5 f8b1 	bl	8000b18 <__aeabi_dcmpgt>
 800b9b6:	2800      	cmp	r0, #0
 800b9b8:	f040 8298 	bne.w	800beec <_dtoa_r+0x95c>
 800b9bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9c0:	462a      	mov	r2, r5
 800b9c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b9c6:	f7f5 f889 	bl	8000adc <__aeabi_dcmplt>
 800b9ca:	bb38      	cbnz	r0, 800ba1c <_dtoa_r+0x48c>
 800b9cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b9d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b9d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	f2c0 8157 	blt.w	800bc8a <_dtoa_r+0x6fa>
 800b9dc:	2f0e      	cmp	r7, #14
 800b9de:	f300 8154 	bgt.w	800bc8a <_dtoa_r+0x6fa>
 800b9e2:	4b4b      	ldr	r3, [pc, #300]	@ (800bb10 <_dtoa_r+0x580>)
 800b9e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b9e8:	ed93 7b00 	vldr	d7, [r3]
 800b9ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	ed8d 7b00 	vstr	d7, [sp]
 800b9f4:	f280 80e5 	bge.w	800bbc2 <_dtoa_r+0x632>
 800b9f8:	9b03      	ldr	r3, [sp, #12]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	f300 80e1 	bgt.w	800bbc2 <_dtoa_r+0x632>
 800ba00:	d10c      	bne.n	800ba1c <_dtoa_r+0x48c>
 800ba02:	4b48      	ldr	r3, [pc, #288]	@ (800bb24 <_dtoa_r+0x594>)
 800ba04:	2200      	movs	r2, #0
 800ba06:	ec51 0b17 	vmov	r0, r1, d7
 800ba0a:	f7f4 fdf5 	bl	80005f8 <__aeabi_dmul>
 800ba0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba12:	f7f5 f877 	bl	8000b04 <__aeabi_dcmpge>
 800ba16:	2800      	cmp	r0, #0
 800ba18:	f000 8266 	beq.w	800bee8 <_dtoa_r+0x958>
 800ba1c:	2400      	movs	r4, #0
 800ba1e:	4625      	mov	r5, r4
 800ba20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba22:	4656      	mov	r6, sl
 800ba24:	ea6f 0803 	mvn.w	r8, r3
 800ba28:	2700      	movs	r7, #0
 800ba2a:	4621      	mov	r1, r4
 800ba2c:	4648      	mov	r0, r9
 800ba2e:	f001 f80b 	bl	800ca48 <_Bfree>
 800ba32:	2d00      	cmp	r5, #0
 800ba34:	f000 80bd 	beq.w	800bbb2 <_dtoa_r+0x622>
 800ba38:	b12f      	cbz	r7, 800ba46 <_dtoa_r+0x4b6>
 800ba3a:	42af      	cmp	r7, r5
 800ba3c:	d003      	beq.n	800ba46 <_dtoa_r+0x4b6>
 800ba3e:	4639      	mov	r1, r7
 800ba40:	4648      	mov	r0, r9
 800ba42:	f001 f801 	bl	800ca48 <_Bfree>
 800ba46:	4629      	mov	r1, r5
 800ba48:	4648      	mov	r0, r9
 800ba4a:	f000 fffd 	bl	800ca48 <_Bfree>
 800ba4e:	e0b0      	b.n	800bbb2 <_dtoa_r+0x622>
 800ba50:	07e2      	lsls	r2, r4, #31
 800ba52:	d505      	bpl.n	800ba60 <_dtoa_r+0x4d0>
 800ba54:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ba58:	f7f4 fdce 	bl	80005f8 <__aeabi_dmul>
 800ba5c:	3601      	adds	r6, #1
 800ba5e:	2301      	movs	r3, #1
 800ba60:	1064      	asrs	r4, r4, #1
 800ba62:	3508      	adds	r5, #8
 800ba64:	e762      	b.n	800b92c <_dtoa_r+0x39c>
 800ba66:	2602      	movs	r6, #2
 800ba68:	e765      	b.n	800b936 <_dtoa_r+0x3a6>
 800ba6a:	9c03      	ldr	r4, [sp, #12]
 800ba6c:	46b8      	mov	r8, r7
 800ba6e:	e784      	b.n	800b97a <_dtoa_r+0x3ea>
 800ba70:	4b27      	ldr	r3, [pc, #156]	@ (800bb10 <_dtoa_r+0x580>)
 800ba72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ba78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ba7c:	4454      	add	r4, sl
 800ba7e:	2900      	cmp	r1, #0
 800ba80:	d054      	beq.n	800bb2c <_dtoa_r+0x59c>
 800ba82:	4929      	ldr	r1, [pc, #164]	@ (800bb28 <_dtoa_r+0x598>)
 800ba84:	2000      	movs	r0, #0
 800ba86:	f7f4 fee1 	bl	800084c <__aeabi_ddiv>
 800ba8a:	4633      	mov	r3, r6
 800ba8c:	462a      	mov	r2, r5
 800ba8e:	f7f4 fbfb 	bl	8000288 <__aeabi_dsub>
 800ba92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba96:	4656      	mov	r6, sl
 800ba98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba9c:	f7f5 f85c 	bl	8000b58 <__aeabi_d2iz>
 800baa0:	4605      	mov	r5, r0
 800baa2:	f7f4 fd3f 	bl	8000524 <__aeabi_i2d>
 800baa6:	4602      	mov	r2, r0
 800baa8:	460b      	mov	r3, r1
 800baaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800baae:	f7f4 fbeb 	bl	8000288 <__aeabi_dsub>
 800bab2:	3530      	adds	r5, #48	@ 0x30
 800bab4:	4602      	mov	r2, r0
 800bab6:	460b      	mov	r3, r1
 800bab8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800babc:	f806 5b01 	strb.w	r5, [r6], #1
 800bac0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bac4:	f7f5 f80a 	bl	8000adc <__aeabi_dcmplt>
 800bac8:	2800      	cmp	r0, #0
 800baca:	d172      	bne.n	800bbb2 <_dtoa_r+0x622>
 800bacc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bad0:	4911      	ldr	r1, [pc, #68]	@ (800bb18 <_dtoa_r+0x588>)
 800bad2:	2000      	movs	r0, #0
 800bad4:	f7f4 fbd8 	bl	8000288 <__aeabi_dsub>
 800bad8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800badc:	f7f4 fffe 	bl	8000adc <__aeabi_dcmplt>
 800bae0:	2800      	cmp	r0, #0
 800bae2:	f040 80b4 	bne.w	800bc4e <_dtoa_r+0x6be>
 800bae6:	42a6      	cmp	r6, r4
 800bae8:	f43f af70 	beq.w	800b9cc <_dtoa_r+0x43c>
 800baec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800baf0:	4b0a      	ldr	r3, [pc, #40]	@ (800bb1c <_dtoa_r+0x58c>)
 800baf2:	2200      	movs	r2, #0
 800baf4:	f7f4 fd80 	bl	80005f8 <__aeabi_dmul>
 800baf8:	4b08      	ldr	r3, [pc, #32]	@ (800bb1c <_dtoa_r+0x58c>)
 800bafa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bafe:	2200      	movs	r2, #0
 800bb00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb04:	f7f4 fd78 	bl	80005f8 <__aeabi_dmul>
 800bb08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb0c:	e7c4      	b.n	800ba98 <_dtoa_r+0x508>
 800bb0e:	bf00      	nop
 800bb10:	0800e430 	.word	0x0800e430
 800bb14:	0800e408 	.word	0x0800e408
 800bb18:	3ff00000 	.word	0x3ff00000
 800bb1c:	40240000 	.word	0x40240000
 800bb20:	401c0000 	.word	0x401c0000
 800bb24:	40140000 	.word	0x40140000
 800bb28:	3fe00000 	.word	0x3fe00000
 800bb2c:	4631      	mov	r1, r6
 800bb2e:	4628      	mov	r0, r5
 800bb30:	f7f4 fd62 	bl	80005f8 <__aeabi_dmul>
 800bb34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bb38:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bb3a:	4656      	mov	r6, sl
 800bb3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb40:	f7f5 f80a 	bl	8000b58 <__aeabi_d2iz>
 800bb44:	4605      	mov	r5, r0
 800bb46:	f7f4 fced 	bl	8000524 <__aeabi_i2d>
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb52:	f7f4 fb99 	bl	8000288 <__aeabi_dsub>
 800bb56:	3530      	adds	r5, #48	@ 0x30
 800bb58:	f806 5b01 	strb.w	r5, [r6], #1
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	460b      	mov	r3, r1
 800bb60:	42a6      	cmp	r6, r4
 800bb62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb66:	f04f 0200 	mov.w	r2, #0
 800bb6a:	d124      	bne.n	800bbb6 <_dtoa_r+0x626>
 800bb6c:	4baf      	ldr	r3, [pc, #700]	@ (800be2c <_dtoa_r+0x89c>)
 800bb6e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bb72:	f7f4 fb8b 	bl	800028c <__adddf3>
 800bb76:	4602      	mov	r2, r0
 800bb78:	460b      	mov	r3, r1
 800bb7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb7e:	f7f4 ffcb 	bl	8000b18 <__aeabi_dcmpgt>
 800bb82:	2800      	cmp	r0, #0
 800bb84:	d163      	bne.n	800bc4e <_dtoa_r+0x6be>
 800bb86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bb8a:	49a8      	ldr	r1, [pc, #672]	@ (800be2c <_dtoa_r+0x89c>)
 800bb8c:	2000      	movs	r0, #0
 800bb8e:	f7f4 fb7b 	bl	8000288 <__aeabi_dsub>
 800bb92:	4602      	mov	r2, r0
 800bb94:	460b      	mov	r3, r1
 800bb96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb9a:	f7f4 ff9f 	bl	8000adc <__aeabi_dcmplt>
 800bb9e:	2800      	cmp	r0, #0
 800bba0:	f43f af14 	beq.w	800b9cc <_dtoa_r+0x43c>
 800bba4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bba6:	1e73      	subs	r3, r6, #1
 800bba8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bbaa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bbae:	2b30      	cmp	r3, #48	@ 0x30
 800bbb0:	d0f8      	beq.n	800bba4 <_dtoa_r+0x614>
 800bbb2:	4647      	mov	r7, r8
 800bbb4:	e03b      	b.n	800bc2e <_dtoa_r+0x69e>
 800bbb6:	4b9e      	ldr	r3, [pc, #632]	@ (800be30 <_dtoa_r+0x8a0>)
 800bbb8:	f7f4 fd1e 	bl	80005f8 <__aeabi_dmul>
 800bbbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbc0:	e7bc      	b.n	800bb3c <_dtoa_r+0x5ac>
 800bbc2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bbc6:	4656      	mov	r6, sl
 800bbc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bbcc:	4620      	mov	r0, r4
 800bbce:	4629      	mov	r1, r5
 800bbd0:	f7f4 fe3c 	bl	800084c <__aeabi_ddiv>
 800bbd4:	f7f4 ffc0 	bl	8000b58 <__aeabi_d2iz>
 800bbd8:	4680      	mov	r8, r0
 800bbda:	f7f4 fca3 	bl	8000524 <__aeabi_i2d>
 800bbde:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bbe2:	f7f4 fd09 	bl	80005f8 <__aeabi_dmul>
 800bbe6:	4602      	mov	r2, r0
 800bbe8:	460b      	mov	r3, r1
 800bbea:	4620      	mov	r0, r4
 800bbec:	4629      	mov	r1, r5
 800bbee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bbf2:	f7f4 fb49 	bl	8000288 <__aeabi_dsub>
 800bbf6:	f806 4b01 	strb.w	r4, [r6], #1
 800bbfa:	9d03      	ldr	r5, [sp, #12]
 800bbfc:	eba6 040a 	sub.w	r4, r6, sl
 800bc00:	42a5      	cmp	r5, r4
 800bc02:	4602      	mov	r2, r0
 800bc04:	460b      	mov	r3, r1
 800bc06:	d133      	bne.n	800bc70 <_dtoa_r+0x6e0>
 800bc08:	f7f4 fb40 	bl	800028c <__adddf3>
 800bc0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc10:	4604      	mov	r4, r0
 800bc12:	460d      	mov	r5, r1
 800bc14:	f7f4 ff80 	bl	8000b18 <__aeabi_dcmpgt>
 800bc18:	b9c0      	cbnz	r0, 800bc4c <_dtoa_r+0x6bc>
 800bc1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc1e:	4620      	mov	r0, r4
 800bc20:	4629      	mov	r1, r5
 800bc22:	f7f4 ff51 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc26:	b110      	cbz	r0, 800bc2e <_dtoa_r+0x69e>
 800bc28:	f018 0f01 	tst.w	r8, #1
 800bc2c:	d10e      	bne.n	800bc4c <_dtoa_r+0x6bc>
 800bc2e:	9902      	ldr	r1, [sp, #8]
 800bc30:	4648      	mov	r0, r9
 800bc32:	f000 ff09 	bl	800ca48 <_Bfree>
 800bc36:	2300      	movs	r3, #0
 800bc38:	7033      	strb	r3, [r6, #0]
 800bc3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bc3c:	3701      	adds	r7, #1
 800bc3e:	601f      	str	r7, [r3, #0]
 800bc40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	f000 824b 	beq.w	800c0de <_dtoa_r+0xb4e>
 800bc48:	601e      	str	r6, [r3, #0]
 800bc4a:	e248      	b.n	800c0de <_dtoa_r+0xb4e>
 800bc4c:	46b8      	mov	r8, r7
 800bc4e:	4633      	mov	r3, r6
 800bc50:	461e      	mov	r6, r3
 800bc52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc56:	2a39      	cmp	r2, #57	@ 0x39
 800bc58:	d106      	bne.n	800bc68 <_dtoa_r+0x6d8>
 800bc5a:	459a      	cmp	sl, r3
 800bc5c:	d1f8      	bne.n	800bc50 <_dtoa_r+0x6c0>
 800bc5e:	2230      	movs	r2, #48	@ 0x30
 800bc60:	f108 0801 	add.w	r8, r8, #1
 800bc64:	f88a 2000 	strb.w	r2, [sl]
 800bc68:	781a      	ldrb	r2, [r3, #0]
 800bc6a:	3201      	adds	r2, #1
 800bc6c:	701a      	strb	r2, [r3, #0]
 800bc6e:	e7a0      	b.n	800bbb2 <_dtoa_r+0x622>
 800bc70:	4b6f      	ldr	r3, [pc, #444]	@ (800be30 <_dtoa_r+0x8a0>)
 800bc72:	2200      	movs	r2, #0
 800bc74:	f7f4 fcc0 	bl	80005f8 <__aeabi_dmul>
 800bc78:	2200      	movs	r2, #0
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	4604      	mov	r4, r0
 800bc7e:	460d      	mov	r5, r1
 800bc80:	f7f4 ff22 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc84:	2800      	cmp	r0, #0
 800bc86:	d09f      	beq.n	800bbc8 <_dtoa_r+0x638>
 800bc88:	e7d1      	b.n	800bc2e <_dtoa_r+0x69e>
 800bc8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc8c:	2a00      	cmp	r2, #0
 800bc8e:	f000 80ea 	beq.w	800be66 <_dtoa_r+0x8d6>
 800bc92:	9a07      	ldr	r2, [sp, #28]
 800bc94:	2a01      	cmp	r2, #1
 800bc96:	f300 80cd 	bgt.w	800be34 <_dtoa_r+0x8a4>
 800bc9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bc9c:	2a00      	cmp	r2, #0
 800bc9e:	f000 80c1 	beq.w	800be24 <_dtoa_r+0x894>
 800bca2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bca6:	9c08      	ldr	r4, [sp, #32]
 800bca8:	9e00      	ldr	r6, [sp, #0]
 800bcaa:	9a00      	ldr	r2, [sp, #0]
 800bcac:	441a      	add	r2, r3
 800bcae:	9200      	str	r2, [sp, #0]
 800bcb0:	9a06      	ldr	r2, [sp, #24]
 800bcb2:	2101      	movs	r1, #1
 800bcb4:	441a      	add	r2, r3
 800bcb6:	4648      	mov	r0, r9
 800bcb8:	9206      	str	r2, [sp, #24]
 800bcba:	f000 ffc3 	bl	800cc44 <__i2b>
 800bcbe:	4605      	mov	r5, r0
 800bcc0:	b166      	cbz	r6, 800bcdc <_dtoa_r+0x74c>
 800bcc2:	9b06      	ldr	r3, [sp, #24]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	dd09      	ble.n	800bcdc <_dtoa_r+0x74c>
 800bcc8:	42b3      	cmp	r3, r6
 800bcca:	9a00      	ldr	r2, [sp, #0]
 800bccc:	bfa8      	it	ge
 800bcce:	4633      	movge	r3, r6
 800bcd0:	1ad2      	subs	r2, r2, r3
 800bcd2:	9200      	str	r2, [sp, #0]
 800bcd4:	9a06      	ldr	r2, [sp, #24]
 800bcd6:	1af6      	subs	r6, r6, r3
 800bcd8:	1ad3      	subs	r3, r2, r3
 800bcda:	9306      	str	r3, [sp, #24]
 800bcdc:	9b08      	ldr	r3, [sp, #32]
 800bcde:	b30b      	cbz	r3, 800bd24 <_dtoa_r+0x794>
 800bce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	f000 80c6 	beq.w	800be74 <_dtoa_r+0x8e4>
 800bce8:	2c00      	cmp	r4, #0
 800bcea:	f000 80c0 	beq.w	800be6e <_dtoa_r+0x8de>
 800bcee:	4629      	mov	r1, r5
 800bcf0:	4622      	mov	r2, r4
 800bcf2:	4648      	mov	r0, r9
 800bcf4:	f001 f85e 	bl	800cdb4 <__pow5mult>
 800bcf8:	9a02      	ldr	r2, [sp, #8]
 800bcfa:	4601      	mov	r1, r0
 800bcfc:	4605      	mov	r5, r0
 800bcfe:	4648      	mov	r0, r9
 800bd00:	f000 ffb6 	bl	800cc70 <__multiply>
 800bd04:	9902      	ldr	r1, [sp, #8]
 800bd06:	4680      	mov	r8, r0
 800bd08:	4648      	mov	r0, r9
 800bd0a:	f000 fe9d 	bl	800ca48 <_Bfree>
 800bd0e:	9b08      	ldr	r3, [sp, #32]
 800bd10:	1b1b      	subs	r3, r3, r4
 800bd12:	9308      	str	r3, [sp, #32]
 800bd14:	f000 80b1 	beq.w	800be7a <_dtoa_r+0x8ea>
 800bd18:	9a08      	ldr	r2, [sp, #32]
 800bd1a:	4641      	mov	r1, r8
 800bd1c:	4648      	mov	r0, r9
 800bd1e:	f001 f849 	bl	800cdb4 <__pow5mult>
 800bd22:	9002      	str	r0, [sp, #8]
 800bd24:	2101      	movs	r1, #1
 800bd26:	4648      	mov	r0, r9
 800bd28:	f000 ff8c 	bl	800cc44 <__i2b>
 800bd2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd2e:	4604      	mov	r4, r0
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f000 81d8 	beq.w	800c0e6 <_dtoa_r+0xb56>
 800bd36:	461a      	mov	r2, r3
 800bd38:	4601      	mov	r1, r0
 800bd3a:	4648      	mov	r0, r9
 800bd3c:	f001 f83a 	bl	800cdb4 <__pow5mult>
 800bd40:	9b07      	ldr	r3, [sp, #28]
 800bd42:	2b01      	cmp	r3, #1
 800bd44:	4604      	mov	r4, r0
 800bd46:	f300 809f 	bgt.w	800be88 <_dtoa_r+0x8f8>
 800bd4a:	9b04      	ldr	r3, [sp, #16]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	f040 8097 	bne.w	800be80 <_dtoa_r+0x8f0>
 800bd52:	9b05      	ldr	r3, [sp, #20]
 800bd54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	f040 8093 	bne.w	800be84 <_dtoa_r+0x8f4>
 800bd5e:	9b05      	ldr	r3, [sp, #20]
 800bd60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd64:	0d1b      	lsrs	r3, r3, #20
 800bd66:	051b      	lsls	r3, r3, #20
 800bd68:	b133      	cbz	r3, 800bd78 <_dtoa_r+0x7e8>
 800bd6a:	9b00      	ldr	r3, [sp, #0]
 800bd6c:	3301      	adds	r3, #1
 800bd6e:	9300      	str	r3, [sp, #0]
 800bd70:	9b06      	ldr	r3, [sp, #24]
 800bd72:	3301      	adds	r3, #1
 800bd74:	9306      	str	r3, [sp, #24]
 800bd76:	2301      	movs	r3, #1
 800bd78:	9308      	str	r3, [sp, #32]
 800bd7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	f000 81b8 	beq.w	800c0f2 <_dtoa_r+0xb62>
 800bd82:	6923      	ldr	r3, [r4, #16]
 800bd84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bd88:	6918      	ldr	r0, [r3, #16]
 800bd8a:	f000 ff0f 	bl	800cbac <__hi0bits>
 800bd8e:	f1c0 0020 	rsb	r0, r0, #32
 800bd92:	9b06      	ldr	r3, [sp, #24]
 800bd94:	4418      	add	r0, r3
 800bd96:	f010 001f 	ands.w	r0, r0, #31
 800bd9a:	f000 8082 	beq.w	800bea2 <_dtoa_r+0x912>
 800bd9e:	f1c0 0320 	rsb	r3, r0, #32
 800bda2:	2b04      	cmp	r3, #4
 800bda4:	dd73      	ble.n	800be8e <_dtoa_r+0x8fe>
 800bda6:	9b00      	ldr	r3, [sp, #0]
 800bda8:	f1c0 001c 	rsb	r0, r0, #28
 800bdac:	4403      	add	r3, r0
 800bdae:	9300      	str	r3, [sp, #0]
 800bdb0:	9b06      	ldr	r3, [sp, #24]
 800bdb2:	4403      	add	r3, r0
 800bdb4:	4406      	add	r6, r0
 800bdb6:	9306      	str	r3, [sp, #24]
 800bdb8:	9b00      	ldr	r3, [sp, #0]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	dd05      	ble.n	800bdca <_dtoa_r+0x83a>
 800bdbe:	9902      	ldr	r1, [sp, #8]
 800bdc0:	461a      	mov	r2, r3
 800bdc2:	4648      	mov	r0, r9
 800bdc4:	f001 f850 	bl	800ce68 <__lshift>
 800bdc8:	9002      	str	r0, [sp, #8]
 800bdca:	9b06      	ldr	r3, [sp, #24]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	dd05      	ble.n	800bddc <_dtoa_r+0x84c>
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	461a      	mov	r2, r3
 800bdd4:	4648      	mov	r0, r9
 800bdd6:	f001 f847 	bl	800ce68 <__lshift>
 800bdda:	4604      	mov	r4, r0
 800bddc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d061      	beq.n	800bea6 <_dtoa_r+0x916>
 800bde2:	9802      	ldr	r0, [sp, #8]
 800bde4:	4621      	mov	r1, r4
 800bde6:	f001 f8ab 	bl	800cf40 <__mcmp>
 800bdea:	2800      	cmp	r0, #0
 800bdec:	da5b      	bge.n	800bea6 <_dtoa_r+0x916>
 800bdee:	2300      	movs	r3, #0
 800bdf0:	9902      	ldr	r1, [sp, #8]
 800bdf2:	220a      	movs	r2, #10
 800bdf4:	4648      	mov	r0, r9
 800bdf6:	f000 fe49 	bl	800ca8c <__multadd>
 800bdfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdfc:	9002      	str	r0, [sp, #8]
 800bdfe:	f107 38ff 	add.w	r8, r7, #4294967295
 800be02:	2b00      	cmp	r3, #0
 800be04:	f000 8177 	beq.w	800c0f6 <_dtoa_r+0xb66>
 800be08:	4629      	mov	r1, r5
 800be0a:	2300      	movs	r3, #0
 800be0c:	220a      	movs	r2, #10
 800be0e:	4648      	mov	r0, r9
 800be10:	f000 fe3c 	bl	800ca8c <__multadd>
 800be14:	f1bb 0f00 	cmp.w	fp, #0
 800be18:	4605      	mov	r5, r0
 800be1a:	dc6f      	bgt.n	800befc <_dtoa_r+0x96c>
 800be1c:	9b07      	ldr	r3, [sp, #28]
 800be1e:	2b02      	cmp	r3, #2
 800be20:	dc49      	bgt.n	800beb6 <_dtoa_r+0x926>
 800be22:	e06b      	b.n	800befc <_dtoa_r+0x96c>
 800be24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800be26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800be2a:	e73c      	b.n	800bca6 <_dtoa_r+0x716>
 800be2c:	3fe00000 	.word	0x3fe00000
 800be30:	40240000 	.word	0x40240000
 800be34:	9b03      	ldr	r3, [sp, #12]
 800be36:	1e5c      	subs	r4, r3, #1
 800be38:	9b08      	ldr	r3, [sp, #32]
 800be3a:	42a3      	cmp	r3, r4
 800be3c:	db09      	blt.n	800be52 <_dtoa_r+0x8c2>
 800be3e:	1b1c      	subs	r4, r3, r4
 800be40:	9b03      	ldr	r3, [sp, #12]
 800be42:	2b00      	cmp	r3, #0
 800be44:	f6bf af30 	bge.w	800bca8 <_dtoa_r+0x718>
 800be48:	9b00      	ldr	r3, [sp, #0]
 800be4a:	9a03      	ldr	r2, [sp, #12]
 800be4c:	1a9e      	subs	r6, r3, r2
 800be4e:	2300      	movs	r3, #0
 800be50:	e72b      	b.n	800bcaa <_dtoa_r+0x71a>
 800be52:	9b08      	ldr	r3, [sp, #32]
 800be54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800be56:	9408      	str	r4, [sp, #32]
 800be58:	1ae3      	subs	r3, r4, r3
 800be5a:	441a      	add	r2, r3
 800be5c:	9e00      	ldr	r6, [sp, #0]
 800be5e:	9b03      	ldr	r3, [sp, #12]
 800be60:	920d      	str	r2, [sp, #52]	@ 0x34
 800be62:	2400      	movs	r4, #0
 800be64:	e721      	b.n	800bcaa <_dtoa_r+0x71a>
 800be66:	9c08      	ldr	r4, [sp, #32]
 800be68:	9e00      	ldr	r6, [sp, #0]
 800be6a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800be6c:	e728      	b.n	800bcc0 <_dtoa_r+0x730>
 800be6e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800be72:	e751      	b.n	800bd18 <_dtoa_r+0x788>
 800be74:	9a08      	ldr	r2, [sp, #32]
 800be76:	9902      	ldr	r1, [sp, #8]
 800be78:	e750      	b.n	800bd1c <_dtoa_r+0x78c>
 800be7a:	f8cd 8008 	str.w	r8, [sp, #8]
 800be7e:	e751      	b.n	800bd24 <_dtoa_r+0x794>
 800be80:	2300      	movs	r3, #0
 800be82:	e779      	b.n	800bd78 <_dtoa_r+0x7e8>
 800be84:	9b04      	ldr	r3, [sp, #16]
 800be86:	e777      	b.n	800bd78 <_dtoa_r+0x7e8>
 800be88:	2300      	movs	r3, #0
 800be8a:	9308      	str	r3, [sp, #32]
 800be8c:	e779      	b.n	800bd82 <_dtoa_r+0x7f2>
 800be8e:	d093      	beq.n	800bdb8 <_dtoa_r+0x828>
 800be90:	9a00      	ldr	r2, [sp, #0]
 800be92:	331c      	adds	r3, #28
 800be94:	441a      	add	r2, r3
 800be96:	9200      	str	r2, [sp, #0]
 800be98:	9a06      	ldr	r2, [sp, #24]
 800be9a:	441a      	add	r2, r3
 800be9c:	441e      	add	r6, r3
 800be9e:	9206      	str	r2, [sp, #24]
 800bea0:	e78a      	b.n	800bdb8 <_dtoa_r+0x828>
 800bea2:	4603      	mov	r3, r0
 800bea4:	e7f4      	b.n	800be90 <_dtoa_r+0x900>
 800bea6:	9b03      	ldr	r3, [sp, #12]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	46b8      	mov	r8, r7
 800beac:	dc20      	bgt.n	800bef0 <_dtoa_r+0x960>
 800beae:	469b      	mov	fp, r3
 800beb0:	9b07      	ldr	r3, [sp, #28]
 800beb2:	2b02      	cmp	r3, #2
 800beb4:	dd1e      	ble.n	800bef4 <_dtoa_r+0x964>
 800beb6:	f1bb 0f00 	cmp.w	fp, #0
 800beba:	f47f adb1 	bne.w	800ba20 <_dtoa_r+0x490>
 800bebe:	4621      	mov	r1, r4
 800bec0:	465b      	mov	r3, fp
 800bec2:	2205      	movs	r2, #5
 800bec4:	4648      	mov	r0, r9
 800bec6:	f000 fde1 	bl	800ca8c <__multadd>
 800beca:	4601      	mov	r1, r0
 800becc:	4604      	mov	r4, r0
 800bece:	9802      	ldr	r0, [sp, #8]
 800bed0:	f001 f836 	bl	800cf40 <__mcmp>
 800bed4:	2800      	cmp	r0, #0
 800bed6:	f77f ada3 	ble.w	800ba20 <_dtoa_r+0x490>
 800beda:	4656      	mov	r6, sl
 800bedc:	2331      	movs	r3, #49	@ 0x31
 800bede:	f806 3b01 	strb.w	r3, [r6], #1
 800bee2:	f108 0801 	add.w	r8, r8, #1
 800bee6:	e59f      	b.n	800ba28 <_dtoa_r+0x498>
 800bee8:	9c03      	ldr	r4, [sp, #12]
 800beea:	46b8      	mov	r8, r7
 800beec:	4625      	mov	r5, r4
 800beee:	e7f4      	b.n	800beda <_dtoa_r+0x94a>
 800bef0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	f000 8101 	beq.w	800c0fe <_dtoa_r+0xb6e>
 800befc:	2e00      	cmp	r6, #0
 800befe:	dd05      	ble.n	800bf0c <_dtoa_r+0x97c>
 800bf00:	4629      	mov	r1, r5
 800bf02:	4632      	mov	r2, r6
 800bf04:	4648      	mov	r0, r9
 800bf06:	f000 ffaf 	bl	800ce68 <__lshift>
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	9b08      	ldr	r3, [sp, #32]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d05c      	beq.n	800bfcc <_dtoa_r+0xa3c>
 800bf12:	6869      	ldr	r1, [r5, #4]
 800bf14:	4648      	mov	r0, r9
 800bf16:	f000 fd57 	bl	800c9c8 <_Balloc>
 800bf1a:	4606      	mov	r6, r0
 800bf1c:	b928      	cbnz	r0, 800bf2a <_dtoa_r+0x99a>
 800bf1e:	4b82      	ldr	r3, [pc, #520]	@ (800c128 <_dtoa_r+0xb98>)
 800bf20:	4602      	mov	r2, r0
 800bf22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bf26:	f7ff bb4a 	b.w	800b5be <_dtoa_r+0x2e>
 800bf2a:	692a      	ldr	r2, [r5, #16]
 800bf2c:	3202      	adds	r2, #2
 800bf2e:	0092      	lsls	r2, r2, #2
 800bf30:	f105 010c 	add.w	r1, r5, #12
 800bf34:	300c      	adds	r0, #12
 800bf36:	f7ff fa82 	bl	800b43e <memcpy>
 800bf3a:	2201      	movs	r2, #1
 800bf3c:	4631      	mov	r1, r6
 800bf3e:	4648      	mov	r0, r9
 800bf40:	f000 ff92 	bl	800ce68 <__lshift>
 800bf44:	f10a 0301 	add.w	r3, sl, #1
 800bf48:	9300      	str	r3, [sp, #0]
 800bf4a:	eb0a 030b 	add.w	r3, sl, fp
 800bf4e:	9308      	str	r3, [sp, #32]
 800bf50:	9b04      	ldr	r3, [sp, #16]
 800bf52:	f003 0301 	and.w	r3, r3, #1
 800bf56:	462f      	mov	r7, r5
 800bf58:	9306      	str	r3, [sp, #24]
 800bf5a:	4605      	mov	r5, r0
 800bf5c:	9b00      	ldr	r3, [sp, #0]
 800bf5e:	9802      	ldr	r0, [sp, #8]
 800bf60:	4621      	mov	r1, r4
 800bf62:	f103 3bff 	add.w	fp, r3, #4294967295
 800bf66:	f7ff fa89 	bl	800b47c <quorem>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	3330      	adds	r3, #48	@ 0x30
 800bf6e:	9003      	str	r0, [sp, #12]
 800bf70:	4639      	mov	r1, r7
 800bf72:	9802      	ldr	r0, [sp, #8]
 800bf74:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf76:	f000 ffe3 	bl	800cf40 <__mcmp>
 800bf7a:	462a      	mov	r2, r5
 800bf7c:	9004      	str	r0, [sp, #16]
 800bf7e:	4621      	mov	r1, r4
 800bf80:	4648      	mov	r0, r9
 800bf82:	f000 fff9 	bl	800cf78 <__mdiff>
 800bf86:	68c2      	ldr	r2, [r0, #12]
 800bf88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf8a:	4606      	mov	r6, r0
 800bf8c:	bb02      	cbnz	r2, 800bfd0 <_dtoa_r+0xa40>
 800bf8e:	4601      	mov	r1, r0
 800bf90:	9802      	ldr	r0, [sp, #8]
 800bf92:	f000 ffd5 	bl	800cf40 <__mcmp>
 800bf96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf98:	4602      	mov	r2, r0
 800bf9a:	4631      	mov	r1, r6
 800bf9c:	4648      	mov	r0, r9
 800bf9e:	920c      	str	r2, [sp, #48]	@ 0x30
 800bfa0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfa2:	f000 fd51 	bl	800ca48 <_Bfree>
 800bfa6:	9b07      	ldr	r3, [sp, #28]
 800bfa8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bfaa:	9e00      	ldr	r6, [sp, #0]
 800bfac:	ea42 0103 	orr.w	r1, r2, r3
 800bfb0:	9b06      	ldr	r3, [sp, #24]
 800bfb2:	4319      	orrs	r1, r3
 800bfb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfb6:	d10d      	bne.n	800bfd4 <_dtoa_r+0xa44>
 800bfb8:	2b39      	cmp	r3, #57	@ 0x39
 800bfba:	d027      	beq.n	800c00c <_dtoa_r+0xa7c>
 800bfbc:	9a04      	ldr	r2, [sp, #16]
 800bfbe:	2a00      	cmp	r2, #0
 800bfc0:	dd01      	ble.n	800bfc6 <_dtoa_r+0xa36>
 800bfc2:	9b03      	ldr	r3, [sp, #12]
 800bfc4:	3331      	adds	r3, #49	@ 0x31
 800bfc6:	f88b 3000 	strb.w	r3, [fp]
 800bfca:	e52e      	b.n	800ba2a <_dtoa_r+0x49a>
 800bfcc:	4628      	mov	r0, r5
 800bfce:	e7b9      	b.n	800bf44 <_dtoa_r+0x9b4>
 800bfd0:	2201      	movs	r2, #1
 800bfd2:	e7e2      	b.n	800bf9a <_dtoa_r+0xa0a>
 800bfd4:	9904      	ldr	r1, [sp, #16]
 800bfd6:	2900      	cmp	r1, #0
 800bfd8:	db04      	blt.n	800bfe4 <_dtoa_r+0xa54>
 800bfda:	9807      	ldr	r0, [sp, #28]
 800bfdc:	4301      	orrs	r1, r0
 800bfde:	9806      	ldr	r0, [sp, #24]
 800bfe0:	4301      	orrs	r1, r0
 800bfe2:	d120      	bne.n	800c026 <_dtoa_r+0xa96>
 800bfe4:	2a00      	cmp	r2, #0
 800bfe6:	ddee      	ble.n	800bfc6 <_dtoa_r+0xa36>
 800bfe8:	9902      	ldr	r1, [sp, #8]
 800bfea:	9300      	str	r3, [sp, #0]
 800bfec:	2201      	movs	r2, #1
 800bfee:	4648      	mov	r0, r9
 800bff0:	f000 ff3a 	bl	800ce68 <__lshift>
 800bff4:	4621      	mov	r1, r4
 800bff6:	9002      	str	r0, [sp, #8]
 800bff8:	f000 ffa2 	bl	800cf40 <__mcmp>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	9b00      	ldr	r3, [sp, #0]
 800c000:	dc02      	bgt.n	800c008 <_dtoa_r+0xa78>
 800c002:	d1e0      	bne.n	800bfc6 <_dtoa_r+0xa36>
 800c004:	07da      	lsls	r2, r3, #31
 800c006:	d5de      	bpl.n	800bfc6 <_dtoa_r+0xa36>
 800c008:	2b39      	cmp	r3, #57	@ 0x39
 800c00a:	d1da      	bne.n	800bfc2 <_dtoa_r+0xa32>
 800c00c:	2339      	movs	r3, #57	@ 0x39
 800c00e:	f88b 3000 	strb.w	r3, [fp]
 800c012:	4633      	mov	r3, r6
 800c014:	461e      	mov	r6, r3
 800c016:	3b01      	subs	r3, #1
 800c018:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c01c:	2a39      	cmp	r2, #57	@ 0x39
 800c01e:	d04e      	beq.n	800c0be <_dtoa_r+0xb2e>
 800c020:	3201      	adds	r2, #1
 800c022:	701a      	strb	r2, [r3, #0]
 800c024:	e501      	b.n	800ba2a <_dtoa_r+0x49a>
 800c026:	2a00      	cmp	r2, #0
 800c028:	dd03      	ble.n	800c032 <_dtoa_r+0xaa2>
 800c02a:	2b39      	cmp	r3, #57	@ 0x39
 800c02c:	d0ee      	beq.n	800c00c <_dtoa_r+0xa7c>
 800c02e:	3301      	adds	r3, #1
 800c030:	e7c9      	b.n	800bfc6 <_dtoa_r+0xa36>
 800c032:	9a00      	ldr	r2, [sp, #0]
 800c034:	9908      	ldr	r1, [sp, #32]
 800c036:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c03a:	428a      	cmp	r2, r1
 800c03c:	d028      	beq.n	800c090 <_dtoa_r+0xb00>
 800c03e:	9902      	ldr	r1, [sp, #8]
 800c040:	2300      	movs	r3, #0
 800c042:	220a      	movs	r2, #10
 800c044:	4648      	mov	r0, r9
 800c046:	f000 fd21 	bl	800ca8c <__multadd>
 800c04a:	42af      	cmp	r7, r5
 800c04c:	9002      	str	r0, [sp, #8]
 800c04e:	f04f 0300 	mov.w	r3, #0
 800c052:	f04f 020a 	mov.w	r2, #10
 800c056:	4639      	mov	r1, r7
 800c058:	4648      	mov	r0, r9
 800c05a:	d107      	bne.n	800c06c <_dtoa_r+0xadc>
 800c05c:	f000 fd16 	bl	800ca8c <__multadd>
 800c060:	4607      	mov	r7, r0
 800c062:	4605      	mov	r5, r0
 800c064:	9b00      	ldr	r3, [sp, #0]
 800c066:	3301      	adds	r3, #1
 800c068:	9300      	str	r3, [sp, #0]
 800c06a:	e777      	b.n	800bf5c <_dtoa_r+0x9cc>
 800c06c:	f000 fd0e 	bl	800ca8c <__multadd>
 800c070:	4629      	mov	r1, r5
 800c072:	4607      	mov	r7, r0
 800c074:	2300      	movs	r3, #0
 800c076:	220a      	movs	r2, #10
 800c078:	4648      	mov	r0, r9
 800c07a:	f000 fd07 	bl	800ca8c <__multadd>
 800c07e:	4605      	mov	r5, r0
 800c080:	e7f0      	b.n	800c064 <_dtoa_r+0xad4>
 800c082:	f1bb 0f00 	cmp.w	fp, #0
 800c086:	bfcc      	ite	gt
 800c088:	465e      	movgt	r6, fp
 800c08a:	2601      	movle	r6, #1
 800c08c:	4456      	add	r6, sl
 800c08e:	2700      	movs	r7, #0
 800c090:	9902      	ldr	r1, [sp, #8]
 800c092:	9300      	str	r3, [sp, #0]
 800c094:	2201      	movs	r2, #1
 800c096:	4648      	mov	r0, r9
 800c098:	f000 fee6 	bl	800ce68 <__lshift>
 800c09c:	4621      	mov	r1, r4
 800c09e:	9002      	str	r0, [sp, #8]
 800c0a0:	f000 ff4e 	bl	800cf40 <__mcmp>
 800c0a4:	2800      	cmp	r0, #0
 800c0a6:	dcb4      	bgt.n	800c012 <_dtoa_r+0xa82>
 800c0a8:	d102      	bne.n	800c0b0 <_dtoa_r+0xb20>
 800c0aa:	9b00      	ldr	r3, [sp, #0]
 800c0ac:	07db      	lsls	r3, r3, #31
 800c0ae:	d4b0      	bmi.n	800c012 <_dtoa_r+0xa82>
 800c0b0:	4633      	mov	r3, r6
 800c0b2:	461e      	mov	r6, r3
 800c0b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c0b8:	2a30      	cmp	r2, #48	@ 0x30
 800c0ba:	d0fa      	beq.n	800c0b2 <_dtoa_r+0xb22>
 800c0bc:	e4b5      	b.n	800ba2a <_dtoa_r+0x49a>
 800c0be:	459a      	cmp	sl, r3
 800c0c0:	d1a8      	bne.n	800c014 <_dtoa_r+0xa84>
 800c0c2:	2331      	movs	r3, #49	@ 0x31
 800c0c4:	f108 0801 	add.w	r8, r8, #1
 800c0c8:	f88a 3000 	strb.w	r3, [sl]
 800c0cc:	e4ad      	b.n	800ba2a <_dtoa_r+0x49a>
 800c0ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c0d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c12c <_dtoa_r+0xb9c>
 800c0d4:	b11b      	cbz	r3, 800c0de <_dtoa_r+0xb4e>
 800c0d6:	f10a 0308 	add.w	r3, sl, #8
 800c0da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c0dc:	6013      	str	r3, [r2, #0]
 800c0de:	4650      	mov	r0, sl
 800c0e0:	b017      	add	sp, #92	@ 0x5c
 800c0e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0e6:	9b07      	ldr	r3, [sp, #28]
 800c0e8:	2b01      	cmp	r3, #1
 800c0ea:	f77f ae2e 	ble.w	800bd4a <_dtoa_r+0x7ba>
 800c0ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c0f0:	9308      	str	r3, [sp, #32]
 800c0f2:	2001      	movs	r0, #1
 800c0f4:	e64d      	b.n	800bd92 <_dtoa_r+0x802>
 800c0f6:	f1bb 0f00 	cmp.w	fp, #0
 800c0fa:	f77f aed9 	ble.w	800beb0 <_dtoa_r+0x920>
 800c0fe:	4656      	mov	r6, sl
 800c100:	9802      	ldr	r0, [sp, #8]
 800c102:	4621      	mov	r1, r4
 800c104:	f7ff f9ba 	bl	800b47c <quorem>
 800c108:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c10c:	f806 3b01 	strb.w	r3, [r6], #1
 800c110:	eba6 020a 	sub.w	r2, r6, sl
 800c114:	4593      	cmp	fp, r2
 800c116:	ddb4      	ble.n	800c082 <_dtoa_r+0xaf2>
 800c118:	9902      	ldr	r1, [sp, #8]
 800c11a:	2300      	movs	r3, #0
 800c11c:	220a      	movs	r2, #10
 800c11e:	4648      	mov	r0, r9
 800c120:	f000 fcb4 	bl	800ca8c <__multadd>
 800c124:	9002      	str	r0, [sp, #8]
 800c126:	e7eb      	b.n	800c100 <_dtoa_r+0xb70>
 800c128:	0800e18a 	.word	0x0800e18a
 800c12c:	0800e10e 	.word	0x0800e10e

0800c130 <_free_r>:
 800c130:	b538      	push	{r3, r4, r5, lr}
 800c132:	4605      	mov	r5, r0
 800c134:	2900      	cmp	r1, #0
 800c136:	d041      	beq.n	800c1bc <_free_r+0x8c>
 800c138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c13c:	1f0c      	subs	r4, r1, #4
 800c13e:	2b00      	cmp	r3, #0
 800c140:	bfb8      	it	lt
 800c142:	18e4      	addlt	r4, r4, r3
 800c144:	f000 fc34 	bl	800c9b0 <__malloc_lock>
 800c148:	4a1d      	ldr	r2, [pc, #116]	@ (800c1c0 <_free_r+0x90>)
 800c14a:	6813      	ldr	r3, [r2, #0]
 800c14c:	b933      	cbnz	r3, 800c15c <_free_r+0x2c>
 800c14e:	6063      	str	r3, [r4, #4]
 800c150:	6014      	str	r4, [r2, #0]
 800c152:	4628      	mov	r0, r5
 800c154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c158:	f000 bc30 	b.w	800c9bc <__malloc_unlock>
 800c15c:	42a3      	cmp	r3, r4
 800c15e:	d908      	bls.n	800c172 <_free_r+0x42>
 800c160:	6820      	ldr	r0, [r4, #0]
 800c162:	1821      	adds	r1, r4, r0
 800c164:	428b      	cmp	r3, r1
 800c166:	bf01      	itttt	eq
 800c168:	6819      	ldreq	r1, [r3, #0]
 800c16a:	685b      	ldreq	r3, [r3, #4]
 800c16c:	1809      	addeq	r1, r1, r0
 800c16e:	6021      	streq	r1, [r4, #0]
 800c170:	e7ed      	b.n	800c14e <_free_r+0x1e>
 800c172:	461a      	mov	r2, r3
 800c174:	685b      	ldr	r3, [r3, #4]
 800c176:	b10b      	cbz	r3, 800c17c <_free_r+0x4c>
 800c178:	42a3      	cmp	r3, r4
 800c17a:	d9fa      	bls.n	800c172 <_free_r+0x42>
 800c17c:	6811      	ldr	r1, [r2, #0]
 800c17e:	1850      	adds	r0, r2, r1
 800c180:	42a0      	cmp	r0, r4
 800c182:	d10b      	bne.n	800c19c <_free_r+0x6c>
 800c184:	6820      	ldr	r0, [r4, #0]
 800c186:	4401      	add	r1, r0
 800c188:	1850      	adds	r0, r2, r1
 800c18a:	4283      	cmp	r3, r0
 800c18c:	6011      	str	r1, [r2, #0]
 800c18e:	d1e0      	bne.n	800c152 <_free_r+0x22>
 800c190:	6818      	ldr	r0, [r3, #0]
 800c192:	685b      	ldr	r3, [r3, #4]
 800c194:	6053      	str	r3, [r2, #4]
 800c196:	4408      	add	r0, r1
 800c198:	6010      	str	r0, [r2, #0]
 800c19a:	e7da      	b.n	800c152 <_free_r+0x22>
 800c19c:	d902      	bls.n	800c1a4 <_free_r+0x74>
 800c19e:	230c      	movs	r3, #12
 800c1a0:	602b      	str	r3, [r5, #0]
 800c1a2:	e7d6      	b.n	800c152 <_free_r+0x22>
 800c1a4:	6820      	ldr	r0, [r4, #0]
 800c1a6:	1821      	adds	r1, r4, r0
 800c1a8:	428b      	cmp	r3, r1
 800c1aa:	bf04      	itt	eq
 800c1ac:	6819      	ldreq	r1, [r3, #0]
 800c1ae:	685b      	ldreq	r3, [r3, #4]
 800c1b0:	6063      	str	r3, [r4, #4]
 800c1b2:	bf04      	itt	eq
 800c1b4:	1809      	addeq	r1, r1, r0
 800c1b6:	6021      	streq	r1, [r4, #0]
 800c1b8:	6054      	str	r4, [r2, #4]
 800c1ba:	e7ca      	b.n	800c152 <_free_r+0x22>
 800c1bc:	bd38      	pop	{r3, r4, r5, pc}
 800c1be:	bf00      	nop
 800c1c0:	20000764 	.word	0x20000764

0800c1c4 <rshift>:
 800c1c4:	6903      	ldr	r3, [r0, #16]
 800c1c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c1ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c1d2:	f100 0414 	add.w	r4, r0, #20
 800c1d6:	dd45      	ble.n	800c264 <rshift+0xa0>
 800c1d8:	f011 011f 	ands.w	r1, r1, #31
 800c1dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c1e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c1e4:	d10c      	bne.n	800c200 <rshift+0x3c>
 800c1e6:	f100 0710 	add.w	r7, r0, #16
 800c1ea:	4629      	mov	r1, r5
 800c1ec:	42b1      	cmp	r1, r6
 800c1ee:	d334      	bcc.n	800c25a <rshift+0x96>
 800c1f0:	1a9b      	subs	r3, r3, r2
 800c1f2:	009b      	lsls	r3, r3, #2
 800c1f4:	1eea      	subs	r2, r5, #3
 800c1f6:	4296      	cmp	r6, r2
 800c1f8:	bf38      	it	cc
 800c1fa:	2300      	movcc	r3, #0
 800c1fc:	4423      	add	r3, r4
 800c1fe:	e015      	b.n	800c22c <rshift+0x68>
 800c200:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c204:	f1c1 0820 	rsb	r8, r1, #32
 800c208:	40cf      	lsrs	r7, r1
 800c20a:	f105 0e04 	add.w	lr, r5, #4
 800c20e:	46a1      	mov	r9, r4
 800c210:	4576      	cmp	r6, lr
 800c212:	46f4      	mov	ip, lr
 800c214:	d815      	bhi.n	800c242 <rshift+0x7e>
 800c216:	1a9a      	subs	r2, r3, r2
 800c218:	0092      	lsls	r2, r2, #2
 800c21a:	3a04      	subs	r2, #4
 800c21c:	3501      	adds	r5, #1
 800c21e:	42ae      	cmp	r6, r5
 800c220:	bf38      	it	cc
 800c222:	2200      	movcc	r2, #0
 800c224:	18a3      	adds	r3, r4, r2
 800c226:	50a7      	str	r7, [r4, r2]
 800c228:	b107      	cbz	r7, 800c22c <rshift+0x68>
 800c22a:	3304      	adds	r3, #4
 800c22c:	1b1a      	subs	r2, r3, r4
 800c22e:	42a3      	cmp	r3, r4
 800c230:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c234:	bf08      	it	eq
 800c236:	2300      	moveq	r3, #0
 800c238:	6102      	str	r2, [r0, #16]
 800c23a:	bf08      	it	eq
 800c23c:	6143      	streq	r3, [r0, #20]
 800c23e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c242:	f8dc c000 	ldr.w	ip, [ip]
 800c246:	fa0c fc08 	lsl.w	ip, ip, r8
 800c24a:	ea4c 0707 	orr.w	r7, ip, r7
 800c24e:	f849 7b04 	str.w	r7, [r9], #4
 800c252:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c256:	40cf      	lsrs	r7, r1
 800c258:	e7da      	b.n	800c210 <rshift+0x4c>
 800c25a:	f851 cb04 	ldr.w	ip, [r1], #4
 800c25e:	f847 cf04 	str.w	ip, [r7, #4]!
 800c262:	e7c3      	b.n	800c1ec <rshift+0x28>
 800c264:	4623      	mov	r3, r4
 800c266:	e7e1      	b.n	800c22c <rshift+0x68>

0800c268 <__hexdig_fun>:
 800c268:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c26c:	2b09      	cmp	r3, #9
 800c26e:	d802      	bhi.n	800c276 <__hexdig_fun+0xe>
 800c270:	3820      	subs	r0, #32
 800c272:	b2c0      	uxtb	r0, r0
 800c274:	4770      	bx	lr
 800c276:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c27a:	2b05      	cmp	r3, #5
 800c27c:	d801      	bhi.n	800c282 <__hexdig_fun+0x1a>
 800c27e:	3847      	subs	r0, #71	@ 0x47
 800c280:	e7f7      	b.n	800c272 <__hexdig_fun+0xa>
 800c282:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c286:	2b05      	cmp	r3, #5
 800c288:	d801      	bhi.n	800c28e <__hexdig_fun+0x26>
 800c28a:	3827      	subs	r0, #39	@ 0x27
 800c28c:	e7f1      	b.n	800c272 <__hexdig_fun+0xa>
 800c28e:	2000      	movs	r0, #0
 800c290:	4770      	bx	lr
	...

0800c294 <__gethex>:
 800c294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c298:	b085      	sub	sp, #20
 800c29a:	468a      	mov	sl, r1
 800c29c:	9302      	str	r3, [sp, #8]
 800c29e:	680b      	ldr	r3, [r1, #0]
 800c2a0:	9001      	str	r0, [sp, #4]
 800c2a2:	4690      	mov	r8, r2
 800c2a4:	1c9c      	adds	r4, r3, #2
 800c2a6:	46a1      	mov	r9, r4
 800c2a8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c2ac:	2830      	cmp	r0, #48	@ 0x30
 800c2ae:	d0fa      	beq.n	800c2a6 <__gethex+0x12>
 800c2b0:	eba9 0303 	sub.w	r3, r9, r3
 800c2b4:	f1a3 0b02 	sub.w	fp, r3, #2
 800c2b8:	f7ff ffd6 	bl	800c268 <__hexdig_fun>
 800c2bc:	4605      	mov	r5, r0
 800c2be:	2800      	cmp	r0, #0
 800c2c0:	d168      	bne.n	800c394 <__gethex+0x100>
 800c2c2:	49a0      	ldr	r1, [pc, #640]	@ (800c544 <__gethex+0x2b0>)
 800c2c4:	2201      	movs	r2, #1
 800c2c6:	4648      	mov	r0, r9
 800c2c8:	f7ff f81a 	bl	800b300 <strncmp>
 800c2cc:	4607      	mov	r7, r0
 800c2ce:	2800      	cmp	r0, #0
 800c2d0:	d167      	bne.n	800c3a2 <__gethex+0x10e>
 800c2d2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c2d6:	4626      	mov	r6, r4
 800c2d8:	f7ff ffc6 	bl	800c268 <__hexdig_fun>
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	d062      	beq.n	800c3a6 <__gethex+0x112>
 800c2e0:	4623      	mov	r3, r4
 800c2e2:	7818      	ldrb	r0, [r3, #0]
 800c2e4:	2830      	cmp	r0, #48	@ 0x30
 800c2e6:	4699      	mov	r9, r3
 800c2e8:	f103 0301 	add.w	r3, r3, #1
 800c2ec:	d0f9      	beq.n	800c2e2 <__gethex+0x4e>
 800c2ee:	f7ff ffbb 	bl	800c268 <__hexdig_fun>
 800c2f2:	fab0 f580 	clz	r5, r0
 800c2f6:	096d      	lsrs	r5, r5, #5
 800c2f8:	f04f 0b01 	mov.w	fp, #1
 800c2fc:	464a      	mov	r2, r9
 800c2fe:	4616      	mov	r6, r2
 800c300:	3201      	adds	r2, #1
 800c302:	7830      	ldrb	r0, [r6, #0]
 800c304:	f7ff ffb0 	bl	800c268 <__hexdig_fun>
 800c308:	2800      	cmp	r0, #0
 800c30a:	d1f8      	bne.n	800c2fe <__gethex+0x6a>
 800c30c:	498d      	ldr	r1, [pc, #564]	@ (800c544 <__gethex+0x2b0>)
 800c30e:	2201      	movs	r2, #1
 800c310:	4630      	mov	r0, r6
 800c312:	f7fe fff5 	bl	800b300 <strncmp>
 800c316:	2800      	cmp	r0, #0
 800c318:	d13f      	bne.n	800c39a <__gethex+0x106>
 800c31a:	b944      	cbnz	r4, 800c32e <__gethex+0x9a>
 800c31c:	1c74      	adds	r4, r6, #1
 800c31e:	4622      	mov	r2, r4
 800c320:	4616      	mov	r6, r2
 800c322:	3201      	adds	r2, #1
 800c324:	7830      	ldrb	r0, [r6, #0]
 800c326:	f7ff ff9f 	bl	800c268 <__hexdig_fun>
 800c32a:	2800      	cmp	r0, #0
 800c32c:	d1f8      	bne.n	800c320 <__gethex+0x8c>
 800c32e:	1ba4      	subs	r4, r4, r6
 800c330:	00a7      	lsls	r7, r4, #2
 800c332:	7833      	ldrb	r3, [r6, #0]
 800c334:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c338:	2b50      	cmp	r3, #80	@ 0x50
 800c33a:	d13e      	bne.n	800c3ba <__gethex+0x126>
 800c33c:	7873      	ldrb	r3, [r6, #1]
 800c33e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c340:	d033      	beq.n	800c3aa <__gethex+0x116>
 800c342:	2b2d      	cmp	r3, #45	@ 0x2d
 800c344:	d034      	beq.n	800c3b0 <__gethex+0x11c>
 800c346:	1c71      	adds	r1, r6, #1
 800c348:	2400      	movs	r4, #0
 800c34a:	7808      	ldrb	r0, [r1, #0]
 800c34c:	f7ff ff8c 	bl	800c268 <__hexdig_fun>
 800c350:	1e43      	subs	r3, r0, #1
 800c352:	b2db      	uxtb	r3, r3
 800c354:	2b18      	cmp	r3, #24
 800c356:	d830      	bhi.n	800c3ba <__gethex+0x126>
 800c358:	f1a0 0210 	sub.w	r2, r0, #16
 800c35c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c360:	f7ff ff82 	bl	800c268 <__hexdig_fun>
 800c364:	f100 3cff 	add.w	ip, r0, #4294967295
 800c368:	fa5f fc8c 	uxtb.w	ip, ip
 800c36c:	f1bc 0f18 	cmp.w	ip, #24
 800c370:	f04f 030a 	mov.w	r3, #10
 800c374:	d91e      	bls.n	800c3b4 <__gethex+0x120>
 800c376:	b104      	cbz	r4, 800c37a <__gethex+0xe6>
 800c378:	4252      	negs	r2, r2
 800c37a:	4417      	add	r7, r2
 800c37c:	f8ca 1000 	str.w	r1, [sl]
 800c380:	b1ed      	cbz	r5, 800c3be <__gethex+0x12a>
 800c382:	f1bb 0f00 	cmp.w	fp, #0
 800c386:	bf0c      	ite	eq
 800c388:	2506      	moveq	r5, #6
 800c38a:	2500      	movne	r5, #0
 800c38c:	4628      	mov	r0, r5
 800c38e:	b005      	add	sp, #20
 800c390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c394:	2500      	movs	r5, #0
 800c396:	462c      	mov	r4, r5
 800c398:	e7b0      	b.n	800c2fc <__gethex+0x68>
 800c39a:	2c00      	cmp	r4, #0
 800c39c:	d1c7      	bne.n	800c32e <__gethex+0x9a>
 800c39e:	4627      	mov	r7, r4
 800c3a0:	e7c7      	b.n	800c332 <__gethex+0x9e>
 800c3a2:	464e      	mov	r6, r9
 800c3a4:	462f      	mov	r7, r5
 800c3a6:	2501      	movs	r5, #1
 800c3a8:	e7c3      	b.n	800c332 <__gethex+0x9e>
 800c3aa:	2400      	movs	r4, #0
 800c3ac:	1cb1      	adds	r1, r6, #2
 800c3ae:	e7cc      	b.n	800c34a <__gethex+0xb6>
 800c3b0:	2401      	movs	r4, #1
 800c3b2:	e7fb      	b.n	800c3ac <__gethex+0x118>
 800c3b4:	fb03 0002 	mla	r0, r3, r2, r0
 800c3b8:	e7ce      	b.n	800c358 <__gethex+0xc4>
 800c3ba:	4631      	mov	r1, r6
 800c3bc:	e7de      	b.n	800c37c <__gethex+0xe8>
 800c3be:	eba6 0309 	sub.w	r3, r6, r9
 800c3c2:	3b01      	subs	r3, #1
 800c3c4:	4629      	mov	r1, r5
 800c3c6:	2b07      	cmp	r3, #7
 800c3c8:	dc0a      	bgt.n	800c3e0 <__gethex+0x14c>
 800c3ca:	9801      	ldr	r0, [sp, #4]
 800c3cc:	f000 fafc 	bl	800c9c8 <_Balloc>
 800c3d0:	4604      	mov	r4, r0
 800c3d2:	b940      	cbnz	r0, 800c3e6 <__gethex+0x152>
 800c3d4:	4b5c      	ldr	r3, [pc, #368]	@ (800c548 <__gethex+0x2b4>)
 800c3d6:	4602      	mov	r2, r0
 800c3d8:	21e4      	movs	r1, #228	@ 0xe4
 800c3da:	485c      	ldr	r0, [pc, #368]	@ (800c54c <__gethex+0x2b8>)
 800c3dc:	f001 f9d8 	bl	800d790 <__assert_func>
 800c3e0:	3101      	adds	r1, #1
 800c3e2:	105b      	asrs	r3, r3, #1
 800c3e4:	e7ef      	b.n	800c3c6 <__gethex+0x132>
 800c3e6:	f100 0a14 	add.w	sl, r0, #20
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	4655      	mov	r5, sl
 800c3ee:	469b      	mov	fp, r3
 800c3f0:	45b1      	cmp	r9, r6
 800c3f2:	d337      	bcc.n	800c464 <__gethex+0x1d0>
 800c3f4:	f845 bb04 	str.w	fp, [r5], #4
 800c3f8:	eba5 050a 	sub.w	r5, r5, sl
 800c3fc:	10ad      	asrs	r5, r5, #2
 800c3fe:	6125      	str	r5, [r4, #16]
 800c400:	4658      	mov	r0, fp
 800c402:	f000 fbd3 	bl	800cbac <__hi0bits>
 800c406:	016d      	lsls	r5, r5, #5
 800c408:	f8d8 6000 	ldr.w	r6, [r8]
 800c40c:	1a2d      	subs	r5, r5, r0
 800c40e:	42b5      	cmp	r5, r6
 800c410:	dd54      	ble.n	800c4bc <__gethex+0x228>
 800c412:	1bad      	subs	r5, r5, r6
 800c414:	4629      	mov	r1, r5
 800c416:	4620      	mov	r0, r4
 800c418:	f000 ff5f 	bl	800d2da <__any_on>
 800c41c:	4681      	mov	r9, r0
 800c41e:	b178      	cbz	r0, 800c440 <__gethex+0x1ac>
 800c420:	1e6b      	subs	r3, r5, #1
 800c422:	1159      	asrs	r1, r3, #5
 800c424:	f003 021f 	and.w	r2, r3, #31
 800c428:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c42c:	f04f 0901 	mov.w	r9, #1
 800c430:	fa09 f202 	lsl.w	r2, r9, r2
 800c434:	420a      	tst	r2, r1
 800c436:	d003      	beq.n	800c440 <__gethex+0x1ac>
 800c438:	454b      	cmp	r3, r9
 800c43a:	dc36      	bgt.n	800c4aa <__gethex+0x216>
 800c43c:	f04f 0902 	mov.w	r9, #2
 800c440:	4629      	mov	r1, r5
 800c442:	4620      	mov	r0, r4
 800c444:	f7ff febe 	bl	800c1c4 <rshift>
 800c448:	442f      	add	r7, r5
 800c44a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c44e:	42bb      	cmp	r3, r7
 800c450:	da42      	bge.n	800c4d8 <__gethex+0x244>
 800c452:	9801      	ldr	r0, [sp, #4]
 800c454:	4621      	mov	r1, r4
 800c456:	f000 faf7 	bl	800ca48 <_Bfree>
 800c45a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c45c:	2300      	movs	r3, #0
 800c45e:	6013      	str	r3, [r2, #0]
 800c460:	25a3      	movs	r5, #163	@ 0xa3
 800c462:	e793      	b.n	800c38c <__gethex+0xf8>
 800c464:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c468:	2a2e      	cmp	r2, #46	@ 0x2e
 800c46a:	d012      	beq.n	800c492 <__gethex+0x1fe>
 800c46c:	2b20      	cmp	r3, #32
 800c46e:	d104      	bne.n	800c47a <__gethex+0x1e6>
 800c470:	f845 bb04 	str.w	fp, [r5], #4
 800c474:	f04f 0b00 	mov.w	fp, #0
 800c478:	465b      	mov	r3, fp
 800c47a:	7830      	ldrb	r0, [r6, #0]
 800c47c:	9303      	str	r3, [sp, #12]
 800c47e:	f7ff fef3 	bl	800c268 <__hexdig_fun>
 800c482:	9b03      	ldr	r3, [sp, #12]
 800c484:	f000 000f 	and.w	r0, r0, #15
 800c488:	4098      	lsls	r0, r3
 800c48a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c48e:	3304      	adds	r3, #4
 800c490:	e7ae      	b.n	800c3f0 <__gethex+0x15c>
 800c492:	45b1      	cmp	r9, r6
 800c494:	d8ea      	bhi.n	800c46c <__gethex+0x1d8>
 800c496:	492b      	ldr	r1, [pc, #172]	@ (800c544 <__gethex+0x2b0>)
 800c498:	9303      	str	r3, [sp, #12]
 800c49a:	2201      	movs	r2, #1
 800c49c:	4630      	mov	r0, r6
 800c49e:	f7fe ff2f 	bl	800b300 <strncmp>
 800c4a2:	9b03      	ldr	r3, [sp, #12]
 800c4a4:	2800      	cmp	r0, #0
 800c4a6:	d1e1      	bne.n	800c46c <__gethex+0x1d8>
 800c4a8:	e7a2      	b.n	800c3f0 <__gethex+0x15c>
 800c4aa:	1ea9      	subs	r1, r5, #2
 800c4ac:	4620      	mov	r0, r4
 800c4ae:	f000 ff14 	bl	800d2da <__any_on>
 800c4b2:	2800      	cmp	r0, #0
 800c4b4:	d0c2      	beq.n	800c43c <__gethex+0x1a8>
 800c4b6:	f04f 0903 	mov.w	r9, #3
 800c4ba:	e7c1      	b.n	800c440 <__gethex+0x1ac>
 800c4bc:	da09      	bge.n	800c4d2 <__gethex+0x23e>
 800c4be:	1b75      	subs	r5, r6, r5
 800c4c0:	4621      	mov	r1, r4
 800c4c2:	9801      	ldr	r0, [sp, #4]
 800c4c4:	462a      	mov	r2, r5
 800c4c6:	f000 fccf 	bl	800ce68 <__lshift>
 800c4ca:	1b7f      	subs	r7, r7, r5
 800c4cc:	4604      	mov	r4, r0
 800c4ce:	f100 0a14 	add.w	sl, r0, #20
 800c4d2:	f04f 0900 	mov.w	r9, #0
 800c4d6:	e7b8      	b.n	800c44a <__gethex+0x1b6>
 800c4d8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c4dc:	42bd      	cmp	r5, r7
 800c4de:	dd6f      	ble.n	800c5c0 <__gethex+0x32c>
 800c4e0:	1bed      	subs	r5, r5, r7
 800c4e2:	42ae      	cmp	r6, r5
 800c4e4:	dc34      	bgt.n	800c550 <__gethex+0x2bc>
 800c4e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c4ea:	2b02      	cmp	r3, #2
 800c4ec:	d022      	beq.n	800c534 <__gethex+0x2a0>
 800c4ee:	2b03      	cmp	r3, #3
 800c4f0:	d024      	beq.n	800c53c <__gethex+0x2a8>
 800c4f2:	2b01      	cmp	r3, #1
 800c4f4:	d115      	bne.n	800c522 <__gethex+0x28e>
 800c4f6:	42ae      	cmp	r6, r5
 800c4f8:	d113      	bne.n	800c522 <__gethex+0x28e>
 800c4fa:	2e01      	cmp	r6, #1
 800c4fc:	d10b      	bne.n	800c516 <__gethex+0x282>
 800c4fe:	9a02      	ldr	r2, [sp, #8]
 800c500:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c504:	6013      	str	r3, [r2, #0]
 800c506:	2301      	movs	r3, #1
 800c508:	6123      	str	r3, [r4, #16]
 800c50a:	f8ca 3000 	str.w	r3, [sl]
 800c50e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c510:	2562      	movs	r5, #98	@ 0x62
 800c512:	601c      	str	r4, [r3, #0]
 800c514:	e73a      	b.n	800c38c <__gethex+0xf8>
 800c516:	1e71      	subs	r1, r6, #1
 800c518:	4620      	mov	r0, r4
 800c51a:	f000 fede 	bl	800d2da <__any_on>
 800c51e:	2800      	cmp	r0, #0
 800c520:	d1ed      	bne.n	800c4fe <__gethex+0x26a>
 800c522:	9801      	ldr	r0, [sp, #4]
 800c524:	4621      	mov	r1, r4
 800c526:	f000 fa8f 	bl	800ca48 <_Bfree>
 800c52a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c52c:	2300      	movs	r3, #0
 800c52e:	6013      	str	r3, [r2, #0]
 800c530:	2550      	movs	r5, #80	@ 0x50
 800c532:	e72b      	b.n	800c38c <__gethex+0xf8>
 800c534:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c536:	2b00      	cmp	r3, #0
 800c538:	d1f3      	bne.n	800c522 <__gethex+0x28e>
 800c53a:	e7e0      	b.n	800c4fe <__gethex+0x26a>
 800c53c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d1dd      	bne.n	800c4fe <__gethex+0x26a>
 800c542:	e7ee      	b.n	800c522 <__gethex+0x28e>
 800c544:	0800e0d0 	.word	0x0800e0d0
 800c548:	0800e18a 	.word	0x0800e18a
 800c54c:	0800e19b 	.word	0x0800e19b
 800c550:	1e6f      	subs	r7, r5, #1
 800c552:	f1b9 0f00 	cmp.w	r9, #0
 800c556:	d130      	bne.n	800c5ba <__gethex+0x326>
 800c558:	b127      	cbz	r7, 800c564 <__gethex+0x2d0>
 800c55a:	4639      	mov	r1, r7
 800c55c:	4620      	mov	r0, r4
 800c55e:	f000 febc 	bl	800d2da <__any_on>
 800c562:	4681      	mov	r9, r0
 800c564:	117a      	asrs	r2, r7, #5
 800c566:	2301      	movs	r3, #1
 800c568:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c56c:	f007 071f 	and.w	r7, r7, #31
 800c570:	40bb      	lsls	r3, r7
 800c572:	4213      	tst	r3, r2
 800c574:	4629      	mov	r1, r5
 800c576:	4620      	mov	r0, r4
 800c578:	bf18      	it	ne
 800c57a:	f049 0902 	orrne.w	r9, r9, #2
 800c57e:	f7ff fe21 	bl	800c1c4 <rshift>
 800c582:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c586:	1b76      	subs	r6, r6, r5
 800c588:	2502      	movs	r5, #2
 800c58a:	f1b9 0f00 	cmp.w	r9, #0
 800c58e:	d047      	beq.n	800c620 <__gethex+0x38c>
 800c590:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c594:	2b02      	cmp	r3, #2
 800c596:	d015      	beq.n	800c5c4 <__gethex+0x330>
 800c598:	2b03      	cmp	r3, #3
 800c59a:	d017      	beq.n	800c5cc <__gethex+0x338>
 800c59c:	2b01      	cmp	r3, #1
 800c59e:	d109      	bne.n	800c5b4 <__gethex+0x320>
 800c5a0:	f019 0f02 	tst.w	r9, #2
 800c5a4:	d006      	beq.n	800c5b4 <__gethex+0x320>
 800c5a6:	f8da 3000 	ldr.w	r3, [sl]
 800c5aa:	ea49 0903 	orr.w	r9, r9, r3
 800c5ae:	f019 0f01 	tst.w	r9, #1
 800c5b2:	d10e      	bne.n	800c5d2 <__gethex+0x33e>
 800c5b4:	f045 0510 	orr.w	r5, r5, #16
 800c5b8:	e032      	b.n	800c620 <__gethex+0x38c>
 800c5ba:	f04f 0901 	mov.w	r9, #1
 800c5be:	e7d1      	b.n	800c564 <__gethex+0x2d0>
 800c5c0:	2501      	movs	r5, #1
 800c5c2:	e7e2      	b.n	800c58a <__gethex+0x2f6>
 800c5c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5c6:	f1c3 0301 	rsb	r3, r3, #1
 800c5ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d0f0      	beq.n	800c5b4 <__gethex+0x320>
 800c5d2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c5d6:	f104 0314 	add.w	r3, r4, #20
 800c5da:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c5de:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c5e2:	f04f 0c00 	mov.w	ip, #0
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5ec:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c5f0:	d01b      	beq.n	800c62a <__gethex+0x396>
 800c5f2:	3201      	adds	r2, #1
 800c5f4:	6002      	str	r2, [r0, #0]
 800c5f6:	2d02      	cmp	r5, #2
 800c5f8:	f104 0314 	add.w	r3, r4, #20
 800c5fc:	d13c      	bne.n	800c678 <__gethex+0x3e4>
 800c5fe:	f8d8 2000 	ldr.w	r2, [r8]
 800c602:	3a01      	subs	r2, #1
 800c604:	42b2      	cmp	r2, r6
 800c606:	d109      	bne.n	800c61c <__gethex+0x388>
 800c608:	1171      	asrs	r1, r6, #5
 800c60a:	2201      	movs	r2, #1
 800c60c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c610:	f006 061f 	and.w	r6, r6, #31
 800c614:	fa02 f606 	lsl.w	r6, r2, r6
 800c618:	421e      	tst	r6, r3
 800c61a:	d13a      	bne.n	800c692 <__gethex+0x3fe>
 800c61c:	f045 0520 	orr.w	r5, r5, #32
 800c620:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c622:	601c      	str	r4, [r3, #0]
 800c624:	9b02      	ldr	r3, [sp, #8]
 800c626:	601f      	str	r7, [r3, #0]
 800c628:	e6b0      	b.n	800c38c <__gethex+0xf8>
 800c62a:	4299      	cmp	r1, r3
 800c62c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c630:	d8d9      	bhi.n	800c5e6 <__gethex+0x352>
 800c632:	68a3      	ldr	r3, [r4, #8]
 800c634:	459b      	cmp	fp, r3
 800c636:	db17      	blt.n	800c668 <__gethex+0x3d4>
 800c638:	6861      	ldr	r1, [r4, #4]
 800c63a:	9801      	ldr	r0, [sp, #4]
 800c63c:	3101      	adds	r1, #1
 800c63e:	f000 f9c3 	bl	800c9c8 <_Balloc>
 800c642:	4681      	mov	r9, r0
 800c644:	b918      	cbnz	r0, 800c64e <__gethex+0x3ba>
 800c646:	4b1a      	ldr	r3, [pc, #104]	@ (800c6b0 <__gethex+0x41c>)
 800c648:	4602      	mov	r2, r0
 800c64a:	2184      	movs	r1, #132	@ 0x84
 800c64c:	e6c5      	b.n	800c3da <__gethex+0x146>
 800c64e:	6922      	ldr	r2, [r4, #16]
 800c650:	3202      	adds	r2, #2
 800c652:	f104 010c 	add.w	r1, r4, #12
 800c656:	0092      	lsls	r2, r2, #2
 800c658:	300c      	adds	r0, #12
 800c65a:	f7fe fef0 	bl	800b43e <memcpy>
 800c65e:	4621      	mov	r1, r4
 800c660:	9801      	ldr	r0, [sp, #4]
 800c662:	f000 f9f1 	bl	800ca48 <_Bfree>
 800c666:	464c      	mov	r4, r9
 800c668:	6923      	ldr	r3, [r4, #16]
 800c66a:	1c5a      	adds	r2, r3, #1
 800c66c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c670:	6122      	str	r2, [r4, #16]
 800c672:	2201      	movs	r2, #1
 800c674:	615a      	str	r2, [r3, #20]
 800c676:	e7be      	b.n	800c5f6 <__gethex+0x362>
 800c678:	6922      	ldr	r2, [r4, #16]
 800c67a:	455a      	cmp	r2, fp
 800c67c:	dd0b      	ble.n	800c696 <__gethex+0x402>
 800c67e:	2101      	movs	r1, #1
 800c680:	4620      	mov	r0, r4
 800c682:	f7ff fd9f 	bl	800c1c4 <rshift>
 800c686:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c68a:	3701      	adds	r7, #1
 800c68c:	42bb      	cmp	r3, r7
 800c68e:	f6ff aee0 	blt.w	800c452 <__gethex+0x1be>
 800c692:	2501      	movs	r5, #1
 800c694:	e7c2      	b.n	800c61c <__gethex+0x388>
 800c696:	f016 061f 	ands.w	r6, r6, #31
 800c69a:	d0fa      	beq.n	800c692 <__gethex+0x3fe>
 800c69c:	4453      	add	r3, sl
 800c69e:	f1c6 0620 	rsb	r6, r6, #32
 800c6a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c6a6:	f000 fa81 	bl	800cbac <__hi0bits>
 800c6aa:	42b0      	cmp	r0, r6
 800c6ac:	dbe7      	blt.n	800c67e <__gethex+0x3ea>
 800c6ae:	e7f0      	b.n	800c692 <__gethex+0x3fe>
 800c6b0:	0800e18a 	.word	0x0800e18a

0800c6b4 <L_shift>:
 800c6b4:	f1c2 0208 	rsb	r2, r2, #8
 800c6b8:	0092      	lsls	r2, r2, #2
 800c6ba:	b570      	push	{r4, r5, r6, lr}
 800c6bc:	f1c2 0620 	rsb	r6, r2, #32
 800c6c0:	6843      	ldr	r3, [r0, #4]
 800c6c2:	6804      	ldr	r4, [r0, #0]
 800c6c4:	fa03 f506 	lsl.w	r5, r3, r6
 800c6c8:	432c      	orrs	r4, r5
 800c6ca:	40d3      	lsrs	r3, r2
 800c6cc:	6004      	str	r4, [r0, #0]
 800c6ce:	f840 3f04 	str.w	r3, [r0, #4]!
 800c6d2:	4288      	cmp	r0, r1
 800c6d4:	d3f4      	bcc.n	800c6c0 <L_shift+0xc>
 800c6d6:	bd70      	pop	{r4, r5, r6, pc}

0800c6d8 <__match>:
 800c6d8:	b530      	push	{r4, r5, lr}
 800c6da:	6803      	ldr	r3, [r0, #0]
 800c6dc:	3301      	adds	r3, #1
 800c6de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6e2:	b914      	cbnz	r4, 800c6ea <__match+0x12>
 800c6e4:	6003      	str	r3, [r0, #0]
 800c6e6:	2001      	movs	r0, #1
 800c6e8:	bd30      	pop	{r4, r5, pc}
 800c6ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6ee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c6f2:	2d19      	cmp	r5, #25
 800c6f4:	bf98      	it	ls
 800c6f6:	3220      	addls	r2, #32
 800c6f8:	42a2      	cmp	r2, r4
 800c6fa:	d0f0      	beq.n	800c6de <__match+0x6>
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	e7f3      	b.n	800c6e8 <__match+0x10>

0800c700 <__hexnan>:
 800c700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c704:	680b      	ldr	r3, [r1, #0]
 800c706:	6801      	ldr	r1, [r0, #0]
 800c708:	115e      	asrs	r6, r3, #5
 800c70a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c70e:	f013 031f 	ands.w	r3, r3, #31
 800c712:	b087      	sub	sp, #28
 800c714:	bf18      	it	ne
 800c716:	3604      	addne	r6, #4
 800c718:	2500      	movs	r5, #0
 800c71a:	1f37      	subs	r7, r6, #4
 800c71c:	4682      	mov	sl, r0
 800c71e:	4690      	mov	r8, r2
 800c720:	9301      	str	r3, [sp, #4]
 800c722:	f846 5c04 	str.w	r5, [r6, #-4]
 800c726:	46b9      	mov	r9, r7
 800c728:	463c      	mov	r4, r7
 800c72a:	9502      	str	r5, [sp, #8]
 800c72c:	46ab      	mov	fp, r5
 800c72e:	784a      	ldrb	r2, [r1, #1]
 800c730:	1c4b      	adds	r3, r1, #1
 800c732:	9303      	str	r3, [sp, #12]
 800c734:	b342      	cbz	r2, 800c788 <__hexnan+0x88>
 800c736:	4610      	mov	r0, r2
 800c738:	9105      	str	r1, [sp, #20]
 800c73a:	9204      	str	r2, [sp, #16]
 800c73c:	f7ff fd94 	bl	800c268 <__hexdig_fun>
 800c740:	2800      	cmp	r0, #0
 800c742:	d151      	bne.n	800c7e8 <__hexnan+0xe8>
 800c744:	9a04      	ldr	r2, [sp, #16]
 800c746:	9905      	ldr	r1, [sp, #20]
 800c748:	2a20      	cmp	r2, #32
 800c74a:	d818      	bhi.n	800c77e <__hexnan+0x7e>
 800c74c:	9b02      	ldr	r3, [sp, #8]
 800c74e:	459b      	cmp	fp, r3
 800c750:	dd13      	ble.n	800c77a <__hexnan+0x7a>
 800c752:	454c      	cmp	r4, r9
 800c754:	d206      	bcs.n	800c764 <__hexnan+0x64>
 800c756:	2d07      	cmp	r5, #7
 800c758:	dc04      	bgt.n	800c764 <__hexnan+0x64>
 800c75a:	462a      	mov	r2, r5
 800c75c:	4649      	mov	r1, r9
 800c75e:	4620      	mov	r0, r4
 800c760:	f7ff ffa8 	bl	800c6b4 <L_shift>
 800c764:	4544      	cmp	r4, r8
 800c766:	d952      	bls.n	800c80e <__hexnan+0x10e>
 800c768:	2300      	movs	r3, #0
 800c76a:	f1a4 0904 	sub.w	r9, r4, #4
 800c76e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c772:	f8cd b008 	str.w	fp, [sp, #8]
 800c776:	464c      	mov	r4, r9
 800c778:	461d      	mov	r5, r3
 800c77a:	9903      	ldr	r1, [sp, #12]
 800c77c:	e7d7      	b.n	800c72e <__hexnan+0x2e>
 800c77e:	2a29      	cmp	r2, #41	@ 0x29
 800c780:	d157      	bne.n	800c832 <__hexnan+0x132>
 800c782:	3102      	adds	r1, #2
 800c784:	f8ca 1000 	str.w	r1, [sl]
 800c788:	f1bb 0f00 	cmp.w	fp, #0
 800c78c:	d051      	beq.n	800c832 <__hexnan+0x132>
 800c78e:	454c      	cmp	r4, r9
 800c790:	d206      	bcs.n	800c7a0 <__hexnan+0xa0>
 800c792:	2d07      	cmp	r5, #7
 800c794:	dc04      	bgt.n	800c7a0 <__hexnan+0xa0>
 800c796:	462a      	mov	r2, r5
 800c798:	4649      	mov	r1, r9
 800c79a:	4620      	mov	r0, r4
 800c79c:	f7ff ff8a 	bl	800c6b4 <L_shift>
 800c7a0:	4544      	cmp	r4, r8
 800c7a2:	d936      	bls.n	800c812 <__hexnan+0x112>
 800c7a4:	f1a8 0204 	sub.w	r2, r8, #4
 800c7a8:	4623      	mov	r3, r4
 800c7aa:	f853 1b04 	ldr.w	r1, [r3], #4
 800c7ae:	f842 1f04 	str.w	r1, [r2, #4]!
 800c7b2:	429f      	cmp	r7, r3
 800c7b4:	d2f9      	bcs.n	800c7aa <__hexnan+0xaa>
 800c7b6:	1b3b      	subs	r3, r7, r4
 800c7b8:	f023 0303 	bic.w	r3, r3, #3
 800c7bc:	3304      	adds	r3, #4
 800c7be:	3401      	adds	r4, #1
 800c7c0:	3e03      	subs	r6, #3
 800c7c2:	42b4      	cmp	r4, r6
 800c7c4:	bf88      	it	hi
 800c7c6:	2304      	movhi	r3, #4
 800c7c8:	4443      	add	r3, r8
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	f843 2b04 	str.w	r2, [r3], #4
 800c7d0:	429f      	cmp	r7, r3
 800c7d2:	d2fb      	bcs.n	800c7cc <__hexnan+0xcc>
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	b91b      	cbnz	r3, 800c7e0 <__hexnan+0xe0>
 800c7d8:	4547      	cmp	r7, r8
 800c7da:	d128      	bne.n	800c82e <__hexnan+0x12e>
 800c7dc:	2301      	movs	r3, #1
 800c7de:	603b      	str	r3, [r7, #0]
 800c7e0:	2005      	movs	r0, #5
 800c7e2:	b007      	add	sp, #28
 800c7e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7e8:	3501      	adds	r5, #1
 800c7ea:	2d08      	cmp	r5, #8
 800c7ec:	f10b 0b01 	add.w	fp, fp, #1
 800c7f0:	dd06      	ble.n	800c800 <__hexnan+0x100>
 800c7f2:	4544      	cmp	r4, r8
 800c7f4:	d9c1      	bls.n	800c77a <__hexnan+0x7a>
 800c7f6:	2300      	movs	r3, #0
 800c7f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800c7fc:	2501      	movs	r5, #1
 800c7fe:	3c04      	subs	r4, #4
 800c800:	6822      	ldr	r2, [r4, #0]
 800c802:	f000 000f 	and.w	r0, r0, #15
 800c806:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c80a:	6020      	str	r0, [r4, #0]
 800c80c:	e7b5      	b.n	800c77a <__hexnan+0x7a>
 800c80e:	2508      	movs	r5, #8
 800c810:	e7b3      	b.n	800c77a <__hexnan+0x7a>
 800c812:	9b01      	ldr	r3, [sp, #4]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d0dd      	beq.n	800c7d4 <__hexnan+0xd4>
 800c818:	f1c3 0320 	rsb	r3, r3, #32
 800c81c:	f04f 32ff 	mov.w	r2, #4294967295
 800c820:	40da      	lsrs	r2, r3
 800c822:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c826:	4013      	ands	r3, r2
 800c828:	f846 3c04 	str.w	r3, [r6, #-4]
 800c82c:	e7d2      	b.n	800c7d4 <__hexnan+0xd4>
 800c82e:	3f04      	subs	r7, #4
 800c830:	e7d0      	b.n	800c7d4 <__hexnan+0xd4>
 800c832:	2004      	movs	r0, #4
 800c834:	e7d5      	b.n	800c7e2 <__hexnan+0xe2>
	...

0800c838 <malloc>:
 800c838:	4b02      	ldr	r3, [pc, #8]	@ (800c844 <malloc+0xc>)
 800c83a:	4601      	mov	r1, r0
 800c83c:	6818      	ldr	r0, [r3, #0]
 800c83e:	f000 b825 	b.w	800c88c <_malloc_r>
 800c842:	bf00      	nop
 800c844:	200001d8 	.word	0x200001d8

0800c848 <sbrk_aligned>:
 800c848:	b570      	push	{r4, r5, r6, lr}
 800c84a:	4e0f      	ldr	r6, [pc, #60]	@ (800c888 <sbrk_aligned+0x40>)
 800c84c:	460c      	mov	r4, r1
 800c84e:	6831      	ldr	r1, [r6, #0]
 800c850:	4605      	mov	r5, r0
 800c852:	b911      	cbnz	r1, 800c85a <sbrk_aligned+0x12>
 800c854:	f000 ff8c 	bl	800d770 <_sbrk_r>
 800c858:	6030      	str	r0, [r6, #0]
 800c85a:	4621      	mov	r1, r4
 800c85c:	4628      	mov	r0, r5
 800c85e:	f000 ff87 	bl	800d770 <_sbrk_r>
 800c862:	1c43      	adds	r3, r0, #1
 800c864:	d103      	bne.n	800c86e <sbrk_aligned+0x26>
 800c866:	f04f 34ff 	mov.w	r4, #4294967295
 800c86a:	4620      	mov	r0, r4
 800c86c:	bd70      	pop	{r4, r5, r6, pc}
 800c86e:	1cc4      	adds	r4, r0, #3
 800c870:	f024 0403 	bic.w	r4, r4, #3
 800c874:	42a0      	cmp	r0, r4
 800c876:	d0f8      	beq.n	800c86a <sbrk_aligned+0x22>
 800c878:	1a21      	subs	r1, r4, r0
 800c87a:	4628      	mov	r0, r5
 800c87c:	f000 ff78 	bl	800d770 <_sbrk_r>
 800c880:	3001      	adds	r0, #1
 800c882:	d1f2      	bne.n	800c86a <sbrk_aligned+0x22>
 800c884:	e7ef      	b.n	800c866 <sbrk_aligned+0x1e>
 800c886:	bf00      	nop
 800c888:	20000760 	.word	0x20000760

0800c88c <_malloc_r>:
 800c88c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c890:	1ccd      	adds	r5, r1, #3
 800c892:	f025 0503 	bic.w	r5, r5, #3
 800c896:	3508      	adds	r5, #8
 800c898:	2d0c      	cmp	r5, #12
 800c89a:	bf38      	it	cc
 800c89c:	250c      	movcc	r5, #12
 800c89e:	2d00      	cmp	r5, #0
 800c8a0:	4606      	mov	r6, r0
 800c8a2:	db01      	blt.n	800c8a8 <_malloc_r+0x1c>
 800c8a4:	42a9      	cmp	r1, r5
 800c8a6:	d904      	bls.n	800c8b2 <_malloc_r+0x26>
 800c8a8:	230c      	movs	r3, #12
 800c8aa:	6033      	str	r3, [r6, #0]
 800c8ac:	2000      	movs	r0, #0
 800c8ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c988 <_malloc_r+0xfc>
 800c8b6:	f000 f87b 	bl	800c9b0 <__malloc_lock>
 800c8ba:	f8d8 3000 	ldr.w	r3, [r8]
 800c8be:	461c      	mov	r4, r3
 800c8c0:	bb44      	cbnz	r4, 800c914 <_malloc_r+0x88>
 800c8c2:	4629      	mov	r1, r5
 800c8c4:	4630      	mov	r0, r6
 800c8c6:	f7ff ffbf 	bl	800c848 <sbrk_aligned>
 800c8ca:	1c43      	adds	r3, r0, #1
 800c8cc:	4604      	mov	r4, r0
 800c8ce:	d158      	bne.n	800c982 <_malloc_r+0xf6>
 800c8d0:	f8d8 4000 	ldr.w	r4, [r8]
 800c8d4:	4627      	mov	r7, r4
 800c8d6:	2f00      	cmp	r7, #0
 800c8d8:	d143      	bne.n	800c962 <_malloc_r+0xd6>
 800c8da:	2c00      	cmp	r4, #0
 800c8dc:	d04b      	beq.n	800c976 <_malloc_r+0xea>
 800c8de:	6823      	ldr	r3, [r4, #0]
 800c8e0:	4639      	mov	r1, r7
 800c8e2:	4630      	mov	r0, r6
 800c8e4:	eb04 0903 	add.w	r9, r4, r3
 800c8e8:	f000 ff42 	bl	800d770 <_sbrk_r>
 800c8ec:	4581      	cmp	r9, r0
 800c8ee:	d142      	bne.n	800c976 <_malloc_r+0xea>
 800c8f0:	6821      	ldr	r1, [r4, #0]
 800c8f2:	1a6d      	subs	r5, r5, r1
 800c8f4:	4629      	mov	r1, r5
 800c8f6:	4630      	mov	r0, r6
 800c8f8:	f7ff ffa6 	bl	800c848 <sbrk_aligned>
 800c8fc:	3001      	adds	r0, #1
 800c8fe:	d03a      	beq.n	800c976 <_malloc_r+0xea>
 800c900:	6823      	ldr	r3, [r4, #0]
 800c902:	442b      	add	r3, r5
 800c904:	6023      	str	r3, [r4, #0]
 800c906:	f8d8 3000 	ldr.w	r3, [r8]
 800c90a:	685a      	ldr	r2, [r3, #4]
 800c90c:	bb62      	cbnz	r2, 800c968 <_malloc_r+0xdc>
 800c90e:	f8c8 7000 	str.w	r7, [r8]
 800c912:	e00f      	b.n	800c934 <_malloc_r+0xa8>
 800c914:	6822      	ldr	r2, [r4, #0]
 800c916:	1b52      	subs	r2, r2, r5
 800c918:	d420      	bmi.n	800c95c <_malloc_r+0xd0>
 800c91a:	2a0b      	cmp	r2, #11
 800c91c:	d917      	bls.n	800c94e <_malloc_r+0xc2>
 800c91e:	1961      	adds	r1, r4, r5
 800c920:	42a3      	cmp	r3, r4
 800c922:	6025      	str	r5, [r4, #0]
 800c924:	bf18      	it	ne
 800c926:	6059      	strne	r1, [r3, #4]
 800c928:	6863      	ldr	r3, [r4, #4]
 800c92a:	bf08      	it	eq
 800c92c:	f8c8 1000 	streq.w	r1, [r8]
 800c930:	5162      	str	r2, [r4, r5]
 800c932:	604b      	str	r3, [r1, #4]
 800c934:	4630      	mov	r0, r6
 800c936:	f000 f841 	bl	800c9bc <__malloc_unlock>
 800c93a:	f104 000b 	add.w	r0, r4, #11
 800c93e:	1d23      	adds	r3, r4, #4
 800c940:	f020 0007 	bic.w	r0, r0, #7
 800c944:	1ac2      	subs	r2, r0, r3
 800c946:	bf1c      	itt	ne
 800c948:	1a1b      	subne	r3, r3, r0
 800c94a:	50a3      	strne	r3, [r4, r2]
 800c94c:	e7af      	b.n	800c8ae <_malloc_r+0x22>
 800c94e:	6862      	ldr	r2, [r4, #4]
 800c950:	42a3      	cmp	r3, r4
 800c952:	bf0c      	ite	eq
 800c954:	f8c8 2000 	streq.w	r2, [r8]
 800c958:	605a      	strne	r2, [r3, #4]
 800c95a:	e7eb      	b.n	800c934 <_malloc_r+0xa8>
 800c95c:	4623      	mov	r3, r4
 800c95e:	6864      	ldr	r4, [r4, #4]
 800c960:	e7ae      	b.n	800c8c0 <_malloc_r+0x34>
 800c962:	463c      	mov	r4, r7
 800c964:	687f      	ldr	r7, [r7, #4]
 800c966:	e7b6      	b.n	800c8d6 <_malloc_r+0x4a>
 800c968:	461a      	mov	r2, r3
 800c96a:	685b      	ldr	r3, [r3, #4]
 800c96c:	42a3      	cmp	r3, r4
 800c96e:	d1fb      	bne.n	800c968 <_malloc_r+0xdc>
 800c970:	2300      	movs	r3, #0
 800c972:	6053      	str	r3, [r2, #4]
 800c974:	e7de      	b.n	800c934 <_malloc_r+0xa8>
 800c976:	230c      	movs	r3, #12
 800c978:	6033      	str	r3, [r6, #0]
 800c97a:	4630      	mov	r0, r6
 800c97c:	f000 f81e 	bl	800c9bc <__malloc_unlock>
 800c980:	e794      	b.n	800c8ac <_malloc_r+0x20>
 800c982:	6005      	str	r5, [r0, #0]
 800c984:	e7d6      	b.n	800c934 <_malloc_r+0xa8>
 800c986:	bf00      	nop
 800c988:	20000764 	.word	0x20000764

0800c98c <__ascii_mbtowc>:
 800c98c:	b082      	sub	sp, #8
 800c98e:	b901      	cbnz	r1, 800c992 <__ascii_mbtowc+0x6>
 800c990:	a901      	add	r1, sp, #4
 800c992:	b142      	cbz	r2, 800c9a6 <__ascii_mbtowc+0x1a>
 800c994:	b14b      	cbz	r3, 800c9aa <__ascii_mbtowc+0x1e>
 800c996:	7813      	ldrb	r3, [r2, #0]
 800c998:	600b      	str	r3, [r1, #0]
 800c99a:	7812      	ldrb	r2, [r2, #0]
 800c99c:	1e10      	subs	r0, r2, #0
 800c99e:	bf18      	it	ne
 800c9a0:	2001      	movne	r0, #1
 800c9a2:	b002      	add	sp, #8
 800c9a4:	4770      	bx	lr
 800c9a6:	4610      	mov	r0, r2
 800c9a8:	e7fb      	b.n	800c9a2 <__ascii_mbtowc+0x16>
 800c9aa:	f06f 0001 	mvn.w	r0, #1
 800c9ae:	e7f8      	b.n	800c9a2 <__ascii_mbtowc+0x16>

0800c9b0 <__malloc_lock>:
 800c9b0:	4801      	ldr	r0, [pc, #4]	@ (800c9b8 <__malloc_lock+0x8>)
 800c9b2:	f7fe bd42 	b.w	800b43a <__retarget_lock_acquire_recursive>
 800c9b6:	bf00      	nop
 800c9b8:	2000075c 	.word	0x2000075c

0800c9bc <__malloc_unlock>:
 800c9bc:	4801      	ldr	r0, [pc, #4]	@ (800c9c4 <__malloc_unlock+0x8>)
 800c9be:	f7fe bd3d 	b.w	800b43c <__retarget_lock_release_recursive>
 800c9c2:	bf00      	nop
 800c9c4:	2000075c 	.word	0x2000075c

0800c9c8 <_Balloc>:
 800c9c8:	b570      	push	{r4, r5, r6, lr}
 800c9ca:	69c6      	ldr	r6, [r0, #28]
 800c9cc:	4604      	mov	r4, r0
 800c9ce:	460d      	mov	r5, r1
 800c9d0:	b976      	cbnz	r6, 800c9f0 <_Balloc+0x28>
 800c9d2:	2010      	movs	r0, #16
 800c9d4:	f7ff ff30 	bl	800c838 <malloc>
 800c9d8:	4602      	mov	r2, r0
 800c9da:	61e0      	str	r0, [r4, #28]
 800c9dc:	b920      	cbnz	r0, 800c9e8 <_Balloc+0x20>
 800c9de:	4b18      	ldr	r3, [pc, #96]	@ (800ca40 <_Balloc+0x78>)
 800c9e0:	4818      	ldr	r0, [pc, #96]	@ (800ca44 <_Balloc+0x7c>)
 800c9e2:	216b      	movs	r1, #107	@ 0x6b
 800c9e4:	f000 fed4 	bl	800d790 <__assert_func>
 800c9e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9ec:	6006      	str	r6, [r0, #0]
 800c9ee:	60c6      	str	r6, [r0, #12]
 800c9f0:	69e6      	ldr	r6, [r4, #28]
 800c9f2:	68f3      	ldr	r3, [r6, #12]
 800c9f4:	b183      	cbz	r3, 800ca18 <_Balloc+0x50>
 800c9f6:	69e3      	ldr	r3, [r4, #28]
 800c9f8:	68db      	ldr	r3, [r3, #12]
 800c9fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c9fe:	b9b8      	cbnz	r0, 800ca30 <_Balloc+0x68>
 800ca00:	2101      	movs	r1, #1
 800ca02:	fa01 f605 	lsl.w	r6, r1, r5
 800ca06:	1d72      	adds	r2, r6, #5
 800ca08:	0092      	lsls	r2, r2, #2
 800ca0a:	4620      	mov	r0, r4
 800ca0c:	f000 fede 	bl	800d7cc <_calloc_r>
 800ca10:	b160      	cbz	r0, 800ca2c <_Balloc+0x64>
 800ca12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca16:	e00e      	b.n	800ca36 <_Balloc+0x6e>
 800ca18:	2221      	movs	r2, #33	@ 0x21
 800ca1a:	2104      	movs	r1, #4
 800ca1c:	4620      	mov	r0, r4
 800ca1e:	f000 fed5 	bl	800d7cc <_calloc_r>
 800ca22:	69e3      	ldr	r3, [r4, #28]
 800ca24:	60f0      	str	r0, [r6, #12]
 800ca26:	68db      	ldr	r3, [r3, #12]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d1e4      	bne.n	800c9f6 <_Balloc+0x2e>
 800ca2c:	2000      	movs	r0, #0
 800ca2e:	bd70      	pop	{r4, r5, r6, pc}
 800ca30:	6802      	ldr	r2, [r0, #0]
 800ca32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca36:	2300      	movs	r3, #0
 800ca38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca3c:	e7f7      	b.n	800ca2e <_Balloc+0x66>
 800ca3e:	bf00      	nop
 800ca40:	0800e11b 	.word	0x0800e11b
 800ca44:	0800e1fb 	.word	0x0800e1fb

0800ca48 <_Bfree>:
 800ca48:	b570      	push	{r4, r5, r6, lr}
 800ca4a:	69c6      	ldr	r6, [r0, #28]
 800ca4c:	4605      	mov	r5, r0
 800ca4e:	460c      	mov	r4, r1
 800ca50:	b976      	cbnz	r6, 800ca70 <_Bfree+0x28>
 800ca52:	2010      	movs	r0, #16
 800ca54:	f7ff fef0 	bl	800c838 <malloc>
 800ca58:	4602      	mov	r2, r0
 800ca5a:	61e8      	str	r0, [r5, #28]
 800ca5c:	b920      	cbnz	r0, 800ca68 <_Bfree+0x20>
 800ca5e:	4b09      	ldr	r3, [pc, #36]	@ (800ca84 <_Bfree+0x3c>)
 800ca60:	4809      	ldr	r0, [pc, #36]	@ (800ca88 <_Bfree+0x40>)
 800ca62:	218f      	movs	r1, #143	@ 0x8f
 800ca64:	f000 fe94 	bl	800d790 <__assert_func>
 800ca68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca6c:	6006      	str	r6, [r0, #0]
 800ca6e:	60c6      	str	r6, [r0, #12]
 800ca70:	b13c      	cbz	r4, 800ca82 <_Bfree+0x3a>
 800ca72:	69eb      	ldr	r3, [r5, #28]
 800ca74:	6862      	ldr	r2, [r4, #4]
 800ca76:	68db      	ldr	r3, [r3, #12]
 800ca78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca7c:	6021      	str	r1, [r4, #0]
 800ca7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca82:	bd70      	pop	{r4, r5, r6, pc}
 800ca84:	0800e11b 	.word	0x0800e11b
 800ca88:	0800e1fb 	.word	0x0800e1fb

0800ca8c <__multadd>:
 800ca8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca90:	690d      	ldr	r5, [r1, #16]
 800ca92:	4607      	mov	r7, r0
 800ca94:	460c      	mov	r4, r1
 800ca96:	461e      	mov	r6, r3
 800ca98:	f101 0c14 	add.w	ip, r1, #20
 800ca9c:	2000      	movs	r0, #0
 800ca9e:	f8dc 3000 	ldr.w	r3, [ip]
 800caa2:	b299      	uxth	r1, r3
 800caa4:	fb02 6101 	mla	r1, r2, r1, r6
 800caa8:	0c1e      	lsrs	r6, r3, #16
 800caaa:	0c0b      	lsrs	r3, r1, #16
 800caac:	fb02 3306 	mla	r3, r2, r6, r3
 800cab0:	b289      	uxth	r1, r1
 800cab2:	3001      	adds	r0, #1
 800cab4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cab8:	4285      	cmp	r5, r0
 800caba:	f84c 1b04 	str.w	r1, [ip], #4
 800cabe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cac2:	dcec      	bgt.n	800ca9e <__multadd+0x12>
 800cac4:	b30e      	cbz	r6, 800cb0a <__multadd+0x7e>
 800cac6:	68a3      	ldr	r3, [r4, #8]
 800cac8:	42ab      	cmp	r3, r5
 800caca:	dc19      	bgt.n	800cb00 <__multadd+0x74>
 800cacc:	6861      	ldr	r1, [r4, #4]
 800cace:	4638      	mov	r0, r7
 800cad0:	3101      	adds	r1, #1
 800cad2:	f7ff ff79 	bl	800c9c8 <_Balloc>
 800cad6:	4680      	mov	r8, r0
 800cad8:	b928      	cbnz	r0, 800cae6 <__multadd+0x5a>
 800cada:	4602      	mov	r2, r0
 800cadc:	4b0c      	ldr	r3, [pc, #48]	@ (800cb10 <__multadd+0x84>)
 800cade:	480d      	ldr	r0, [pc, #52]	@ (800cb14 <__multadd+0x88>)
 800cae0:	21ba      	movs	r1, #186	@ 0xba
 800cae2:	f000 fe55 	bl	800d790 <__assert_func>
 800cae6:	6922      	ldr	r2, [r4, #16]
 800cae8:	3202      	adds	r2, #2
 800caea:	f104 010c 	add.w	r1, r4, #12
 800caee:	0092      	lsls	r2, r2, #2
 800caf0:	300c      	adds	r0, #12
 800caf2:	f7fe fca4 	bl	800b43e <memcpy>
 800caf6:	4621      	mov	r1, r4
 800caf8:	4638      	mov	r0, r7
 800cafa:	f7ff ffa5 	bl	800ca48 <_Bfree>
 800cafe:	4644      	mov	r4, r8
 800cb00:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cb04:	3501      	adds	r5, #1
 800cb06:	615e      	str	r6, [r3, #20]
 800cb08:	6125      	str	r5, [r4, #16]
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb10:	0800e18a 	.word	0x0800e18a
 800cb14:	0800e1fb 	.word	0x0800e1fb

0800cb18 <__s2b>:
 800cb18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb1c:	460c      	mov	r4, r1
 800cb1e:	4615      	mov	r5, r2
 800cb20:	461f      	mov	r7, r3
 800cb22:	2209      	movs	r2, #9
 800cb24:	3308      	adds	r3, #8
 800cb26:	4606      	mov	r6, r0
 800cb28:	fb93 f3f2 	sdiv	r3, r3, r2
 800cb2c:	2100      	movs	r1, #0
 800cb2e:	2201      	movs	r2, #1
 800cb30:	429a      	cmp	r2, r3
 800cb32:	db09      	blt.n	800cb48 <__s2b+0x30>
 800cb34:	4630      	mov	r0, r6
 800cb36:	f7ff ff47 	bl	800c9c8 <_Balloc>
 800cb3a:	b940      	cbnz	r0, 800cb4e <__s2b+0x36>
 800cb3c:	4602      	mov	r2, r0
 800cb3e:	4b19      	ldr	r3, [pc, #100]	@ (800cba4 <__s2b+0x8c>)
 800cb40:	4819      	ldr	r0, [pc, #100]	@ (800cba8 <__s2b+0x90>)
 800cb42:	21d3      	movs	r1, #211	@ 0xd3
 800cb44:	f000 fe24 	bl	800d790 <__assert_func>
 800cb48:	0052      	lsls	r2, r2, #1
 800cb4a:	3101      	adds	r1, #1
 800cb4c:	e7f0      	b.n	800cb30 <__s2b+0x18>
 800cb4e:	9b08      	ldr	r3, [sp, #32]
 800cb50:	6143      	str	r3, [r0, #20]
 800cb52:	2d09      	cmp	r5, #9
 800cb54:	f04f 0301 	mov.w	r3, #1
 800cb58:	6103      	str	r3, [r0, #16]
 800cb5a:	dd16      	ble.n	800cb8a <__s2b+0x72>
 800cb5c:	f104 0909 	add.w	r9, r4, #9
 800cb60:	46c8      	mov	r8, r9
 800cb62:	442c      	add	r4, r5
 800cb64:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cb68:	4601      	mov	r1, r0
 800cb6a:	3b30      	subs	r3, #48	@ 0x30
 800cb6c:	220a      	movs	r2, #10
 800cb6e:	4630      	mov	r0, r6
 800cb70:	f7ff ff8c 	bl	800ca8c <__multadd>
 800cb74:	45a0      	cmp	r8, r4
 800cb76:	d1f5      	bne.n	800cb64 <__s2b+0x4c>
 800cb78:	f1a5 0408 	sub.w	r4, r5, #8
 800cb7c:	444c      	add	r4, r9
 800cb7e:	1b2d      	subs	r5, r5, r4
 800cb80:	1963      	adds	r3, r4, r5
 800cb82:	42bb      	cmp	r3, r7
 800cb84:	db04      	blt.n	800cb90 <__s2b+0x78>
 800cb86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb8a:	340a      	adds	r4, #10
 800cb8c:	2509      	movs	r5, #9
 800cb8e:	e7f6      	b.n	800cb7e <__s2b+0x66>
 800cb90:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cb94:	4601      	mov	r1, r0
 800cb96:	3b30      	subs	r3, #48	@ 0x30
 800cb98:	220a      	movs	r2, #10
 800cb9a:	4630      	mov	r0, r6
 800cb9c:	f7ff ff76 	bl	800ca8c <__multadd>
 800cba0:	e7ee      	b.n	800cb80 <__s2b+0x68>
 800cba2:	bf00      	nop
 800cba4:	0800e18a 	.word	0x0800e18a
 800cba8:	0800e1fb 	.word	0x0800e1fb

0800cbac <__hi0bits>:
 800cbac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cbb0:	4603      	mov	r3, r0
 800cbb2:	bf36      	itet	cc
 800cbb4:	0403      	lslcc	r3, r0, #16
 800cbb6:	2000      	movcs	r0, #0
 800cbb8:	2010      	movcc	r0, #16
 800cbba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbbe:	bf3c      	itt	cc
 800cbc0:	021b      	lslcc	r3, r3, #8
 800cbc2:	3008      	addcc	r0, #8
 800cbc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cbc8:	bf3c      	itt	cc
 800cbca:	011b      	lslcc	r3, r3, #4
 800cbcc:	3004      	addcc	r0, #4
 800cbce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbd2:	bf3c      	itt	cc
 800cbd4:	009b      	lslcc	r3, r3, #2
 800cbd6:	3002      	addcc	r0, #2
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	db05      	blt.n	800cbe8 <__hi0bits+0x3c>
 800cbdc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cbe0:	f100 0001 	add.w	r0, r0, #1
 800cbe4:	bf08      	it	eq
 800cbe6:	2020      	moveq	r0, #32
 800cbe8:	4770      	bx	lr

0800cbea <__lo0bits>:
 800cbea:	6803      	ldr	r3, [r0, #0]
 800cbec:	4602      	mov	r2, r0
 800cbee:	f013 0007 	ands.w	r0, r3, #7
 800cbf2:	d00b      	beq.n	800cc0c <__lo0bits+0x22>
 800cbf4:	07d9      	lsls	r1, r3, #31
 800cbf6:	d421      	bmi.n	800cc3c <__lo0bits+0x52>
 800cbf8:	0798      	lsls	r0, r3, #30
 800cbfa:	bf49      	itett	mi
 800cbfc:	085b      	lsrmi	r3, r3, #1
 800cbfe:	089b      	lsrpl	r3, r3, #2
 800cc00:	2001      	movmi	r0, #1
 800cc02:	6013      	strmi	r3, [r2, #0]
 800cc04:	bf5c      	itt	pl
 800cc06:	6013      	strpl	r3, [r2, #0]
 800cc08:	2002      	movpl	r0, #2
 800cc0a:	4770      	bx	lr
 800cc0c:	b299      	uxth	r1, r3
 800cc0e:	b909      	cbnz	r1, 800cc14 <__lo0bits+0x2a>
 800cc10:	0c1b      	lsrs	r3, r3, #16
 800cc12:	2010      	movs	r0, #16
 800cc14:	b2d9      	uxtb	r1, r3
 800cc16:	b909      	cbnz	r1, 800cc1c <__lo0bits+0x32>
 800cc18:	3008      	adds	r0, #8
 800cc1a:	0a1b      	lsrs	r3, r3, #8
 800cc1c:	0719      	lsls	r1, r3, #28
 800cc1e:	bf04      	itt	eq
 800cc20:	091b      	lsreq	r3, r3, #4
 800cc22:	3004      	addeq	r0, #4
 800cc24:	0799      	lsls	r1, r3, #30
 800cc26:	bf04      	itt	eq
 800cc28:	089b      	lsreq	r3, r3, #2
 800cc2a:	3002      	addeq	r0, #2
 800cc2c:	07d9      	lsls	r1, r3, #31
 800cc2e:	d403      	bmi.n	800cc38 <__lo0bits+0x4e>
 800cc30:	085b      	lsrs	r3, r3, #1
 800cc32:	f100 0001 	add.w	r0, r0, #1
 800cc36:	d003      	beq.n	800cc40 <__lo0bits+0x56>
 800cc38:	6013      	str	r3, [r2, #0]
 800cc3a:	4770      	bx	lr
 800cc3c:	2000      	movs	r0, #0
 800cc3e:	4770      	bx	lr
 800cc40:	2020      	movs	r0, #32
 800cc42:	4770      	bx	lr

0800cc44 <__i2b>:
 800cc44:	b510      	push	{r4, lr}
 800cc46:	460c      	mov	r4, r1
 800cc48:	2101      	movs	r1, #1
 800cc4a:	f7ff febd 	bl	800c9c8 <_Balloc>
 800cc4e:	4602      	mov	r2, r0
 800cc50:	b928      	cbnz	r0, 800cc5e <__i2b+0x1a>
 800cc52:	4b05      	ldr	r3, [pc, #20]	@ (800cc68 <__i2b+0x24>)
 800cc54:	4805      	ldr	r0, [pc, #20]	@ (800cc6c <__i2b+0x28>)
 800cc56:	f240 1145 	movw	r1, #325	@ 0x145
 800cc5a:	f000 fd99 	bl	800d790 <__assert_func>
 800cc5e:	2301      	movs	r3, #1
 800cc60:	6144      	str	r4, [r0, #20]
 800cc62:	6103      	str	r3, [r0, #16]
 800cc64:	bd10      	pop	{r4, pc}
 800cc66:	bf00      	nop
 800cc68:	0800e18a 	.word	0x0800e18a
 800cc6c:	0800e1fb 	.word	0x0800e1fb

0800cc70 <__multiply>:
 800cc70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc74:	4617      	mov	r7, r2
 800cc76:	690a      	ldr	r2, [r1, #16]
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	429a      	cmp	r2, r3
 800cc7c:	bfa8      	it	ge
 800cc7e:	463b      	movge	r3, r7
 800cc80:	4689      	mov	r9, r1
 800cc82:	bfa4      	itt	ge
 800cc84:	460f      	movge	r7, r1
 800cc86:	4699      	movge	r9, r3
 800cc88:	693d      	ldr	r5, [r7, #16]
 800cc8a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cc8e:	68bb      	ldr	r3, [r7, #8]
 800cc90:	6879      	ldr	r1, [r7, #4]
 800cc92:	eb05 060a 	add.w	r6, r5, sl
 800cc96:	42b3      	cmp	r3, r6
 800cc98:	b085      	sub	sp, #20
 800cc9a:	bfb8      	it	lt
 800cc9c:	3101      	addlt	r1, #1
 800cc9e:	f7ff fe93 	bl	800c9c8 <_Balloc>
 800cca2:	b930      	cbnz	r0, 800ccb2 <__multiply+0x42>
 800cca4:	4602      	mov	r2, r0
 800cca6:	4b41      	ldr	r3, [pc, #260]	@ (800cdac <__multiply+0x13c>)
 800cca8:	4841      	ldr	r0, [pc, #260]	@ (800cdb0 <__multiply+0x140>)
 800ccaa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ccae:	f000 fd6f 	bl	800d790 <__assert_func>
 800ccb2:	f100 0414 	add.w	r4, r0, #20
 800ccb6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ccba:	4623      	mov	r3, r4
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	4573      	cmp	r3, lr
 800ccc0:	d320      	bcc.n	800cd04 <__multiply+0x94>
 800ccc2:	f107 0814 	add.w	r8, r7, #20
 800ccc6:	f109 0114 	add.w	r1, r9, #20
 800ccca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ccce:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ccd2:	9302      	str	r3, [sp, #8]
 800ccd4:	1beb      	subs	r3, r5, r7
 800ccd6:	3b15      	subs	r3, #21
 800ccd8:	f023 0303 	bic.w	r3, r3, #3
 800ccdc:	3304      	adds	r3, #4
 800ccde:	3715      	adds	r7, #21
 800cce0:	42bd      	cmp	r5, r7
 800cce2:	bf38      	it	cc
 800cce4:	2304      	movcc	r3, #4
 800cce6:	9301      	str	r3, [sp, #4]
 800cce8:	9b02      	ldr	r3, [sp, #8]
 800ccea:	9103      	str	r1, [sp, #12]
 800ccec:	428b      	cmp	r3, r1
 800ccee:	d80c      	bhi.n	800cd0a <__multiply+0x9a>
 800ccf0:	2e00      	cmp	r6, #0
 800ccf2:	dd03      	ble.n	800ccfc <__multiply+0x8c>
 800ccf4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d055      	beq.n	800cda8 <__multiply+0x138>
 800ccfc:	6106      	str	r6, [r0, #16]
 800ccfe:	b005      	add	sp, #20
 800cd00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd04:	f843 2b04 	str.w	r2, [r3], #4
 800cd08:	e7d9      	b.n	800ccbe <__multiply+0x4e>
 800cd0a:	f8b1 a000 	ldrh.w	sl, [r1]
 800cd0e:	f1ba 0f00 	cmp.w	sl, #0
 800cd12:	d01f      	beq.n	800cd54 <__multiply+0xe4>
 800cd14:	46c4      	mov	ip, r8
 800cd16:	46a1      	mov	r9, r4
 800cd18:	2700      	movs	r7, #0
 800cd1a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cd1e:	f8d9 3000 	ldr.w	r3, [r9]
 800cd22:	fa1f fb82 	uxth.w	fp, r2
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	fb0a 330b 	mla	r3, sl, fp, r3
 800cd2c:	443b      	add	r3, r7
 800cd2e:	f8d9 7000 	ldr.w	r7, [r9]
 800cd32:	0c12      	lsrs	r2, r2, #16
 800cd34:	0c3f      	lsrs	r7, r7, #16
 800cd36:	fb0a 7202 	mla	r2, sl, r2, r7
 800cd3a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cd3e:	b29b      	uxth	r3, r3
 800cd40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd44:	4565      	cmp	r5, ip
 800cd46:	f849 3b04 	str.w	r3, [r9], #4
 800cd4a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cd4e:	d8e4      	bhi.n	800cd1a <__multiply+0xaa>
 800cd50:	9b01      	ldr	r3, [sp, #4]
 800cd52:	50e7      	str	r7, [r4, r3]
 800cd54:	9b03      	ldr	r3, [sp, #12]
 800cd56:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cd5a:	3104      	adds	r1, #4
 800cd5c:	f1b9 0f00 	cmp.w	r9, #0
 800cd60:	d020      	beq.n	800cda4 <__multiply+0x134>
 800cd62:	6823      	ldr	r3, [r4, #0]
 800cd64:	4647      	mov	r7, r8
 800cd66:	46a4      	mov	ip, r4
 800cd68:	f04f 0a00 	mov.w	sl, #0
 800cd6c:	f8b7 b000 	ldrh.w	fp, [r7]
 800cd70:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cd74:	fb09 220b 	mla	r2, r9, fp, r2
 800cd78:	4452      	add	r2, sl
 800cd7a:	b29b      	uxth	r3, r3
 800cd7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd80:	f84c 3b04 	str.w	r3, [ip], #4
 800cd84:	f857 3b04 	ldr.w	r3, [r7], #4
 800cd88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd8c:	f8bc 3000 	ldrh.w	r3, [ip]
 800cd90:	fb09 330a 	mla	r3, r9, sl, r3
 800cd94:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cd98:	42bd      	cmp	r5, r7
 800cd9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd9e:	d8e5      	bhi.n	800cd6c <__multiply+0xfc>
 800cda0:	9a01      	ldr	r2, [sp, #4]
 800cda2:	50a3      	str	r3, [r4, r2]
 800cda4:	3404      	adds	r4, #4
 800cda6:	e79f      	b.n	800cce8 <__multiply+0x78>
 800cda8:	3e01      	subs	r6, #1
 800cdaa:	e7a1      	b.n	800ccf0 <__multiply+0x80>
 800cdac:	0800e18a 	.word	0x0800e18a
 800cdb0:	0800e1fb 	.word	0x0800e1fb

0800cdb4 <__pow5mult>:
 800cdb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdb8:	4615      	mov	r5, r2
 800cdba:	f012 0203 	ands.w	r2, r2, #3
 800cdbe:	4607      	mov	r7, r0
 800cdc0:	460e      	mov	r6, r1
 800cdc2:	d007      	beq.n	800cdd4 <__pow5mult+0x20>
 800cdc4:	4c25      	ldr	r4, [pc, #148]	@ (800ce5c <__pow5mult+0xa8>)
 800cdc6:	3a01      	subs	r2, #1
 800cdc8:	2300      	movs	r3, #0
 800cdca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cdce:	f7ff fe5d 	bl	800ca8c <__multadd>
 800cdd2:	4606      	mov	r6, r0
 800cdd4:	10ad      	asrs	r5, r5, #2
 800cdd6:	d03d      	beq.n	800ce54 <__pow5mult+0xa0>
 800cdd8:	69fc      	ldr	r4, [r7, #28]
 800cdda:	b97c      	cbnz	r4, 800cdfc <__pow5mult+0x48>
 800cddc:	2010      	movs	r0, #16
 800cdde:	f7ff fd2b 	bl	800c838 <malloc>
 800cde2:	4602      	mov	r2, r0
 800cde4:	61f8      	str	r0, [r7, #28]
 800cde6:	b928      	cbnz	r0, 800cdf4 <__pow5mult+0x40>
 800cde8:	4b1d      	ldr	r3, [pc, #116]	@ (800ce60 <__pow5mult+0xac>)
 800cdea:	481e      	ldr	r0, [pc, #120]	@ (800ce64 <__pow5mult+0xb0>)
 800cdec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cdf0:	f000 fcce 	bl	800d790 <__assert_func>
 800cdf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cdf8:	6004      	str	r4, [r0, #0]
 800cdfa:	60c4      	str	r4, [r0, #12]
 800cdfc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ce00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce04:	b94c      	cbnz	r4, 800ce1a <__pow5mult+0x66>
 800ce06:	f240 2171 	movw	r1, #625	@ 0x271
 800ce0a:	4638      	mov	r0, r7
 800ce0c:	f7ff ff1a 	bl	800cc44 <__i2b>
 800ce10:	2300      	movs	r3, #0
 800ce12:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce16:	4604      	mov	r4, r0
 800ce18:	6003      	str	r3, [r0, #0]
 800ce1a:	f04f 0900 	mov.w	r9, #0
 800ce1e:	07eb      	lsls	r3, r5, #31
 800ce20:	d50a      	bpl.n	800ce38 <__pow5mult+0x84>
 800ce22:	4631      	mov	r1, r6
 800ce24:	4622      	mov	r2, r4
 800ce26:	4638      	mov	r0, r7
 800ce28:	f7ff ff22 	bl	800cc70 <__multiply>
 800ce2c:	4631      	mov	r1, r6
 800ce2e:	4680      	mov	r8, r0
 800ce30:	4638      	mov	r0, r7
 800ce32:	f7ff fe09 	bl	800ca48 <_Bfree>
 800ce36:	4646      	mov	r6, r8
 800ce38:	106d      	asrs	r5, r5, #1
 800ce3a:	d00b      	beq.n	800ce54 <__pow5mult+0xa0>
 800ce3c:	6820      	ldr	r0, [r4, #0]
 800ce3e:	b938      	cbnz	r0, 800ce50 <__pow5mult+0x9c>
 800ce40:	4622      	mov	r2, r4
 800ce42:	4621      	mov	r1, r4
 800ce44:	4638      	mov	r0, r7
 800ce46:	f7ff ff13 	bl	800cc70 <__multiply>
 800ce4a:	6020      	str	r0, [r4, #0]
 800ce4c:	f8c0 9000 	str.w	r9, [r0]
 800ce50:	4604      	mov	r4, r0
 800ce52:	e7e4      	b.n	800ce1e <__pow5mult+0x6a>
 800ce54:	4630      	mov	r0, r6
 800ce56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce5a:	bf00      	nop
 800ce5c:	0800e3fc 	.word	0x0800e3fc
 800ce60:	0800e11b 	.word	0x0800e11b
 800ce64:	0800e1fb 	.word	0x0800e1fb

0800ce68 <__lshift>:
 800ce68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce6c:	460c      	mov	r4, r1
 800ce6e:	6849      	ldr	r1, [r1, #4]
 800ce70:	6923      	ldr	r3, [r4, #16]
 800ce72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce76:	68a3      	ldr	r3, [r4, #8]
 800ce78:	4607      	mov	r7, r0
 800ce7a:	4691      	mov	r9, r2
 800ce7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce80:	f108 0601 	add.w	r6, r8, #1
 800ce84:	42b3      	cmp	r3, r6
 800ce86:	db0b      	blt.n	800cea0 <__lshift+0x38>
 800ce88:	4638      	mov	r0, r7
 800ce8a:	f7ff fd9d 	bl	800c9c8 <_Balloc>
 800ce8e:	4605      	mov	r5, r0
 800ce90:	b948      	cbnz	r0, 800cea6 <__lshift+0x3e>
 800ce92:	4602      	mov	r2, r0
 800ce94:	4b28      	ldr	r3, [pc, #160]	@ (800cf38 <__lshift+0xd0>)
 800ce96:	4829      	ldr	r0, [pc, #164]	@ (800cf3c <__lshift+0xd4>)
 800ce98:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ce9c:	f000 fc78 	bl	800d790 <__assert_func>
 800cea0:	3101      	adds	r1, #1
 800cea2:	005b      	lsls	r3, r3, #1
 800cea4:	e7ee      	b.n	800ce84 <__lshift+0x1c>
 800cea6:	2300      	movs	r3, #0
 800cea8:	f100 0114 	add.w	r1, r0, #20
 800ceac:	f100 0210 	add.w	r2, r0, #16
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	4553      	cmp	r3, sl
 800ceb4:	db33      	blt.n	800cf1e <__lshift+0xb6>
 800ceb6:	6920      	ldr	r0, [r4, #16]
 800ceb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cebc:	f104 0314 	add.w	r3, r4, #20
 800cec0:	f019 091f 	ands.w	r9, r9, #31
 800cec4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cec8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cecc:	d02b      	beq.n	800cf26 <__lshift+0xbe>
 800cece:	f1c9 0e20 	rsb	lr, r9, #32
 800ced2:	468a      	mov	sl, r1
 800ced4:	2200      	movs	r2, #0
 800ced6:	6818      	ldr	r0, [r3, #0]
 800ced8:	fa00 f009 	lsl.w	r0, r0, r9
 800cedc:	4310      	orrs	r0, r2
 800cede:	f84a 0b04 	str.w	r0, [sl], #4
 800cee2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cee6:	459c      	cmp	ip, r3
 800cee8:	fa22 f20e 	lsr.w	r2, r2, lr
 800ceec:	d8f3      	bhi.n	800ced6 <__lshift+0x6e>
 800ceee:	ebac 0304 	sub.w	r3, ip, r4
 800cef2:	3b15      	subs	r3, #21
 800cef4:	f023 0303 	bic.w	r3, r3, #3
 800cef8:	3304      	adds	r3, #4
 800cefa:	f104 0015 	add.w	r0, r4, #21
 800cefe:	4560      	cmp	r0, ip
 800cf00:	bf88      	it	hi
 800cf02:	2304      	movhi	r3, #4
 800cf04:	50ca      	str	r2, [r1, r3]
 800cf06:	b10a      	cbz	r2, 800cf0c <__lshift+0xa4>
 800cf08:	f108 0602 	add.w	r6, r8, #2
 800cf0c:	3e01      	subs	r6, #1
 800cf0e:	4638      	mov	r0, r7
 800cf10:	612e      	str	r6, [r5, #16]
 800cf12:	4621      	mov	r1, r4
 800cf14:	f7ff fd98 	bl	800ca48 <_Bfree>
 800cf18:	4628      	mov	r0, r5
 800cf1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf1e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cf22:	3301      	adds	r3, #1
 800cf24:	e7c5      	b.n	800ceb2 <__lshift+0x4a>
 800cf26:	3904      	subs	r1, #4
 800cf28:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf2c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cf30:	459c      	cmp	ip, r3
 800cf32:	d8f9      	bhi.n	800cf28 <__lshift+0xc0>
 800cf34:	e7ea      	b.n	800cf0c <__lshift+0xa4>
 800cf36:	bf00      	nop
 800cf38:	0800e18a 	.word	0x0800e18a
 800cf3c:	0800e1fb 	.word	0x0800e1fb

0800cf40 <__mcmp>:
 800cf40:	690a      	ldr	r2, [r1, #16]
 800cf42:	4603      	mov	r3, r0
 800cf44:	6900      	ldr	r0, [r0, #16]
 800cf46:	1a80      	subs	r0, r0, r2
 800cf48:	b530      	push	{r4, r5, lr}
 800cf4a:	d10e      	bne.n	800cf6a <__mcmp+0x2a>
 800cf4c:	3314      	adds	r3, #20
 800cf4e:	3114      	adds	r1, #20
 800cf50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cf54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cf60:	4295      	cmp	r5, r2
 800cf62:	d003      	beq.n	800cf6c <__mcmp+0x2c>
 800cf64:	d205      	bcs.n	800cf72 <__mcmp+0x32>
 800cf66:	f04f 30ff 	mov.w	r0, #4294967295
 800cf6a:	bd30      	pop	{r4, r5, pc}
 800cf6c:	42a3      	cmp	r3, r4
 800cf6e:	d3f3      	bcc.n	800cf58 <__mcmp+0x18>
 800cf70:	e7fb      	b.n	800cf6a <__mcmp+0x2a>
 800cf72:	2001      	movs	r0, #1
 800cf74:	e7f9      	b.n	800cf6a <__mcmp+0x2a>
	...

0800cf78 <__mdiff>:
 800cf78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf7c:	4689      	mov	r9, r1
 800cf7e:	4606      	mov	r6, r0
 800cf80:	4611      	mov	r1, r2
 800cf82:	4648      	mov	r0, r9
 800cf84:	4614      	mov	r4, r2
 800cf86:	f7ff ffdb 	bl	800cf40 <__mcmp>
 800cf8a:	1e05      	subs	r5, r0, #0
 800cf8c:	d112      	bne.n	800cfb4 <__mdiff+0x3c>
 800cf8e:	4629      	mov	r1, r5
 800cf90:	4630      	mov	r0, r6
 800cf92:	f7ff fd19 	bl	800c9c8 <_Balloc>
 800cf96:	4602      	mov	r2, r0
 800cf98:	b928      	cbnz	r0, 800cfa6 <__mdiff+0x2e>
 800cf9a:	4b3f      	ldr	r3, [pc, #252]	@ (800d098 <__mdiff+0x120>)
 800cf9c:	f240 2137 	movw	r1, #567	@ 0x237
 800cfa0:	483e      	ldr	r0, [pc, #248]	@ (800d09c <__mdiff+0x124>)
 800cfa2:	f000 fbf5 	bl	800d790 <__assert_func>
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cfac:	4610      	mov	r0, r2
 800cfae:	b003      	add	sp, #12
 800cfb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfb4:	bfbc      	itt	lt
 800cfb6:	464b      	movlt	r3, r9
 800cfb8:	46a1      	movlt	r9, r4
 800cfba:	4630      	mov	r0, r6
 800cfbc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cfc0:	bfba      	itte	lt
 800cfc2:	461c      	movlt	r4, r3
 800cfc4:	2501      	movlt	r5, #1
 800cfc6:	2500      	movge	r5, #0
 800cfc8:	f7ff fcfe 	bl	800c9c8 <_Balloc>
 800cfcc:	4602      	mov	r2, r0
 800cfce:	b918      	cbnz	r0, 800cfd8 <__mdiff+0x60>
 800cfd0:	4b31      	ldr	r3, [pc, #196]	@ (800d098 <__mdiff+0x120>)
 800cfd2:	f240 2145 	movw	r1, #581	@ 0x245
 800cfd6:	e7e3      	b.n	800cfa0 <__mdiff+0x28>
 800cfd8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cfdc:	6926      	ldr	r6, [r4, #16]
 800cfde:	60c5      	str	r5, [r0, #12]
 800cfe0:	f109 0310 	add.w	r3, r9, #16
 800cfe4:	f109 0514 	add.w	r5, r9, #20
 800cfe8:	f104 0e14 	add.w	lr, r4, #20
 800cfec:	f100 0b14 	add.w	fp, r0, #20
 800cff0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cff4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cff8:	9301      	str	r3, [sp, #4]
 800cffa:	46d9      	mov	r9, fp
 800cffc:	f04f 0c00 	mov.w	ip, #0
 800d000:	9b01      	ldr	r3, [sp, #4]
 800d002:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d006:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d00a:	9301      	str	r3, [sp, #4]
 800d00c:	fa1f f38a 	uxth.w	r3, sl
 800d010:	4619      	mov	r1, r3
 800d012:	b283      	uxth	r3, r0
 800d014:	1acb      	subs	r3, r1, r3
 800d016:	0c00      	lsrs	r0, r0, #16
 800d018:	4463      	add	r3, ip
 800d01a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d01e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d022:	b29b      	uxth	r3, r3
 800d024:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d028:	4576      	cmp	r6, lr
 800d02a:	f849 3b04 	str.w	r3, [r9], #4
 800d02e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d032:	d8e5      	bhi.n	800d000 <__mdiff+0x88>
 800d034:	1b33      	subs	r3, r6, r4
 800d036:	3b15      	subs	r3, #21
 800d038:	f023 0303 	bic.w	r3, r3, #3
 800d03c:	3415      	adds	r4, #21
 800d03e:	3304      	adds	r3, #4
 800d040:	42a6      	cmp	r6, r4
 800d042:	bf38      	it	cc
 800d044:	2304      	movcc	r3, #4
 800d046:	441d      	add	r5, r3
 800d048:	445b      	add	r3, fp
 800d04a:	461e      	mov	r6, r3
 800d04c:	462c      	mov	r4, r5
 800d04e:	4544      	cmp	r4, r8
 800d050:	d30e      	bcc.n	800d070 <__mdiff+0xf8>
 800d052:	f108 0103 	add.w	r1, r8, #3
 800d056:	1b49      	subs	r1, r1, r5
 800d058:	f021 0103 	bic.w	r1, r1, #3
 800d05c:	3d03      	subs	r5, #3
 800d05e:	45a8      	cmp	r8, r5
 800d060:	bf38      	it	cc
 800d062:	2100      	movcc	r1, #0
 800d064:	440b      	add	r3, r1
 800d066:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d06a:	b191      	cbz	r1, 800d092 <__mdiff+0x11a>
 800d06c:	6117      	str	r7, [r2, #16]
 800d06e:	e79d      	b.n	800cfac <__mdiff+0x34>
 800d070:	f854 1b04 	ldr.w	r1, [r4], #4
 800d074:	46e6      	mov	lr, ip
 800d076:	0c08      	lsrs	r0, r1, #16
 800d078:	fa1c fc81 	uxtah	ip, ip, r1
 800d07c:	4471      	add	r1, lr
 800d07e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d082:	b289      	uxth	r1, r1
 800d084:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d088:	f846 1b04 	str.w	r1, [r6], #4
 800d08c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d090:	e7dd      	b.n	800d04e <__mdiff+0xd6>
 800d092:	3f01      	subs	r7, #1
 800d094:	e7e7      	b.n	800d066 <__mdiff+0xee>
 800d096:	bf00      	nop
 800d098:	0800e18a 	.word	0x0800e18a
 800d09c:	0800e1fb 	.word	0x0800e1fb

0800d0a0 <__ulp>:
 800d0a0:	b082      	sub	sp, #8
 800d0a2:	ed8d 0b00 	vstr	d0, [sp]
 800d0a6:	9a01      	ldr	r2, [sp, #4]
 800d0a8:	4b0f      	ldr	r3, [pc, #60]	@ (800d0e8 <__ulp+0x48>)
 800d0aa:	4013      	ands	r3, r2
 800d0ac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	dc08      	bgt.n	800d0c6 <__ulp+0x26>
 800d0b4:	425b      	negs	r3, r3
 800d0b6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d0ba:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d0be:	da04      	bge.n	800d0ca <__ulp+0x2a>
 800d0c0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d0c4:	4113      	asrs	r3, r2
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	e008      	b.n	800d0dc <__ulp+0x3c>
 800d0ca:	f1a2 0314 	sub.w	r3, r2, #20
 800d0ce:	2b1e      	cmp	r3, #30
 800d0d0:	bfda      	itte	le
 800d0d2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d0d6:	40da      	lsrle	r2, r3
 800d0d8:	2201      	movgt	r2, #1
 800d0da:	2300      	movs	r3, #0
 800d0dc:	4619      	mov	r1, r3
 800d0de:	4610      	mov	r0, r2
 800d0e0:	ec41 0b10 	vmov	d0, r0, r1
 800d0e4:	b002      	add	sp, #8
 800d0e6:	4770      	bx	lr
 800d0e8:	7ff00000 	.word	0x7ff00000

0800d0ec <__b2d>:
 800d0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0f0:	6906      	ldr	r6, [r0, #16]
 800d0f2:	f100 0814 	add.w	r8, r0, #20
 800d0f6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d0fa:	1f37      	subs	r7, r6, #4
 800d0fc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d100:	4610      	mov	r0, r2
 800d102:	f7ff fd53 	bl	800cbac <__hi0bits>
 800d106:	f1c0 0320 	rsb	r3, r0, #32
 800d10a:	280a      	cmp	r0, #10
 800d10c:	600b      	str	r3, [r1, #0]
 800d10e:	491b      	ldr	r1, [pc, #108]	@ (800d17c <__b2d+0x90>)
 800d110:	dc15      	bgt.n	800d13e <__b2d+0x52>
 800d112:	f1c0 0c0b 	rsb	ip, r0, #11
 800d116:	fa22 f30c 	lsr.w	r3, r2, ip
 800d11a:	45b8      	cmp	r8, r7
 800d11c:	ea43 0501 	orr.w	r5, r3, r1
 800d120:	bf34      	ite	cc
 800d122:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d126:	2300      	movcs	r3, #0
 800d128:	3015      	adds	r0, #21
 800d12a:	fa02 f000 	lsl.w	r0, r2, r0
 800d12e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d132:	4303      	orrs	r3, r0
 800d134:	461c      	mov	r4, r3
 800d136:	ec45 4b10 	vmov	d0, r4, r5
 800d13a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d13e:	45b8      	cmp	r8, r7
 800d140:	bf3a      	itte	cc
 800d142:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d146:	f1a6 0708 	subcc.w	r7, r6, #8
 800d14a:	2300      	movcs	r3, #0
 800d14c:	380b      	subs	r0, #11
 800d14e:	d012      	beq.n	800d176 <__b2d+0x8a>
 800d150:	f1c0 0120 	rsb	r1, r0, #32
 800d154:	fa23 f401 	lsr.w	r4, r3, r1
 800d158:	4082      	lsls	r2, r0
 800d15a:	4322      	orrs	r2, r4
 800d15c:	4547      	cmp	r7, r8
 800d15e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d162:	bf8c      	ite	hi
 800d164:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d168:	2200      	movls	r2, #0
 800d16a:	4083      	lsls	r3, r0
 800d16c:	40ca      	lsrs	r2, r1
 800d16e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d172:	4313      	orrs	r3, r2
 800d174:	e7de      	b.n	800d134 <__b2d+0x48>
 800d176:	ea42 0501 	orr.w	r5, r2, r1
 800d17a:	e7db      	b.n	800d134 <__b2d+0x48>
 800d17c:	3ff00000 	.word	0x3ff00000

0800d180 <__d2b>:
 800d180:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d184:	460f      	mov	r7, r1
 800d186:	2101      	movs	r1, #1
 800d188:	ec59 8b10 	vmov	r8, r9, d0
 800d18c:	4616      	mov	r6, r2
 800d18e:	f7ff fc1b 	bl	800c9c8 <_Balloc>
 800d192:	4604      	mov	r4, r0
 800d194:	b930      	cbnz	r0, 800d1a4 <__d2b+0x24>
 800d196:	4602      	mov	r2, r0
 800d198:	4b23      	ldr	r3, [pc, #140]	@ (800d228 <__d2b+0xa8>)
 800d19a:	4824      	ldr	r0, [pc, #144]	@ (800d22c <__d2b+0xac>)
 800d19c:	f240 310f 	movw	r1, #783	@ 0x30f
 800d1a0:	f000 faf6 	bl	800d790 <__assert_func>
 800d1a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d1a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d1ac:	b10d      	cbz	r5, 800d1b2 <__d2b+0x32>
 800d1ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d1b2:	9301      	str	r3, [sp, #4]
 800d1b4:	f1b8 0300 	subs.w	r3, r8, #0
 800d1b8:	d023      	beq.n	800d202 <__d2b+0x82>
 800d1ba:	4668      	mov	r0, sp
 800d1bc:	9300      	str	r3, [sp, #0]
 800d1be:	f7ff fd14 	bl	800cbea <__lo0bits>
 800d1c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d1c6:	b1d0      	cbz	r0, 800d1fe <__d2b+0x7e>
 800d1c8:	f1c0 0320 	rsb	r3, r0, #32
 800d1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800d1d0:	430b      	orrs	r3, r1
 800d1d2:	40c2      	lsrs	r2, r0
 800d1d4:	6163      	str	r3, [r4, #20]
 800d1d6:	9201      	str	r2, [sp, #4]
 800d1d8:	9b01      	ldr	r3, [sp, #4]
 800d1da:	61a3      	str	r3, [r4, #24]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	bf0c      	ite	eq
 800d1e0:	2201      	moveq	r2, #1
 800d1e2:	2202      	movne	r2, #2
 800d1e4:	6122      	str	r2, [r4, #16]
 800d1e6:	b1a5      	cbz	r5, 800d212 <__d2b+0x92>
 800d1e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d1ec:	4405      	add	r5, r0
 800d1ee:	603d      	str	r5, [r7, #0]
 800d1f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d1f4:	6030      	str	r0, [r6, #0]
 800d1f6:	4620      	mov	r0, r4
 800d1f8:	b003      	add	sp, #12
 800d1fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d1fe:	6161      	str	r1, [r4, #20]
 800d200:	e7ea      	b.n	800d1d8 <__d2b+0x58>
 800d202:	a801      	add	r0, sp, #4
 800d204:	f7ff fcf1 	bl	800cbea <__lo0bits>
 800d208:	9b01      	ldr	r3, [sp, #4]
 800d20a:	6163      	str	r3, [r4, #20]
 800d20c:	3020      	adds	r0, #32
 800d20e:	2201      	movs	r2, #1
 800d210:	e7e8      	b.n	800d1e4 <__d2b+0x64>
 800d212:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d216:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d21a:	6038      	str	r0, [r7, #0]
 800d21c:	6918      	ldr	r0, [r3, #16]
 800d21e:	f7ff fcc5 	bl	800cbac <__hi0bits>
 800d222:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d226:	e7e5      	b.n	800d1f4 <__d2b+0x74>
 800d228:	0800e18a 	.word	0x0800e18a
 800d22c:	0800e1fb 	.word	0x0800e1fb

0800d230 <__ratio>:
 800d230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d234:	b085      	sub	sp, #20
 800d236:	e9cd 1000 	strd	r1, r0, [sp]
 800d23a:	a902      	add	r1, sp, #8
 800d23c:	f7ff ff56 	bl	800d0ec <__b2d>
 800d240:	9800      	ldr	r0, [sp, #0]
 800d242:	a903      	add	r1, sp, #12
 800d244:	ec55 4b10 	vmov	r4, r5, d0
 800d248:	f7ff ff50 	bl	800d0ec <__b2d>
 800d24c:	9b01      	ldr	r3, [sp, #4]
 800d24e:	6919      	ldr	r1, [r3, #16]
 800d250:	9b00      	ldr	r3, [sp, #0]
 800d252:	691b      	ldr	r3, [r3, #16]
 800d254:	1ac9      	subs	r1, r1, r3
 800d256:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d25a:	1a9b      	subs	r3, r3, r2
 800d25c:	ec5b ab10 	vmov	sl, fp, d0
 800d260:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d264:	2b00      	cmp	r3, #0
 800d266:	bfce      	itee	gt
 800d268:	462a      	movgt	r2, r5
 800d26a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d26e:	465a      	movle	r2, fp
 800d270:	462f      	mov	r7, r5
 800d272:	46d9      	mov	r9, fp
 800d274:	bfcc      	ite	gt
 800d276:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d27a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d27e:	464b      	mov	r3, r9
 800d280:	4652      	mov	r2, sl
 800d282:	4620      	mov	r0, r4
 800d284:	4639      	mov	r1, r7
 800d286:	f7f3 fae1 	bl	800084c <__aeabi_ddiv>
 800d28a:	ec41 0b10 	vmov	d0, r0, r1
 800d28e:	b005      	add	sp, #20
 800d290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d294 <__copybits>:
 800d294:	3901      	subs	r1, #1
 800d296:	b570      	push	{r4, r5, r6, lr}
 800d298:	1149      	asrs	r1, r1, #5
 800d29a:	6914      	ldr	r4, [r2, #16]
 800d29c:	3101      	adds	r1, #1
 800d29e:	f102 0314 	add.w	r3, r2, #20
 800d2a2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d2a6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d2aa:	1f05      	subs	r5, r0, #4
 800d2ac:	42a3      	cmp	r3, r4
 800d2ae:	d30c      	bcc.n	800d2ca <__copybits+0x36>
 800d2b0:	1aa3      	subs	r3, r4, r2
 800d2b2:	3b11      	subs	r3, #17
 800d2b4:	f023 0303 	bic.w	r3, r3, #3
 800d2b8:	3211      	adds	r2, #17
 800d2ba:	42a2      	cmp	r2, r4
 800d2bc:	bf88      	it	hi
 800d2be:	2300      	movhi	r3, #0
 800d2c0:	4418      	add	r0, r3
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	4288      	cmp	r0, r1
 800d2c6:	d305      	bcc.n	800d2d4 <__copybits+0x40>
 800d2c8:	bd70      	pop	{r4, r5, r6, pc}
 800d2ca:	f853 6b04 	ldr.w	r6, [r3], #4
 800d2ce:	f845 6f04 	str.w	r6, [r5, #4]!
 800d2d2:	e7eb      	b.n	800d2ac <__copybits+0x18>
 800d2d4:	f840 3b04 	str.w	r3, [r0], #4
 800d2d8:	e7f4      	b.n	800d2c4 <__copybits+0x30>

0800d2da <__any_on>:
 800d2da:	f100 0214 	add.w	r2, r0, #20
 800d2de:	6900      	ldr	r0, [r0, #16]
 800d2e0:	114b      	asrs	r3, r1, #5
 800d2e2:	4298      	cmp	r0, r3
 800d2e4:	b510      	push	{r4, lr}
 800d2e6:	db11      	blt.n	800d30c <__any_on+0x32>
 800d2e8:	dd0a      	ble.n	800d300 <__any_on+0x26>
 800d2ea:	f011 011f 	ands.w	r1, r1, #31
 800d2ee:	d007      	beq.n	800d300 <__any_on+0x26>
 800d2f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d2f4:	fa24 f001 	lsr.w	r0, r4, r1
 800d2f8:	fa00 f101 	lsl.w	r1, r0, r1
 800d2fc:	428c      	cmp	r4, r1
 800d2fe:	d10b      	bne.n	800d318 <__any_on+0x3e>
 800d300:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d304:	4293      	cmp	r3, r2
 800d306:	d803      	bhi.n	800d310 <__any_on+0x36>
 800d308:	2000      	movs	r0, #0
 800d30a:	bd10      	pop	{r4, pc}
 800d30c:	4603      	mov	r3, r0
 800d30e:	e7f7      	b.n	800d300 <__any_on+0x26>
 800d310:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d314:	2900      	cmp	r1, #0
 800d316:	d0f5      	beq.n	800d304 <__any_on+0x2a>
 800d318:	2001      	movs	r0, #1
 800d31a:	e7f6      	b.n	800d30a <__any_on+0x30>

0800d31c <__ascii_wctomb>:
 800d31c:	4603      	mov	r3, r0
 800d31e:	4608      	mov	r0, r1
 800d320:	b141      	cbz	r1, 800d334 <__ascii_wctomb+0x18>
 800d322:	2aff      	cmp	r2, #255	@ 0xff
 800d324:	d904      	bls.n	800d330 <__ascii_wctomb+0x14>
 800d326:	228a      	movs	r2, #138	@ 0x8a
 800d328:	601a      	str	r2, [r3, #0]
 800d32a:	f04f 30ff 	mov.w	r0, #4294967295
 800d32e:	4770      	bx	lr
 800d330:	700a      	strb	r2, [r1, #0]
 800d332:	2001      	movs	r0, #1
 800d334:	4770      	bx	lr

0800d336 <__ssputs_r>:
 800d336:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d33a:	688e      	ldr	r6, [r1, #8]
 800d33c:	461f      	mov	r7, r3
 800d33e:	42be      	cmp	r6, r7
 800d340:	680b      	ldr	r3, [r1, #0]
 800d342:	4682      	mov	sl, r0
 800d344:	460c      	mov	r4, r1
 800d346:	4690      	mov	r8, r2
 800d348:	d82d      	bhi.n	800d3a6 <__ssputs_r+0x70>
 800d34a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d34e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d352:	d026      	beq.n	800d3a2 <__ssputs_r+0x6c>
 800d354:	6965      	ldr	r5, [r4, #20]
 800d356:	6909      	ldr	r1, [r1, #16]
 800d358:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d35c:	eba3 0901 	sub.w	r9, r3, r1
 800d360:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d364:	1c7b      	adds	r3, r7, #1
 800d366:	444b      	add	r3, r9
 800d368:	106d      	asrs	r5, r5, #1
 800d36a:	429d      	cmp	r5, r3
 800d36c:	bf38      	it	cc
 800d36e:	461d      	movcc	r5, r3
 800d370:	0553      	lsls	r3, r2, #21
 800d372:	d527      	bpl.n	800d3c4 <__ssputs_r+0x8e>
 800d374:	4629      	mov	r1, r5
 800d376:	f7ff fa89 	bl	800c88c <_malloc_r>
 800d37a:	4606      	mov	r6, r0
 800d37c:	b360      	cbz	r0, 800d3d8 <__ssputs_r+0xa2>
 800d37e:	6921      	ldr	r1, [r4, #16]
 800d380:	464a      	mov	r2, r9
 800d382:	f7fe f85c 	bl	800b43e <memcpy>
 800d386:	89a3      	ldrh	r3, [r4, #12]
 800d388:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d38c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d390:	81a3      	strh	r3, [r4, #12]
 800d392:	6126      	str	r6, [r4, #16]
 800d394:	6165      	str	r5, [r4, #20]
 800d396:	444e      	add	r6, r9
 800d398:	eba5 0509 	sub.w	r5, r5, r9
 800d39c:	6026      	str	r6, [r4, #0]
 800d39e:	60a5      	str	r5, [r4, #8]
 800d3a0:	463e      	mov	r6, r7
 800d3a2:	42be      	cmp	r6, r7
 800d3a4:	d900      	bls.n	800d3a8 <__ssputs_r+0x72>
 800d3a6:	463e      	mov	r6, r7
 800d3a8:	6820      	ldr	r0, [r4, #0]
 800d3aa:	4632      	mov	r2, r6
 800d3ac:	4641      	mov	r1, r8
 800d3ae:	f000 f9c5 	bl	800d73c <memmove>
 800d3b2:	68a3      	ldr	r3, [r4, #8]
 800d3b4:	1b9b      	subs	r3, r3, r6
 800d3b6:	60a3      	str	r3, [r4, #8]
 800d3b8:	6823      	ldr	r3, [r4, #0]
 800d3ba:	4433      	add	r3, r6
 800d3bc:	6023      	str	r3, [r4, #0]
 800d3be:	2000      	movs	r0, #0
 800d3c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3c4:	462a      	mov	r2, r5
 800d3c6:	f000 fa15 	bl	800d7f4 <_realloc_r>
 800d3ca:	4606      	mov	r6, r0
 800d3cc:	2800      	cmp	r0, #0
 800d3ce:	d1e0      	bne.n	800d392 <__ssputs_r+0x5c>
 800d3d0:	6921      	ldr	r1, [r4, #16]
 800d3d2:	4650      	mov	r0, sl
 800d3d4:	f7fe feac 	bl	800c130 <_free_r>
 800d3d8:	230c      	movs	r3, #12
 800d3da:	f8ca 3000 	str.w	r3, [sl]
 800d3de:	89a3      	ldrh	r3, [r4, #12]
 800d3e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3e4:	81a3      	strh	r3, [r4, #12]
 800d3e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ea:	e7e9      	b.n	800d3c0 <__ssputs_r+0x8a>

0800d3ec <_svfiprintf_r>:
 800d3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3f0:	4698      	mov	r8, r3
 800d3f2:	898b      	ldrh	r3, [r1, #12]
 800d3f4:	061b      	lsls	r3, r3, #24
 800d3f6:	b09d      	sub	sp, #116	@ 0x74
 800d3f8:	4607      	mov	r7, r0
 800d3fa:	460d      	mov	r5, r1
 800d3fc:	4614      	mov	r4, r2
 800d3fe:	d510      	bpl.n	800d422 <_svfiprintf_r+0x36>
 800d400:	690b      	ldr	r3, [r1, #16]
 800d402:	b973      	cbnz	r3, 800d422 <_svfiprintf_r+0x36>
 800d404:	2140      	movs	r1, #64	@ 0x40
 800d406:	f7ff fa41 	bl	800c88c <_malloc_r>
 800d40a:	6028      	str	r0, [r5, #0]
 800d40c:	6128      	str	r0, [r5, #16]
 800d40e:	b930      	cbnz	r0, 800d41e <_svfiprintf_r+0x32>
 800d410:	230c      	movs	r3, #12
 800d412:	603b      	str	r3, [r7, #0]
 800d414:	f04f 30ff 	mov.w	r0, #4294967295
 800d418:	b01d      	add	sp, #116	@ 0x74
 800d41a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d41e:	2340      	movs	r3, #64	@ 0x40
 800d420:	616b      	str	r3, [r5, #20]
 800d422:	2300      	movs	r3, #0
 800d424:	9309      	str	r3, [sp, #36]	@ 0x24
 800d426:	2320      	movs	r3, #32
 800d428:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d42c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d430:	2330      	movs	r3, #48	@ 0x30
 800d432:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d5d0 <_svfiprintf_r+0x1e4>
 800d436:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d43a:	f04f 0901 	mov.w	r9, #1
 800d43e:	4623      	mov	r3, r4
 800d440:	469a      	mov	sl, r3
 800d442:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d446:	b10a      	cbz	r2, 800d44c <_svfiprintf_r+0x60>
 800d448:	2a25      	cmp	r2, #37	@ 0x25
 800d44a:	d1f9      	bne.n	800d440 <_svfiprintf_r+0x54>
 800d44c:	ebba 0b04 	subs.w	fp, sl, r4
 800d450:	d00b      	beq.n	800d46a <_svfiprintf_r+0x7e>
 800d452:	465b      	mov	r3, fp
 800d454:	4622      	mov	r2, r4
 800d456:	4629      	mov	r1, r5
 800d458:	4638      	mov	r0, r7
 800d45a:	f7ff ff6c 	bl	800d336 <__ssputs_r>
 800d45e:	3001      	adds	r0, #1
 800d460:	f000 80a7 	beq.w	800d5b2 <_svfiprintf_r+0x1c6>
 800d464:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d466:	445a      	add	r2, fp
 800d468:	9209      	str	r2, [sp, #36]	@ 0x24
 800d46a:	f89a 3000 	ldrb.w	r3, [sl]
 800d46e:	2b00      	cmp	r3, #0
 800d470:	f000 809f 	beq.w	800d5b2 <_svfiprintf_r+0x1c6>
 800d474:	2300      	movs	r3, #0
 800d476:	f04f 32ff 	mov.w	r2, #4294967295
 800d47a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d47e:	f10a 0a01 	add.w	sl, sl, #1
 800d482:	9304      	str	r3, [sp, #16]
 800d484:	9307      	str	r3, [sp, #28]
 800d486:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d48a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d48c:	4654      	mov	r4, sl
 800d48e:	2205      	movs	r2, #5
 800d490:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d494:	484e      	ldr	r0, [pc, #312]	@ (800d5d0 <_svfiprintf_r+0x1e4>)
 800d496:	f7f2 fe9b 	bl	80001d0 <memchr>
 800d49a:	9a04      	ldr	r2, [sp, #16]
 800d49c:	b9d8      	cbnz	r0, 800d4d6 <_svfiprintf_r+0xea>
 800d49e:	06d0      	lsls	r0, r2, #27
 800d4a0:	bf44      	itt	mi
 800d4a2:	2320      	movmi	r3, #32
 800d4a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4a8:	0711      	lsls	r1, r2, #28
 800d4aa:	bf44      	itt	mi
 800d4ac:	232b      	movmi	r3, #43	@ 0x2b
 800d4ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d4b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4b8:	d015      	beq.n	800d4e6 <_svfiprintf_r+0xfa>
 800d4ba:	9a07      	ldr	r2, [sp, #28]
 800d4bc:	4654      	mov	r4, sl
 800d4be:	2000      	movs	r0, #0
 800d4c0:	f04f 0c0a 	mov.w	ip, #10
 800d4c4:	4621      	mov	r1, r4
 800d4c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4ca:	3b30      	subs	r3, #48	@ 0x30
 800d4cc:	2b09      	cmp	r3, #9
 800d4ce:	d94b      	bls.n	800d568 <_svfiprintf_r+0x17c>
 800d4d0:	b1b0      	cbz	r0, 800d500 <_svfiprintf_r+0x114>
 800d4d2:	9207      	str	r2, [sp, #28]
 800d4d4:	e014      	b.n	800d500 <_svfiprintf_r+0x114>
 800d4d6:	eba0 0308 	sub.w	r3, r0, r8
 800d4da:	fa09 f303 	lsl.w	r3, r9, r3
 800d4de:	4313      	orrs	r3, r2
 800d4e0:	9304      	str	r3, [sp, #16]
 800d4e2:	46a2      	mov	sl, r4
 800d4e4:	e7d2      	b.n	800d48c <_svfiprintf_r+0xa0>
 800d4e6:	9b03      	ldr	r3, [sp, #12]
 800d4e8:	1d19      	adds	r1, r3, #4
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	9103      	str	r1, [sp, #12]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	bfbb      	ittet	lt
 800d4f2:	425b      	neglt	r3, r3
 800d4f4:	f042 0202 	orrlt.w	r2, r2, #2
 800d4f8:	9307      	strge	r3, [sp, #28]
 800d4fa:	9307      	strlt	r3, [sp, #28]
 800d4fc:	bfb8      	it	lt
 800d4fe:	9204      	strlt	r2, [sp, #16]
 800d500:	7823      	ldrb	r3, [r4, #0]
 800d502:	2b2e      	cmp	r3, #46	@ 0x2e
 800d504:	d10a      	bne.n	800d51c <_svfiprintf_r+0x130>
 800d506:	7863      	ldrb	r3, [r4, #1]
 800d508:	2b2a      	cmp	r3, #42	@ 0x2a
 800d50a:	d132      	bne.n	800d572 <_svfiprintf_r+0x186>
 800d50c:	9b03      	ldr	r3, [sp, #12]
 800d50e:	1d1a      	adds	r2, r3, #4
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	9203      	str	r2, [sp, #12]
 800d514:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d518:	3402      	adds	r4, #2
 800d51a:	9305      	str	r3, [sp, #20]
 800d51c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d5e0 <_svfiprintf_r+0x1f4>
 800d520:	7821      	ldrb	r1, [r4, #0]
 800d522:	2203      	movs	r2, #3
 800d524:	4650      	mov	r0, sl
 800d526:	f7f2 fe53 	bl	80001d0 <memchr>
 800d52a:	b138      	cbz	r0, 800d53c <_svfiprintf_r+0x150>
 800d52c:	9b04      	ldr	r3, [sp, #16]
 800d52e:	eba0 000a 	sub.w	r0, r0, sl
 800d532:	2240      	movs	r2, #64	@ 0x40
 800d534:	4082      	lsls	r2, r0
 800d536:	4313      	orrs	r3, r2
 800d538:	3401      	adds	r4, #1
 800d53a:	9304      	str	r3, [sp, #16]
 800d53c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d540:	4824      	ldr	r0, [pc, #144]	@ (800d5d4 <_svfiprintf_r+0x1e8>)
 800d542:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d546:	2206      	movs	r2, #6
 800d548:	f7f2 fe42 	bl	80001d0 <memchr>
 800d54c:	2800      	cmp	r0, #0
 800d54e:	d036      	beq.n	800d5be <_svfiprintf_r+0x1d2>
 800d550:	4b21      	ldr	r3, [pc, #132]	@ (800d5d8 <_svfiprintf_r+0x1ec>)
 800d552:	bb1b      	cbnz	r3, 800d59c <_svfiprintf_r+0x1b0>
 800d554:	9b03      	ldr	r3, [sp, #12]
 800d556:	3307      	adds	r3, #7
 800d558:	f023 0307 	bic.w	r3, r3, #7
 800d55c:	3308      	adds	r3, #8
 800d55e:	9303      	str	r3, [sp, #12]
 800d560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d562:	4433      	add	r3, r6
 800d564:	9309      	str	r3, [sp, #36]	@ 0x24
 800d566:	e76a      	b.n	800d43e <_svfiprintf_r+0x52>
 800d568:	fb0c 3202 	mla	r2, ip, r2, r3
 800d56c:	460c      	mov	r4, r1
 800d56e:	2001      	movs	r0, #1
 800d570:	e7a8      	b.n	800d4c4 <_svfiprintf_r+0xd8>
 800d572:	2300      	movs	r3, #0
 800d574:	3401      	adds	r4, #1
 800d576:	9305      	str	r3, [sp, #20]
 800d578:	4619      	mov	r1, r3
 800d57a:	f04f 0c0a 	mov.w	ip, #10
 800d57e:	4620      	mov	r0, r4
 800d580:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d584:	3a30      	subs	r2, #48	@ 0x30
 800d586:	2a09      	cmp	r2, #9
 800d588:	d903      	bls.n	800d592 <_svfiprintf_r+0x1a6>
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d0c6      	beq.n	800d51c <_svfiprintf_r+0x130>
 800d58e:	9105      	str	r1, [sp, #20]
 800d590:	e7c4      	b.n	800d51c <_svfiprintf_r+0x130>
 800d592:	fb0c 2101 	mla	r1, ip, r1, r2
 800d596:	4604      	mov	r4, r0
 800d598:	2301      	movs	r3, #1
 800d59a:	e7f0      	b.n	800d57e <_svfiprintf_r+0x192>
 800d59c:	ab03      	add	r3, sp, #12
 800d59e:	9300      	str	r3, [sp, #0]
 800d5a0:	462a      	mov	r2, r5
 800d5a2:	4b0e      	ldr	r3, [pc, #56]	@ (800d5dc <_svfiprintf_r+0x1f0>)
 800d5a4:	a904      	add	r1, sp, #16
 800d5a6:	4638      	mov	r0, r7
 800d5a8:	f7fd f982 	bl	800a8b0 <_printf_float>
 800d5ac:	1c42      	adds	r2, r0, #1
 800d5ae:	4606      	mov	r6, r0
 800d5b0:	d1d6      	bne.n	800d560 <_svfiprintf_r+0x174>
 800d5b2:	89ab      	ldrh	r3, [r5, #12]
 800d5b4:	065b      	lsls	r3, r3, #25
 800d5b6:	f53f af2d 	bmi.w	800d414 <_svfiprintf_r+0x28>
 800d5ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5bc:	e72c      	b.n	800d418 <_svfiprintf_r+0x2c>
 800d5be:	ab03      	add	r3, sp, #12
 800d5c0:	9300      	str	r3, [sp, #0]
 800d5c2:	462a      	mov	r2, r5
 800d5c4:	4b05      	ldr	r3, [pc, #20]	@ (800d5dc <_svfiprintf_r+0x1f0>)
 800d5c6:	a904      	add	r1, sp, #16
 800d5c8:	4638      	mov	r0, r7
 800d5ca:	f7fd fc09 	bl	800ade0 <_printf_i>
 800d5ce:	e7ed      	b.n	800d5ac <_svfiprintf_r+0x1c0>
 800d5d0:	0800e254 	.word	0x0800e254
 800d5d4:	0800e25e 	.word	0x0800e25e
 800d5d8:	0800a8b1 	.word	0x0800a8b1
 800d5dc:	0800d337 	.word	0x0800d337
 800d5e0:	0800e25a 	.word	0x0800e25a

0800d5e4 <__sflush_r>:
 800d5e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5ec:	0716      	lsls	r6, r2, #28
 800d5ee:	4605      	mov	r5, r0
 800d5f0:	460c      	mov	r4, r1
 800d5f2:	d454      	bmi.n	800d69e <__sflush_r+0xba>
 800d5f4:	684b      	ldr	r3, [r1, #4]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	dc02      	bgt.n	800d600 <__sflush_r+0x1c>
 800d5fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	dd48      	ble.n	800d692 <__sflush_r+0xae>
 800d600:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d602:	2e00      	cmp	r6, #0
 800d604:	d045      	beq.n	800d692 <__sflush_r+0xae>
 800d606:	2300      	movs	r3, #0
 800d608:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d60c:	682f      	ldr	r7, [r5, #0]
 800d60e:	6a21      	ldr	r1, [r4, #32]
 800d610:	602b      	str	r3, [r5, #0]
 800d612:	d030      	beq.n	800d676 <__sflush_r+0x92>
 800d614:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d616:	89a3      	ldrh	r3, [r4, #12]
 800d618:	0759      	lsls	r1, r3, #29
 800d61a:	d505      	bpl.n	800d628 <__sflush_r+0x44>
 800d61c:	6863      	ldr	r3, [r4, #4]
 800d61e:	1ad2      	subs	r2, r2, r3
 800d620:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d622:	b10b      	cbz	r3, 800d628 <__sflush_r+0x44>
 800d624:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d626:	1ad2      	subs	r2, r2, r3
 800d628:	2300      	movs	r3, #0
 800d62a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d62c:	6a21      	ldr	r1, [r4, #32]
 800d62e:	4628      	mov	r0, r5
 800d630:	47b0      	blx	r6
 800d632:	1c43      	adds	r3, r0, #1
 800d634:	89a3      	ldrh	r3, [r4, #12]
 800d636:	d106      	bne.n	800d646 <__sflush_r+0x62>
 800d638:	6829      	ldr	r1, [r5, #0]
 800d63a:	291d      	cmp	r1, #29
 800d63c:	d82b      	bhi.n	800d696 <__sflush_r+0xb2>
 800d63e:	4a2a      	ldr	r2, [pc, #168]	@ (800d6e8 <__sflush_r+0x104>)
 800d640:	40ca      	lsrs	r2, r1
 800d642:	07d6      	lsls	r6, r2, #31
 800d644:	d527      	bpl.n	800d696 <__sflush_r+0xb2>
 800d646:	2200      	movs	r2, #0
 800d648:	6062      	str	r2, [r4, #4]
 800d64a:	04d9      	lsls	r1, r3, #19
 800d64c:	6922      	ldr	r2, [r4, #16]
 800d64e:	6022      	str	r2, [r4, #0]
 800d650:	d504      	bpl.n	800d65c <__sflush_r+0x78>
 800d652:	1c42      	adds	r2, r0, #1
 800d654:	d101      	bne.n	800d65a <__sflush_r+0x76>
 800d656:	682b      	ldr	r3, [r5, #0]
 800d658:	b903      	cbnz	r3, 800d65c <__sflush_r+0x78>
 800d65a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d65c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d65e:	602f      	str	r7, [r5, #0]
 800d660:	b1b9      	cbz	r1, 800d692 <__sflush_r+0xae>
 800d662:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d666:	4299      	cmp	r1, r3
 800d668:	d002      	beq.n	800d670 <__sflush_r+0x8c>
 800d66a:	4628      	mov	r0, r5
 800d66c:	f7fe fd60 	bl	800c130 <_free_r>
 800d670:	2300      	movs	r3, #0
 800d672:	6363      	str	r3, [r4, #52]	@ 0x34
 800d674:	e00d      	b.n	800d692 <__sflush_r+0xae>
 800d676:	2301      	movs	r3, #1
 800d678:	4628      	mov	r0, r5
 800d67a:	47b0      	blx	r6
 800d67c:	4602      	mov	r2, r0
 800d67e:	1c50      	adds	r0, r2, #1
 800d680:	d1c9      	bne.n	800d616 <__sflush_r+0x32>
 800d682:	682b      	ldr	r3, [r5, #0]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d0c6      	beq.n	800d616 <__sflush_r+0x32>
 800d688:	2b1d      	cmp	r3, #29
 800d68a:	d001      	beq.n	800d690 <__sflush_r+0xac>
 800d68c:	2b16      	cmp	r3, #22
 800d68e:	d11e      	bne.n	800d6ce <__sflush_r+0xea>
 800d690:	602f      	str	r7, [r5, #0]
 800d692:	2000      	movs	r0, #0
 800d694:	e022      	b.n	800d6dc <__sflush_r+0xf8>
 800d696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d69a:	b21b      	sxth	r3, r3
 800d69c:	e01b      	b.n	800d6d6 <__sflush_r+0xf2>
 800d69e:	690f      	ldr	r7, [r1, #16]
 800d6a0:	2f00      	cmp	r7, #0
 800d6a2:	d0f6      	beq.n	800d692 <__sflush_r+0xae>
 800d6a4:	0793      	lsls	r3, r2, #30
 800d6a6:	680e      	ldr	r6, [r1, #0]
 800d6a8:	bf08      	it	eq
 800d6aa:	694b      	ldreq	r3, [r1, #20]
 800d6ac:	600f      	str	r7, [r1, #0]
 800d6ae:	bf18      	it	ne
 800d6b0:	2300      	movne	r3, #0
 800d6b2:	eba6 0807 	sub.w	r8, r6, r7
 800d6b6:	608b      	str	r3, [r1, #8]
 800d6b8:	f1b8 0f00 	cmp.w	r8, #0
 800d6bc:	dde9      	ble.n	800d692 <__sflush_r+0xae>
 800d6be:	6a21      	ldr	r1, [r4, #32]
 800d6c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d6c2:	4643      	mov	r3, r8
 800d6c4:	463a      	mov	r2, r7
 800d6c6:	4628      	mov	r0, r5
 800d6c8:	47b0      	blx	r6
 800d6ca:	2800      	cmp	r0, #0
 800d6cc:	dc08      	bgt.n	800d6e0 <__sflush_r+0xfc>
 800d6ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6d6:	81a3      	strh	r3, [r4, #12]
 800d6d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d6dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e0:	4407      	add	r7, r0
 800d6e2:	eba8 0800 	sub.w	r8, r8, r0
 800d6e6:	e7e7      	b.n	800d6b8 <__sflush_r+0xd4>
 800d6e8:	20400001 	.word	0x20400001

0800d6ec <_fflush_r>:
 800d6ec:	b538      	push	{r3, r4, r5, lr}
 800d6ee:	690b      	ldr	r3, [r1, #16]
 800d6f0:	4605      	mov	r5, r0
 800d6f2:	460c      	mov	r4, r1
 800d6f4:	b913      	cbnz	r3, 800d6fc <_fflush_r+0x10>
 800d6f6:	2500      	movs	r5, #0
 800d6f8:	4628      	mov	r0, r5
 800d6fa:	bd38      	pop	{r3, r4, r5, pc}
 800d6fc:	b118      	cbz	r0, 800d706 <_fflush_r+0x1a>
 800d6fe:	6a03      	ldr	r3, [r0, #32]
 800d700:	b90b      	cbnz	r3, 800d706 <_fflush_r+0x1a>
 800d702:	f7fd fd17 	bl	800b134 <__sinit>
 800d706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d0f3      	beq.n	800d6f6 <_fflush_r+0xa>
 800d70e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d710:	07d0      	lsls	r0, r2, #31
 800d712:	d404      	bmi.n	800d71e <_fflush_r+0x32>
 800d714:	0599      	lsls	r1, r3, #22
 800d716:	d402      	bmi.n	800d71e <_fflush_r+0x32>
 800d718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d71a:	f7fd fe8e 	bl	800b43a <__retarget_lock_acquire_recursive>
 800d71e:	4628      	mov	r0, r5
 800d720:	4621      	mov	r1, r4
 800d722:	f7ff ff5f 	bl	800d5e4 <__sflush_r>
 800d726:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d728:	07da      	lsls	r2, r3, #31
 800d72a:	4605      	mov	r5, r0
 800d72c:	d4e4      	bmi.n	800d6f8 <_fflush_r+0xc>
 800d72e:	89a3      	ldrh	r3, [r4, #12]
 800d730:	059b      	lsls	r3, r3, #22
 800d732:	d4e1      	bmi.n	800d6f8 <_fflush_r+0xc>
 800d734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d736:	f7fd fe81 	bl	800b43c <__retarget_lock_release_recursive>
 800d73a:	e7dd      	b.n	800d6f8 <_fflush_r+0xc>

0800d73c <memmove>:
 800d73c:	4288      	cmp	r0, r1
 800d73e:	b510      	push	{r4, lr}
 800d740:	eb01 0402 	add.w	r4, r1, r2
 800d744:	d902      	bls.n	800d74c <memmove+0x10>
 800d746:	4284      	cmp	r4, r0
 800d748:	4623      	mov	r3, r4
 800d74a:	d807      	bhi.n	800d75c <memmove+0x20>
 800d74c:	1e43      	subs	r3, r0, #1
 800d74e:	42a1      	cmp	r1, r4
 800d750:	d008      	beq.n	800d764 <memmove+0x28>
 800d752:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d756:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d75a:	e7f8      	b.n	800d74e <memmove+0x12>
 800d75c:	4402      	add	r2, r0
 800d75e:	4601      	mov	r1, r0
 800d760:	428a      	cmp	r2, r1
 800d762:	d100      	bne.n	800d766 <memmove+0x2a>
 800d764:	bd10      	pop	{r4, pc}
 800d766:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d76a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d76e:	e7f7      	b.n	800d760 <memmove+0x24>

0800d770 <_sbrk_r>:
 800d770:	b538      	push	{r3, r4, r5, lr}
 800d772:	4d06      	ldr	r5, [pc, #24]	@ (800d78c <_sbrk_r+0x1c>)
 800d774:	2300      	movs	r3, #0
 800d776:	4604      	mov	r4, r0
 800d778:	4608      	mov	r0, r1
 800d77a:	602b      	str	r3, [r5, #0]
 800d77c:	f7f5 f9d0 	bl	8002b20 <_sbrk>
 800d780:	1c43      	adds	r3, r0, #1
 800d782:	d102      	bne.n	800d78a <_sbrk_r+0x1a>
 800d784:	682b      	ldr	r3, [r5, #0]
 800d786:	b103      	cbz	r3, 800d78a <_sbrk_r+0x1a>
 800d788:	6023      	str	r3, [r4, #0]
 800d78a:	bd38      	pop	{r3, r4, r5, pc}
 800d78c:	20000758 	.word	0x20000758

0800d790 <__assert_func>:
 800d790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d792:	4614      	mov	r4, r2
 800d794:	461a      	mov	r2, r3
 800d796:	4b09      	ldr	r3, [pc, #36]	@ (800d7bc <__assert_func+0x2c>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	4605      	mov	r5, r0
 800d79c:	68d8      	ldr	r0, [r3, #12]
 800d79e:	b14c      	cbz	r4, 800d7b4 <__assert_func+0x24>
 800d7a0:	4b07      	ldr	r3, [pc, #28]	@ (800d7c0 <__assert_func+0x30>)
 800d7a2:	9100      	str	r1, [sp, #0]
 800d7a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d7a8:	4906      	ldr	r1, [pc, #24]	@ (800d7c4 <__assert_func+0x34>)
 800d7aa:	462b      	mov	r3, r5
 800d7ac:	f000 f850 	bl	800d850 <fiprintf>
 800d7b0:	f000 f860 	bl	800d874 <abort>
 800d7b4:	4b04      	ldr	r3, [pc, #16]	@ (800d7c8 <__assert_func+0x38>)
 800d7b6:	461c      	mov	r4, r3
 800d7b8:	e7f3      	b.n	800d7a2 <__assert_func+0x12>
 800d7ba:	bf00      	nop
 800d7bc:	200001d8 	.word	0x200001d8
 800d7c0:	0800e265 	.word	0x0800e265
 800d7c4:	0800e272 	.word	0x0800e272
 800d7c8:	0800e2a0 	.word	0x0800e2a0

0800d7cc <_calloc_r>:
 800d7cc:	b570      	push	{r4, r5, r6, lr}
 800d7ce:	fba1 5402 	umull	r5, r4, r1, r2
 800d7d2:	b934      	cbnz	r4, 800d7e2 <_calloc_r+0x16>
 800d7d4:	4629      	mov	r1, r5
 800d7d6:	f7ff f859 	bl	800c88c <_malloc_r>
 800d7da:	4606      	mov	r6, r0
 800d7dc:	b928      	cbnz	r0, 800d7ea <_calloc_r+0x1e>
 800d7de:	4630      	mov	r0, r6
 800d7e0:	bd70      	pop	{r4, r5, r6, pc}
 800d7e2:	220c      	movs	r2, #12
 800d7e4:	6002      	str	r2, [r0, #0]
 800d7e6:	2600      	movs	r6, #0
 800d7e8:	e7f9      	b.n	800d7de <_calloc_r+0x12>
 800d7ea:	462a      	mov	r2, r5
 800d7ec:	4621      	mov	r1, r4
 800d7ee:	f7fd fd72 	bl	800b2d6 <memset>
 800d7f2:	e7f4      	b.n	800d7de <_calloc_r+0x12>

0800d7f4 <_realloc_r>:
 800d7f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7f8:	4607      	mov	r7, r0
 800d7fa:	4614      	mov	r4, r2
 800d7fc:	460d      	mov	r5, r1
 800d7fe:	b921      	cbnz	r1, 800d80a <_realloc_r+0x16>
 800d800:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d804:	4611      	mov	r1, r2
 800d806:	f7ff b841 	b.w	800c88c <_malloc_r>
 800d80a:	b92a      	cbnz	r2, 800d818 <_realloc_r+0x24>
 800d80c:	f7fe fc90 	bl	800c130 <_free_r>
 800d810:	4625      	mov	r5, r4
 800d812:	4628      	mov	r0, r5
 800d814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d818:	f000 f833 	bl	800d882 <_malloc_usable_size_r>
 800d81c:	4284      	cmp	r4, r0
 800d81e:	4606      	mov	r6, r0
 800d820:	d802      	bhi.n	800d828 <_realloc_r+0x34>
 800d822:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d826:	d8f4      	bhi.n	800d812 <_realloc_r+0x1e>
 800d828:	4621      	mov	r1, r4
 800d82a:	4638      	mov	r0, r7
 800d82c:	f7ff f82e 	bl	800c88c <_malloc_r>
 800d830:	4680      	mov	r8, r0
 800d832:	b908      	cbnz	r0, 800d838 <_realloc_r+0x44>
 800d834:	4645      	mov	r5, r8
 800d836:	e7ec      	b.n	800d812 <_realloc_r+0x1e>
 800d838:	42b4      	cmp	r4, r6
 800d83a:	4622      	mov	r2, r4
 800d83c:	4629      	mov	r1, r5
 800d83e:	bf28      	it	cs
 800d840:	4632      	movcs	r2, r6
 800d842:	f7fd fdfc 	bl	800b43e <memcpy>
 800d846:	4629      	mov	r1, r5
 800d848:	4638      	mov	r0, r7
 800d84a:	f7fe fc71 	bl	800c130 <_free_r>
 800d84e:	e7f1      	b.n	800d834 <_realloc_r+0x40>

0800d850 <fiprintf>:
 800d850:	b40e      	push	{r1, r2, r3}
 800d852:	b503      	push	{r0, r1, lr}
 800d854:	4601      	mov	r1, r0
 800d856:	ab03      	add	r3, sp, #12
 800d858:	4805      	ldr	r0, [pc, #20]	@ (800d870 <fiprintf+0x20>)
 800d85a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d85e:	6800      	ldr	r0, [r0, #0]
 800d860:	9301      	str	r3, [sp, #4]
 800d862:	f000 f83f 	bl	800d8e4 <_vfiprintf_r>
 800d866:	b002      	add	sp, #8
 800d868:	f85d eb04 	ldr.w	lr, [sp], #4
 800d86c:	b003      	add	sp, #12
 800d86e:	4770      	bx	lr
 800d870:	200001d8 	.word	0x200001d8

0800d874 <abort>:
 800d874:	b508      	push	{r3, lr}
 800d876:	2006      	movs	r0, #6
 800d878:	f000 fa08 	bl	800dc8c <raise>
 800d87c:	2001      	movs	r0, #1
 800d87e:	f7f5 f8d7 	bl	8002a30 <_exit>

0800d882 <_malloc_usable_size_r>:
 800d882:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d886:	1f18      	subs	r0, r3, #4
 800d888:	2b00      	cmp	r3, #0
 800d88a:	bfbc      	itt	lt
 800d88c:	580b      	ldrlt	r3, [r1, r0]
 800d88e:	18c0      	addlt	r0, r0, r3
 800d890:	4770      	bx	lr

0800d892 <__sfputc_r>:
 800d892:	6893      	ldr	r3, [r2, #8]
 800d894:	3b01      	subs	r3, #1
 800d896:	2b00      	cmp	r3, #0
 800d898:	b410      	push	{r4}
 800d89a:	6093      	str	r3, [r2, #8]
 800d89c:	da08      	bge.n	800d8b0 <__sfputc_r+0x1e>
 800d89e:	6994      	ldr	r4, [r2, #24]
 800d8a0:	42a3      	cmp	r3, r4
 800d8a2:	db01      	blt.n	800d8a8 <__sfputc_r+0x16>
 800d8a4:	290a      	cmp	r1, #10
 800d8a6:	d103      	bne.n	800d8b0 <__sfputc_r+0x1e>
 800d8a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8ac:	f000 b932 	b.w	800db14 <__swbuf_r>
 800d8b0:	6813      	ldr	r3, [r2, #0]
 800d8b2:	1c58      	adds	r0, r3, #1
 800d8b4:	6010      	str	r0, [r2, #0]
 800d8b6:	7019      	strb	r1, [r3, #0]
 800d8b8:	4608      	mov	r0, r1
 800d8ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8be:	4770      	bx	lr

0800d8c0 <__sfputs_r>:
 800d8c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8c2:	4606      	mov	r6, r0
 800d8c4:	460f      	mov	r7, r1
 800d8c6:	4614      	mov	r4, r2
 800d8c8:	18d5      	adds	r5, r2, r3
 800d8ca:	42ac      	cmp	r4, r5
 800d8cc:	d101      	bne.n	800d8d2 <__sfputs_r+0x12>
 800d8ce:	2000      	movs	r0, #0
 800d8d0:	e007      	b.n	800d8e2 <__sfputs_r+0x22>
 800d8d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8d6:	463a      	mov	r2, r7
 800d8d8:	4630      	mov	r0, r6
 800d8da:	f7ff ffda 	bl	800d892 <__sfputc_r>
 800d8de:	1c43      	adds	r3, r0, #1
 800d8e0:	d1f3      	bne.n	800d8ca <__sfputs_r+0xa>
 800d8e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d8e4 <_vfiprintf_r>:
 800d8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e8:	460d      	mov	r5, r1
 800d8ea:	b09d      	sub	sp, #116	@ 0x74
 800d8ec:	4614      	mov	r4, r2
 800d8ee:	4698      	mov	r8, r3
 800d8f0:	4606      	mov	r6, r0
 800d8f2:	b118      	cbz	r0, 800d8fc <_vfiprintf_r+0x18>
 800d8f4:	6a03      	ldr	r3, [r0, #32]
 800d8f6:	b90b      	cbnz	r3, 800d8fc <_vfiprintf_r+0x18>
 800d8f8:	f7fd fc1c 	bl	800b134 <__sinit>
 800d8fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8fe:	07d9      	lsls	r1, r3, #31
 800d900:	d405      	bmi.n	800d90e <_vfiprintf_r+0x2a>
 800d902:	89ab      	ldrh	r3, [r5, #12]
 800d904:	059a      	lsls	r2, r3, #22
 800d906:	d402      	bmi.n	800d90e <_vfiprintf_r+0x2a>
 800d908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d90a:	f7fd fd96 	bl	800b43a <__retarget_lock_acquire_recursive>
 800d90e:	89ab      	ldrh	r3, [r5, #12]
 800d910:	071b      	lsls	r3, r3, #28
 800d912:	d501      	bpl.n	800d918 <_vfiprintf_r+0x34>
 800d914:	692b      	ldr	r3, [r5, #16]
 800d916:	b99b      	cbnz	r3, 800d940 <_vfiprintf_r+0x5c>
 800d918:	4629      	mov	r1, r5
 800d91a:	4630      	mov	r0, r6
 800d91c:	f000 f938 	bl	800db90 <__swsetup_r>
 800d920:	b170      	cbz	r0, 800d940 <_vfiprintf_r+0x5c>
 800d922:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d924:	07dc      	lsls	r4, r3, #31
 800d926:	d504      	bpl.n	800d932 <_vfiprintf_r+0x4e>
 800d928:	f04f 30ff 	mov.w	r0, #4294967295
 800d92c:	b01d      	add	sp, #116	@ 0x74
 800d92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d932:	89ab      	ldrh	r3, [r5, #12]
 800d934:	0598      	lsls	r0, r3, #22
 800d936:	d4f7      	bmi.n	800d928 <_vfiprintf_r+0x44>
 800d938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d93a:	f7fd fd7f 	bl	800b43c <__retarget_lock_release_recursive>
 800d93e:	e7f3      	b.n	800d928 <_vfiprintf_r+0x44>
 800d940:	2300      	movs	r3, #0
 800d942:	9309      	str	r3, [sp, #36]	@ 0x24
 800d944:	2320      	movs	r3, #32
 800d946:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d94a:	f8cd 800c 	str.w	r8, [sp, #12]
 800d94e:	2330      	movs	r3, #48	@ 0x30
 800d950:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800db00 <_vfiprintf_r+0x21c>
 800d954:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d958:	f04f 0901 	mov.w	r9, #1
 800d95c:	4623      	mov	r3, r4
 800d95e:	469a      	mov	sl, r3
 800d960:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d964:	b10a      	cbz	r2, 800d96a <_vfiprintf_r+0x86>
 800d966:	2a25      	cmp	r2, #37	@ 0x25
 800d968:	d1f9      	bne.n	800d95e <_vfiprintf_r+0x7a>
 800d96a:	ebba 0b04 	subs.w	fp, sl, r4
 800d96e:	d00b      	beq.n	800d988 <_vfiprintf_r+0xa4>
 800d970:	465b      	mov	r3, fp
 800d972:	4622      	mov	r2, r4
 800d974:	4629      	mov	r1, r5
 800d976:	4630      	mov	r0, r6
 800d978:	f7ff ffa2 	bl	800d8c0 <__sfputs_r>
 800d97c:	3001      	adds	r0, #1
 800d97e:	f000 80a7 	beq.w	800dad0 <_vfiprintf_r+0x1ec>
 800d982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d984:	445a      	add	r2, fp
 800d986:	9209      	str	r2, [sp, #36]	@ 0x24
 800d988:	f89a 3000 	ldrb.w	r3, [sl]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	f000 809f 	beq.w	800dad0 <_vfiprintf_r+0x1ec>
 800d992:	2300      	movs	r3, #0
 800d994:	f04f 32ff 	mov.w	r2, #4294967295
 800d998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d99c:	f10a 0a01 	add.w	sl, sl, #1
 800d9a0:	9304      	str	r3, [sp, #16]
 800d9a2:	9307      	str	r3, [sp, #28]
 800d9a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9aa:	4654      	mov	r4, sl
 800d9ac:	2205      	movs	r2, #5
 800d9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9b2:	4853      	ldr	r0, [pc, #332]	@ (800db00 <_vfiprintf_r+0x21c>)
 800d9b4:	f7f2 fc0c 	bl	80001d0 <memchr>
 800d9b8:	9a04      	ldr	r2, [sp, #16]
 800d9ba:	b9d8      	cbnz	r0, 800d9f4 <_vfiprintf_r+0x110>
 800d9bc:	06d1      	lsls	r1, r2, #27
 800d9be:	bf44      	itt	mi
 800d9c0:	2320      	movmi	r3, #32
 800d9c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9c6:	0713      	lsls	r3, r2, #28
 800d9c8:	bf44      	itt	mi
 800d9ca:	232b      	movmi	r3, #43	@ 0x2b
 800d9cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9d0:	f89a 3000 	ldrb.w	r3, [sl]
 800d9d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9d6:	d015      	beq.n	800da04 <_vfiprintf_r+0x120>
 800d9d8:	9a07      	ldr	r2, [sp, #28]
 800d9da:	4654      	mov	r4, sl
 800d9dc:	2000      	movs	r0, #0
 800d9de:	f04f 0c0a 	mov.w	ip, #10
 800d9e2:	4621      	mov	r1, r4
 800d9e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d9e8:	3b30      	subs	r3, #48	@ 0x30
 800d9ea:	2b09      	cmp	r3, #9
 800d9ec:	d94b      	bls.n	800da86 <_vfiprintf_r+0x1a2>
 800d9ee:	b1b0      	cbz	r0, 800da1e <_vfiprintf_r+0x13a>
 800d9f0:	9207      	str	r2, [sp, #28]
 800d9f2:	e014      	b.n	800da1e <_vfiprintf_r+0x13a>
 800d9f4:	eba0 0308 	sub.w	r3, r0, r8
 800d9f8:	fa09 f303 	lsl.w	r3, r9, r3
 800d9fc:	4313      	orrs	r3, r2
 800d9fe:	9304      	str	r3, [sp, #16]
 800da00:	46a2      	mov	sl, r4
 800da02:	e7d2      	b.n	800d9aa <_vfiprintf_r+0xc6>
 800da04:	9b03      	ldr	r3, [sp, #12]
 800da06:	1d19      	adds	r1, r3, #4
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	9103      	str	r1, [sp, #12]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	bfbb      	ittet	lt
 800da10:	425b      	neglt	r3, r3
 800da12:	f042 0202 	orrlt.w	r2, r2, #2
 800da16:	9307      	strge	r3, [sp, #28]
 800da18:	9307      	strlt	r3, [sp, #28]
 800da1a:	bfb8      	it	lt
 800da1c:	9204      	strlt	r2, [sp, #16]
 800da1e:	7823      	ldrb	r3, [r4, #0]
 800da20:	2b2e      	cmp	r3, #46	@ 0x2e
 800da22:	d10a      	bne.n	800da3a <_vfiprintf_r+0x156>
 800da24:	7863      	ldrb	r3, [r4, #1]
 800da26:	2b2a      	cmp	r3, #42	@ 0x2a
 800da28:	d132      	bne.n	800da90 <_vfiprintf_r+0x1ac>
 800da2a:	9b03      	ldr	r3, [sp, #12]
 800da2c:	1d1a      	adds	r2, r3, #4
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	9203      	str	r2, [sp, #12]
 800da32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da36:	3402      	adds	r4, #2
 800da38:	9305      	str	r3, [sp, #20]
 800da3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800db10 <_vfiprintf_r+0x22c>
 800da3e:	7821      	ldrb	r1, [r4, #0]
 800da40:	2203      	movs	r2, #3
 800da42:	4650      	mov	r0, sl
 800da44:	f7f2 fbc4 	bl	80001d0 <memchr>
 800da48:	b138      	cbz	r0, 800da5a <_vfiprintf_r+0x176>
 800da4a:	9b04      	ldr	r3, [sp, #16]
 800da4c:	eba0 000a 	sub.w	r0, r0, sl
 800da50:	2240      	movs	r2, #64	@ 0x40
 800da52:	4082      	lsls	r2, r0
 800da54:	4313      	orrs	r3, r2
 800da56:	3401      	adds	r4, #1
 800da58:	9304      	str	r3, [sp, #16]
 800da5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da5e:	4829      	ldr	r0, [pc, #164]	@ (800db04 <_vfiprintf_r+0x220>)
 800da60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da64:	2206      	movs	r2, #6
 800da66:	f7f2 fbb3 	bl	80001d0 <memchr>
 800da6a:	2800      	cmp	r0, #0
 800da6c:	d03f      	beq.n	800daee <_vfiprintf_r+0x20a>
 800da6e:	4b26      	ldr	r3, [pc, #152]	@ (800db08 <_vfiprintf_r+0x224>)
 800da70:	bb1b      	cbnz	r3, 800daba <_vfiprintf_r+0x1d6>
 800da72:	9b03      	ldr	r3, [sp, #12]
 800da74:	3307      	adds	r3, #7
 800da76:	f023 0307 	bic.w	r3, r3, #7
 800da7a:	3308      	adds	r3, #8
 800da7c:	9303      	str	r3, [sp, #12]
 800da7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da80:	443b      	add	r3, r7
 800da82:	9309      	str	r3, [sp, #36]	@ 0x24
 800da84:	e76a      	b.n	800d95c <_vfiprintf_r+0x78>
 800da86:	fb0c 3202 	mla	r2, ip, r2, r3
 800da8a:	460c      	mov	r4, r1
 800da8c:	2001      	movs	r0, #1
 800da8e:	e7a8      	b.n	800d9e2 <_vfiprintf_r+0xfe>
 800da90:	2300      	movs	r3, #0
 800da92:	3401      	adds	r4, #1
 800da94:	9305      	str	r3, [sp, #20]
 800da96:	4619      	mov	r1, r3
 800da98:	f04f 0c0a 	mov.w	ip, #10
 800da9c:	4620      	mov	r0, r4
 800da9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800daa2:	3a30      	subs	r2, #48	@ 0x30
 800daa4:	2a09      	cmp	r2, #9
 800daa6:	d903      	bls.n	800dab0 <_vfiprintf_r+0x1cc>
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d0c6      	beq.n	800da3a <_vfiprintf_r+0x156>
 800daac:	9105      	str	r1, [sp, #20]
 800daae:	e7c4      	b.n	800da3a <_vfiprintf_r+0x156>
 800dab0:	fb0c 2101 	mla	r1, ip, r1, r2
 800dab4:	4604      	mov	r4, r0
 800dab6:	2301      	movs	r3, #1
 800dab8:	e7f0      	b.n	800da9c <_vfiprintf_r+0x1b8>
 800daba:	ab03      	add	r3, sp, #12
 800dabc:	9300      	str	r3, [sp, #0]
 800dabe:	462a      	mov	r2, r5
 800dac0:	4b12      	ldr	r3, [pc, #72]	@ (800db0c <_vfiprintf_r+0x228>)
 800dac2:	a904      	add	r1, sp, #16
 800dac4:	4630      	mov	r0, r6
 800dac6:	f7fc fef3 	bl	800a8b0 <_printf_float>
 800daca:	4607      	mov	r7, r0
 800dacc:	1c78      	adds	r0, r7, #1
 800dace:	d1d6      	bne.n	800da7e <_vfiprintf_r+0x19a>
 800dad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dad2:	07d9      	lsls	r1, r3, #31
 800dad4:	d405      	bmi.n	800dae2 <_vfiprintf_r+0x1fe>
 800dad6:	89ab      	ldrh	r3, [r5, #12]
 800dad8:	059a      	lsls	r2, r3, #22
 800dada:	d402      	bmi.n	800dae2 <_vfiprintf_r+0x1fe>
 800dadc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dade:	f7fd fcad 	bl	800b43c <__retarget_lock_release_recursive>
 800dae2:	89ab      	ldrh	r3, [r5, #12]
 800dae4:	065b      	lsls	r3, r3, #25
 800dae6:	f53f af1f 	bmi.w	800d928 <_vfiprintf_r+0x44>
 800daea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800daec:	e71e      	b.n	800d92c <_vfiprintf_r+0x48>
 800daee:	ab03      	add	r3, sp, #12
 800daf0:	9300      	str	r3, [sp, #0]
 800daf2:	462a      	mov	r2, r5
 800daf4:	4b05      	ldr	r3, [pc, #20]	@ (800db0c <_vfiprintf_r+0x228>)
 800daf6:	a904      	add	r1, sp, #16
 800daf8:	4630      	mov	r0, r6
 800dafa:	f7fd f971 	bl	800ade0 <_printf_i>
 800dafe:	e7e4      	b.n	800daca <_vfiprintf_r+0x1e6>
 800db00:	0800e254 	.word	0x0800e254
 800db04:	0800e25e 	.word	0x0800e25e
 800db08:	0800a8b1 	.word	0x0800a8b1
 800db0c:	0800d8c1 	.word	0x0800d8c1
 800db10:	0800e25a 	.word	0x0800e25a

0800db14 <__swbuf_r>:
 800db14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db16:	460e      	mov	r6, r1
 800db18:	4614      	mov	r4, r2
 800db1a:	4605      	mov	r5, r0
 800db1c:	b118      	cbz	r0, 800db26 <__swbuf_r+0x12>
 800db1e:	6a03      	ldr	r3, [r0, #32]
 800db20:	b90b      	cbnz	r3, 800db26 <__swbuf_r+0x12>
 800db22:	f7fd fb07 	bl	800b134 <__sinit>
 800db26:	69a3      	ldr	r3, [r4, #24]
 800db28:	60a3      	str	r3, [r4, #8]
 800db2a:	89a3      	ldrh	r3, [r4, #12]
 800db2c:	071a      	lsls	r2, r3, #28
 800db2e:	d501      	bpl.n	800db34 <__swbuf_r+0x20>
 800db30:	6923      	ldr	r3, [r4, #16]
 800db32:	b943      	cbnz	r3, 800db46 <__swbuf_r+0x32>
 800db34:	4621      	mov	r1, r4
 800db36:	4628      	mov	r0, r5
 800db38:	f000 f82a 	bl	800db90 <__swsetup_r>
 800db3c:	b118      	cbz	r0, 800db46 <__swbuf_r+0x32>
 800db3e:	f04f 37ff 	mov.w	r7, #4294967295
 800db42:	4638      	mov	r0, r7
 800db44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db46:	6823      	ldr	r3, [r4, #0]
 800db48:	6922      	ldr	r2, [r4, #16]
 800db4a:	1a98      	subs	r0, r3, r2
 800db4c:	6963      	ldr	r3, [r4, #20]
 800db4e:	b2f6      	uxtb	r6, r6
 800db50:	4283      	cmp	r3, r0
 800db52:	4637      	mov	r7, r6
 800db54:	dc05      	bgt.n	800db62 <__swbuf_r+0x4e>
 800db56:	4621      	mov	r1, r4
 800db58:	4628      	mov	r0, r5
 800db5a:	f7ff fdc7 	bl	800d6ec <_fflush_r>
 800db5e:	2800      	cmp	r0, #0
 800db60:	d1ed      	bne.n	800db3e <__swbuf_r+0x2a>
 800db62:	68a3      	ldr	r3, [r4, #8]
 800db64:	3b01      	subs	r3, #1
 800db66:	60a3      	str	r3, [r4, #8]
 800db68:	6823      	ldr	r3, [r4, #0]
 800db6a:	1c5a      	adds	r2, r3, #1
 800db6c:	6022      	str	r2, [r4, #0]
 800db6e:	701e      	strb	r6, [r3, #0]
 800db70:	6962      	ldr	r2, [r4, #20]
 800db72:	1c43      	adds	r3, r0, #1
 800db74:	429a      	cmp	r2, r3
 800db76:	d004      	beq.n	800db82 <__swbuf_r+0x6e>
 800db78:	89a3      	ldrh	r3, [r4, #12]
 800db7a:	07db      	lsls	r3, r3, #31
 800db7c:	d5e1      	bpl.n	800db42 <__swbuf_r+0x2e>
 800db7e:	2e0a      	cmp	r6, #10
 800db80:	d1df      	bne.n	800db42 <__swbuf_r+0x2e>
 800db82:	4621      	mov	r1, r4
 800db84:	4628      	mov	r0, r5
 800db86:	f7ff fdb1 	bl	800d6ec <_fflush_r>
 800db8a:	2800      	cmp	r0, #0
 800db8c:	d0d9      	beq.n	800db42 <__swbuf_r+0x2e>
 800db8e:	e7d6      	b.n	800db3e <__swbuf_r+0x2a>

0800db90 <__swsetup_r>:
 800db90:	b538      	push	{r3, r4, r5, lr}
 800db92:	4b29      	ldr	r3, [pc, #164]	@ (800dc38 <__swsetup_r+0xa8>)
 800db94:	4605      	mov	r5, r0
 800db96:	6818      	ldr	r0, [r3, #0]
 800db98:	460c      	mov	r4, r1
 800db9a:	b118      	cbz	r0, 800dba4 <__swsetup_r+0x14>
 800db9c:	6a03      	ldr	r3, [r0, #32]
 800db9e:	b90b      	cbnz	r3, 800dba4 <__swsetup_r+0x14>
 800dba0:	f7fd fac8 	bl	800b134 <__sinit>
 800dba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dba8:	0719      	lsls	r1, r3, #28
 800dbaa:	d422      	bmi.n	800dbf2 <__swsetup_r+0x62>
 800dbac:	06da      	lsls	r2, r3, #27
 800dbae:	d407      	bmi.n	800dbc0 <__swsetup_r+0x30>
 800dbb0:	2209      	movs	r2, #9
 800dbb2:	602a      	str	r2, [r5, #0]
 800dbb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbb8:	81a3      	strh	r3, [r4, #12]
 800dbba:	f04f 30ff 	mov.w	r0, #4294967295
 800dbbe:	e033      	b.n	800dc28 <__swsetup_r+0x98>
 800dbc0:	0758      	lsls	r0, r3, #29
 800dbc2:	d512      	bpl.n	800dbea <__swsetup_r+0x5a>
 800dbc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbc6:	b141      	cbz	r1, 800dbda <__swsetup_r+0x4a>
 800dbc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbcc:	4299      	cmp	r1, r3
 800dbce:	d002      	beq.n	800dbd6 <__swsetup_r+0x46>
 800dbd0:	4628      	mov	r0, r5
 800dbd2:	f7fe faad 	bl	800c130 <_free_r>
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbda:	89a3      	ldrh	r3, [r4, #12]
 800dbdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dbe0:	81a3      	strh	r3, [r4, #12]
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	6063      	str	r3, [r4, #4]
 800dbe6:	6923      	ldr	r3, [r4, #16]
 800dbe8:	6023      	str	r3, [r4, #0]
 800dbea:	89a3      	ldrh	r3, [r4, #12]
 800dbec:	f043 0308 	orr.w	r3, r3, #8
 800dbf0:	81a3      	strh	r3, [r4, #12]
 800dbf2:	6923      	ldr	r3, [r4, #16]
 800dbf4:	b94b      	cbnz	r3, 800dc0a <__swsetup_r+0x7a>
 800dbf6:	89a3      	ldrh	r3, [r4, #12]
 800dbf8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dbfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc00:	d003      	beq.n	800dc0a <__swsetup_r+0x7a>
 800dc02:	4621      	mov	r1, r4
 800dc04:	4628      	mov	r0, r5
 800dc06:	f000 f883 	bl	800dd10 <__smakebuf_r>
 800dc0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc0e:	f013 0201 	ands.w	r2, r3, #1
 800dc12:	d00a      	beq.n	800dc2a <__swsetup_r+0x9a>
 800dc14:	2200      	movs	r2, #0
 800dc16:	60a2      	str	r2, [r4, #8]
 800dc18:	6962      	ldr	r2, [r4, #20]
 800dc1a:	4252      	negs	r2, r2
 800dc1c:	61a2      	str	r2, [r4, #24]
 800dc1e:	6922      	ldr	r2, [r4, #16]
 800dc20:	b942      	cbnz	r2, 800dc34 <__swsetup_r+0xa4>
 800dc22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc26:	d1c5      	bne.n	800dbb4 <__swsetup_r+0x24>
 800dc28:	bd38      	pop	{r3, r4, r5, pc}
 800dc2a:	0799      	lsls	r1, r3, #30
 800dc2c:	bf58      	it	pl
 800dc2e:	6962      	ldrpl	r2, [r4, #20]
 800dc30:	60a2      	str	r2, [r4, #8]
 800dc32:	e7f4      	b.n	800dc1e <__swsetup_r+0x8e>
 800dc34:	2000      	movs	r0, #0
 800dc36:	e7f7      	b.n	800dc28 <__swsetup_r+0x98>
 800dc38:	200001d8 	.word	0x200001d8

0800dc3c <_raise_r>:
 800dc3c:	291f      	cmp	r1, #31
 800dc3e:	b538      	push	{r3, r4, r5, lr}
 800dc40:	4605      	mov	r5, r0
 800dc42:	460c      	mov	r4, r1
 800dc44:	d904      	bls.n	800dc50 <_raise_r+0x14>
 800dc46:	2316      	movs	r3, #22
 800dc48:	6003      	str	r3, [r0, #0]
 800dc4a:	f04f 30ff 	mov.w	r0, #4294967295
 800dc4e:	bd38      	pop	{r3, r4, r5, pc}
 800dc50:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dc52:	b112      	cbz	r2, 800dc5a <_raise_r+0x1e>
 800dc54:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc58:	b94b      	cbnz	r3, 800dc6e <_raise_r+0x32>
 800dc5a:	4628      	mov	r0, r5
 800dc5c:	f000 f830 	bl	800dcc0 <_getpid_r>
 800dc60:	4622      	mov	r2, r4
 800dc62:	4601      	mov	r1, r0
 800dc64:	4628      	mov	r0, r5
 800dc66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc6a:	f000 b817 	b.w	800dc9c <_kill_r>
 800dc6e:	2b01      	cmp	r3, #1
 800dc70:	d00a      	beq.n	800dc88 <_raise_r+0x4c>
 800dc72:	1c59      	adds	r1, r3, #1
 800dc74:	d103      	bne.n	800dc7e <_raise_r+0x42>
 800dc76:	2316      	movs	r3, #22
 800dc78:	6003      	str	r3, [r0, #0]
 800dc7a:	2001      	movs	r0, #1
 800dc7c:	e7e7      	b.n	800dc4e <_raise_r+0x12>
 800dc7e:	2100      	movs	r1, #0
 800dc80:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dc84:	4620      	mov	r0, r4
 800dc86:	4798      	blx	r3
 800dc88:	2000      	movs	r0, #0
 800dc8a:	e7e0      	b.n	800dc4e <_raise_r+0x12>

0800dc8c <raise>:
 800dc8c:	4b02      	ldr	r3, [pc, #8]	@ (800dc98 <raise+0xc>)
 800dc8e:	4601      	mov	r1, r0
 800dc90:	6818      	ldr	r0, [r3, #0]
 800dc92:	f7ff bfd3 	b.w	800dc3c <_raise_r>
 800dc96:	bf00      	nop
 800dc98:	200001d8 	.word	0x200001d8

0800dc9c <_kill_r>:
 800dc9c:	b538      	push	{r3, r4, r5, lr}
 800dc9e:	4d07      	ldr	r5, [pc, #28]	@ (800dcbc <_kill_r+0x20>)
 800dca0:	2300      	movs	r3, #0
 800dca2:	4604      	mov	r4, r0
 800dca4:	4608      	mov	r0, r1
 800dca6:	4611      	mov	r1, r2
 800dca8:	602b      	str	r3, [r5, #0]
 800dcaa:	f7f4 feb1 	bl	8002a10 <_kill>
 800dcae:	1c43      	adds	r3, r0, #1
 800dcb0:	d102      	bne.n	800dcb8 <_kill_r+0x1c>
 800dcb2:	682b      	ldr	r3, [r5, #0]
 800dcb4:	b103      	cbz	r3, 800dcb8 <_kill_r+0x1c>
 800dcb6:	6023      	str	r3, [r4, #0]
 800dcb8:	bd38      	pop	{r3, r4, r5, pc}
 800dcba:	bf00      	nop
 800dcbc:	20000758 	.word	0x20000758

0800dcc0 <_getpid_r>:
 800dcc0:	f7f4 be9e 	b.w	8002a00 <_getpid>

0800dcc4 <__swhatbuf_r>:
 800dcc4:	b570      	push	{r4, r5, r6, lr}
 800dcc6:	460c      	mov	r4, r1
 800dcc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dccc:	2900      	cmp	r1, #0
 800dcce:	b096      	sub	sp, #88	@ 0x58
 800dcd0:	4615      	mov	r5, r2
 800dcd2:	461e      	mov	r6, r3
 800dcd4:	da0d      	bge.n	800dcf2 <__swhatbuf_r+0x2e>
 800dcd6:	89a3      	ldrh	r3, [r4, #12]
 800dcd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dcdc:	f04f 0100 	mov.w	r1, #0
 800dce0:	bf14      	ite	ne
 800dce2:	2340      	movne	r3, #64	@ 0x40
 800dce4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dce8:	2000      	movs	r0, #0
 800dcea:	6031      	str	r1, [r6, #0]
 800dcec:	602b      	str	r3, [r5, #0]
 800dcee:	b016      	add	sp, #88	@ 0x58
 800dcf0:	bd70      	pop	{r4, r5, r6, pc}
 800dcf2:	466a      	mov	r2, sp
 800dcf4:	f000 f848 	bl	800dd88 <_fstat_r>
 800dcf8:	2800      	cmp	r0, #0
 800dcfa:	dbec      	blt.n	800dcd6 <__swhatbuf_r+0x12>
 800dcfc:	9901      	ldr	r1, [sp, #4]
 800dcfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd06:	4259      	negs	r1, r3
 800dd08:	4159      	adcs	r1, r3
 800dd0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd0e:	e7eb      	b.n	800dce8 <__swhatbuf_r+0x24>

0800dd10 <__smakebuf_r>:
 800dd10:	898b      	ldrh	r3, [r1, #12]
 800dd12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd14:	079d      	lsls	r5, r3, #30
 800dd16:	4606      	mov	r6, r0
 800dd18:	460c      	mov	r4, r1
 800dd1a:	d507      	bpl.n	800dd2c <__smakebuf_r+0x1c>
 800dd1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd20:	6023      	str	r3, [r4, #0]
 800dd22:	6123      	str	r3, [r4, #16]
 800dd24:	2301      	movs	r3, #1
 800dd26:	6163      	str	r3, [r4, #20]
 800dd28:	b003      	add	sp, #12
 800dd2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd2c:	ab01      	add	r3, sp, #4
 800dd2e:	466a      	mov	r2, sp
 800dd30:	f7ff ffc8 	bl	800dcc4 <__swhatbuf_r>
 800dd34:	9f00      	ldr	r7, [sp, #0]
 800dd36:	4605      	mov	r5, r0
 800dd38:	4639      	mov	r1, r7
 800dd3a:	4630      	mov	r0, r6
 800dd3c:	f7fe fda6 	bl	800c88c <_malloc_r>
 800dd40:	b948      	cbnz	r0, 800dd56 <__smakebuf_r+0x46>
 800dd42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd46:	059a      	lsls	r2, r3, #22
 800dd48:	d4ee      	bmi.n	800dd28 <__smakebuf_r+0x18>
 800dd4a:	f023 0303 	bic.w	r3, r3, #3
 800dd4e:	f043 0302 	orr.w	r3, r3, #2
 800dd52:	81a3      	strh	r3, [r4, #12]
 800dd54:	e7e2      	b.n	800dd1c <__smakebuf_r+0xc>
 800dd56:	89a3      	ldrh	r3, [r4, #12]
 800dd58:	6020      	str	r0, [r4, #0]
 800dd5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd5e:	81a3      	strh	r3, [r4, #12]
 800dd60:	9b01      	ldr	r3, [sp, #4]
 800dd62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dd66:	b15b      	cbz	r3, 800dd80 <__smakebuf_r+0x70>
 800dd68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd6c:	4630      	mov	r0, r6
 800dd6e:	f000 f81d 	bl	800ddac <_isatty_r>
 800dd72:	b128      	cbz	r0, 800dd80 <__smakebuf_r+0x70>
 800dd74:	89a3      	ldrh	r3, [r4, #12]
 800dd76:	f023 0303 	bic.w	r3, r3, #3
 800dd7a:	f043 0301 	orr.w	r3, r3, #1
 800dd7e:	81a3      	strh	r3, [r4, #12]
 800dd80:	89a3      	ldrh	r3, [r4, #12]
 800dd82:	431d      	orrs	r5, r3
 800dd84:	81a5      	strh	r5, [r4, #12]
 800dd86:	e7cf      	b.n	800dd28 <__smakebuf_r+0x18>

0800dd88 <_fstat_r>:
 800dd88:	b538      	push	{r3, r4, r5, lr}
 800dd8a:	4d07      	ldr	r5, [pc, #28]	@ (800dda8 <_fstat_r+0x20>)
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	4604      	mov	r4, r0
 800dd90:	4608      	mov	r0, r1
 800dd92:	4611      	mov	r1, r2
 800dd94:	602b      	str	r3, [r5, #0]
 800dd96:	f7f4 fe9b 	bl	8002ad0 <_fstat>
 800dd9a:	1c43      	adds	r3, r0, #1
 800dd9c:	d102      	bne.n	800dda4 <_fstat_r+0x1c>
 800dd9e:	682b      	ldr	r3, [r5, #0]
 800dda0:	b103      	cbz	r3, 800dda4 <_fstat_r+0x1c>
 800dda2:	6023      	str	r3, [r4, #0]
 800dda4:	bd38      	pop	{r3, r4, r5, pc}
 800dda6:	bf00      	nop
 800dda8:	20000758 	.word	0x20000758

0800ddac <_isatty_r>:
 800ddac:	b538      	push	{r3, r4, r5, lr}
 800ddae:	4d06      	ldr	r5, [pc, #24]	@ (800ddc8 <_isatty_r+0x1c>)
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	4608      	mov	r0, r1
 800ddb6:	602b      	str	r3, [r5, #0]
 800ddb8:	f7f4 fe9a 	bl	8002af0 <_isatty>
 800ddbc:	1c43      	adds	r3, r0, #1
 800ddbe:	d102      	bne.n	800ddc6 <_isatty_r+0x1a>
 800ddc0:	682b      	ldr	r3, [r5, #0]
 800ddc2:	b103      	cbz	r3, 800ddc6 <_isatty_r+0x1a>
 800ddc4:	6023      	str	r3, [r4, #0]
 800ddc6:	bd38      	pop	{r3, r4, r5, pc}
 800ddc8:	20000758 	.word	0x20000758

0800ddcc <_init>:
 800ddcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddce:	bf00      	nop
 800ddd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddd2:	bc08      	pop	{r3}
 800ddd4:	469e      	mov	lr, r3
 800ddd6:	4770      	bx	lr

0800ddd8 <_fini>:
 800ddd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddda:	bf00      	nop
 800dddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddde:	bc08      	pop	{r3}
 800dde0:	469e      	mov	lr, r3
 800dde2:	4770      	bx	lr
