---
title: "Mixed languages: instantiating Verilog in VHDL code"
layout: screencast 
pager: false
comments: false
videoid: 526cjmykbv
---
