Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 777966e9ec7849369285c2198c8ddcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot singleportRAM_tb_behav xil_defaultlib.singleportRAM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.singleportram [singleportram_default]
Compiling architecture behavior of entity xil_defaultlib.singleportram_tb
Built simulation snapshot singleportRAM_tb_behav
