// Seed: 3385257
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6,
    output wire id_7,
    output tri0 id_8,
    input wand id_9,
    input tri1 id_10
);
  assign id_8 = id_4;
  wire id_12;
  assign id_3 = 1'b0;
  wire id_13;
  assign id_7 = {1{1}};
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    input wor id_11,
    input wor id_12,
    input supply1 id_13,
    output tri0 id_14,
    output uwire id_15,
    input wire id_16,
    input uwire id_17,
    input supply1 id_18,
    input wand id_19,
    input tri id_20,
    input wor id_21,
    input wand id_22,
    input tri0 id_23,
    output tri id_24,
    output tri0 id_25,
    input tri1 id_26,
    input supply0 id_27,
    input tri0 id_28,
    input tri1 id_29
);
  wire id_31;
  always #1 id_10 = 1'h0;
  wire id_32;
  wire id_33;
  assign id_25 = 1;
  module_0(
      id_4, id_22, id_7, id_15, id_17, id_17, id_19, id_14, id_15, id_11, id_16
  );
endmodule
