{"Source Block": ["oh/elink/hdl/etx_protocol.v@146:163@HdlStmProcess", "   reg tx_rd_wait_reg;   \n   reg tx_io_wait_reg; \n   reg tx_burst_reg;\n   reg tx_burst;   \n   //sample to align up witth tx_access   \n   always @ (posedge clk) \n     begin\n\ttx_burst          <= tx_burst_in;\n\ttx_burst_reg      <= tx_burst;\n\ttx_rd_wait_reg    <= tx_rd_wait;\n\ttx_wr_wait_reg    <= tx_wr_wait;\n\ttx_io_wait_reg    <= tx_io_wait;\n     end\n        \n   assign special_sample = tx_io_wait_reg                   & \n\t\t           (tx_wr_wait     | tx_rd_wait)    &\n   \t\t\t   ~(tx_wr_wait_reg | tx_rd_wait_reg) \n\t\t\t    ;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[153, "\ttx_burst          <= tx_burst_in;\n"], [154, "\ttx_burst_reg      <= tx_burst;\n"]], "Add": [[154, "\ttx_burst_reg      <= tx_burst_in & tx_access_reg;\n"]]}}