

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

ENTITY PC IS 
	PORT
	(
		CLK_IN    : IN STD_LOGIC;
		RESET_IN  : IN STD_LOGIC;
		PC_in     : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		PC_out    : IN STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END PC;

ARCHITECTURE PC_arch OF PC IS 



BEGIN 



END PC_arch;