-- generated by newgenasym Wed Mar 09 11:20:08 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tps7a80xx is
    port (    
	EN:        INOUT  STD_LOGIC;    
	\fb/sns\:  INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	NR:        INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC_VECTOR (5 DOWNTO 1));
end tps7a80xx;
