

================================================================
== Vivado HLS Report for 'xFfastnms5781'
================================================================
* Date:           Thu Apr 23 12:10:28 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.901 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  8328741|  8328741| 83.287 ms | 83.287 ms |  8328741|  8328741|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        3|        3|         1|          -|          -|     3|    no    |
        |- read_lines     |    11532|    11532|      3844|          -|          -|     3|    no    |
        | + read_lines.1  |     3841|     3841|         2|          1|          1|  3841|    yes   |
        |- Loop 3         |     7682|     7682|         2|          -|          -|  3841|    no    |
        |- Row_Loop       |  8309520|  8309520|      3847|          -|          -|  2160|    no    |
        | + Col_Loop      |     3844|     3844|         5|          1|          1|  3841|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 5, States = { 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 7 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 15 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 10 
15 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_ind_2_V = alloca i13"   --->   Operation 16 'alloca' 'row_ind_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_ind_2_V_1 = alloca i13"   --->   Operation 17 'alloca' 'row_ind_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_ind_2_V_2 = alloca i13"   --->   Operation 18 'alloca' 'row_ind_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_ind_2_V_3 = alloca i13"   --->   Operation 19 'alloca' 'row_ind_2_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_dst_mat_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_0_V = alloca [3840 x i8], align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 22 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_1_V = alloca [3840 x i8], align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 23 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_2_V = alloca [3840 x i8], align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 24 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_image_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_image_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.40ns)   --->   "%p_image_height_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_image_height)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:924]   --->   Operation 27 'read' 'p_image_height_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 28 [1/1] (3.40ns)   --->   "%p_image_width_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_image_width)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:924]   --->   Operation 28 'read' 'p_image_width_read' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3840 x i8]* %buf_0_V, [3840 x i8]* %buf_1_V, [3840 x i8]* %buf_2_V, [1 x i8]* @p_str, [13 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:831->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 29 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "br label %0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_op_assign = phi i2 [ 0, %entry ], [ %init_row_ind, %hls_label_32_end ]"   --->   Operation 31 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_ind_2_V_load = load i13* %row_ind_2_V"   --->   Operation 32 'load' 'row_ind_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%row_ind_2_V_1_load = load i13* %row_ind_2_V_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 33 'load' 'row_ind_2_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_ind_2_V_2_load = load i13* %row_ind_2_V_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 34 'load' 'row_ind_2_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.50ns)   --->   "%icmp_ln836 = icmp eq i2 %i_op_assign, -1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 35 'icmp' 'icmp_ln836' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%init_row_ind = add i2 %i_op_assign, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 36 'add' 'init_row_ind' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln836, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i, label %hls_label_32_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str9)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 38 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:838->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 39 'speclooptripcount' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%row_ind_0_V_2 = zext i2 %i_op_assign to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 40 'zext' 'row_ind_0_V_2' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.98ns)   --->   "switch i2 %i_op_assign, label %branch2.i.i [
    i2 0, label %hls_label_32_begin.hls_label_32_end_crit_edge
    i2 1, label %branch1.i.i
  ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 41 'switch' <Predicate = (!icmp_ln836)> <Delay = 0.98>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 42 'store' <Predicate = (!icmp_ln836 & i_op_assign == 1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 43 'store' <Predicate = (!icmp_ln836 & i_op_assign == 1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 44 'br' <Predicate = (!icmp_ln836 & i_op_assign == 1)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 45 'store' <Predicate = (!icmp_ln836 & i_op_assign == 0)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 46 'br' <Predicate = (!icmp_ln836 & i_op_assign == 0)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_2, i13* %row_ind_2_V_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 47 'store' <Predicate = (!icmp_ln836 & i_op_assign != 0 & i_op_assign != 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %hls_label_32_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:840->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 48 'br' <Predicate = (!icmp_ln836 & i_op_assign != 0 & i_op_assign != 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str9, i32 %tmp_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:841->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 50 'br' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%row_ind_2_V_3_load = load i13* %row_ind_2_V_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 51 'load' 'row_ind_2_V_3_load' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%init_buf = zext i13 %row_ind_2_V_3_load to i32" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 52 'zext' 'init_buf' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln850 = zext i12 %p_image_width_read to i32" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 53 'zext' 'zext_ln850' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln887_1 = zext i12 %p_image_width_read to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 54 'zext' 'zext_ln887_1' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i13 %row_ind_2_V_2_load to i32" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 55 'zext' 'zext_ln887' <Predicate = (icmp_ln836)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "br label %1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 56 'br' <Predicate = (icmp_ln836)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.76>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv_i_i = phi i32 [ %add_ln846, %read_lines_end ], [ %zext_ln850, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 57 'phi' 'indvars_iv_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%readind_val_0_i_i = phi i32 [ %add_ln856, %read_lines_end ], [ 0, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 58 'phi' 'readind_val_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i32 [ %init_buf_1, %read_lines_end ], [ %init_buf, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.i.i ]"   --->   Operation 59 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.96ns)   --->   "%icmp_ln887 = icmp slt i32 %i_op_assign_1, %zext_ln887" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 60 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %read_lines_begin, label %.preheader.i.i.preheader" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 62 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_1_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 63 'specregionbegin' 'tmp_1_i_i' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 3, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:848->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 64 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.89ns)   --->   "%add_ln856 = add i32 %zext_ln850, %readind_val_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 65 'add' 'add_ln856' <Predicate = (icmp_ln887)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i32 %i_op_assign_1 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 66 'trunc' 'trunc_ln321' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.46ns)   --->   "br label %2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 67 'br' <Predicate = (icmp_ln887)> <Delay = 0.46>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i13 %row_ind_2_V_1_load to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 68 'trunc' 'trunc_ln321_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.46ns)   --->   "br label %.preheader.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 69 'br' <Predicate = (!icmp_ln887)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.96>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%index_assign = phi i32 [ %readind_val_0_i_i, %read_lines_begin ], [ %readind_val, %hls_label_33_end ]"   --->   Operation 70 'phi' 'index_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%t_V_1 = phi i12 [ 0, %read_lines_begin ], [ %col_V_1, %hls_label_33_end ]"   --->   Operation 71 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.96ns)   --->   "%icmp_ln850 = icmp eq i32 %index_assign, %indvars_iv_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 72 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.54ns)   --->   "%col_V_1 = add i12 %t_V_1, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 73 'add' 'col_V_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln850, label %read_lines_end, label %hls_label_33_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.89ns)   --->   "%readind_val = add nsw i32 %index_assign, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 75 'add' 'readind_val' <Predicate = (!icmp_ln850)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.98ns)   --->   "switch i2 %trunc_ln321, label %branch5.i.i [
    i2 0, label %branch3.i.i
    i2 1, label %branch4.i.i
  ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 76 'switch' <Predicate = (!icmp_ln850)> <Delay = 0.98>

State 5 <SV = 4> <Delay = 6.17>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 77 'specregionbegin' 'tmp_4_i_i' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:852->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 78 'speclooptripcount' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:853->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 79 'specpipeline' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i12 %t_V_1 to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 80 'zext' 'zext_ln544' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.40ns)   --->   "%p_dst_data_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dst_data_V)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 81 'read' 'p_dst_data_V_read' <Predicate = (!icmp_ln850)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 82 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 83 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 84 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read, i8* %buf_1_V_addr, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 85 'store' <Predicate = (trunc_ln321 == 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "br label %hls_label_33_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 86 'br' <Predicate = (trunc_ln321 == 1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read, i8* %buf_0_V_addr, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 87 'store' <Predicate = (trunc_ln321 == 0)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br label %hls_label_33_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 88 'br' <Predicate = (trunc_ln321 == 0)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read, i8* %buf_2_V_addr, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 89 'store' <Predicate = (trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "br label %hls_label_33_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 90 'br' <Predicate = (trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_4_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:857->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 91 'specregionend' 'empty_9' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 92 'br' <Predicate = (!icmp_ln850)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.89>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_1_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:858->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 93 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.89ns)   --->   "%init_buf_1 = add nsw i32 %i_op_assign_1, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 94 'add' 'init_buf_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.89ns)   --->   "%add_ln846 = add i32 %zext_ln850, %indvars_iv_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 95 'add' 'add_ln846' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.77>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%t_V = phi i12 [ %col_V, %hls_label_34 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 97 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.82ns)   --->   "%icmp_ln861 = icmp eq i12 %t_V, %p_image_width_read" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 98 'icmp' 'icmp_ln861' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.54ns)   --->   "%col_V = add i12 %t_V, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 99 'add' 'col_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln861, label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i, label %hls_label_34" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i12 %t_V to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 101 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 102 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 103 'load' 'buf_0_V_load' <Predicate = (!icmp_ln861)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 104 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 105 [2/2] (2.77ns)   --->   "%buf_1_V_load = load i8* %buf_1_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 105 'load' 'buf_1_V_load' <Predicate = (!icmp_ln861)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 106 'getelementptr' 'buf_2_V_addr_1' <Predicate = (!icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 107 [2/2] (2.77ns)   --->   "%buf_2_V_load = load i8* %buf_2_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 107 'load' 'buf_2_V_load' <Predicate = (!icmp_ln861)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_7 : Operation 108 [1/1] (1.54ns)   --->   "%add_ln875 = add i13 %zext_ln887_1, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 108 'add' 'add_ln875' <Predicate = (icmp_ln861)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_12 = zext i12 %p_image_height_read to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:924]   --->   Operation 109 'zext' 'empty_12' <Predicate = (icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.54ns)   --->   "%add_ln875_1 = add i13 %empty_12, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 110 'add' 'add_ln875_1' <Predicate = (icmp_ln861)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln758 = add i13 %empty_12, -1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 111 'add' 'add_ln758' <Predicate = (icmp_ln861)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln758 = sext i13 %add_ln758 to i14" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 112 'sext' 'sext_ln758' <Predicate = (icmp_ln861)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.46ns)   --->   "br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 113 'br' <Predicate = (icmp_ln861)> <Delay = 0.46>

State 8 <SV = 4> <Delay = 6.90>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 114 'specregionbegin' 'tmp_2_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:863->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 115 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/2] (2.77ns)   --->   "%buf_0_V_load = load i8* %buf_0_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 116 'load' 'buf_0_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 117 [1/2] (2.77ns)   --->   "%buf_1_V_load = load i8* %buf_1_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 117 'load' 'buf_1_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 118 [1/2] (2.77ns)   --->   "%buf_2_V_load = load i8* %buf_2_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 118 'load' 'buf_2_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 119 [1/1] (1.35ns)   --->   "%tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load, i8 %buf_1_V_load, i8 %buf_2_V_load, i2 %trunc_ln321_1)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 119 'mux' 'tmp_1' <Predicate = true> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (2.77ns)   --->   "store i8 %tmp_1, i8* %buf_0_V_addr_1, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_2_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:872->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 121 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 5.76>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%row_ind_1_V_1 = phi i13 [ %row_ind_2_V_2_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %zero_ind_V, %Row_Loop_end ]"   --->   Operation 123 'phi' 'row_ind_1_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%row_ind_0_V = phi i13 [ %row_ind_2_V_1_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_ind_1_V_1, %Row_Loop_end ]"   --->   Operation 124 'phi' 'row_ind_0_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zero_ind_V = phi i13 [ %row_ind_2_V_load, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_ind_0_V, %Row_Loop_end ]"   --->   Operation 125 'phi' 'zero_ind_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%t_V_2 = phi i13 [ 1, %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit5.i.i ], [ %row_V, %Row_Loop_end ]"   --->   Operation 126 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln887_2 = zext i13 %t_V_2 to i14" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 127 'zext' 'zext_ln887_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (1.90ns)   --->   "%icmp_ln875 = icmp eq i13 %t_V_2, %add_ln875_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 128 'icmp' 'icmp_ln875' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln875, label %.exit, label %Row_Loop_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 130 'specloopname' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str14)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 131 'specregionbegin' 'tmp_5_i_i' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2160, i32 2160, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:877->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 132 'speclooptripcount' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.90ns)   --->   "%icmp_ln887_1 = icmp ult i13 %t_V_2, %empty_12" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 133 'icmp' 'icmp_ln887_1' <Predicate = (!icmp_ln875)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (1.90ns)   --->   "%icmp_ln895 = icmp sgt i14 %zext_ln887_2, %sext_ln758" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 134 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln875)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (1.53ns)   --->   "%ret_V = sub i14 %zext_ln887_2, %sext_ln758" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 135 'sub' 'ret_V' <Predicate = (!icmp_ln875)> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (1.52ns)   --->   "%ret_V_1 = sub i14 2, %ret_V" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 136 'sub' 'ret_V_1' <Predicate = (!icmp_ln875)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1354 = trunc i14 %ret_V_1 to i13" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 137 'trunc' 'trunc_ln1354' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i14 %ret_V_1 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 138 'trunc' 'trunc_ln544' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %ret_V_1, i32 12)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 139 'bitselect' 'tmp' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.80ns)   --->   "%and_ln758 = and i1 %icmp_ln895, %tmp" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 140 'and' 'and_ln758' <Predicate = (!icmp_ln875)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (1.90ns)   --->   "%icmp_ln895_1 = icmp slt i13 %trunc_ln1354, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 141 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln875)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.80ns)   --->   "%and_ln758_1 = and i1 %icmp_ln895, %icmp_ln895_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 142 'and' 'and_ln758_1' <Predicate = (!icmp_ln875)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (1.98ns)   --->   "%icmp_ln895_2 = icmp sgt i14 %ret_V, 0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 143 'icmp' 'icmp_ln895_2' <Predicate = (!icmp_ln875)> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.80ns)   --->   "%and_ln758_2 = and i1 %icmp_ln895, %icmp_ln895_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 144 'and' 'and_ln758_2' <Predicate = (!icmp_ln875)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln321_2 = trunc i13 %row_ind_1_V_1 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 145 'trunc' 'trunc_ln321_2' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln321_3 = trunc i13 %zero_ind_V to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 146 'trunc' 'trunc_ln321_3' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln321_4 = trunc i13 %row_ind_0_V to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 147 'trunc' 'trunc_ln321_4' <Predicate = (!icmp_ln875)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.46ns)   --->   "br label %.preheader586.i.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 148 'br' <Predicate = (!icmp_ln875)> <Delay = 0.46>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 149 'ret' <Predicate = (icmp_ln875)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.70>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%src_buf_1_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769_1, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 150 'phi' 'src_buf_1_1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%src_buf_1_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791_1, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 151 'phi' 'src_buf_1_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%src_buf_0_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 152 'phi' 'src_buf_0_1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%src_buf_0_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 153 'phi' 'src_buf_0_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%src_buf_2_0_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln791_2, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 154 'phi' 'src_buf_2_0_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%src_buf_2_1_0_i_i = phi i8 [ 0, %Row_Loop_begin ], [ %select_ln769_2, %Col_Loop_end ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 155 'phi' 'src_buf_2_1_0_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%t_V_3 = phi i13 [ 0, %Row_Loop_begin ], [ %col_V_2, %Col_Loop_end ]"   --->   Operation 156 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.90ns)   --->   "%icmp_ln630 = icmp eq i13 %t_V_3, %add_ln875" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 157 'icmp' 'icmp_ln630' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.53ns)   --->   "%col_V_2 = add i13 %t_V_3, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 158 'add' 'col_V_2' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln630, label %Row_Loop_end, label %Col_Loop_begin" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str18) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 160 'specloopname' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_6_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str18)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 161 'specregionbegin' 'tmp_6_i_i' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3841, i32 3841, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:632->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 162 'speclooptripcount' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:633->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 163 'specpipeline' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.90ns)   --->   "%icmp_ln887_2 = icmp ult i13 %t_V_3, %zext_ln887_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 164 'icmp' 'icmp_ln887_2' <Predicate = (!icmp_ln630)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.80ns)   --->   "%and_ln636 = and i1 %icmp_ln887_1, %icmp_ln887_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 165 'and' 'and_ln636' <Predicate = (!icmp_ln630)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %and_ln636, label %3, label %._crit_edge.i.i.i_ifconv" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 166 'br' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.i.i_ifconv" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 167 'br' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 6.17>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i13 %t_V_3 to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 168 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (3.40ns)   --->   "%p_dst_data_V_read_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_dst_data_V)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 169 'read' 'p_dst_data_V_read_1' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 170 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 171 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 172 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.98ns)   --->   "switch i2 %trunc_ln321_2, label %branch8.i.i [
    i2 0, label %branch6.i.i
    i2 1, label %branch7.i.i
  ]" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 173 'switch' <Predicate = (!icmp_ln630 & and_ln636)> <Delay = 0.98>
ST_11 : Operation 174 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read_1, i8* %buf_1_V_addr_2, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 174 'store' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "br label %4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 175 'br' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 1)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read_1, i8* %buf_0_V_addr_2, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 176 'store' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 0)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br label %4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 177 'br' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 == 0)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (2.77ns)   --->   "store i8 %p_dst_data_V_read_1, i8* %buf_2_V_addr_2, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 178 'store' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 != 0 & trunc_ln321_2 != 1)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "br label %4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 179 'br' <Predicate = (!icmp_ln630 & and_ln636 & trunc_ln321_2 != 0 & trunc_ln321_2 != 1)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 2.77>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i13 %t_V_3 to i64" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 180 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%buf_0_V_addr_3 = getelementptr [3840 x i8]* %buf_0_V, i64 0, i64 %zext_ln544_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 181 'getelementptr' 'buf_0_V_addr_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 182 [2/2] (2.77ns)   --->   "%buf_0_V_load_1 = load i8* %buf_0_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 182 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%buf_1_V_addr_3 = getelementptr [3840 x i8]* %buf_1_V, i64 0, i64 %zext_ln544_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 183 'getelementptr' 'buf_1_V_addr_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 184 [2/2] (2.77ns)   --->   "%buf_1_V_load_1 = load i8* %buf_1_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 184 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%buf_2_V_addr_3 = getelementptr [3840 x i8]* %buf_2_V, i64 0, i64 %zext_ln544_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 185 'getelementptr' 'buf_2_V_addr_3' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_12 : Operation 186 [2/2] (2.77ns)   --->   "%buf_2_V_load_1 = load i8* %buf_2_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 186 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_12 : Operation 187 [1/1] (1.90ns)   --->   "%icmp_ln891 = icmp eq i13 %t_V_3, 0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:778->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 187 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln630)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.69>
ST_13 : Operation 188 [1/1] (1.35ns)   --->   "%tmp_2 = call i13 @_ssdm_op_Mux.ap_auto.3i13.i2(i13 %zero_ind_V, i13 %row_ind_0_V, i13 %row_ind_1_V_1, i2 %trunc_ln544)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 188 'mux' 'tmp_2' <Predicate = (!icmp_ln630)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln321_5 = trunc i13 %tmp_2 to i2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 189 'trunc' 'trunc_ln321_5' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_13 : Operation 190 [1/2] (2.77ns)   --->   "%buf_0_V_load_1 = load i8* %buf_0_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 190 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 191 [1/2] (2.77ns)   --->   "%buf_1_V_load_1 = load i8* %buf_1_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 191 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 192 [1/2] (2.77ns)   --->   "%buf_2_V_load_1 = load i8* %buf_2_V_addr_3, align 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 192 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln630)> <Delay = 2.77> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3840> <RAM>
ST_13 : Operation 193 [1/1] (1.35ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 193 'mux' 'tmp_3' <Predicate = (!icmp_ln630 & and_ln758 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (1.35ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_3)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 194 'mux' 'tmp_4' <Predicate = (!icmp_ln630 & !and_ln758 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln769)   --->   "%buf_cop_0_V = select i1 %and_ln758, i8 %tmp_3, i8 %tmp_4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 195 'select' 'buf_cop_0_V' <Predicate = (!icmp_ln630 & icmp_ln887_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (1.35ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 196 'mux' 'tmp_5' <Predicate = (!icmp_ln630 & and_ln758_1 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (1.35ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_4)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 197 'mux' 'tmp_6' <Predicate = (!icmp_ln630 & !and_ln758_1 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln769_1)   --->   "%buf_cop_1_V = select i1 %and_ln758_1, i8 %tmp_5, i8 %tmp_6" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 198 'select' 'buf_cop_1_V' <Predicate = (!icmp_ln630 & icmp_ln887_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (1.35ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_5)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 199 'mux' 'tmp_7' <Predicate = (!icmp_ln630 & and_ln758_2 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (1.35ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %buf_0_V_load_1, i8 %buf_1_V_load_1, i8 %buf_2_V_load_1, i2 %trunc_ln321_2)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:761->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 200 'mux' 'tmp_8' <Predicate = (!icmp_ln630 & !and_ln758_2 & icmp_ln887_2)> <Delay = 1.35> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln769_2)   --->   "%buf_cop_2_V = select i1 %and_ln758_2, i8 %tmp_7, i8 %tmp_8" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 201 'select' 'buf_cop_2_V' <Predicate = (!icmp_ln630 & icmp_ln887_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln769 = select i1 %icmp_ln887_2, i8 %buf_cop_0_V, i8 %src_buf_0_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 202 'select' 'select_ln769' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln769_1 = select i1 %icmp_ln887_2, i8 %buf_cop_1_V, i8 %src_buf_1_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 203 'select' 'select_ln769_1' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln769_2 = select i1 %icmp_ln887_2, i8 %buf_cop_2_V, i8 %src_buf_2_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 204 'select' 'select_ln769_2' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (1.31ns)   --->   "%icmp_ln895_3 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_1_0_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:570->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 205 'icmp' 'icmp_ln895_3' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (1.31ns)   --->   "%icmp_ln895_4 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769_1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:570->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 206 'icmp' 'icmp_ln895_4' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (1.31ns)   --->   "%icmp_ln895_5 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_0_0_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:570->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 207 'icmp' 'icmp_ln895_5' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [1/1] (1.31ns)   --->   "%icmp_ln895_6 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_0_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:571->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 208 'icmp' 'icmp_ln895_6' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (1.31ns)   --->   "%icmp_ln895_7 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:571->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 209 'icmp' 'icmp_ln895_7' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (1.31ns)   --->   "%icmp_ln895_8 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_2_0_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:571->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 210 'icmp' 'icmp_ln895_8' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (1.31ns)   --->   "%icmp_ln895_9 = icmp ugt i8 %src_buf_1_1_0_i_i, %src_buf_2_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:572->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 211 'icmp' 'icmp_ln895_9' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (1.31ns)   --->   "%icmp_ln895_10 = icmp ugt i8 %src_buf_1_1_0_i_i, %select_ln769_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:572->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 212 'icmp' 'icmp_ln895_10' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (1.31ns)   --->   "%icmp_ln883 = icmp ne i8 %src_buf_1_1_0_i_i, 0" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 213 'icmp' 'icmp_ln883' <Predicate = (!icmp_ln630)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_6)   --->   "%and_ln883_3 = and i1 %icmp_ln895_7, %icmp_ln895_8" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 214 'and' 'and_ln883_3' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_6)   --->   "%and_ln883_4 = and i1 %icmp_ln895_10, %icmp_ln883" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 215 'and' 'and_ln883_4' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_6)   --->   "%and_ln883_5 = and i1 %and_ln883_4, %icmp_ln895_9" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 216 'and' 'and_ln883_5' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln883_6 = and i1 %and_ln883_5, %and_ln883_3" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 217 'and' 'and_ln883_6' <Predicate = (!icmp_ln630)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.44ns)   --->   "%select_ln791 = select i1 %icmp_ln891, i8 %select_ln769, i8 %src_buf_0_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 218 'select' 'select_ln791' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.44ns)   --->   "%select_ln791_1 = select i1 %icmp_ln891, i8 %select_ln769_1, i8 %src_buf_1_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 219 'select' 'select_ln791_1' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.44ns)   --->   "%select_ln791_2 = select i1 %icmp_ln891, i8 %select_ln769_2, i8 %src_buf_2_1_0_i_i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:791->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 220 'select' 'select_ln791_2' <Predicate = (!icmp_ln630)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str18, i32 %tmp_6_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:799->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 221 'specregionend' 'empty_13' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader586.i.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 222 'br' <Predicate = (!icmp_ln630)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 4.20>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_7)   --->   "%and_ln883 = and i1 %icmp_ln895_3, %icmp_ln895_4" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 223 'and' 'and_ln883' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_7)   --->   "%and_ln883_1 = and i1 %icmp_ln895_5, %icmp_ln895_6" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 224 'and' 'and_ln883_1' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln883_7)   --->   "%and_ln883_2 = and i1 %and_ln883_1, %and_ln883" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 225 'and' 'and_ln883_2' <Predicate = (!icmp_ln630)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln883_7 = and i1 %and_ln883_6, %and_ln883_2" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 226 'and' 'and_ln883_7' <Predicate = (!icmp_ln630)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %Col_Loop_end, label %5" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:778->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 227 'br' <Predicate = (!icmp_ln630)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %p_dst_mat_data_V, i1 %and_ln883_7)" [../vitis_lib/vision/L1/include/common/xf_structs.hpp:695->../vitis_lib/vision/L1/include/features/xf_fast.hpp:779->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 228 'write' <Predicate = (!icmp_ln891)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:780->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 229 'br' <Predicate = (!icmp_ln891)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.53>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str14, i32 %tmp_5_i_i)" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:895->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 230 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (1.53ns)   --->   "%row_V = add i13 %t_V_2, 1" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 231 'add' 'row_V' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i" [../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'p_image_height' (../vitis_lib/vision/L1/include/features/xf_fast.hpp:924) [16]  (3.4 ns)

 <State 2>: 1.31ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln836', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:836->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [25]  (0.508 ns)
	blocking operation 0.8 ns on control path)

 <State 3>: 2.77ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [57]  (1.97 ns)
	blocking operation 0.8 ns on control path)

 <State 4>: 1.97ns
The critical path consists of the following:
	'phi' operation ('readind_val') with incoming values : ('add_ln856', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) ('readind_val', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [67]  (0 ns)
	'icmp' operation ('icmp_ln850', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:850->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [69]  (1.97 ns)

 <State 5>: 6.17ns
The critical path consists of the following:
	fifo read on port 'p_dst_data_V' (../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [78]  (3.4 ns)
	'store' operation ('store_ln856', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) of variable 'p_dst_data_V_read', ../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:856->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 on array 'buf[0].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 [87]  (2.77 ns)

 <State 6>: 1.9ns
The critical path consists of the following:
	'add' operation ('init_buf', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:846->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [97]  (1.9 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:861->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [104]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr_1', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [112]  (0 ns)
	'load' operation ('buf_0_V_load', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) on array 'buf[0].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 [113]  (2.77 ns)

 <State 8>: 6.9ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) on array 'buf[0].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 [113]  (2.77 ns)
	'mux' operation ('tmp_1', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [118]  (1.36 ns)
	'store' operation ('store_ln870', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) of variable 'tmp_1', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:870->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 on array 'buf[0].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 [119]  (2.77 ns)

 <State 9>: 5.77ns
The critical path consists of the following:
	'phi' operation ('row.V') with incoming values : ('row.V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [133]  (0 ns)
	'sub' operation ('ret.V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [143]  (1.54 ns)
	'sub' operation ('ret.V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [144]  (1.53 ns)
	'icmp' operation ('icmp_ln895_1', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [149]  (1.9 ns)
	'and' operation ('and_ln758_1', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [150]  (0.8 ns)

 <State 10>: 2.7ns
The critical path consists of the following:
	'phi' operation ('col.V') with incoming values : ('col.V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:630->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [164]  (0 ns)
	'icmp' operation ('icmp_ln887_2', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [173]  (1.9 ns)
	'and' operation ('and_ln636', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:636->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [174]  (0.8 ns)

 <State 11>: 6.17ns
The critical path consists of the following:
	fifo read on port 'p_dst_data_V' (../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [178]  (3.4 ns)
	'store' operation ('store_ln637', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) of variable 'p_dst_data_V_read_1', ../vitis_lib/vision/L1/include/common/xf_structs.hpp:665->../vitis_lib/vision/L1/include/features/xf_fast.hpp:637->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 on array 'buf[2].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 [190]  (2.77 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('buf_0_V_addr_3', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [198]  (0 ns)
	'load' operation ('buf_0_V_load_1', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) on array 'buf[0].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 [199]  (2.77 ns)

 <State 13>: 6.69ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load_1', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) on array 'buf[0].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:828->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914 [199]  (2.77 ns)
	'mux' operation ('tmp_3', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:759->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [204]  (1.36 ns)
	'select' operation ('buf_cop[0].V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:758->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [206]  (0 ns)
	'select' operation ('select_ln769', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:769->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [213]  (0.448 ns)
	'icmp' operation ('icmp_ln895_7', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:571->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [220]  (1.31 ns)
	'and' operation ('and_ln883_3', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [228]  (0 ns)
	'and' operation ('and_ln883_6', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [231]  (0.8 ns)

 <State 14>: 4.2ns
The critical path consists of the following:
	'and' operation ('and_ln883', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [225]  (0 ns)
	'and' operation ('and_ln883_2', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [227]  (0 ns)
	'and' operation ('op2.V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:568->../vitis_lib/vision/L1/include/features/xf_fast.hpp:776->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [232]  (0.8 ns)
	fifo write on port 'p_dst_mat_data_V' (../vitis_lib/vision/L1/include/common/xf_structs.hpp:695->../vitis_lib/vision/L1/include/features/xf_fast.hpp:779->../vitis_lib/vision/L1/include/features/xf_fast.hpp:881->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [236]  (3.4 ns)

 <State 15>: 1.54ns
The critical path consists of the following:
	'add' operation ('row.V', ../vitis_lib/vision/L1/include/features/xf_fast.hpp:875->../vitis_lib/vision/L1/include/features/xf_fast.hpp:924->../vitis_lib/vision/L1/include/common/xf_structs.hpp:507->../vitis_lib/vision/L1/include/common/xf_structs.hpp:650->../vitis_lib/vision/L1/include/common/xf_structs.hpp:651->../vitis_lib/vision/L1/include/features/xf_fast.hpp:914) [246]  (1.54 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
