
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    42643500                       # Number of ticks simulated
final_tick                                   42643500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158328                       # Simulator instruction rate (inst/s)
host_op_rate                                   166326                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               23252697                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733972                       # Number of bytes of host memory used
host_seconds                                     1.83                       # Real time elapsed on the host
sim_insts                                      290355                       # Number of instructions simulated
sim_ops                                        305026                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         23680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             129600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            19                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 19                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        907993012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        555301511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         76541560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         76541560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         76541560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         78042375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         76541560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         78042375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         27014668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         76541560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         79543189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         82544819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         79543189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         24013038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         84045634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         84045634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         84045634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         24013038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         84045634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         24013038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         79543189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         25513853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3039150164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    907993012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     76541560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     76541560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     76541560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     78042375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     76541560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     78042375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     76541560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     79543189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     82544819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     79543189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     84045634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     84045634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     84045634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     84045634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     79543189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2104142484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        28515483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28515483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        28515483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       907993012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       555301511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        76541560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        76541560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        76541560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        78042375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        76541560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        78042375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        27014668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        76541560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        79543189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        82544819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        79543189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        24013038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        84045634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        84045634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        84045634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        24013038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        84045634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        24013038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        79543189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        25513853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3067665647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         19                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       19                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 128000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  129664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        37                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      42635000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   19                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     42                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.149758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.854413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.870642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          197     47.58%     47.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           76     18.36%     65.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      5.31%     71.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      4.59%     75.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      3.86%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      2.66%     82.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.90%     85.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.93%     87.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53     12.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          414                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     87746500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               125246500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43873.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62623.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3001.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3040.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.35                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20848.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2706480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1476750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13088400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26695665                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               112500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               46622595                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1188.859083                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        49250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37880750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   211680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   115500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1310400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24724035                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1827000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30731415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            784.139700                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2906250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34998750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  9916                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            7421                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             945                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               6990                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  3332                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           47.668097                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   977                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                343                       # Number of system calls
system.cpu00.numCycles                          85288                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            19536                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        50149                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      9916                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             4309                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       29970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2029                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    6083                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 615                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            50524                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.162477                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.580751                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  40360     79.88%     79.88% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    839      1.66%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                    990      1.96%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    703      1.39%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                    715      1.42%     86.31% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    657      1.30%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                    721      1.43%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                    978      1.94%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   4561      9.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              50524                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.116265                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.587996                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  15046                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               26713                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    6397                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                1657                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  711                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1084                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                49690                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1170                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  711                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  16019                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  3021                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        13976                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    7048                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                9749                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                47625                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 2806                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  126                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 6630                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             54339                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              222311                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          57689                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               33016                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  21323                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              163                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          161                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    8083                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               7478                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              6899                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             555                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            461                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    45003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               307                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   33060                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1965                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         16583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        59128                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        50524                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.654342                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.909601                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             32651     64.62%     64.62% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              2686      5.32%     69.94% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             15187     30.06%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         50524                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               21717     65.69%     65.69% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                366      1.11%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               5503     16.65%     83.45% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              5471     16.55%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                33060                       # Type of FU issued
system.cpu00.iq.rate                         0.387628                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           118553                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           61892                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        32023                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                33032                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             74                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3276                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1778                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  711                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2352                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 457                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             45319                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             108                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                7478                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               6899                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              151                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 428                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          123                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          553                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                676                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               32636                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                5327                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             424                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           9                       # number of nop insts executed
system.cpu00.iew.exec_refs                      10677                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   5142                       # Number of branches executed
system.cpu00.iew.exec_stores                     5350                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.382656                       # Inst execution rate
system.cpu00.iew.wb_sent                        32247                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       32051                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   18248                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   40877                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.375797                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.446412                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         16595                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             642                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        47990                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.598604                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.282275                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        35023     72.98%     72.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         5025     10.47%     83.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         4907     10.23%     93.68% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1141      2.38%     96.05% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4          440      0.92%     96.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          734      1.53%     98.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          292      0.61%     99.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          141      0.29%     99.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          287      0.60%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        47990                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              23994                       # Number of instructions committed
system.cpu00.commit.committedOps                28727                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                         9323                       # Number of memory references committed
system.cpu00.commit.loads                        4202                       # Number of loads committed
system.cpu00.commit.membars                       116                       # Number of memory barriers committed
system.cpu00.commit.branches                     4480                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   24863                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                348                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          19042     66.29%     66.29% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           359      1.25%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     67.54% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     67.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     67.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.55% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.55% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          4202     14.63%     82.17% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         5121     17.83%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           28727                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 287                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                      92413                       # The number of ROB reads
system.cpu00.rob.rob_writes                     93190                       # The number of ROB writes
system.cpu00.timesIdled                           398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         34764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     23994                       # Number of Instructions Simulated
system.cpu00.committedOps                       28727                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.554555                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.554555                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.281329                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.281329                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  38802                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 18245                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  112780                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  18592                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 12174                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  122                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              34                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         187.705140                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              7750                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             343                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           22.594752                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   187.705140                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.183306                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.183306                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.301758                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           20586                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          20586                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         4761                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          4761                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         2883                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         2883                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           51                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         7644                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           7644                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         7647                       # number of overall hits
system.cpu00.dcache.overall_hits::total          7647                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          261                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          261                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2085                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2085                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            6                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2346                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2346                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2346                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2346                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     15176498                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     15176498                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    127914469                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    127914469                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       164250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       164250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    143090967                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    143090967                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    143090967                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    143090967                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         5022                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         5022                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         4968                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         4968                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data         9990                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total         9990                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data         9993                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total         9993                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.051971                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.051971                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.419686                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.419686                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.234835                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.234835                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.234764                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.234764                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 58147.501916                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 58147.501916                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 61349.865228                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 61349.865228                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        27375                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        27375                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 60993.592072                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 60993.592072                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 60993.592072                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 60993.592072                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    30.466667                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu00.dcache.writebacks::total              19                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          100                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         1865                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         1865                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         1965                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         1965                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         1965                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         1965                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          220                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          220                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            6                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          381                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          381                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          381                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data      9831500                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total      9831500                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     14853754                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     14853754                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       145250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       145250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     24685254                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     24685254                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     24685254                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     24685254                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.032059                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.032059                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.044283                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.044283                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.038138                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.038138                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.038127                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.038127                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 61065.217391                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 61065.217391                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 67517.063636                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 67517.063636                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 24208.333333                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24208.333333                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 64790.692913                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 64790.692913                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 64790.692913                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 64790.692913                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             228                       # number of replacements
system.cpu00.icache.tags.tagsinuse         256.944273                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              5302                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             605                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            8.763636                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   256.944273                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.501844                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.501844                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           12771                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          12771                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         5302                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          5302                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         5302                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           5302                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         5302                       # number of overall hits
system.cpu00.icache.overall_hits::total          5302                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          781                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          781                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          781                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          781                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          781                       # number of overall misses
system.cpu00.icache.overall_misses::total          781                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     45118000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     45118000                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     45118000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     45118000                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     45118000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     45118000                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         6083                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         6083                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         6083                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         6083                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         6083                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         6083                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.128391                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.128391                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.128391                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.128391                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.128391                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.128391                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 57769.526248                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 57769.526248                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 57769.526248                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 57769.526248                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 57769.526248                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 57769.526248                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          175                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          175                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          175                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          606                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          606                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          606                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     35074750                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     35074750                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     35074750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     35074750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     35074750                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     35074750                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.099622                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.099622                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.099622                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.099622                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.099622                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.099622                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 57879.125413                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 57879.125413                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 57879.125413                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 57879.125413                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 57879.125413                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 57879.125413                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                  7731                       # Number of BP lookups
system.cpu01.branchPred.condPredicted            7203                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             141                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               5684                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  3863                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.962702                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   223                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          23774                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             2791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        33605                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                      7731                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             4086                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       15050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   359                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    1173                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            18043                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.976334                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.336742                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  12991     72.00%     72.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    233      1.29%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                     77      0.43%     73.72% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    203      1.13%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    145      0.80%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    195      1.08%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    156      0.86%     77.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                    172      0.95%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   3871     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              18043                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.325187                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.413519                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   2753                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               10756                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    1326                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                3055                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  152                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                247                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                32692                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  152                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   3871                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                   653                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2077                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    3227                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                8062                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                32025                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 7983                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands             54357                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              155212                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          43252                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               47503                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   6850                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   15053                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               4743                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1060                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             310                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            145                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    31443                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                93                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   28031                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             637                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        17958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        18043                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.553566                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.818564                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              3815     21.14%     21.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               425      2.36%     23.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             13803     76.50%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         18043                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               22896     81.68%     81.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                196      0.70%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.38% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               4253     15.17%     97.55% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               686      2.45%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                28031                       # Type of FU issued
system.cpu01.iq.rate                         1.179061                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads            74742                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           36053                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        27746                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                28031                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          842                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          428                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  152                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   484                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                  79                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             31539                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                4743                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1060                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               46                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  78                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           41                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                125                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               27934                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                4194                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts              97                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       4868                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                   6328                       # Number of branches executed
system.cpu01.iew.exec_stores                      674                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.174981                       # Inst execution rate
system.cpu01.iew.wb_sent                        27794                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       27746                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   20016                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   40037                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.167073                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.499938                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4444                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             114                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        17409                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.552588                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.740621                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         5373     30.86%     30.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         6381     36.65%     67.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1544      8.87%     76.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1851     10.63%     87.02% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4           41      0.24%     87.25% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         1885     10.83%     98.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           72      0.41%     98.50% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          110      0.63%     99.13% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8          152      0.87%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        17409                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              26087                       # Number of instructions committed
system.cpu01.commit.committedOps                27029                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         4533                       # Number of memory references committed
system.cpu01.commit.loads                        3901                       # Number of loads committed
system.cpu01.commit.membars                        39                       # Number of memory barriers committed
system.cpu01.commit.branches                     6220                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   20972                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                101                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          22301     82.51%     82.51% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           195      0.72%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          3901     14.43%     97.66% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          632      2.34%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           27029                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                 152                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      48353                       # The number of ROB reads
system.cpu01.rob.rob_writes                     63649                       # The number of ROB writes
system.cpu01.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      61513                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     26087                       # Number of Instructions Simulated
system.cpu01.committedOps                       27029                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.911335                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.911335                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.097291                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.097291                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  37499                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 12274                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                   95961                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  36319                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  5516                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           6.870051                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              4603                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          127.861111                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     6.870051                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.006709                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.006709                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            9536                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           9536                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         4005                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          4005                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          597                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          597                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data         4602                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           4602                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         4604                       # number of overall hits
system.cpu01.dcache.overall_hits::total          4604                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data           97                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          122                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          122                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          123                       # number of overall misses
system.cpu01.dcache.overall_misses::total          123                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      5194697                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      5194697                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      2934502                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      2934502                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        92998                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        92998                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data      8129199                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total      8129199                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data      8129199                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total      8129199                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         4102                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         4102                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          622                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          622                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         4724                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         4724                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         4727                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         4727                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.023647                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.023647                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.040193                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.040193                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.025826                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.025826                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.026021                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026021                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 53553.577320                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 53553.577320                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 117380.080000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 117380.080000                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 13285.428571                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 13285.428571                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9375                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 66632.778689                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 66632.778689                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 66091.048780                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 66091.048780                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     7.250000                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          135                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           57                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           72                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           72                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           40                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           50                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           51                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      1789005                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      1789005                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       907499                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       907499                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        71002                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        71002                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      2696504                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      2696504                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      2705504                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      2705504                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.009751                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.009751                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.016077                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.016077                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.010584                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.010584                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.010789                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.010789                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 44725.125000                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 44725.125000                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 90749.900000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 90749.900000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 10143.142857                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10143.142857                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         7125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 53930.080000                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 53930.080000                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 53049.098039                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 53049.098039                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          10.337292                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1098                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           21.529412                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.337292                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.020190                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.020190                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            2397                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           2397                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1098                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1098                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1098                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1098                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1098                       # number of overall hits
system.cpu01.icache.overall_hits::total          1098                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           75                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           75                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           75                       # number of overall misses
system.cpu01.icache.overall_misses::total           75                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      8104000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      8104000                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      8104000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      8104000                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      8104000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      8104000                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1173                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1173                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1173                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1173                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.063939                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.063939                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.063939                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.063939                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.063939                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.063939                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 108053.333333                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 108053.333333                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 108053.333333                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 108053.333333                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 108053.333333                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 108053.333333                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           24                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           24                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5633250                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5633250                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5633250                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5633250                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5633250                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5633250                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.043478                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.043478                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.043478                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.043478                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.043478                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.043478                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 110455.882353                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 110455.882353                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 110455.882353                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 110455.882353                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 110455.882353                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 110455.882353                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                  7177                       # Number of BP lookups
system.cpu02.branchPred.condPredicted            6663                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             138                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               5225                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  3568                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           68.287081                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   209                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          23247                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             2611                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        31367                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                      7177                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             3777                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       14523                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   345                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    1127                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            17329                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.923885                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.306278                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  12600     72.71%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    223      1.29%     74.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                     71      0.41%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    189      1.09%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    135      0.78%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    185      1.07%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    147      0.85%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                    172      0.99%     79.19% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   3607     20.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              17329                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.308728                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.349292                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   2592                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               10500                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    1266                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                2825                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                243                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                30513                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   3628                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1070                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2019                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    3023                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                7443                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                29890                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 7372                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands             50484                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              144859                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          40393                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               43907                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   6576                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   13918                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               4434                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1041                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             281                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    29329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                86                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   25975                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             631                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        17590                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        17329                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.498932                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.853616                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4147     23.93%     23.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               389      2.24%     26.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             12793     73.82%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         17329                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               21199     81.61%     81.61% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                196      0.75%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.37% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               3952     15.21%     97.58% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               628      2.42%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                25975                       # Type of FU issued
system.cpu02.iq.rate                         1.117348                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads            69910                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           33852                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        25709                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                25975                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          824                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          466                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           53                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   475                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 467                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             29418                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                4434                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1041                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 466                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                123                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               25885                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                3895                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts              90                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       4511                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   5849                       # Number of branches executed
system.cpu02.iew.exec_stores                      616                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.113477                       # Inst execution rate
system.cpu02.iew.wb_sent                        25756                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       25709                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   18575                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   37138                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.105906                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.500162                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4368                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        16708                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.495451                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.732114                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         5574     33.36%     33.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5906     35.35%     68.71% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1425      8.53%     77.24% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1714     10.26%     87.50% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4           53      0.32%     87.81% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         1726     10.33%     98.14% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           65      0.39%     98.53% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          104      0.62%     99.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          141      0.84%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        16708                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              24131                       # Number of instructions committed
system.cpu02.commit.committedOps                24986                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         4185                       # Number of memory references committed
system.cpu02.commit.loads                        3610                       # Number of loads committed
system.cpu02.commit.membars                        36                       # Number of memory barriers committed
system.cpu02.commit.branches                     5741                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   19393                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 92                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          20606     82.47%     82.47% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           195      0.78%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.25% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          3610     14.45%     97.70% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          575      2.30%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           24986                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 141                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      45583                       # The number of ROB reads
system.cpu02.rob.rob_writes                     59394                       # The number of ROB writes
system.cpu02.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      62040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     24131                       # Number of Instructions Simulated
system.cpu02.committedOps                       24986                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.963367                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.963367                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.038026                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.038026                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  34776                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 11420                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                   88944                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  33588                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  5147                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           6.914571                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              4260                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              38                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          112.105263                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     6.914571                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.006753                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.006753                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses            8840                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses           8840                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         3717                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          3717                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          542                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          542                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         4259                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           4259                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         4261                       # number of overall hits
system.cpu02.dcache.overall_hits::total          4261                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data           98                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           26                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          124                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          125                       # number of overall misses
system.cpu02.dcache.overall_misses::total          125                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      6426188                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      6426188                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      3678000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      3678000                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        51500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        51500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     10104188                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     10104188                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     10104188                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     10104188                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         3815                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         3815                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          568                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          568                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         4383                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         4383                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         4386                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         4386                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.025688                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.025688                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.045775                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.045775                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.028291                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.028291                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.028500                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.028500                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 65573.346939                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 65573.346939                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 141461.538462                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 141461.538462                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data        12875                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total        12875                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data        12500                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 81485.387097                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 81485.387097                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 80833.504000                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 80833.504000                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          160                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           59                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           76                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           76                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           39                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            4                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           48                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           49                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      2116256                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      2116256                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1137750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1137750                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        39500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        39500                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      3254006                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      3254006                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      3263506                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      3263506                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.010223                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.010223                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.015845                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.015845                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.010951                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.010951                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.011172                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.011172                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 54262.974359                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 54262.974359                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 126416.666667                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 126416.666667                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         9875                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9875                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         9500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 67791.791667                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 67791.791667                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 66602.163265                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 66602.163265                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse           9.990152                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1055                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           20.686275                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     9.990152                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.019512                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.019512                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            2305                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           2305                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1055                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1055                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1055                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1055                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1055                       # number of overall hits
system.cpu02.icache.overall_hits::total          1055                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           72                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           72                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           72                       # number of overall misses
system.cpu02.icache.overall_misses::total           72                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      7338750                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      7338750                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      7338750                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      7338750                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      7338750                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      7338750                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1127                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1127                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1127                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1127                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1127                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1127                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.063886                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.063886                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.063886                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.063886                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.063886                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.063886                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 101927.083333                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 101927.083333                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 101927.083333                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 101927.083333                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 101927.083333                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 101927.083333                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          123                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           21                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           21                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           51                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           51                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5667000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5667000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5667000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5667000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5667000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5667000                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.045253                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.045253                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.045253                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.045253                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.045253                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.045253                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 111117.647059                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 111117.647059                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 111117.647059                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 111117.647059                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 111117.647059                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 111117.647059                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                  7107                       # Number of BP lookups
system.cpu03.branchPred.condPredicted            6595                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             138                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups               5141                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  3533                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           68.722039                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   209                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          22924                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        31086                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                      7107                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             3742                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       14166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   345                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    1125                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            17019                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.941830                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.315530                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  12327     72.43%     72.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    223      1.31%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                     71      0.42%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    188      1.10%     75.26% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    135      0.79%     76.06% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    185      1.09%     77.14% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    147      0.86%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                    172      1.01%     79.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   3571     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              17019                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.310024                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.356046                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   2591                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               10224                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    1259                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2799                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  145                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                242                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                30239                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  145                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   3617                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   974                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1920                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    2999                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                7363                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                29626                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 7295                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands             50010                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              143568                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          40030                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               43458                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   6541                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   13878                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               4401                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1033                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             279                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            130                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    29058                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                86                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   25730                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             620                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        17498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        17019                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.511840                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.845524                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              3957     23.25%     23.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               394      2.32%     25.57% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             12668     74.43%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         17019                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               20981     81.54%     81.54% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                196      0.76%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.30% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               3923     15.25%     97.55% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               630      2.45%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                25730                       # Type of FU issued
system.cpu03.iq.rate                         1.122404                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads            69099                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           33541                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        25461                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                25730                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          819                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          456                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  145                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   475                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 449                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             29147                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                4401                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1033                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               42                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 448                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                122                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               25638                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                3865                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts              92                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       4483                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   5791                       # Number of branches executed
system.cpu03.iew.exec_stores                      618                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.118391                       # Inst execution rate
system.cpu03.iew.wb_sent                        25504                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       25461                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   18380                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   36725                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.110670                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.500477                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4327                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        16403                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.509175                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.735486                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5387     32.84%     32.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         5831     35.55%     68.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1421      8.66%     77.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1696     10.34%     87.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4           28      0.17%     87.56% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         1736     10.58%     98.15% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           64      0.39%     98.54% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          102      0.62%     99.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8          138      0.84%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        16403                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              23900                       # Number of instructions committed
system.cpu03.commit.committedOps                24755                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         4159                       # Number of memory references committed
system.cpu03.commit.loads                        3582                       # Number of loads committed
system.cpu03.commit.membars                        36                       # Number of memory barriers committed
system.cpu03.commit.branches                     5682                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   19221                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 92                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          20401     82.41%     82.41% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           195      0.79%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          3582     14.47%     97.67% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          577      2.33%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           24755                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                 138                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      45009                       # The number of ROB reads
system.cpu03.rob.rob_writes                     58845                       # The number of ROB writes
system.cpu03.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5905                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      62363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     23900                       # Number of Instructions Simulated
system.cpu03.committedOps                       24755                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.959163                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.959163                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.042575                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.042575                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  34429                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 11320                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                   88104                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  33201                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  5121                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           6.616073                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              4236                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              37                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          114.486486                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     6.616073                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.006461                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.006461                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses            8777                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses           8777                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         3690                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          3690                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          545                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          545                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data         4235                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           4235                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         4237                       # number of overall hits
system.cpu03.dcache.overall_hits::total          4237                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data           90                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           23                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            5                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            4                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          113                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          113                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          114                       # number of overall misses
system.cpu03.dcache.overall_misses::total          114                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      5569112                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      5569112                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3346748                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3346748                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        68497                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        68497                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        38499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      8915860                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      8915860                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      8915860                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      8915860                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         3780                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         3780                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          568                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          568                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         4348                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         4348                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         4351                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         4351                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.023810                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.023810                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.040493                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.040493                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.714286                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.025989                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.025989                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.026201                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.026201                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 61879.022222                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 61879.022222                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 145510.782609                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 145510.782609                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 13699.400000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 13699.400000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  9624.750000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  9624.750000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 78901.415929                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 78901.415929                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 78209.298246                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 78209.298246                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets           87                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     7.250000                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           52                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           14                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           66                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           66                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           38                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data            9                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           47                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           48                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1981767                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1981767                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1069751                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1069751                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        51003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        51003                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      3051518                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      3051518                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      3061018                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      3061018                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.010053                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.010053                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.015845                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.015845                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.010810                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.010810                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.011032                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.011032                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 52151.763158                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 52151.763158                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 118861.222222                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 118861.222222                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 10200.600000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10200.600000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  7000.250000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 64925.914894                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 64925.914894                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 63771.208333                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 63771.208333                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse           9.838458                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1053                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           20.647059                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.838458                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.019216                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.019216                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            2301                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           2301                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1053                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1053                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1053                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1053                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1053                       # number of overall hits
system.cpu03.icache.overall_hits::total          1053                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           72                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           72                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           72                       # number of overall misses
system.cpu03.icache.overall_misses::total           72                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      7178750                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      7178750                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      7178750                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      7178750                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      7178750                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      7178750                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1125                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1125                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1125                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1125                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1125                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1125                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.064000                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.064000                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.064000                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.064000                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.064000                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.064000                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 99704.861111                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 99704.861111                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 99704.861111                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 99704.861111                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 99704.861111                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 99704.861111                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          142                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           21                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           21                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5656250                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5656250                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5656250                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5656250                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5656250                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5656250                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.045333                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.045333                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.045333                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.045333                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.045333                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.045333                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 110906.862745                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 110906.862745                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 110906.862745                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 110906.862745                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 110906.862745                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 110906.862745                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                  6643                       # Number of BP lookups
system.cpu04.branchPred.condPredicted            6112                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             148                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               4800                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  3293                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           68.604167                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   209                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          21930                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2681                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        29370                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                      6643                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             3502                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       13935                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   361                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    1159                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16819                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.863726                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.259003                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  12327     73.29%     73.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    220      1.31%     74.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                     69      0.41%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    191      1.14%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    137      0.81%     76.96% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    225      1.34%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    142      0.84%     79.14% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                    174      1.03%     80.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   3334     19.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16819                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.302918                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.339261                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   2574                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               10272                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    1245                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2575                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  152                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                245                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                28392                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  152                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   3528                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  1207                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2318                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    2834                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                6779                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                27722                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 6703                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands             46403                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              134276                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          37407                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               39997                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   6403                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   12741                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               4132                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores               997                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             264                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    27045                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   23843                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             606                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        16925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16819                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.417623                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.894966                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4690     27.89%     27.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               415      2.47%     30.35% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             11714     69.65%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16819                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               19372     81.25%     81.25% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                196      0.82%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.07% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               3673     15.40%     97.48% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               602      2.52%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                23843                       # Type of FU issued
system.cpu04.iq.rate                         1.087232                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            65111                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           31473                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        23555                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                23843                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          809                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          448                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  152                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   456                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 510                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             27156                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              72                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                4132                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts                997                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 508                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           37                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                131                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               23742                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                3618                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             101                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       4208                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   5335                       # Number of branches executed
system.cpu04.iew.exec_stores                      590                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.082627                       # Inst execution rate
system.cpu04.iew.wb_sent                        23601                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       23555                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   16982                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   33876                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.074099                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.501299                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4250                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             120                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        16211                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.408982                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.727280                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         6070     37.44%     37.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         5367     33.11%     70.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1317      8.12%     78.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1547      9.54%     88.22% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4           28      0.17%     88.39% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         1583      9.76%     98.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           64      0.39%     98.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           92      0.57%     99.12% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8          143      0.88%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        16211                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              22044                       # Number of instructions committed
system.cpu04.commit.committedOps                22841                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         3872                       # Number of memory references committed
system.cpu04.commit.loads                        3323                       # Number of loads committed
system.cpu04.commit.membars                        34                       # Number of memory barriers committed
system.cpu04.commit.branches                     5222                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   17757                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 86                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          18774     82.19%     82.19% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           195      0.85%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.05% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          3323     14.55%     97.60% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          549      2.40%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           22841                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                 143                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      42847                       # The number of ROB reads
system.cpu04.rob.rob_writes                     54855                       # The number of ROB writes
system.cpu04.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      63357                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     22044                       # Number of Instructions Simulated
system.cpu04.committedOps                       22841                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.994829                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.994829                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.005198                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.005198                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  31856                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 10555                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                   81678                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  30522                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  4849                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           6.783619                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              3935                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              38                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          103.552632                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     6.783619                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.006625                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.006625                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            8214                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           8214                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         3425                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          3425                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          509                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          509                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data         3934                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           3934                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         3936                       # number of overall hits
system.cpu04.dcache.overall_hits::total          3936                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data           95                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           95                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           23                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           15                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          118                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          118                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          119                       # number of overall misses
system.cpu04.dcache.overall_misses::total          119                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      7253936                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      7253936                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3876248                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3876248                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       234987                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       234987                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        37500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     11130184                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     11130184                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     11130184                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     11130184                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         3520                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         3520                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          532                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          532                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         4052                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         4052                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         4055                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         4055                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.026989                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.026989                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.043233                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.043233                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.029121                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.029121                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.029346                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.029346                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 76357.221053                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 76357.221053                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 168532.521739                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 168532.521739                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 15665.800000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 15665.800000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         9375                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 94323.593220                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 94323.593220                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 93530.957983                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 93530.957983                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          289                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     9.666667                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          289                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           56                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           14                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           70                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           70                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           39                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data            9                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           48                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           49                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      2090758                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      2090758                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1145501                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1145501                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       183013                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       183013                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      3236259                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      3236259                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      3245759                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      3245759                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.011080                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.011080                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.016917                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.016917                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.011846                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.011846                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.012084                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.012084                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 53609.179487                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 53609.179487                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 127277.888889                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 127277.888889                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 12200.866667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12200.866667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         7125                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 67422.062500                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 67422.062500                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 66239.979592                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 66239.979592                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse           9.745302                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1084                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           20.846154                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     9.745302                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.019034                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.019034                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            2370                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           2370                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1084                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1084                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1084                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1084                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1084                       # number of overall hits
system.cpu04.icache.overall_hits::total          1084                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           75                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           75                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           75                       # number of overall misses
system.cpu04.icache.overall_misses::total           75                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      7563250                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      7563250                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      7563250                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      7563250                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      7563250                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      7563250                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1159                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1159                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1159                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1159                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1159                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1159                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.064711                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.064711                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.064711                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.064711                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.064711                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.064711                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 100843.333333                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 100843.333333                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 100843.333333                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 100843.333333                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 100843.333333                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 100843.333333                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          158                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           23                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           23                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           23                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5501750                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5501750                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5501750                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5501750                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5501750                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5501750                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.044866                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.044866                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.044866                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.044866                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.044866                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.044866                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 105802.884615                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 105802.884615                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 105802.884615                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 105802.884615                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 105802.884615                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 105802.884615                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  6639                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6137                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             138                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               4647                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  3313                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           71.293308                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   189                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          21378                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2655                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        28665                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      6639                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             3502                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       13526                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   341                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    1014                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            16392                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.861823                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.264143                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  12037     73.43%     73.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    206      1.26%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                     72      0.44%     75.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    188      1.15%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    134      0.82%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    185      1.13%     78.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    133      0.81%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    150      0.92%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   3287     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              16392                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.310553                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.340864                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   2648                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                9824                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    1185                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2591                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  143                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                238                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                28010                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  143                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   3600                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                   579                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         2464                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    2794                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                6811                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                27423                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 6740                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                    1                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands             46369                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              132843                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          36943                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               40633                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   5733                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           58                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   12760                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               4052                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores               921                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             279                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            146                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    26829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               104                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   24121                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             523                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          3746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        14428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        16392                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.471510                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.866992                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              4118     25.12%     25.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               427      2.60%     27.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             11847     72.27%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         16392                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               19646     81.45%     81.45% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                196      0.81%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.26% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               3681     15.26%     97.52% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               598      2.48%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                24121                       # Type of FU issued
system.cpu05.iq.rate                         1.128309                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            65157                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           30688                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        23855                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                24121                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          686                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          369                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  143                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   392                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             26936                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                4052                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts                921                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           36                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                120                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               24028                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                3630                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts              93                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       4217                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5418                       # Number of branches executed
system.cpu05.iew.exec_stores                      587                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.123959                       # Inst execution rate
system.cpu05.iew.wb_sent                        23895                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       23855                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   17197                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   34268                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.115867                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.501838                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          3671                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             111                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        15857                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.462256                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.723613                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         5487     34.60%     34.60% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         5519     34.80%     69.41% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1329      8.38%     77.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1591     10.03%     87.82% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4           78      0.49%     88.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         1564      9.86%     98.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           59      0.37%     98.55% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7           89      0.56%     99.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8          141      0.89%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        15857                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              22390                       # Number of instructions committed
system.cpu05.commit.committedOps                23187                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         3918                       # Number of memory references committed
system.cpu05.commit.loads                        3366                       # Number of loads committed
system.cpu05.commit.membars                        34                       # Number of memory barriers committed
system.cpu05.commit.branches                     5308                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   18017                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 86                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          19074     82.26%     82.26% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           195      0.84%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.10% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          3366     14.52%     97.62% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          552      2.38%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           23187                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                 141                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      42262                       # The number of ROB reads
system.cpu05.rob.rob_writes                     54334                       # The number of ROB writes
system.cpu05.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          4986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      63909                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     22390                       # Number of Instructions Simulated
system.cpu05.committedOps                       23187                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.954801                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.954801                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.047338                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.047338                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  32259                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 10650                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                   82611                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  31007                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  4888                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   73                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           6.677372                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              3943                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              37                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          106.567568                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     6.677372                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.006521                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.006521                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            8258                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           8258                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         3435                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          3435                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          509                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          509                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            4                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         3944                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           3944                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         3946                       # number of overall hits
system.cpu05.dcache.overall_hits::total          3946                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          101                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           23                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           14                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            7                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          124                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          125                       # number of overall misses
system.cpu05.dcache.overall_misses::total          125                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      5796945                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      5796945                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      2830750                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      2830750                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       248990                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       248990                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        88500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        88500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      8627695                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      8627695                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      8627695                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      8627695                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         3536                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         3536                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          532                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          532                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         4068                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         4068                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         4071                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         4071                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.028563                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.028563                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.043233                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.043233                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.030482                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.030482                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.030705                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.030705                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 57395.495050                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 57395.495050                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 123076.086957                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 123076.086957                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data        17785                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total        17785                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5357                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 69578.185484                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 69578.185484                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 69021.560000                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 69021.560000                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          250                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     6.800000                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          250                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           62                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           14                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           76                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           76                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           39                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data            9                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           14                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            7                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           48                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           49                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1776005                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1776005                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data       811000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total       811000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       202510                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       202510                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        76500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      2587005                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      2587005                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      2596505                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      2596505                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.011029                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.011029                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.016917                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.016917                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.011799                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.011799                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.012036                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.012036                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 45538.589744                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 45538.589744                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 90111.111111                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 90111.111111                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data        14465                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14465                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  3857.285714                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 53895.937500                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 53895.937500                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 52989.897959                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 52989.897959                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           9.444682                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               930                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           18.235294                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     9.444682                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.018447                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.018447                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            2079                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           2079                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst          930                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total           930                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst          930                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total            930                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst          930                       # number of overall hits
system.cpu05.icache.overall_hits::total           930                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           84                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           84                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           84                       # number of overall misses
system.cpu05.icache.overall_misses::total           84                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      8214000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      8214000                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      8214000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      8214000                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      8214000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      8214000                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1014                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1014                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1014                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1014                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1014                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1014                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.082840                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.082840                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.082840                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.082840                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.082840                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.082840                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 97785.714286                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 97785.714286                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 97785.714286                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 97785.714286                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 97785.714286                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 97785.714286                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    89.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           33                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           33                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           33                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           51                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           51                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5432750                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5432750                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5432750                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5432750                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5432750                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5432750                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.050296                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.050296                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.050296                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.050296                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.050296                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.050296                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 106524.509804                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 106524.509804                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 106524.509804                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 106524.509804                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 106524.509804                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 106524.509804                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                  5599                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            5146                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             126                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               3992                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  2755                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           69.013026                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   161                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          20922                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2542                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        24971                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                      5599                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             2916                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       11759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   311                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                     995                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            14497                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.836518                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.249581                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  10703     73.83%     73.83% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    186      1.28%     75.11% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                     58      0.40%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    150      1.03%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    113      0.78%     77.33% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    153      1.06%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    124      0.86%     79.24% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                    169      1.17%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   2841     19.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              14497                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.267613                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.193528                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   2388                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                8718                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    1076                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2186                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  128                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                209                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                24245                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  128                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3200                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  1009                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2001                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    2425                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                5733                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                23692                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 5678                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             39476                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              114827                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          32081                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               34086                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   5386                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   10825                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               3594                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores               871                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             222                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            106                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    23172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                73                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   20356                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             527                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          3725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        14860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        14497                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.404153                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.901123                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4140     28.56%     28.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               358      2.47%     31.03% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              9999     68.97%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         14497                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               16470     80.91%     80.91% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                196      0.96%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.87% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               3166     15.55%     97.43% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               524      2.57%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                20356                       # Type of FU issued
system.cpu06.iq.rate                         0.972947                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            55736                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           26978                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        20109                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                20356                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          734                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  128                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   400                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 565                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             23248                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                3594                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts                871                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 564                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                109                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               20277                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                3117                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts              79                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       3631                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   4517                       # Number of branches executed
system.cpu06.iew.exec_stores                      514                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.969171                       # Inst execution rate
system.cpu06.iew.wb_sent                        20147                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       20109                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   14502                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   28864                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.961141                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.502425                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          3662                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts              99                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        13972                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.397080                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.725799                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         5314     38.03%     38.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         4567     32.69%     70.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         1138      8.14%     78.86% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1325      9.48%     88.35% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4           25      0.18%     88.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         1346      9.63%     98.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           50      0.36%     98.52% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7           84      0.60%     99.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8          123      0.88%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        13972                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              18835                       # Number of instructions committed
system.cpu06.commit.committedOps                19520                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         3333                       # Number of memory references committed
system.cpu06.commit.loads                        2860                       # Number of loads committed
system.cpu06.commit.membars                        30                       # Number of memory barriers committed
system.cpu06.commit.branches                     4431                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   15207                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 74                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          15992     81.93%     81.93% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           195      1.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.93% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          2860     14.65%     97.58% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          473      2.42%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           19520                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                 123                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      36758                       # The number of ROB reads
system.cpu06.rob.rob_writes                     46958                       # The number of ROB writes
system.cpu06.timesIdled                            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      64365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     18835                       # Number of Instructions Simulated
system.cpu06.committedOps                       19520                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.110804                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.110804                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.900249                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.900249                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  27259                       # number of integer regfile reads
system.cpu06.int_regfile_writes                  9105                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                   69786                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  25828                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  4256                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           6.754336                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              3389                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              42                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           80.690476                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     6.754336                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.006596                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.006596                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           42                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.041016                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            7076                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           7076                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         2945                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          2945                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          441                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          441                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data         3386                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           3386                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         3388                       # number of overall hits
system.cpu06.dcache.overall_hits::total          3388                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data           89                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           24                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            5                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          113                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          113                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          114                       # number of overall misses
system.cpu06.dcache.overall_misses::total          114                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      6156500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      6156500                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3585750                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3585750                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       106498                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       106498                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data      9742250                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total      9742250                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data      9742250                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total      9742250                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         3034                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         3034                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          465                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          465                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         3499                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         3499                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         3502                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         3502                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.029334                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.029334                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.051613                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.051613                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.032295                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.032295                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.032553                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.032553                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 69174.157303                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 69174.157303                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 149406.250000                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 149406.250000                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 21299.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 21299.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 86214.601770                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 86214.601770                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 85458.333333                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 85458.333333                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           29                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     7.250000                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           49                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           14                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           63                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           63                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           40                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           50                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           51                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      2419250                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      2419250                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1137750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1137750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        88502                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        88502                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      3557000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      3557000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      3566500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      3566500                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.013184                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.013184                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.021505                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.021505                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.014290                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.014290                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.014563                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.014563                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 60481.250000                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 60481.250000                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data       113775                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total       113775                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 17700.400000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17700.400000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data        71140                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total        71140                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 69931.372549                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 69931.372549                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           9.168555                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs               922                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           17.730769                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     9.168555                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.017907                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.017907                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            2042                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           2042                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst          922                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total           922                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst          922                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total            922                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst          922                       # number of overall hits
system.cpu06.icache.overall_hits::total           922                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           73                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           73                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           73                       # number of overall misses
system.cpu06.icache.overall_misses::total           73                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      7558000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      7558000                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      7558000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      7558000                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      7558000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      7558000                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst          995                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total          995                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst          995                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total          995                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst          995                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total          995                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.073367                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.073367                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.073367                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.073367                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.073367                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.073367                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 103534.246575                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 103534.246575                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 103534.246575                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 103534.246575                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 103534.246575                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 103534.246575                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs    83.500000                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           21                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           21                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           21                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           52                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           52                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5854750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5854750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5854750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5854750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5854750                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5854750                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.052261                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.052261                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.052261                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.052261                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.052261                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.052261                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 112591.346154                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 112591.346154                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 112591.346154                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 112591.346154                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 112591.346154                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 112591.346154                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  6365                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5879                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             131                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               4215                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  3135                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.377224                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   183                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          20258                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             2556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        27579                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      6365                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             3318                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       12380                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   323                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                     984                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            15127                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.942289                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.316631                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  10958     72.44%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    197      1.30%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     67      0.44%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    164      1.08%     75.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    115      0.76%     76.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    167      1.10%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    128      0.85%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    153      1.01%     78.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   3178     21.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              15127                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.314197                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.361388                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   2553                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                8821                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    1139                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2479                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  134                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                230                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                26929                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  134                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3463                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                   451                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1866                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    2681                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                6531                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                26377                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 6466                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands             44556                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              127791                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          35573                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               39003                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   5552                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               58                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   12184                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               3912                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores               920                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             257                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            126                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    25910                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                92                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   23131                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             516                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          3739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        14611                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        15127                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.529120                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.834235                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              3379     22.34%     22.34% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               365      2.41%     24.75% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             11383     75.25%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         15127                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               18844     81.47%     81.47% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                196      0.85%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.31% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               3525     15.24%     97.55% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               566      2.45%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                23131                       # Type of FU issued
system.cpu07.iq.rate                         1.141821                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            61905                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           29748                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        22895                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                23131                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          676                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          395                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           41                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  134                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   392                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             26005                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                3912                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts                920                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                113                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               23049                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                3478                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts              82                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       4033                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   5186                       # Number of branches executed
system.cpu07.iew.exec_stores                      555                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.137773                       # Inst execution rate
system.cpu07.iew.wb_sent                        22933                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       22895                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   16520                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   32937                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.130171                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.501564                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          3678                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             104                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        14600                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.524863                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.742813                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         4685     32.09%     32.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         5269     36.09%     68.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1261      8.64%     76.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1520     10.41%     87.23% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4           85      0.58%     87.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         1486     10.18%     97.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           61      0.42%     98.40% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7           88      0.60%     99.01% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8          145      0.99%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        14600                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              21495                       # Number of instructions committed
system.cpu07.commit.committedOps                22263                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         3761                       # Number of memory references committed
system.cpu07.commit.loads                        3236                       # Number of loads committed
system.cpu07.commit.membars                        33                       # Number of memory barriers committed
system.cpu07.commit.branches                     5090                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   17306                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 83                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          18307     82.23%     82.23% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           195      0.88%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.11% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          3236     14.54%     97.64% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          525      2.36%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           22263                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                 145                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      40097                       # The number of ROB reads
system.cpu07.rob.rob_writes                     52473                       # The number of ROB writes
system.cpu07.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      65029                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     21495                       # Number of Instructions Simulated
system.cpu07.committedOps                       22263                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.942452                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.942452                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.061062                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.061062                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  30981                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 10241                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                   79242                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  29759                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  4681                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           6.326533                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              3804                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          105.666667                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     6.326533                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.006178                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.006178                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           36                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            7932                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           7932                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3315                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3315                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          488                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          488                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data         3803                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           3803                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         3805                       # number of overall hits
system.cpu07.dcache.overall_hits::total          3805                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data           95                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           95                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           26                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            8                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          121                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          121                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          122                       # number of overall misses
system.cpu07.dcache.overall_misses::total          122                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      4583717                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      4583717                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      2323498                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      2323498                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       143500                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       143500                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data      6907215                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total      6907215                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data      6907215                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total      6907215                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         3410                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         3410                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          514                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          514                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         3924                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         3924                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         3927                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         3927                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.027859                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.027859                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.050584                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.050584                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.030836                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.030836                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.031067                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.031067                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 48249.652632                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 48249.652632                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 89365.307692                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 89365.307692                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 17937.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 17937.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        12500                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 57084.421488                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 57084.421488                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 56616.516393                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 56616.516393                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          125                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          125                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           56                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           73                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           73                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           39                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data            9                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            8                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           48                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           49                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      1584003                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      1584003                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data       704001                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total       704001                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       118500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       118500                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      2288004                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      2288004                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      2297504                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      2297504                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.011437                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.011437                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.017510                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.017510                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.012232                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.012232                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.012478                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.012478                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 40615.461538                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 40615.461538                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 78222.333333                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 78222.333333                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 14812.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14812.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         9500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 47666.750000                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 47666.750000                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 46887.836735                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 46887.836735                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           8.901000                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs               902                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           17.686275                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     8.901000                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.017385                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.017385                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            2019                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           2019                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst          902                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           902                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst          902                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            902                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst          902                       # number of overall hits
system.cpu07.icache.overall_hits::total           902                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           82                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           82                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           82                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           82                       # number of overall misses
system.cpu07.icache.overall_misses::total           82                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7798248                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7798248                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7798248                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7798248                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7798248                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7798248                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst          984                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          984                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst          984                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          984                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst          984                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          984                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.083333                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.083333                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.083333                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.083333                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.083333                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 95100.585366                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 95100.585366                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 95100.585366                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 95100.585366                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 95100.585366                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 95100.585366                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           31                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           31                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           31                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           31                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           51                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           51                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           51                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5537252                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5537252                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5537252                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5537252                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5537252                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5537252                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.051829                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.051829                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.051829                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.051829                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.051829                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.051829                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 108573.568627                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 108573.568627                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 108573.568627                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 108573.568627                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 108573.568627                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 108573.568627                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                  5654                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            5232                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             112                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups               3610                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  2765                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           76.592798                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   152                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          19466                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        23348                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                      5654                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             2917                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       11650                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   269                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                     677                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            14055                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.773533                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.233261                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  10605     75.45%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                     98      0.70%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     37      0.26%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    155      1.10%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                     89      0.63%     78.15% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    136      0.97%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    107      0.76%     79.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                     12      0.09%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   2816     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              14055                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.290455                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.199425                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   2218                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                8640                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                     877                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2212                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  107                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                205                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                23036                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  107                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3031                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   693                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2126                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    2254                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                5843                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                22584                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 5781                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands             38781                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              109266                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          30105                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               34327                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   4451                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               48                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   10754                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               3124                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores               783                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             240                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            134                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    22157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                70                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   20101                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             397                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          2924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        10903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        14055                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.430167                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.890681                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              3852     27.41%     27.41% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               305      2.17%     29.58% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              9898     70.42%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         14055                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               16693     83.05%     83.05% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.01%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.06% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               2915     14.50%     97.56% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               490      2.44%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                20101                       # Type of FU issued
system.cpu08.iq.rate                         1.032621                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            54654                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           25153                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        19905                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                20101                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          452                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          341                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  107                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   307                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 341                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             22230                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                3124                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts                783                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 340                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           27                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                 94                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               20030                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                2877                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts              71                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       3357                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   4679                       # Number of branches executed
system.cpu08.iew.exec_stores                      480                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.028974                       # Inst execution rate
system.cpu08.iew.wb_sent                        19941                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       19905                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   14225                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   28673                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.022552                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.496111                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          2862                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts              85                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        13640                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.415176                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.673992                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4885     35.81%     35.81% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         4704     34.49%     70.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         1066      7.82%     78.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1374     10.07%     88.19% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          101      0.74%     88.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         1323      9.70%     98.63% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           47      0.34%     98.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7           76      0.56%     99.53% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8           64      0.47%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        13640                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              18630                       # Number of instructions committed
system.cpu08.commit.committedOps                19303                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         3114                       # Number of memory references committed
system.cpu08.commit.loads                        2672                       # Number of loads committed
system.cpu08.commit.membars                        30                       # Number of memory barriers committed
system.cpu08.commit.branches                     4580                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   14841                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 74                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          16187     83.86%     83.86% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.01%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.87% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          2672     13.84%     97.71% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          442      2.29%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           19303                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                  64                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      35481                       # The number of ROB reads
system.cpu08.rob.rob_writes                     44810                       # The number of ROB writes
system.cpu08.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      65821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     18630                       # Number of Instructions Simulated
system.cpu08.committedOps                       19303                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.044874                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.044874                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.957053                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.957053                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  26639                       # number of integer regfile reads
system.cpu08.int_regfile_writes                  8431                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                   68463                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  26831                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  4005                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           4.848119                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              3159                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          121.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     4.848119                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.004734                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.004734                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            6580                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           6580                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         2748                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          2748                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          407                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          407                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         3155                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           3155                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         3157                       # number of overall hits
system.cpu08.dcache.overall_hits::total          3157                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data           73                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           22                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           10                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data           95                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           95                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data           96                       # number of overall misses
system.cpu08.dcache.overall_misses::total           96                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      4818212                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      4818212                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      3205250                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      3205250                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       195997                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       195997                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      8023462                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      8023462                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      8023462                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      8023462                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         2821                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         2821                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          429                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          429                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         3250                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         3250                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         3253                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         3253                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.025877                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.025877                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.051282                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.051282                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.029231                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.029231                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.029511                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.029511                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 66002.904110                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 66002.904110                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 145693.181818                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 145693.181818                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 19599.700000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 19599.700000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         9375                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 84457.494737                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 84457.494737                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 83577.729167                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 83577.729167                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           45                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           15                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           60                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           60                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           28                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           35                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           36                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      1684754                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      1684754                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       997500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       997500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       164003                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       164003                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      2682254                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      2682254                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      2691754                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      2691754                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.009926                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.009926                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.016317                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.016317                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.010769                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.010769                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.011067                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.011067                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 60169.785714                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 60169.785714                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data       142500                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total       142500                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 16400.300000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16400.300000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         7125                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 76635.828571                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 76635.828571                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 74770.944444                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 74770.944444                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           8.679061                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs               603                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           11.377358                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     8.679061                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.016951                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.016951                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            1407                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           1407                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst          603                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           603                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst          603                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            603                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst          603                       # number of overall hits
system.cpu08.icache.overall_hits::total           603                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           74                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           74                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           74                       # number of overall misses
system.cpu08.icache.overall_misses::total           74                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      7129249                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      7129249                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      7129249                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      7129249                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      7129249                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      7129249                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst          677                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          677                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst          677                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          677                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst          677                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          677                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.109306                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.109306                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.109306                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.109306                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.109306                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.109306                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 96341.202703                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 96341.202703                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 96341.202703                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 96341.202703                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 96341.202703                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 96341.202703                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           21                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           21                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           21                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5423001                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5423001                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5423001                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5423001                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5423001                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5423001                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.078287                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.078287                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.078287                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.078287                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.078287                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.078287                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 102320.773585                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 102320.773585                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 102320.773585                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 102320.773585                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 102320.773585                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 102320.773585                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  4881                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            4467                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             115                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               3372                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2361                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           70.017794                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   147                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          18796                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2303                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        20289                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      4881                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2508                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       10210                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   271                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                     664                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            12678                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.720382                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.164294                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   9495     74.89%     74.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    226      1.78%     76.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     34      0.27%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    148      1.17%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                     74      0.58%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    164      1.29%     79.99% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                     97      0.77%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    145      1.14%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   2295     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              12678                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.259683                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.079432                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   2096                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                7803                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                     818                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1853                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  107                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                187                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                19814                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                  88                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  107                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   2789                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   853                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2067                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    1958                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                4903                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                19349                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 4849                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             32929                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               93517                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          25712                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               28917                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   4006                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    9144                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               2696                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores               702                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             181                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             92                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    18898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                76                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   17094                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             347                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          2641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         9701                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        12678                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.348320                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.923680                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              3969     31.31%     31.31% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               324      2.56%     33.86% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              8385     66.14%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         12678                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               14105     82.51%     82.51% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.02%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.53% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               2515     14.71%     97.24% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               471      2.76%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                17094                       # Type of FU issued
system.cpu09.iq.rate                         0.909449                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            47213                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           21617                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        16887                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                17094                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          423                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          295                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  107                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   277                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 405                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             18977                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              56                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                2696                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts                702                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 404                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           24                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                 93                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               17016                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                2478                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts              78                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       2939                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   3947                       # Number of branches executed
system.cpu09.iew.exec_stores                      461                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.905299                       # Inst execution rate
system.cpu09.iew.wb_sent                        16919                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       16887                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   11980                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   24150                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.898436                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.496066                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          2562                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts              87                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        12293                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.328642                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.671440                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4934     40.14%     40.14% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         3930     31.97%     72.11% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          923      7.51%     79.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1145      9.31%     88.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4           47      0.38%     89.31% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         1141      9.28%     98.59% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           45      0.37%     98.96% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7           65      0.53%     99.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8           63      0.51%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        12293                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              15727                       # Number of instructions committed
system.cpu09.commit.committedOps                16333                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         2680                       # Number of memory references committed
system.cpu09.commit.loads                        2273                       # Number of loads committed
system.cpu09.commit.membars                        27                       # Number of memory barriers committed
system.cpu09.commit.branches                     3860                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   12580                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 67                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          13651     83.58%     83.58% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.01%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.59% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          2273     13.92%     97.51% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          407      2.49%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           16333                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                  63                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      30891                       # The number of ROB reads
system.cpu09.rob.rob_writes                     38264                       # The number of ROB writes
system.cpu09.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          6118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      66491                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     15727                       # Number of Instructions Simulated
system.cpu09.committedOps                       16333                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.195142                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.195142                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.836721                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.836721                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  22539                       # number of integer regfile reads
system.cpu09.int_regfile_writes                  7241                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                   58218                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  22462                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  3589                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           4.601340                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              2730                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                 105                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     4.601340                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.004493                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.004493                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            5701                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           5701                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         2357                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          2357                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          369                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          369                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         2726                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           2726                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         2728                       # number of overall hits
system.cpu09.dcache.overall_hits::total          2728                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data           55                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           19                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           17                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data           74                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data           75                       # number of overall misses
system.cpu09.dcache.overall_misses::total           75                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      6316492                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      6316492                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      3664500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      3664500                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       296988                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       296988                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        38500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      9980992                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      9980992                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      9980992                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      9980992                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         2412                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         2412                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          388                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          388                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         2800                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         2800                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         2803                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         2803                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.022803                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.022803                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.048969                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.048969                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.026429                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.026429                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.026757                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.026757                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 114845.309091                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 114845.309091                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 192868.421053                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 192868.421053                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 17469.882353                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 17469.882353                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         9625                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         9625                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 134878.270270                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 134878.270270                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 133079.893333                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 133079.893333                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          248                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           27                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           12                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           39                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           39                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           28                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           17                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           35                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           36                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1887002                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1887002                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1076750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1076750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       240012                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       240012                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      2963752                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      2963752                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      2973252                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      2973252                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.011609                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.011609                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.018041                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.018041                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.012500                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.012500                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.012843                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.012843                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 67392.928571                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 67392.928571                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 153821.428571                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 153821.428571                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 14118.352941                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14118.352941                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         7375                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         7375                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 84678.628571                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 84678.628571                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 82590.333333                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 82590.333333                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           8.349832                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs               589                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.709091                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     8.349832                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.016308                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.016308                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            1383                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           1383                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst          589                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           589                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst          589                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            589                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst          589                       # number of overall hits
system.cpu09.icache.overall_hits::total           589                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           75                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           75                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           75                       # number of overall misses
system.cpu09.icache.overall_misses::total           75                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      7703000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      7703000                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      7703000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      7703000                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      7703000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      7703000                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst          664                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          664                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst          664                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          664                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst          664                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          664                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.112952                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.112952                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.112952                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.112952                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.112952                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.112952                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 102706.666667                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 102706.666667                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 102706.666667                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 102706.666667                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 102706.666667                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 102706.666667                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           20                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           20                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           20                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           55                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           55                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5909000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5909000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5909000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5909000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5909000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5909000                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.082831                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.082831                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.082831                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.082831                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.082831                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.082831                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 107436.363636                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 107436.363636                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 107436.363636                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 107436.363636                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 107436.363636                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 107436.363636                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  4947                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            4548                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             110                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               2968                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  2404                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           80.997305                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   138                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          17817                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2178                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        20467                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      4947                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             2542                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                        9777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   263                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                     628                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            12127                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.807702                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.239487                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   9020     74.38%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    153      1.26%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                     30      0.25%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    139      1.15%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                     80      0.66%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    129      1.06%     78.76% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    102      0.84%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                     77      0.63%     80.23% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   2397     19.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              12127                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.277656                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.148734                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2125                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                7192                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                     818                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1888                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  103                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                185                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                20108                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  103                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   2828                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   838                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1356                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    1982                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                5019                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                19669                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 4974                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             33649                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups               95094                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          26176                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               29590                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   4056                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    9372                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               2743                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               693                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             189                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             88                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    19279                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                60                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   17454                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             381                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          2651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         9723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        12127                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.439268                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.885728                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              3263     26.91%     26.91% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               274      2.26%     29.17% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              8590     70.83%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         12127                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               14444     82.75%     82.75% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.02%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.77% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               2569     14.72%     97.49% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               438      2.51%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                17454                       # Type of FU issued
system.cpu10.iq.rate                         0.979626                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            47416                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           21996                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        17255                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                17454                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          422                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          292                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  103                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   279                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 473                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             19342                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                2743                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                693                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 472                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           26                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                 93                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               17385                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                2534                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts              69                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       2963                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   4039                       # Number of branches executed
system.cpu10.iew.exec_stores                      429                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.975753                       # Inst execution rate
system.cpu10.iew.wb_sent                        17293                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       17255                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   12300                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   24786                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.968457                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.496248                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          2589                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts              82                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        11745                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.420860                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.698059                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4266     36.32%     36.32% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         3981     33.90%     70.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          928      7.90%     78.12% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1171      9.97%     88.09% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           34      0.29%     88.38% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1187     10.11%     98.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           43      0.37%     98.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           71      0.60%     99.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8           64      0.54%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        11745                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              16073                       # Number of instructions committed
system.cpu10.commit.committedOps                16688                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         2722                       # Number of memory references committed
system.cpu10.commit.loads                        2321                       # Number of loads committed
system.cpu10.commit.membars                        28                       # Number of memory barriers committed
system.cpu10.commit.branches                     3948                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   12848                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 68                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          13964     83.68%     83.68% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.01%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.69% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          2321     13.91%     97.60% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          401      2.40%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           16688                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                  64                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      30724                       # The number of ROB reads
system.cpu10.rob.rob_writes                     39001                       # The number of ROB writes
system.cpu10.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      67470                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     16073                       # Number of Instructions Simulated
system.cpu10.committedOps                       16688                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.108505                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.108505                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.902116                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.902116                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  23066                       # number of integer regfile reads
system.cpu10.int_regfile_writes                  7378                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   59472                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  23113                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  3579                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           4.580059                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              2776                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          106.769231                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     4.580059                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.004473                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.004473                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            5809                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           5809                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         2401                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          2401                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          371                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          371                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         2772                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           2772                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         2774                       # number of overall hits
system.cpu10.dcache.overall_hits::total          2774                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data           78                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           22                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            6                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          100                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          100                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          101                       # number of overall misses
system.cpu10.dcache.overall_misses::total          101                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      5640499                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      5640499                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3525250                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3525250                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        95495                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        95495                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        38500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      9165749                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      9165749                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      9165749                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      9165749                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         2479                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         2479                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          393                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          393                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         2872                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         2872                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         2875                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         2875                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.031464                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.031464                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.055980                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.055980                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.034819                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.034819                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.035130                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.035130                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 72314.089744                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 72314.089744                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 160238.636364                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 160238.636364                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 15915.833333                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 15915.833333                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 12833.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 12833.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 91657.490000                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 91657.490000                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 90749.990099                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 90749.990099                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          158                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          158                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           50                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           15                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           65                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           65                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           36                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      1684751                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      1684751                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1089000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1089000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        76505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        76505                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      2773751                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      2773751                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      2782751                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      2782751                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.011295                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.011295                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.017812                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.012187                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.012187                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.012522                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.012522                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 60169.678571                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 60169.678571                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 155571.428571                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 155571.428571                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 12750.833333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12750.833333                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 79250.028571                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 79250.028571                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 77298.638889                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 77298.638889                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           8.006309                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs               555                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           10.471698                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     8.006309                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.015637                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.015637                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            1309                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           1309                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst          555                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           555                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst          555                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            555                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst          555                       # number of overall hits
system.cpu10.icache.overall_hits::total           555                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           73                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           73                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           73                       # number of overall misses
system.cpu10.icache.overall_misses::total           73                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      7486000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      7486000                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      7486000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      7486000                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      7486000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      7486000                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst          628                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          628                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst          628                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          628                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst          628                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          628                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.116242                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.116242                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.116242                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.116242                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.116242                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.116242                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 102547.945205                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 102547.945205                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 102547.945205                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 102547.945205                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 102547.945205                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 102547.945205                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs    98.500000                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           20                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           20                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           20                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           53                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           53                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5670000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5670000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5670000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5670000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5670000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5670000                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.084395                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.084395                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.084395                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.084395                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.084395                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.084395                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 106981.132075                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 106981.132075                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 106981.132075                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 106981.132075                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 106981.132075                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 106981.132075                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  4226                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            3775                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             130                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               2418                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  1998                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           82.630273                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   139                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          17056                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        17833                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      4226                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2137                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        8706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   293                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                     703                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            11234                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.731885                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.143819                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   8289     73.78%     73.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    280      2.49%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     28      0.25%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    155      1.38%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                     76      0.68%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    168      1.50%     80.08% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                     89      0.79%     80.87% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    215      1.91%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   1934     17.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              11234                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.247772                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.045556                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   2059                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                6672                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                     836                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1549                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  117                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                215                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                17566                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  117                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2654                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                   777                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1854                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    1774                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                4057                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                17059                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 4014                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             28265                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               82269                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          22503                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               24223                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   4034                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7766                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               2373                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               803                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             142                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             65                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    16559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                75                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   14497                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             420                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          2946                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        10860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        11234                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.290458                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.942637                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              3833     34.12%     34.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               305      2.71%     36.83% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              7096     63.17%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         11234                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               11931     82.30%     82.30% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.02%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.32% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               2153     14.85%     97.17% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               410      2.83%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                14497                       # Type of FU issued
system.cpu11.iq.rate                         0.849965                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            40648                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           19582                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        14290                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                14497                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          468                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  117                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   314                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 451                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             16637                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              72                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                2373                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                803                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 450                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           24                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           89                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                113                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               14411                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                2115                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts              86                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       2512                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   3339                       # Number of branches executed
system.cpu11.iew.exec_stores                      397                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.844923                       # Inst execution rate
system.cpu11.iew.wb_sent                        14322                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       14290                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   10127                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   20402                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.837828                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.496373                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          2885                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             101                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        10802                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.267173                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.654181                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         4640     42.96%     42.96% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         3278     30.35%     73.30% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          787      7.29%     80.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          964      8.92%     89.51% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           12      0.11%     89.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          979      9.06%     98.69% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           34      0.31%     99.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           67      0.62%     99.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8           41      0.38%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        10802                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              13189                       # Number of instructions committed
system.cpu11.commit.committedOps                13688                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         2244                       # Number of memory references committed
system.cpu11.commit.loads                        1905                       # Number of loads committed
system.cpu11.commit.membars                        24                       # Number of memory barriers committed
system.cpu11.commit.branches                     3237                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   10539                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 56                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          11442     83.59%     83.59% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.01%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.61% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          1905     13.92%     97.52% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          339      2.48%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           13688                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                  41                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      27152                       # The number of ROB reads
system.cpu11.rob.rob_writes                     33643                       # The number of ROB writes
system.cpu11.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          5822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      68231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     13189                       # Number of Instructions Simulated
system.cpu11.committedOps                       13688                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.293199                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.293199                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.773276                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.773276                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  19017                       # number of integer regfile reads
system.cpu11.int_regfile_writes                  6185                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   49335                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  18863                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  3154                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           4.759606                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              2312                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           79.724138                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     4.759606                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.004648                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.004648                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            4902                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           4902                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         2009                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          2009                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          299                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          299                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data         2308                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           2308                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         2310                       # number of overall hits
system.cpu11.dcache.overall_hits::total          2310                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data           70                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           22                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           14                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data           92                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data           93                       # number of overall misses
system.cpu11.dcache.overall_misses::total           93                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      4575695                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      4575695                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3469500                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3469500                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       224984                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       224984                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37499                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      8045195                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      8045195                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      8045195                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      8045195                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         2079                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         2079                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          321                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          321                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         2400                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         2400                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         2403                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         2403                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.033670                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.033670                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.068536                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.068536                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.038333                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.038333                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.038702                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.038702                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 65367.071429                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 65367.071429                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 157704.545455                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 157704.545455                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 16070.285714                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 16070.285714                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  7499.800000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 87447.771739                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 87447.771739                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 86507.473118                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 86507.473118                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           41                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           56                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           56                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           29                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            5                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           36                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           37                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      1738507                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      1738507                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1106750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1106750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       178016                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       178016                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      2845257                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      2845257                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      2854257                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      2854257                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.013949                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.013949                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.021807                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.021807                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.015000                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.015000                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.015397                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.015397                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 59948.517241                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 59948.517241                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 158107.142857                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 158107.142857                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9000                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 12715.428571                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12715.428571                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 79034.916667                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 79034.916667                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 77142.081081                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 77142.081081                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           7.698349                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs               625                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           11.160714                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     7.698349                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.015036                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.015036                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            1462                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           1462                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst          625                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           625                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst          625                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            625                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst          625                       # number of overall hits
system.cpu11.icache.overall_hits::total           625                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           78                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           78                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           78                       # number of overall misses
system.cpu11.icache.overall_misses::total           78                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7795250                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7795250                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7795250                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7795250                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7795250                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7795250                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst          703                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          703                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst          703                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          703                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst          703                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          703                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.110953                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.110953                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.110953                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.110953                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.110953                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.110953                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 99939.102564                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 99939.102564                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 99939.102564                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 99939.102564                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 99939.102564                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 99939.102564                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           22                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           22                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           22                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           56                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           56                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      6027500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      6027500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      6027500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      6027500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      6027500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      6027500                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.079659                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.079659                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.079659                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.079659                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.079659                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.079659                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 107633.928571                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 107633.928571                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 107633.928571                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 107633.928571                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 107633.928571                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 107633.928571                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  3934                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            3571                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             108                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               2155                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1870                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           86.774942                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   120                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          16439                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        16411                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      3934                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             1990                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        7772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   249                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                     569                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            10373                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.712909                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.145266                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   7701     74.24%     74.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    273      2.63%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     26      0.25%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    118      1.14%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                     63      0.61%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    101      0.97%     79.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                     93      0.90%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    210      2.02%     82.76% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   1788     17.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              10373                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.239309                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.998297                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   1882                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                6191                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                     719                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1485                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                   95                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                178                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  35                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                16297                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                   95                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2437                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                   838                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1478                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    1634                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3890                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                15919                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 3863                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             26678                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               76876                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          21102                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               23229                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   3446                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7278                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               2240                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               689                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             156                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             67                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    15592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   13775                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             355                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          2507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         9474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        10373                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.327967                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.932666                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              3368     32.47%     32.47% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               235      2.27%     34.73% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              6770     65.27%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         10373                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               11367     82.52%     82.52% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.02%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               2039     14.80%     97.34% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               366      2.66%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                13775                       # Type of FU issued
system.cpu12.iq.rate                         0.837946                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            38278                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           18150                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        13613                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                13775                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          409                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          362                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                   95                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   265                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 560                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             15644                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                2240                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                689                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               23                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 559                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           21                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                 89                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               13710                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                2006                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts              65                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       2362                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   3179                       # Number of branches executed
system.cpu12.iew.exec_stores                      356                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.833992                       # Inst execution rate
system.cpu12.iew.wb_sent                        13643                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       13613                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                    9666                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   19512                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.828092                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.495387                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          2445                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts              79                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        10012                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.311826                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.671817                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4123     41.18%     41.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         3122     31.18%     72.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          749      7.48%     79.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          927      9.26%     89.10% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           12      0.12%     89.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          941      9.40%     98.62% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           30      0.30%     98.92% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           64      0.64%     99.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8           44      0.44%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        10012                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              12635                       # Number of instructions committed
system.cpu12.commit.committedOps                13134                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         2158                       # Number of memory references committed
system.cpu12.commit.loads                        1831                       # Number of loads committed
system.cpu12.commit.membars                        24                       # Number of memory barriers committed
system.cpu12.commit.branches                     3101                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   10121                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 56                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          10974     83.55%     83.55% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.02%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          1831     13.94%     97.51% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          327      2.49%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           13134                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                  44                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      25365                       # The number of ROB reads
system.cpu12.rob.rob_writes                     31584                       # The number of ROB writes
system.cpu12.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      68848                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     12635                       # Number of Instructions Simulated
system.cpu12.committedOps                       13134                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.301068                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.301068                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.768599                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.768599                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  18118                       # number of integer regfile reads
system.cpu12.int_regfile_writes                  5895                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   46935                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  18023                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  2991                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           4.010618                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              2229                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           85.730769                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     4.010618                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.003917                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.003917                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            4672                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           4672                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         1923                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          1923                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          302                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          302                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data         2225                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           2225                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         2227                       # number of overall hits
system.cpu12.dcache.overall_hits::total          2227                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data           64                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           19                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data           83                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           83                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data           84                       # number of overall misses
system.cpu12.dcache.overall_misses::total           84                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      3894467                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      3894467                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3551750                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3551750                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        44000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        44000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        41500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        41500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      7446217                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      7446217                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      7446217                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      7446217                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         1987                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         1987                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          321                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          321                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         2308                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         2308                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         2311                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         2311                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.032209                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.032209                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.059190                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.059190                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.035962                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.035962                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.036348                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.036348                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 60851.046875                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 60851.046875                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 186934.210526                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 186934.210526                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 14666.666667                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 14666.666667                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 13833.333333                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 13833.333333                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 89713.457831                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 89713.457831                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 88645.440476                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 88645.440476                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           36                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           12                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           48                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           48                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           36                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      1317753                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      1317753                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1257000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1257000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      2574753                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      2574753                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      2584253                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      2584253                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.014092                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.014092                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.021807                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.021807                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.015165                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.015165                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.015578                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.015578                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 47062.607143                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 47062.607143                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 179571.428571                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 179571.428571                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 73564.371429                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 73564.371429                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 71784.805556                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 71784.805556                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           7.253258                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs               484                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs            8.642857                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     7.253258                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.014167                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.014167                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            1194                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           1194                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst          484                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           484                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst          484                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            484                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst          484                       # number of overall hits
system.cpu12.icache.overall_hits::total           484                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           85                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           85                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           85                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           85                       # number of overall misses
system.cpu12.icache.overall_misses::total           85                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      8222747                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      8222747                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      8222747                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      8222747                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      8222747                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      8222747                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst          569                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          569                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst          569                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          569                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst          569                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          569                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.149385                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.149385                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.149385                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.149385                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.149385                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.149385                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 96738.200000                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 96738.200000                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 96738.200000                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 96738.200000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 96738.200000                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 96738.200000                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           29                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           29                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           29                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           56                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      6005253                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      6005253                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      6005253                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      6005253                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      6005253                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      6005253                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.098418                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.098418                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.098418                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.098418                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.098418                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.098418                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 107236.660714                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 107236.660714                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 107236.660714                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 107236.660714                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 107236.660714                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 107236.660714                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  3501                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            3136                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               1874                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  1641                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           87.566702                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   116                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          15889                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2920                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        14658                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      3501                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             1757                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        7109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   241                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                     552                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            10158                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.571569                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.052742                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   7788     76.67%     76.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    204      2.01%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     21      0.21%     78.88% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    117      1.15%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                     52      0.51%     80.55% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    113      1.11%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                     82      0.81%     82.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    146      1.44%     83.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   1635     16.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              10158                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.220341                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.922525                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   1783                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                6316                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                     680                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1287                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                   91                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                164                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                14505                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                   91                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2273                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   725                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2235                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    1463                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3370                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                14117                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 3339                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             23440                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               68152                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          18685                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               20074                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   3364                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    6402                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               1987                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               622                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             144                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             62                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    13713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                49                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   12051                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             348                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          2364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         8685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        10158                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.186356                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.970482                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4013     39.51%     39.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               239      2.35%     41.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              5906     58.14%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         10158                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu                9907     82.21%     82.21% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.02%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.23% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               1804     14.97%     97.20% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               337      2.80%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                12051                       # Type of FU issued
system.cpu13.iq.rate                         0.758449                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            34608                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           16128                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        11901                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                12051                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          391                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          315                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                   91                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   244                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 469                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             13765                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                1987                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                622                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 468                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           19                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                 86                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               11989                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                1773                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts              62                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       2101                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   2766                       # Number of branches executed
system.cpu13.iew.exec_stores                      328                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.754547                       # Inst execution rate
system.cpu13.iew.wb_sent                        11929                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       11901                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                    8416                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   16965                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.749009                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.496080                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          2282                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts              76                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples         9822                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.160456                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.624798                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         4701     47.86%     47.86% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         2717     27.66%     75.52% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          660      6.72%     82.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          799      8.13%     90.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           11      0.11%     90.49% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          813      8.28%     98.77% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           28      0.29%     99.05% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           57      0.58%     99.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8           36      0.37%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total         9822                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              10937                       # Number of instructions committed
system.cpu13.commit.committedOps                11398                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         1903                       # Number of memory references committed
system.cpu13.commit.loads                        1596                       # Number of loads committed
system.cpu13.commit.membars                        22                       # Number of memory barriers committed
system.cpu13.commit.branches                     2680                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                    8800                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 52                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu           9493     83.29%     83.29% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.02%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.30% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          1596     14.00%     97.31% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          307      2.69%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           11398                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                  36                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      23297                       # The number of ROB reads
system.cpu13.rob.rob_writes                     27782                       # The number of ROB writes
system.cpu13.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      69398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     10937                       # Number of Instructions Simulated
system.cpu13.committedOps                       11398                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.452775                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.452775                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.688338                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.688338                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  15806                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  5211                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   41103                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  15616                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  2728                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           3.922122                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              1971                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           75.807692                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     3.922122                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.003830                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.003830                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            4161                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           4161                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         1688                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          1688                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          279                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          279                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data         1967                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           1967                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         1969                       # number of overall hits
system.cpu13.dcache.overall_hits::total          1969                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data           61                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           19                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            5                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data           80                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           80                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data           81                       # number of overall misses
system.cpu13.dcache.overall_misses::total           81                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      3988456                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      3988456                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3140000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3140000                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        80499                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        80499                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      7128456                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      7128456                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      7128456                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      7128456                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         1749                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         1749                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          298                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          298                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         2047                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         2047                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         2050                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         2050                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.034877                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.034877                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.063758                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.063758                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.039082                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.039082                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.039512                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.039512                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 65384.524590                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 65384.524590                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 165263.157895                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 165263.157895                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 16099.800000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 16099.800000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         9375                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 89105.700000                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 89105.700000                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 88005.629630                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 88005.629630                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           33                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           45                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           45                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           28                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           35                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           36                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      1531254                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      1531254                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1010750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1010750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         9000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        64001                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        64001                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      2542004                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      2542004                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      2551004                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      2551004                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.016009                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.016009                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.023490                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.023490                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.017098                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.017098                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.017561                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.017561                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 54687.642857                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 54687.642857                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 144392.857143                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 144392.857143                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 12800.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12800.200000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         7125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 72628.685714                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 72628.685714                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 70861.222222                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 70861.222222                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           7.086556                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs               479                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs            8.553571                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     7.086556                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.013841                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.013841                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            1160                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           1160                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst          479                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           479                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst          479                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            479                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst          479                       # number of overall hits
system.cpu13.icache.overall_hits::total           479                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           73                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           73                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           73                       # number of overall misses
system.cpu13.icache.overall_misses::total           73                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      7056246                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      7056246                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      7056246                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      7056246                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      7056246                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      7056246                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst          552                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          552                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst          552                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          552                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst          552                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          552                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.132246                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.132246                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.132246                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.132246                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.132246                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.132246                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 96660.904110                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 96660.904110                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 96660.904110                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 96660.904110                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 96660.904110                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 96660.904110                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           63                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           17                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           17                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           17                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           56                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           56                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5828504                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5828504                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5828504                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5828504                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5828504                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5828504                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.101449                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.101449                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.101449                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.101449                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.101449                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.101449                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 104080.428571                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 104080.428571                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 104080.428571                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 104080.428571                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 104080.428571                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 104080.428571                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  3356                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            2974                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             117                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               1742                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1576                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           90.470723                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   118                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          15370                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        14286                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      3356                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             1694                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        7285                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   263                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                     614                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples             9940                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.578169                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.042878                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   7588     76.34%     76.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    195      1.96%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     23      0.23%     78.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    131      1.32%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                     49      0.49%     80.34% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    157      1.58%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                     80      0.80%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    144      1.45%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   1573     15.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total               9940                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.218347                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.929473                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   1897                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                5995                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                     705                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1239                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  103                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                184                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                14286                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  94                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  103                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2369                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   880                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1929                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    1460                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3198                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                13854                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 3161                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             22561                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               66777                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          18233                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               19259                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   3299                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           39                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6062                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               1927                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               713                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             130                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             51                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    13344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   11596                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             309                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          2449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         9188                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples         9940                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.166600                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.970648                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              3992     40.16%     40.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               300      3.02%     43.18% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              5648     56.82%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total          9940                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu                9502     81.94%     81.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.03%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.97% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               1740     15.01%     96.97% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               351      3.03%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                11596                       # Type of FU issued
system.cpu14.iq.rate                         0.754457                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            33441                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           15860                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        11423                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                11596                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          386                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          410                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  103                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   251                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 618                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             13412                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              96                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                1927                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                713                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 617                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           18                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                 98                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               11524                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                1711                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts              72                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       2053                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   2658                       # Number of branches executed
system.cpu14.iew.exec_stores                      342                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.749772                       # Inst execution rate
system.cpu14.iew.wb_sent                        11449                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       11423                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                    8036                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   16159                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.743201                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.497308                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          2387                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts              89                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples         9585                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.143453                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.611654                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4640     48.41%     48.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         2623     27.37%     75.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          652      6.80%     82.58% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          768      8.01%     90.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           12      0.13%     90.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          777      8.11%     98.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           27      0.28%     99.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           54      0.56%     99.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8           32      0.33%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total         9585                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              10519                       # Number of instructions committed
system.cpu14.commit.committedOps                10960                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         1844                       # Number of memory references committed
system.cpu14.commit.loads                        1541                       # Number of loads committed
system.cpu14.commit.membars                        22                       # Number of memory barriers committed
system.cpu14.commit.branches                     2575                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                    8463                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 50                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu           9114     83.16%     83.16% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.02%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.18% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          1541     14.06%     97.24% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          303      2.76%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           10960                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                  32                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      22744                       # The number of ROB reads
system.cpu14.rob.rob_writes                     27114                       # The number of ROB writes
system.cpu14.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      69917                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     10519                       # Number of Instructions Simulated
system.cpu14.committedOps                       10960                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.461166                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.461166                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.684385                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.684385                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  15134                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  5001                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   39504                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  14870                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  2678                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   66                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           3.664633                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              1895                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           75.800000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     3.664633                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.003579                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.003579                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            4026                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           4026                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         1628                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          1628                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          263                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          263                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data         1891                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           1891                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         1893                       # number of overall hits
system.cpu14.dcache.overall_hits::total          1893                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data           51                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           22                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           14                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data           73                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data           74                       # number of overall misses
system.cpu14.dcache.overall_misses::total           74                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3669000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3669000                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3702000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3702000                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       214987                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       214987                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        66500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        66500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      7371000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      7371000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      7371000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      7371000                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         1679                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         1679                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          285                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          285                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         1964                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         1964                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         1967                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         1967                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.030375                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.030375                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.077193                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.077193                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.037169                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.037169                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.037621                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.037621                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 71941.176471                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 71941.176471                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 168272.727273                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 168272.727273                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 15356.214286                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 15356.214286                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         7500                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 100972.602740                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 100972.602740                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 99608.108108                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 99608.108108                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           24                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           39                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           39                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           27                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           14                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           34                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           35                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      1320000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      1320000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1179250                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1179250                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       168513                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       168513                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        60500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        60500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      2499250                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      2499250                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      2508750                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      2508750                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.016081                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.016081                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.024561                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.024561                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.017312                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.017312                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.017794                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.017794                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 48888.888889                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 48888.888889                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 168464.285714                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 168464.285714                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 12036.642857                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12036.642857                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         5700                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 73507.352941                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 73507.352941                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 71678.571429                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 71678.571429                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.814592                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs               531                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs            9.482143                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.814592                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.013310                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.013310                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            1284                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           1284                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst          531                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           531                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst          531                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            531                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst          531                       # number of overall hits
system.cpu14.icache.overall_hits::total           531                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           83                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           83                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           83                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           83                       # number of overall misses
system.cpu14.icache.overall_misses::total           83                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      8046749                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      8046749                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      8046749                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      8046749                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      8046749                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      8046749                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst          614                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          614                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst          614                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          614                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst          614                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          614                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.135179                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.135179                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.135179                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.135179                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.135179                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.135179                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 96948.783133                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 96948.783133                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 96948.783133                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 96948.783133                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 96948.783133                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 96948.783133                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    45.500000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           27                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           27                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           27                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           56                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           56                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      6132749                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      6132749                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      6132749                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      6132749                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      6132749                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      6132749                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.091205                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.091205                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.091205                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.091205                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.091205                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.091205                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 109513.375000                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 109513.375000                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 109513.375000                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 109513.375000                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 109513.375000                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 109513.375000                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  3133                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            2776                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               1628                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1461                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           89.742015                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          14908                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2081                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        13148                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      3133                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             1571                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        7091                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   239                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                     546                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples             9300                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.559785                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.036994                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   7124     76.60%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    195      2.10%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                     25      0.27%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    118      1.27%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                     54      0.58%     80.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                     92      0.99%     81.81% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                     80      0.86%     82.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    145      1.56%     84.23% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   1467     15.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total               9300                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.210156                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.881943                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   1779                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                5613                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                     683                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1136                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                   88                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                183                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                13248                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                   88                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2227                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   245                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2431                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    1360                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2948                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                12858                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 2928                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.RenamedOperands             20969                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               61965                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          16919                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               17891                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   3077                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    5672                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               1794                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               718                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             138                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             64                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    12504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                46                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   10771                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             319                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          2336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         9017                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples         9300                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.158172                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.974695                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              3798     40.84%     40.84% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               233      2.51%     43.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              5269     56.66%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total          9300                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu                8816     81.85%     81.85% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.03%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.88% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               1616     15.00%     96.88% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               336      3.12%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                10771                       # Type of FU issued
system.cpu15.iq.rate                         0.722498                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            31161                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           14892                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        10634                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                10771                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              2                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          354                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          420                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                   88                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   239                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             12553                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                1794                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                718                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           16                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                 82                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               10719                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                1586                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts              52                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       1916                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   2460                       # Number of branches executed
system.cpu15.iew.exec_stores                      330                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.719010                       # Inst execution rate
system.cpu15.iew.wb_sent                        10659                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       10634                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                    7443                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   14979                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.713308                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.496896                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          2261                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts              72                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         8972                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.138431                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.611949                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4373     48.74%     48.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         2425     27.03%     75.77% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          622      6.93%     82.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          713      7.95%     90.65% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           10      0.11%     90.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          722      8.05%     98.81% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           25      0.28%     99.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           50      0.56%     99.64% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8           32      0.36%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         8972                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts               9769                       # Number of instructions committed
system.cpu15.commit.committedOps                10214                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         1738                       # Number of memory references committed
system.cpu15.commit.loads                        1440                       # Number of loads committed
system.cpu15.commit.membars                        22                       # Number of memory barriers committed
system.cpu15.commit.branches                     2387                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                    7905                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 50                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu           8474     82.96%     82.96% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.02%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.98% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          1440     14.10%     97.08% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          298      2.92%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           10214                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                  32                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      21246                       # The number of ROB reads
system.cpu15.rob.rob_writes                     25357                       # The number of ROB writes
system.cpu15.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          5608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      70379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                      9769                       # Number of Instructions Simulated
system.cpu15.committedOps                       10214                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.526052                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.526052                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.655286                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.655286                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  14070                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  4708                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   36738                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  13759                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  2571                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   20                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           3.746750                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              1800                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           66.666667                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     3.746750                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.003659                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.003659                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            3779                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           3779                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         1526                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          1526                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          270                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          270                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data         1796                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           1796                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         1798                       # number of overall hits
system.cpu15.dcache.overall_hits::total          1798                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data           43                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           20                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            5                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data           63                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data           64                       # number of overall misses
system.cpu15.dcache.overall_misses::total           64                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      2886500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      2886500                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2785496                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2785496                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        76500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        76500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      5671996                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      5671996                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      5671996                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      5671996                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         1569                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         1569                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          290                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          290                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         1859                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         1859                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         1862                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         1862                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.027406                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.027406                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.068966                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.068966                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.033889                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.033889                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.034372                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.034372                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 67127.906977                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 67127.906977                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 139274.800000                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 139274.800000                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        15300                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        15300                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data        12500                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 90031.682540                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 90031.682540                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 88624.937500                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 88624.937500                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           16                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           12                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           28                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           28                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           27                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data            8                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            5                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           35                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           36                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      2016000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      2016000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       836501                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       836501                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        61000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        61000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      2852501                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      2852501                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      2862001                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      2862001                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.017208                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.017208                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.027586                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.027586                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.018827                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.018827                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.019334                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.019334                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 74666.666667                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 74666.666667                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 104562.625000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 104562.625000                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data        12200                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12200                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         9500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 81500.028571                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 81500.028571                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 79500.027778                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 79500.027778                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           6.118313                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs               476                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs            8.981132                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     6.118313                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.011950                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.011950                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            1145                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           1145                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst          476                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           476                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst          476                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            476                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst          476                       # number of overall hits
system.cpu15.icache.overall_hits::total           476                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           70                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           70                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           70                       # number of overall misses
system.cpu15.icache.overall_misses::total           70                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      6923250                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      6923250                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      6923250                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      6923250                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      6923250                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      6923250                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst          546                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          546                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst          546                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          546                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst          546                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          546                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.128205                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.128205                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.128205                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.128205                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.128205                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.128205                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 98903.571429                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 98903.571429                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 98903.571429                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 98903.571429                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 98903.571429                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 98903.571429                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          159                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           17                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           17                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           17                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           53                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           53                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      5468750                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      5468750                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      5468750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      5468750                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      5468750                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      5468750                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.097070                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.097070                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.097070                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.097070                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.097070                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.097070                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 103183.962264                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 103183.962264                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 103183.962264                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 103183.962264                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 103183.962264                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 103183.962264                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2214                       # Transaction distribution
system.membus.trans_dist::ReadResp               2213                       # Transaction distribution
system.membus.trans_dist::Writeback                19                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              74                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           14                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
system.membus.trans_dist::ReadExReq               316                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port           79                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port           73                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port           85                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port           88                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        24896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              579                       # Total snoops (count)
system.membus.snoop_fanout::samples              2674                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   2674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                2674                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3249998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3215250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2048740                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.8                       # Layer utilization (%)
system.membus.respLayer5.occupancy             269750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             300994                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             272500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer10.occupancy            270994                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer13.occupancy            273750                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer14.occupancy            281478                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer17.occupancy            278750                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            336728                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer21.occupancy            272750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer22.occupancy            342984                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer25.occupancy            277250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            282498                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer29.occupancy            273248                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            294496                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer33.occupancy            284999                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer34.occupancy            243243                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer37.occupancy            293500                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer38.occupancy            280736                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer41.occupancy            285500                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer42.occupancy            215244                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer45.occupancy            298500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer46.occupancy            275226                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer49.occupancy            299247                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer50.occupancy            201747                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer53.occupancy            302496                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer54.occupancy            215995                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer57.occupancy            296000                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer58.occupancy            262737                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer61.occupancy            281750                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer62.occupancy            206999                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
