Warning (10268): Verilog HDL information at Blackjack.v(149): always construct contains both blocking and non-blocking assignments File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 149
Info (10281): Verilog HDL Declaration information at Blackjack.v(4): object "start" differs only in case from object "START" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 4
Info (10281): Verilog HDL Declaration information at Blackjack.v(26): object "bet" differs only in case from object "BET" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 26
Info (10281): Verilog HDL Declaration information at Blackjack.v(23): object "deal" differs only in case from object "DEAL" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 23
Info (10281): Verilog HDL Declaration information at Blackjack.v(62): object "tie" differs only in case from object "TIE" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 62
Info (10281): Verilog HDL Declaration information at Blackjack.v(61): object "win" differs only in case from object "WIN" in the same scope File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/Blackjack.v Line: 61
Warning (10268): Verilog HDL information at random.v(33): always construct contains both blocking and non-blocking assignments File: C:/Users/alexh/OneDrive/Desktop/ECE 287 Digital Design/FinalProject/ECE287_Blackjack/random.v Line: 33
