ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB258:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "25flash.h"
  26:Core/Src/main.c **** #include "neopixel.h"
  27:Core/Src/main.c **** #include "buzzer.h"
  28:Core/Src/main.c **** #include "lsm6dso.h"
  29:Core/Src/main.c **** #include "BMP388.h"
  30:Core/Src/main.c **** #include "ee24.h"
  31:Core/Src/main.c **** #include "servo.h"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END Includes */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** #define VBAT_DIV_K  2.54
  42:Core/Src/main.c **** /* USER CODE END PD */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/main.c **** /* USER CODE BEGIN PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PM */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  53:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  54:Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  59:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  60:Core/Src/main.c **** SPI_HandleTypeDef hspi3;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  63:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  64:Core/Src/main.c **** TIM_HandleTypeDef htim5;
  65:Core/Src/main.c **** DMA_HandleTypeDef hdma_tim3_ch1_trig;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** UART_HandleTypeDef huart1;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE BEGIN PV */
  70:Core/Src/main.c **** float battery_v;
  71:Core/Src/main.c **** uint32_t adc_buff[1];
  72:Core/Src/main.c **** /* USER CODE END PV */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.c **** void SystemClock_Config(void);
  76:Core/Src/main.c **** static void MX_GPIO_Init(void);
  77:Core/Src/main.c **** static void MX_DMA_Init(void);
  78:Core/Src/main.c **** static void MX_ADC1_Init(void);
  79:Core/Src/main.c **** static void MX_I2C1_Init(void);
  80:Core/Src/main.c **** static void MX_I2C2_Init(void);
  81:Core/Src/main.c **** static void MX_I2C3_Init(void);
  82:Core/Src/main.c **** static void MX_RTC_Init(void);
  83:Core/Src/main.c **** static void MX_SPI1_Init(void);
  84:Core/Src/main.c **** static void MX_SPI2_Init(void);
  85:Core/Src/main.c **** static void MX_SPI3_Init(void);
  86:Core/Src/main.c **** static void MX_TIM3_Init(void);
  87:Core/Src/main.c **** static void MX_TIM4_Init(void);
  88:Core/Src/main.c **** static void MX_TIM5_Init(void);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 3


  89:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  90:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END PFP */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  95:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* USER CODE END 0 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /**
 100:Core/Src/main.c ****   * @brief  The application entry point.
 101:Core/Src/main.c ****   * @retval int
 102:Core/Src/main.c ****   */
 103:Core/Src/main.c **** int main(void)
 104:Core/Src/main.c **** {
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE END 1 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 113:Core/Src/main.c ****   HAL_Init();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* USER CODE END Init */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* Configure the system clock */
 120:Core/Src/main.c ****   SystemClock_Config();
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE END SysInit */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* Initialize all configured peripherals */
 127:Core/Src/main.c ****   MX_GPIO_Init();
 128:Core/Src/main.c ****   MX_DMA_Init();
 129:Core/Src/main.c ****   MX_ADC1_Init();
 130:Core/Src/main.c ****   MX_I2C1_Init();
 131:Core/Src/main.c ****   MX_I2C2_Init();
 132:Core/Src/main.c ****   MX_I2C3_Init();
 133:Core/Src/main.c ****   MX_RTC_Init();
 134:Core/Src/main.c ****   MX_SPI1_Init();
 135:Core/Src/main.c ****   MX_SPI2_Init();
 136:Core/Src/main.c ****   MX_SPI3_Init();
 137:Core/Src/main.c ****   MX_TIM3_Init();
 138:Core/Src/main.c ****   MX_TIM4_Init();
 139:Core/Src/main.c ****   MX_TIM5_Init();
 140:Core/Src/main.c ****   MX_USART1_UART_Init();
 141:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 142:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* USER CODE END 2 */
 145:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 4


 146:Core/Src/main.c ****   /* Infinite loop */
 147:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 148:Core/Src/main.c ****   while (1)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     /* USER CODE END WHILE */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c ****   /* USER CODE END 3 */
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief System Clock Configuration
 159:Core/Src/main.c ****   * @retval None
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c **** void SystemClock_Config(void)
 162:Core/Src/main.c **** {
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 172:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 183:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 184:Core/Src/main.c ****   {
 185:Core/Src/main.c ****     Error_Handler();
 186:Core/Src/main.c ****   }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 191:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 5


 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 205:Core/Src/main.c ****   * @param None
 206:Core/Src/main.c ****   * @retval None
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c **** static void MX_ADC1_Init(void)
 209:Core/Src/main.c **** {
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   hadc1.Instance = ADC1;
 224:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 225:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 226:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 227:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 228:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 229:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 230:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 231:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 232:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 233:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 234:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 235:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 241:Core/Src/main.c ****   */
 242:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_4;
 243:Core/Src/main.c ****   sConfig.Rank = 1;
 244:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 245:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****     Error_Handler();
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** }
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** /**
 256:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 257:Core/Src/main.c ****   * @param None
 258:Core/Src/main.c ****   * @retval None
 259:Core/Src/main.c ****   */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 6


 260:Core/Src/main.c **** static void MX_I2C1_Init(void)
 261:Core/Src/main.c **** {
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 270:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 271:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 272:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 273:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 274:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 275:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 276:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 277:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 278:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 279:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****     Error_Handler();
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** }
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** /**
 290:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 291:Core/Src/main.c ****   * @param None
 292:Core/Src/main.c ****   * @retval None
 293:Core/Src/main.c ****   */
 294:Core/Src/main.c **** static void MX_I2C2_Init(void)
 295:Core/Src/main.c **** {
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 304:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 305:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 306:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 307:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 308:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 309:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 310:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 311:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 312:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 313:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 314:Core/Src/main.c ****   {
 315:Core/Src/main.c ****     Error_Handler();
 316:Core/Src/main.c ****   }
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 7


 317:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 320:Core/Src/main.c **** 
 321:Core/Src/main.c **** }
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** /**
 324:Core/Src/main.c ****   * @brief I2C3 Initialization Function
 325:Core/Src/main.c ****   * @param None
 326:Core/Src/main.c ****   * @retval None
 327:Core/Src/main.c ****   */
 328:Core/Src/main.c **** static void MX_I2C3_Init(void)
 329:Core/Src/main.c **** {
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 0 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END I2C3_Init 0 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 1 */
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /* USER CODE END I2C3_Init 1 */
 338:Core/Src/main.c ****   hi2c3.Instance = I2C3;
 339:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 340:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 341:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 342:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 343:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 344:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 345:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 346:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 347:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 348:Core/Src/main.c ****   {
 349:Core/Src/main.c ****     Error_Handler();
 350:Core/Src/main.c ****   }
 351:Core/Src/main.c ****   /* USER CODE BEGIN I2C3_Init 2 */
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /* USER CODE END I2C3_Init 2 */
 354:Core/Src/main.c **** 
 355:Core/Src/main.c **** }
 356:Core/Src/main.c **** 
 357:Core/Src/main.c **** /**
 358:Core/Src/main.c ****   * @brief RTC Initialization Function
 359:Core/Src/main.c ****   * @param None
 360:Core/Src/main.c ****   * @retval None
 361:Core/Src/main.c ****   */
 362:Core/Src/main.c **** static void MX_RTC_Init(void)
 363:Core/Src/main.c **** {
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /** Initialize RTC Only
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 8


 374:Core/Src/main.c ****   */
 375:Core/Src/main.c ****   hrtc.Instance = RTC;
 376:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 377:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 378:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 379:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 380:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 381:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 382:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 383:Core/Src/main.c ****   {
 384:Core/Src/main.c ****     Error_Handler();
 385:Core/Src/main.c ****   }
 386:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c **** /**
 393:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 394:Core/Src/main.c ****   * @param None
 395:Core/Src/main.c ****   * @retval None
 396:Core/Src/main.c ****   */
 397:Core/Src/main.c **** static void MX_SPI1_Init(void)
 398:Core/Src/main.c **** {
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 407:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 408:Core/Src/main.c ****   hspi1.Instance = SPI1;
 409:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 410:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 411:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 412:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 413:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 414:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 415:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 416:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 417:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 418:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 419:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 420:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c **** }
 429:Core/Src/main.c **** 
 430:Core/Src/main.c **** /**
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 9


 431:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 432:Core/Src/main.c ****   * @param None
 433:Core/Src/main.c ****   * @retval None
 434:Core/Src/main.c ****   */
 435:Core/Src/main.c **** static void MX_SPI2_Init(void)
 436:Core/Src/main.c **** {
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 445:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 446:Core/Src/main.c ****   hspi2.Instance = SPI2;
 447:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 448:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 449:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 450:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 451:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 452:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 453:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 454:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 455:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 456:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 457:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 458:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 459:Core/Src/main.c ****   {
 460:Core/Src/main.c ****     Error_Handler();
 461:Core/Src/main.c ****   }
 462:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 465:Core/Src/main.c **** 
 466:Core/Src/main.c **** }
 467:Core/Src/main.c **** 
 468:Core/Src/main.c **** /**
 469:Core/Src/main.c ****   * @brief SPI3 Initialization Function
 470:Core/Src/main.c ****   * @param None
 471:Core/Src/main.c ****   * @retval None
 472:Core/Src/main.c ****   */
 473:Core/Src/main.c **** static void MX_SPI3_Init(void)
 474:Core/Src/main.c **** {
 475:Core/Src/main.c **** 
 476:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 0 */
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /* USER CODE END SPI3_Init 0 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 1 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE END SPI3_Init 1 */
 483:Core/Src/main.c ****   /* SPI3 parameter configuration*/
 484:Core/Src/main.c ****   hspi3.Instance = SPI3;
 485:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 486:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 487:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 10


 488:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 489:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 490:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 491:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 492:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 493:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 494:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 495:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 496:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 497:Core/Src/main.c ****   {
 498:Core/Src/main.c ****     Error_Handler();
 499:Core/Src/main.c ****   }
 500:Core/Src/main.c ****   /* USER CODE BEGIN SPI3_Init 2 */
 501:Core/Src/main.c **** 
 502:Core/Src/main.c ****   /* USER CODE END SPI3_Init 2 */
 503:Core/Src/main.c **** 
 504:Core/Src/main.c **** }
 505:Core/Src/main.c **** 
 506:Core/Src/main.c **** /**
 507:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 508:Core/Src/main.c ****   * @param None
 509:Core/Src/main.c ****   * @retval None
 510:Core/Src/main.c ****   */
 511:Core/Src/main.c **** static void MX_TIM3_Init(void)
 512:Core/Src/main.c **** {
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 517:Core/Src/main.c **** 
 518:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 519:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 520:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 525:Core/Src/main.c ****   htim3.Instance = TIM3;
 526:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 527:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 528:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 529:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 530:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 531:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 532:Core/Src/main.c ****   {
 533:Core/Src/main.c ****     Error_Handler();
 534:Core/Src/main.c ****   }
 535:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 536:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 537:Core/Src/main.c ****   {
 538:Core/Src/main.c ****     Error_Handler();
 539:Core/Src/main.c ****   }
 540:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 541:Core/Src/main.c ****   {
 542:Core/Src/main.c ****     Error_Handler();
 543:Core/Src/main.c ****   }
 544:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 11


 545:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 546:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 547:Core/Src/main.c ****   {
 548:Core/Src/main.c ****     Error_Handler();
 549:Core/Src/main.c ****   }
 550:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 551:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 552:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 553:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 554:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 555:Core/Src/main.c ****   {
 556:Core/Src/main.c ****     Error_Handler();
 557:Core/Src/main.c ****   }
 558:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 561:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 562:Core/Src/main.c **** 
 563:Core/Src/main.c **** }
 564:Core/Src/main.c **** 
 565:Core/Src/main.c **** /**
 566:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 567:Core/Src/main.c ****   * @param None
 568:Core/Src/main.c ****   * @retval None
 569:Core/Src/main.c ****   */
 570:Core/Src/main.c **** static void MX_TIM4_Init(void)
 571:Core/Src/main.c **** {
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 574:Core/Src/main.c **** 
 575:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 576:Core/Src/main.c **** 
 577:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 578:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 579:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 580:Core/Src/main.c **** 
 581:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 582:Core/Src/main.c **** 
 583:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 584:Core/Src/main.c ****   htim4.Instance = TIM4;
 585:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 586:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 587:Core/Src/main.c ****   htim4.Init.Period = 65535;
 588:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 589:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 590:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 591:Core/Src/main.c ****   {
 592:Core/Src/main.c ****     Error_Handler();
 593:Core/Src/main.c ****   }
 594:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 595:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 596:Core/Src/main.c ****   {
 597:Core/Src/main.c ****     Error_Handler();
 598:Core/Src/main.c ****   }
 599:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 600:Core/Src/main.c ****   {
 601:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 12


 602:Core/Src/main.c ****   }
 603:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 604:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 605:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 606:Core/Src/main.c ****   {
 607:Core/Src/main.c ****     Error_Handler();
 608:Core/Src/main.c ****   }
 609:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 610:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 611:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 612:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 613:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 614:Core/Src/main.c ****   {
 615:Core/Src/main.c ****     Error_Handler();
 616:Core/Src/main.c ****   }
 617:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 618:Core/Src/main.c ****   {
 619:Core/Src/main.c ****     Error_Handler();
 620:Core/Src/main.c ****   }
 621:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 624:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim4);
 625:Core/Src/main.c **** 
 626:Core/Src/main.c **** }
 627:Core/Src/main.c **** 
 628:Core/Src/main.c **** /**
 629:Core/Src/main.c ****   * @brief TIM5 Initialization Function
 630:Core/Src/main.c ****   * @param None
 631:Core/Src/main.c ****   * @retval None
 632:Core/Src/main.c ****   */
 633:Core/Src/main.c **** static void MX_TIM5_Init(void)
 634:Core/Src/main.c **** {
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE END TIM5_Init 0 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 641:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 642:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   /* USER CODE END TIM5_Init 1 */
 647:Core/Src/main.c ****   htim5.Instance = TIM5;
 648:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 649:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 650:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 651:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 652:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 653:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 654:Core/Src/main.c ****   {
 655:Core/Src/main.c ****     Error_Handler();
 656:Core/Src/main.c ****   }
 657:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 658:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 13


 659:Core/Src/main.c ****   {
 660:Core/Src/main.c ****     Error_Handler();
 661:Core/Src/main.c ****   }
 662:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 663:Core/Src/main.c ****   {
 664:Core/Src/main.c ****     Error_Handler();
 665:Core/Src/main.c ****   }
 666:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 667:Core/Src/main.c ****   {
 668:Core/Src/main.c ****     Error_Handler();
 669:Core/Src/main.c ****   }
 670:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 671:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 672:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 673:Core/Src/main.c ****   {
 674:Core/Src/main.c ****     Error_Handler();
 675:Core/Src/main.c ****   }
 676:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 677:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 678:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 679:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 680:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 681:Core/Src/main.c ****   {
 682:Core/Src/main.c ****     Error_Handler();
 683:Core/Src/main.c ****   }
 684:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 685:Core/Src/main.c ****   {
 686:Core/Src/main.c ****     Error_Handler();
 687:Core/Src/main.c ****   }
 688:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 689:Core/Src/main.c ****   {
 690:Core/Src/main.c ****     Error_Handler();
 691:Core/Src/main.c ****   }
 692:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 693:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 694:Core/Src/main.c ****   {
 695:Core/Src/main.c ****     Error_Handler();
 696:Core/Src/main.c ****   }
 697:Core/Src/main.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 698:Core/Src/main.c **** 
 699:Core/Src/main.c ****   /* USER CODE END TIM5_Init 2 */
 700:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim5);
 701:Core/Src/main.c **** 
 702:Core/Src/main.c **** }
 703:Core/Src/main.c **** 
 704:Core/Src/main.c **** /**
 705:Core/Src/main.c ****   * @brief USART1 Initialization Function
 706:Core/Src/main.c ****   * @param None
 707:Core/Src/main.c ****   * @retval None
 708:Core/Src/main.c ****   */
 709:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 710:Core/Src/main.c **** {
 711:Core/Src/main.c **** 
 712:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 713:Core/Src/main.c **** 
 714:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 715:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 14


 716:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 719:Core/Src/main.c ****   huart1.Instance = USART1;
 720:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 721:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 722:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 723:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 724:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 725:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 726:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 727:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 728:Core/Src/main.c ****   {
 729:Core/Src/main.c ****     Error_Handler();
 730:Core/Src/main.c ****   }
 731:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 732:Core/Src/main.c **** 
 733:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 734:Core/Src/main.c **** 
 735:Core/Src/main.c **** }
 736:Core/Src/main.c **** 
 737:Core/Src/main.c **** /**
 738:Core/Src/main.c ****   * Enable DMA controller clock
 739:Core/Src/main.c ****   */
 740:Core/Src/main.c **** static void MX_DMA_Init(void)
 741:Core/Src/main.c **** {
 742:Core/Src/main.c **** 
 743:Core/Src/main.c ****   /* DMA controller clock enable */
 744:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 745:Core/Src/main.c **** 
 746:Core/Src/main.c ****   /* DMA interrupt init */
 747:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 748:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 749:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 750:Core/Src/main.c **** 
 751:Core/Src/main.c **** }
 752:Core/Src/main.c **** 
 753:Core/Src/main.c **** /**
 754:Core/Src/main.c ****   * @brief GPIO Initialization Function
 755:Core/Src/main.c ****   * @param None
 756:Core/Src/main.c ****   * @retval None
 757:Core/Src/main.c ****   */
 758:Core/Src/main.c **** static void MX_GPIO_Init(void)
 759:Core/Src/main.c **** {
  28              		.loc 1 759 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              		.cfi_def_cfa_offset 32
  34              		.cfi_offset 4, -32
  35              		.cfi_offset 5, -28
  36              		.cfi_offset 6, -24
  37              		.cfi_offset 7, -20
  38              		.cfi_offset 8, -16
  39              		.cfi_offset 9, -12
  40              		.cfi_offset 10, -8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 15


  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              		.cfi_def_cfa_offset 72
 760:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 760 3 view .LVU1
  45              		.loc 1 760 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0594     		str	r4, [sp, #20]
  48 000a 0694     		str	r4, [sp, #24]
  49 000c 0794     		str	r4, [sp, #28]
  50 000e 0894     		str	r4, [sp, #32]
  51 0010 0994     		str	r4, [sp, #36]
 761:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 766:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 766 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 766 3 view .LVU4
  55 0012 0094     		str	r4, [sp]
  56              		.loc 1 766 3 view .LVU5
  57 0014 494B     		ldr	r3, .L3
  58 0016 1A6B     		ldr	r2, [r3, #48]
  59 0018 42F00402 		orr	r2, r2, #4
  60 001c 1A63     		str	r2, [r3, #48]
  61              		.loc 1 766 3 view .LVU6
  62 001e 1A6B     		ldr	r2, [r3, #48]
  63 0020 02F00402 		and	r2, r2, #4
  64 0024 0092     		str	r2, [sp]
  65              		.loc 1 766 3 view .LVU7
  66 0026 009A     		ldr	r2, [sp]
  67              	.LBE4:
  68              		.loc 1 766 3 view .LVU8
 767:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  69              		.loc 1 767 3 view .LVU9
  70              	.LBB5:
  71              		.loc 1 767 3 view .LVU10
  72 0028 0194     		str	r4, [sp, #4]
  73              		.loc 1 767 3 view .LVU11
  74 002a 1A6B     		ldr	r2, [r3, #48]
  75 002c 42F08002 		orr	r2, r2, #128
  76 0030 1A63     		str	r2, [r3, #48]
  77              		.loc 1 767 3 view .LVU12
  78 0032 1A6B     		ldr	r2, [r3, #48]
  79 0034 02F08002 		and	r2, r2, #128
  80 0038 0192     		str	r2, [sp, #4]
  81              		.loc 1 767 3 view .LVU13
  82 003a 019A     		ldr	r2, [sp, #4]
  83              	.LBE5:
  84              		.loc 1 767 3 view .LVU14
 768:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  85              		.loc 1 768 3 view .LVU15
  86              	.LBB6:
  87              		.loc 1 768 3 view .LVU16
  88 003c 0294     		str	r4, [sp, #8]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 16


  89              		.loc 1 768 3 view .LVU17
  90 003e 1A6B     		ldr	r2, [r3, #48]
  91 0040 42F00102 		orr	r2, r2, #1
  92 0044 1A63     		str	r2, [r3, #48]
  93              		.loc 1 768 3 view .LVU18
  94 0046 1A6B     		ldr	r2, [r3, #48]
  95 0048 02F00102 		and	r2, r2, #1
  96 004c 0292     		str	r2, [sp, #8]
  97              		.loc 1 768 3 view .LVU19
  98 004e 029A     		ldr	r2, [sp, #8]
  99              	.LBE6:
 100              		.loc 1 768 3 view .LVU20
 769:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 101              		.loc 1 769 3 view .LVU21
 102              	.LBB7:
 103              		.loc 1 769 3 view .LVU22
 104 0050 0394     		str	r4, [sp, #12]
 105              		.loc 1 769 3 view .LVU23
 106 0052 1A6B     		ldr	r2, [r3, #48]
 107 0054 42F00202 		orr	r2, r2, #2
 108 0058 1A63     		str	r2, [r3, #48]
 109              		.loc 1 769 3 view .LVU24
 110 005a 1A6B     		ldr	r2, [r3, #48]
 111 005c 02F00202 		and	r2, r2, #2
 112 0060 0392     		str	r2, [sp, #12]
 113              		.loc 1 769 3 view .LVU25
 114 0062 039A     		ldr	r2, [sp, #12]
 115              	.LBE7:
 116              		.loc 1 769 3 view .LVU26
 770:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 117              		.loc 1 770 3 view .LVU27
 118              	.LBB8:
 119              		.loc 1 770 3 view .LVU28
 120 0064 0494     		str	r4, [sp, #16]
 121              		.loc 1 770 3 view .LVU29
 122 0066 1A6B     		ldr	r2, [r3, #48]
 123 0068 42F00802 		orr	r2, r2, #8
 124 006c 1A63     		str	r2, [r3, #48]
 125              		.loc 1 770 3 view .LVU30
 126 006e 1B6B     		ldr	r3, [r3, #48]
 127 0070 03F00803 		and	r3, r3, #8
 128 0074 0493     		str	r3, [sp, #16]
 129              		.loc 1 770 3 view .LVU31
 130 0076 049B     		ldr	r3, [sp, #16]
 131              	.LBE8:
 132              		.loc 1 770 3 view .LVU32
 771:Core/Src/main.c **** 
 772:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 773:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin, GPIO_PIN_RESET);
 133              		.loc 1 773 3 view .LVU33
 134 0078 314D     		ldr	r5, .L3+4
 135 007a 2246     		mov	r2, r4
 136 007c 40F28911 		movw	r1, #393
 137 0080 2846     		mov	r0, r5
 138 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 139              	.LVL0:
 774:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 17


 775:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 776:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, FLASH_NSS_Pin|FLASH_WP_Pin, GPIO_PIN_SET);
 140              		.loc 1 776 3 view .LVU34
 141 0086 0122     		movs	r2, #1
 142 0088 3021     		movs	r1, #48
 143 008a 2846     		mov	r0, r5
 144 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 145              	.LVL1:
 777:Core/Src/main.c **** 
 778:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 779:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LORA_DIO1_Pin|EEP_WP_Pin, GPIO_PIN_RESET);
 146              		.loc 1 779 3 view .LVU35
 147 0090 2C4F     		ldr	r7, .L3+8
 148 0092 2246     		mov	r2, r4
 149 0094 2121     		movs	r1, #33
 150 0096 3846     		mov	r0, r7
 151 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL2:
 780:Core/Src/main.c **** 
 781:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 782:Core/Src/main.c ****   HAL_GPIO_WritePin(LORA_NRST_GPIO_Port, LORA_NRST_Pin, GPIO_PIN_RESET);
 153              		.loc 1 782 3 view .LVU36
 154 009c DFF8A880 		ldr	r8, .L3+12
 155 00a0 2246     		mov	r2, r4
 156 00a2 0421     		movs	r1, #4
 157 00a4 4046     		mov	r0, r8
 158 00a6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 159              	.LVL3:
 783:Core/Src/main.c **** 
 784:Core/Src/main.c ****   /*Configure GPIO pins : CAM_CTRL_Pin BUZZER_Pin PYRO1_Pin PYRO2_Pin */
 785:Core/Src/main.c ****   GPIO_InitStruct.Pin = CAM_CTRL_Pin|BUZZER_Pin|PYRO1_Pin|PYRO2_Pin;
 160              		.loc 1 785 3 view .LVU37
 161              		.loc 1 785 23 is_stmt 0 view .LVU38
 162 00aa 40F28913 		movw	r3, #393
 163 00ae 0593     		str	r3, [sp, #20]
 786:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 164              		.loc 1 786 3 is_stmt 1 view .LVU39
 165              		.loc 1 786 24 is_stmt 0 view .LVU40
 166 00b0 0126     		movs	r6, #1
 167 00b2 0696     		str	r6, [sp, #24]
 787:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 168              		.loc 1 787 3 is_stmt 1 view .LVU41
 169              		.loc 1 787 24 is_stmt 0 view .LVU42
 170 00b4 0794     		str	r4, [sp, #28]
 788:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 171              		.loc 1 788 3 is_stmt 1 view .LVU43
 172              		.loc 1 788 25 is_stmt 0 view .LVU44
 173 00b6 0894     		str	r4, [sp, #32]
 789:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 174              		.loc 1 789 3 is_stmt 1 view .LVU45
 175 00b8 05A9     		add	r1, sp, #20
 176 00ba 2846     		mov	r0, r5
 177 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL4:
 790:Core/Src/main.c **** 
 791:Core/Src/main.c ****   /*Configure GPIO pins : FLASH_NSS_Pin FLASH_WP_Pin */
 792:Core/Src/main.c ****   GPIO_InitStruct.Pin = FLASH_NSS_Pin|FLASH_WP_Pin;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 18


 179              		.loc 1 792 3 view .LVU46
 180              		.loc 1 792 23 is_stmt 0 view .LVU47
 181 00c0 3023     		movs	r3, #48
 182 00c2 0593     		str	r3, [sp, #20]
 793:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 793 3 is_stmt 1 view .LVU48
 184              		.loc 1 793 24 is_stmt 0 view .LVU49
 185 00c4 0696     		str	r6, [sp, #24]
 794:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 794 3 is_stmt 1 view .LVU50
 187              		.loc 1 794 24 is_stmt 0 view .LVU51
 188 00c6 0794     		str	r4, [sp, #28]
 795:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 189              		.loc 1 795 3 is_stmt 1 view .LVU52
 190              		.loc 1 795 25 is_stmt 0 view .LVU53
 191 00c8 0323     		movs	r3, #3
 192 00ca 0893     		str	r3, [sp, #32]
 796:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 193              		.loc 1 796 3 is_stmt 1 view .LVU54
 194 00cc 05A9     		add	r1, sp, #20
 195 00ce 2846     		mov	r0, r5
 196 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL5:
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   /*Configure GPIO pins : LORA_DIO1_Pin EEP_WP_Pin */
 799:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_DIO1_Pin|EEP_WP_Pin;
 198              		.loc 1 799 3 view .LVU55
 199              		.loc 1 799 23 is_stmt 0 view .LVU56
 200 00d4 2123     		movs	r3, #33
 201 00d6 0593     		str	r3, [sp, #20]
 800:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 800 3 is_stmt 1 view .LVU57
 203              		.loc 1 800 24 is_stmt 0 view .LVU58
 204 00d8 0696     		str	r6, [sp, #24]
 801:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 205              		.loc 1 801 3 is_stmt 1 view .LVU59
 206              		.loc 1 801 24 is_stmt 0 view .LVU60
 207 00da 0794     		str	r4, [sp, #28]
 802:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 208              		.loc 1 802 3 is_stmt 1 view .LVU61
 209              		.loc 1 802 25 is_stmt 0 view .LVU62
 210 00dc 0894     		str	r4, [sp, #32]
 803:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 211              		.loc 1 803 3 is_stmt 1 view .LVU63
 212 00de 05A9     		add	r1, sp, #20
 213 00e0 3846     		mov	r0, r7
 214 00e2 FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL6:
 804:Core/Src/main.c **** 
 805:Core/Src/main.c ****   /*Configure GPIO pin : LORA_IO0_Pin */
 806:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_IO0_Pin;
 216              		.loc 1 806 3 view .LVU64
 217              		.loc 1 806 23 is_stmt 0 view .LVU65
 218 00e6 0223     		movs	r3, #2
 219 00e8 0593     		str	r3, [sp, #20]
 807:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 220              		.loc 1 807 3 is_stmt 1 view .LVU66
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 19


 221              		.loc 1 807 24 is_stmt 0 view .LVU67
 222 00ea 0694     		str	r4, [sp, #24]
 808:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 223              		.loc 1 808 3 is_stmt 1 view .LVU68
 224              		.loc 1 808 24 is_stmt 0 view .LVU69
 225 00ec 0794     		str	r4, [sp, #28]
 809:Core/Src/main.c ****   HAL_GPIO_Init(LORA_IO0_GPIO_Port, &GPIO_InitStruct);
 226              		.loc 1 809 3 is_stmt 1 view .LVU70
 227 00ee 05A9     		add	r1, sp, #20
 228 00f0 3846     		mov	r0, r7
 229 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL7:
 810:Core/Src/main.c **** 
 811:Core/Src/main.c ****   /*Configure GPIO pin : BMP_INT_Pin */
 812:Core/Src/main.c ****   GPIO_InitStruct.Pin = BMP_INT_Pin;
 231              		.loc 1 812 3 view .LVU71
 232              		.loc 1 812 23 is_stmt 0 view .LVU72
 233 00f6 4FF00409 		mov	r9, #4
 234 00fa CDF81490 		str	r9, [sp, #20]
 813:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 235              		.loc 1 813 3 is_stmt 1 view .LVU73
 236              		.loc 1 813 24 is_stmt 0 view .LVU74
 237 00fe 4FF4881A 		mov	r10, #1114112
 238 0102 CDF818A0 		str	r10, [sp, #24]
 814:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 239              		.loc 1 814 3 is_stmt 1 view .LVU75
 240              		.loc 1 814 24 is_stmt 0 view .LVU76
 241 0106 0794     		str	r4, [sp, #28]
 815:Core/Src/main.c ****   HAL_GPIO_Init(BMP_INT_GPIO_Port, &GPIO_InitStruct);
 242              		.loc 1 815 3 is_stmt 1 view .LVU77
 243 0108 05A9     		add	r1, sp, #20
 244 010a 3846     		mov	r0, r7
 245 010c FFF7FEFF 		bl	HAL_GPIO_Init
 246              	.LVL8:
 816:Core/Src/main.c **** 
 817:Core/Src/main.c ****   /*Configure GPIO pin : IMU_INT1_Pin */
 818:Core/Src/main.c ****   GPIO_InitStruct.Pin = IMU_INT1_Pin;
 247              		.loc 1 818 3 view .LVU78
 248              		.loc 1 818 23 is_stmt 0 view .LVU79
 249 0110 4023     		movs	r3, #64
 250 0112 0593     		str	r3, [sp, #20]
 819:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 251              		.loc 1 819 3 is_stmt 1 view .LVU80
 252              		.loc 1 819 24 is_stmt 0 view .LVU81
 253 0114 CDF818A0 		str	r10, [sp, #24]
 820:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 254              		.loc 1 820 3 is_stmt 1 view .LVU82
 255              		.loc 1 820 24 is_stmt 0 view .LVU83
 256 0118 0794     		str	r4, [sp, #28]
 821:Core/Src/main.c ****   HAL_GPIO_Init(IMU_INT1_GPIO_Port, &GPIO_InitStruct);
 257              		.loc 1 821 3 is_stmt 1 view .LVU84
 258 011a 05A9     		add	r1, sp, #20
 259 011c 2846     		mov	r0, r5
 260 011e FFF7FEFF 		bl	HAL_GPIO_Init
 261              	.LVL9:
 822:Core/Src/main.c **** 
 823:Core/Src/main.c ****   /*Configure GPIO pin : LORA_NRST_Pin */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 20


 824:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_NRST_Pin;
 262              		.loc 1 824 3 view .LVU85
 263              		.loc 1 824 23 is_stmt 0 view .LVU86
 264 0122 CDF81490 		str	r9, [sp, #20]
 825:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 825 3 is_stmt 1 view .LVU87
 266              		.loc 1 825 24 is_stmt 0 view .LVU88
 267 0126 0696     		str	r6, [sp, #24]
 826:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 826 3 is_stmt 1 view .LVU89
 269              		.loc 1 826 24 is_stmt 0 view .LVU90
 270 0128 0794     		str	r4, [sp, #28]
 827:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 827 3 is_stmt 1 view .LVU91
 272              		.loc 1 827 25 is_stmt 0 view .LVU92
 273 012a 0894     		str	r4, [sp, #32]
 828:Core/Src/main.c ****   HAL_GPIO_Init(LORA_NRST_GPIO_Port, &GPIO_InitStruct);
 274              		.loc 1 828 3 is_stmt 1 view .LVU93
 275 012c 05A9     		add	r1, sp, #20
 276 012e 4046     		mov	r0, r8
 277 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 829:Core/Src/main.c **** 
 830:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 831:Core/Src/main.c **** 
 832:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 833:Core/Src/main.c **** }
 279              		.loc 1 833 1 is_stmt 0 view .LVU94
 280 0134 0AB0     		add	sp, sp, #40
 281              		.cfi_def_cfa_offset 32
 282              		@ sp needed
 283 0136 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 284              	.L4:
 285 013a 00BF     		.align	2
 286              	.L3:
 287 013c 00380240 		.word	1073887232
 288 0140 00080240 		.word	1073874944
 289 0144 00040240 		.word	1073873920
 290 0148 000C0240 		.word	1073875968
 291              		.cfi_endproc
 292              	.LFE258:
 294              		.section	.text.MX_DMA_Init,"ax",%progbits
 295              		.align	1
 296              		.syntax unified
 297              		.thumb
 298              		.thumb_func
 300              	MX_DMA_Init:
 301              	.LFB257:
 741:Core/Src/main.c **** 
 302              		.loc 1 741 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 8
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306 0000 00B5     		push	{lr}
 307              		.cfi_def_cfa_offset 4
 308              		.cfi_offset 14, -4
 309 0002 83B0     		sub	sp, sp, #12
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 21


 310              		.cfi_def_cfa_offset 16
 744:Core/Src/main.c **** 
 311              		.loc 1 744 3 view .LVU96
 312              	.LBB9:
 744:Core/Src/main.c **** 
 313              		.loc 1 744 3 view .LVU97
 314 0004 0021     		movs	r1, #0
 315 0006 0191     		str	r1, [sp, #4]
 744:Core/Src/main.c **** 
 316              		.loc 1 744 3 view .LVU98
 317 0008 094B     		ldr	r3, .L7
 318 000a 1A6B     		ldr	r2, [r3, #48]
 319 000c 42F40012 		orr	r2, r2, #2097152
 320 0010 1A63     		str	r2, [r3, #48]
 744:Core/Src/main.c **** 
 321              		.loc 1 744 3 view .LVU99
 322 0012 1B6B     		ldr	r3, [r3, #48]
 323 0014 03F40013 		and	r3, r3, #2097152
 324 0018 0193     		str	r3, [sp, #4]
 744:Core/Src/main.c **** 
 325              		.loc 1 744 3 view .LVU100
 326 001a 019B     		ldr	r3, [sp, #4]
 327              	.LBE9:
 744:Core/Src/main.c **** 
 328              		.loc 1 744 3 view .LVU101
 748:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 329              		.loc 1 748 3 view .LVU102
 330 001c 0A46     		mov	r2, r1
 331 001e 0F20     		movs	r0, #15
 332 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 333              	.LVL11:
 749:Core/Src/main.c **** 
 334              		.loc 1 749 3 view .LVU103
 335 0024 0F20     		movs	r0, #15
 336 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 337              	.LVL12:
 751:Core/Src/main.c **** 
 338              		.loc 1 751 1 is_stmt 0 view .LVU104
 339 002a 03B0     		add	sp, sp, #12
 340              		.cfi_def_cfa_offset 4
 341              		@ sp needed
 342 002c 5DF804FB 		ldr	pc, [sp], #4
 343              	.L8:
 344              		.align	2
 345              	.L7:
 346 0030 00380240 		.word	1073887232
 347              		.cfi_endproc
 348              	.LFE257:
 350              		.section	.text.Get_Vbat,"ax",%progbits
 351              		.align	1
 352              		.global	Get_Vbat
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 357              	Get_Vbat:
 358              	.LFB259:
 834:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 22


 835:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 836:Core/Src/main.c **** void Get_Vbat(){
 359              		.loc 1 836 16 is_stmt 1 view -0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363 0000 08B5     		push	{r3, lr}
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 3, -8
 366              		.cfi_offset 14, -4
 837:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, adc_buff, 1);
 367              		.loc 1 837 3 view .LVU106
 368 0002 0122     		movs	r2, #1
 369 0004 0249     		ldr	r1, .L11
 370 0006 0348     		ldr	r0, .L11+4
 371 0008 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 372              	.LVL13:
 838:Core/Src/main.c **** }
 373              		.loc 1 838 1 is_stmt 0 view .LVU107
 374 000c 08BD     		pop	{r3, pc}
 375              	.L12:
 376 000e 00BF     		.align	2
 377              	.L11:
 378 0010 00000000 		.word	adc_buff
 379 0014 00000000 		.word	hadc1
 380              		.cfi_endproc
 381              	.LFE259:
 383              		.global	__aeabi_ui2d
 384              		.global	__aeabi_dmul
 385              		.global	__aeabi_ddiv
 386              		.global	__aeabi_d2f
 387              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 388              		.align	1
 389              		.global	HAL_ADC_ConvCpltCallback
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	HAL_ADC_ConvCpltCallback:
 395              	.LVL14:
 396              	.LFB260:
 839:Core/Src/main.c **** 
 840:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
 841:Core/Src/main.c **** {
 397              		.loc 1 841 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		.loc 1 841 1 is_stmt 0 view .LVU109
 402 0000 08B5     		push	{r3, lr}
 403              		.cfi_def_cfa_offset 8
 404              		.cfi_offset 3, -8
 405              		.cfi_offset 14, -4
 842:Core/Src/main.c ****   if(hadc->Instance == ADC1){
 406              		.loc 1 842 3 is_stmt 1 view .LVU110
 407              		.loc 1 842 10 is_stmt 0 view .LVU111
 408 0002 0268     		ldr	r2, [r0]
 409              		.loc 1 842 5 view .LVU112
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 23


 410 0004 144B     		ldr	r3, .L17+24
 411 0006 9A42     		cmp	r2, r3
 412 0008 00D0     		beq	.L16
 413              	.LVL15:
 414              	.L13:
 843:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 844:Core/Src/main.c ****   }
 845:Core/Src/main.c **** }
 415              		.loc 1 845 1 view .LVU113
 416 000a 08BD     		pop	{r3, pc}
 417              	.LVL16:
 418              	.L16:
 843:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 419              		.loc 1 843 5 is_stmt 1 view .LVU114
 843:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 420              		.loc 1 843 30 is_stmt 0 view .LVU115
 421 000c 134B     		ldr	r3, .L17+28
 422 000e 5868     		ldr	r0, [r3, #4]
 423              	.LVL17:
 843:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 424              		.loc 1 843 30 view .LVU116
 425 0010 FFF7FEFF 		bl	__aeabi_ui2d
 426              	.LVL18:
 427 0014 0AA3     		adr	r3, .L17
 428 0016 D3E90023 		ldrd	r2, [r3]
 429 001a FFF7FEFF 		bl	__aeabi_dmul
 430              	.LVL19:
 843:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 431              		.loc 1 843 36 view .LVU117
 432 001e 0AA3     		adr	r3, .L17+8
 433 0020 D3E90023 		ldrd	r2, [r3]
 434 0024 FFF7FEFF 		bl	__aeabi_ddiv
 435              	.LVL20:
 843:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 436              		.loc 1 843 43 view .LVU118
 437 0028 09A3     		adr	r3, .L17+16
 438 002a D3E90023 		ldrd	r2, [r3]
 439 002e FFF7FEFF 		bl	__aeabi_dmul
 440              	.LVL21:
 441 0032 FFF7FEFF 		bl	__aeabi_d2f
 442              	.LVL22:
 843:Core/Src/main.c ****     battery_v = (adc_buff[1] * 3.3 / 4095)*VBAT_DIV_K;
 443              		.loc 1 843 15 view .LVU119
 444 0036 0A4B     		ldr	r3, .L17+32
 445 0038 1860     		str	r0, [r3]	@ float
 446              		.loc 1 845 1 view .LVU120
 447 003a E6E7     		b	.L13
 448              	.L18:
 449 003c AFF30080 		.align	3
 450              	.L17:
 451 0040 66666666 		.word	1717986918
 452 0044 66660A40 		.word	1074423398
 453 0048 00000000 		.word	0
 454 004c 00FEAF40 		.word	1085275648
 455 0050 52B81E85 		.word	-2061584302
 456 0054 EB510440 		.word	1074024939
 457 0058 00200140 		.word	1073815552
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 24


 458 005c 00000000 		.word	adc_buff
 459 0060 00000000 		.word	battery_v
 460              		.cfi_endproc
 461              	.LFE260:
 463              		.section	.text.Error_Handler,"ax",%progbits
 464              		.align	1
 465              		.global	Error_Handler
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	Error_Handler:
 471              	.LFB261:
 846:Core/Src/main.c **** 
 847:Core/Src/main.c **** /* USER CODE END 4 */
 848:Core/Src/main.c **** 
 849:Core/Src/main.c **** /**
 850:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 851:Core/Src/main.c ****   * @retval None
 852:Core/Src/main.c ****   */
 853:Core/Src/main.c **** void Error_Handler(void)
 854:Core/Src/main.c **** {
 472              		.loc 1 854 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ Volatile: function does not return.
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 855:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 856:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 857:Core/Src/main.c ****   __disable_irq();
 478              		.loc 1 857 3 view .LVU122
 479              	.LBB10:
 480              	.LBI10:
 481              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 25


  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 26


  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 27


 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 28


 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 29


 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 30


 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 31


 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 32


 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 33


 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 34


 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 35


 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 36


 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 37


 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 38


 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 39


 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 40


 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 41


 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 482              		.loc 2 960 27 view .LVU123
 483              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 484              		.loc 2 962 3 view .LVU124
 485              		.syntax unified
 486              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 487 0000 72B6     		cpsid i
 488              	@ 0 "" 2
 489              		.thumb
 490              		.syntax unified
 491              	.L20:
 492              	.LBE11:
 493              	.LBE10:
 858:Core/Src/main.c ****   while (1)
 494              		.loc 1 858 3 view .LVU125
 859:Core/Src/main.c ****   {
 860:Core/Src/main.c ****   }
 495              		.loc 1 860 3 view .LVU126
 858:Core/Src/main.c ****   while (1)
 496              		.loc 1 858 9 view .LVU127
 497 0002 FEE7     		b	.L20
 498              		.cfi_endproc
 499              	.LFE261:
 501              		.section	.text.MX_ADC1_Init,"ax",%progbits
 502              		.align	1
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	MX_ADC1_Init:
 508              	.LFB245:
 209:Core/Src/main.c **** 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 42


 509              		.loc 1 209 1 view -0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 16
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513 0000 00B5     		push	{lr}
 514              		.cfi_def_cfa_offset 4
 515              		.cfi_offset 14, -4
 516 0002 85B0     		sub	sp, sp, #20
 517              		.cfi_def_cfa_offset 24
 215:Core/Src/main.c **** 
 518              		.loc 1 215 3 view .LVU129
 215:Core/Src/main.c **** 
 519              		.loc 1 215 26 is_stmt 0 view .LVU130
 520 0004 0023     		movs	r3, #0
 521 0006 0093     		str	r3, [sp]
 522 0008 0193     		str	r3, [sp, #4]
 523 000a 0293     		str	r3, [sp, #8]
 524 000c 0393     		str	r3, [sp, #12]
 223:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 525              		.loc 1 223 3 is_stmt 1 view .LVU131
 223:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 526              		.loc 1 223 18 is_stmt 0 view .LVU132
 527 000e 1348     		ldr	r0, .L27
 528 0010 134A     		ldr	r2, .L27+4
 529 0012 0260     		str	r2, [r0]
 224:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 530              		.loc 1 224 3 is_stmt 1 view .LVU133
 224:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 531              		.loc 1 224 29 is_stmt 0 view .LVU134
 532 0014 4360     		str	r3, [r0, #4]
 225:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 533              		.loc 1 225 3 is_stmt 1 view .LVU135
 225:Core/Src/main.c ****   hadc1.Init.ScanConvMode = DISABLE;
 534              		.loc 1 225 25 is_stmt 0 view .LVU136
 535 0016 8360     		str	r3, [r0, #8]
 226:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 536              		.loc 1 226 3 is_stmt 1 view .LVU137
 226:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 537              		.loc 1 226 27 is_stmt 0 view .LVU138
 538 0018 0361     		str	r3, [r0, #16]
 227:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 539              		.loc 1 227 3 is_stmt 1 view .LVU139
 227:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 540              		.loc 1 227 33 is_stmt 0 view .LVU140
 541 001a 0376     		strb	r3, [r0, #24]
 228:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 542              		.loc 1 228 3 is_stmt 1 view .LVU141
 228:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 543              		.loc 1 228 36 is_stmt 0 view .LVU142
 544 001c 80F82030 		strb	r3, [r0, #32]
 229:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 545              		.loc 1 229 3 is_stmt 1 view .LVU143
 229:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 546              		.loc 1 229 35 is_stmt 0 view .LVU144
 547 0020 C362     		str	r3, [r0, #44]
 230:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 548              		.loc 1 230 3 is_stmt 1 view .LVU145
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 43


 230:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 549              		.loc 1 230 31 is_stmt 0 view .LVU146
 550 0022 104A     		ldr	r2, .L27+8
 551 0024 8262     		str	r2, [r0, #40]
 231:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 552              		.loc 1 231 3 is_stmt 1 view .LVU147
 231:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 553              		.loc 1 231 24 is_stmt 0 view .LVU148
 554 0026 C360     		str	r3, [r0, #12]
 232:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 555              		.loc 1 232 3 is_stmt 1 view .LVU149
 232:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 556              		.loc 1 232 30 is_stmt 0 view .LVU150
 557 0028 0122     		movs	r2, #1
 558 002a C261     		str	r2, [r0, #28]
 233:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 559              		.loc 1 233 3 is_stmt 1 view .LVU151
 233:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 560              		.loc 1 233 36 is_stmt 0 view .LVU152
 561 002c 80F83030 		strb	r3, [r0, #48]
 234:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 562              		.loc 1 234 3 is_stmt 1 view .LVU153
 234:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 563              		.loc 1 234 27 is_stmt 0 view .LVU154
 564 0030 4261     		str	r2, [r0, #20]
 235:Core/Src/main.c ****   {
 565              		.loc 1 235 3 is_stmt 1 view .LVU155
 235:Core/Src/main.c ****   {
 566              		.loc 1 235 7 is_stmt 0 view .LVU156
 567 0032 FFF7FEFF 		bl	HAL_ADC_Init
 568              	.LVL23:
 235:Core/Src/main.c ****   {
 569              		.loc 1 235 6 discriminator 1 view .LVU157
 570 0036 68B9     		cbnz	r0, .L25
 242:Core/Src/main.c ****   sConfig.Rank = 1;
 571              		.loc 1 242 3 is_stmt 1 view .LVU158
 242:Core/Src/main.c ****   sConfig.Rank = 1;
 572              		.loc 1 242 19 is_stmt 0 view .LVU159
 573 0038 0423     		movs	r3, #4
 574 003a 0093     		str	r3, [sp]
 243:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 575              		.loc 1 243 3 is_stmt 1 view .LVU160
 243:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 576              		.loc 1 243 16 is_stmt 0 view .LVU161
 577 003c 0123     		movs	r3, #1
 578 003e 0193     		str	r3, [sp, #4]
 244:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 579              		.loc 1 244 3 is_stmt 1 view .LVU162
 244:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 580              		.loc 1 244 24 is_stmt 0 view .LVU163
 581 0040 0023     		movs	r3, #0
 582 0042 0293     		str	r3, [sp, #8]
 245:Core/Src/main.c ****   {
 583              		.loc 1 245 3 is_stmt 1 view .LVU164
 245:Core/Src/main.c ****   {
 584              		.loc 1 245 7 is_stmt 0 view .LVU165
 585 0044 6946     		mov	r1, sp
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 44


 586 0046 0548     		ldr	r0, .L27
 587 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 588              	.LVL24:
 245:Core/Src/main.c ****   {
 589              		.loc 1 245 6 discriminator 1 view .LVU166
 590 004c 20B9     		cbnz	r0, .L26
 253:Core/Src/main.c **** 
 591              		.loc 1 253 1 view .LVU167
 592 004e 05B0     		add	sp, sp, #20
 593              		.cfi_remember_state
 594              		.cfi_def_cfa_offset 4
 595              		@ sp needed
 596 0050 5DF804FB 		ldr	pc, [sp], #4
 597              	.L25:
 598              		.cfi_restore_state
 237:Core/Src/main.c ****   }
 599              		.loc 1 237 5 is_stmt 1 view .LVU168
 600 0054 FFF7FEFF 		bl	Error_Handler
 601              	.LVL25:
 602              	.L26:
 247:Core/Src/main.c ****   }
 603              		.loc 1 247 5 view .LVU169
 604 0058 FFF7FEFF 		bl	Error_Handler
 605              	.LVL26:
 606              	.L28:
 607              		.align	2
 608              	.L27:
 609 005c 00000000 		.word	hadc1
 610 0060 00200140 		.word	1073815552
 611 0064 0100000F 		.word	251658241
 612              		.cfi_endproc
 613              	.LFE245:
 615              		.section	.text.MX_I2C1_Init,"ax",%progbits
 616              		.align	1
 617              		.syntax unified
 618              		.thumb
 619              		.thumb_func
 621              	MX_I2C1_Init:
 622              	.LFB246:
 261:Core/Src/main.c **** 
 623              		.loc 1 261 1 view -0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 0
 626              		@ frame_needed = 0, uses_anonymous_args = 0
 627 0000 08B5     		push	{r3, lr}
 628              		.cfi_def_cfa_offset 8
 629              		.cfi_offset 3, -8
 630              		.cfi_offset 14, -4
 270:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 631              		.loc 1 270 3 view .LVU171
 270:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 400000;
 632              		.loc 1 270 18 is_stmt 0 view .LVU172
 633 0002 0A48     		ldr	r0, .L33
 634 0004 0A4B     		ldr	r3, .L33+4
 635 0006 0360     		str	r3, [r0]
 271:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 636              		.loc 1 271 3 is_stmt 1 view .LVU173
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 45


 271:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 637              		.loc 1 271 25 is_stmt 0 view .LVU174
 638 0008 0A4B     		ldr	r3, .L33+8
 639 000a 4360     		str	r3, [r0, #4]
 272:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 640              		.loc 1 272 3 is_stmt 1 view .LVU175
 272:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 641              		.loc 1 272 24 is_stmt 0 view .LVU176
 642 000c 0023     		movs	r3, #0
 643 000e 8360     		str	r3, [r0, #8]
 273:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 644              		.loc 1 273 3 is_stmt 1 view .LVU177
 273:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 645              		.loc 1 273 26 is_stmt 0 view .LVU178
 646 0010 C360     		str	r3, [r0, #12]
 274:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 647              		.loc 1 274 3 is_stmt 1 view .LVU179
 274:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 648              		.loc 1 274 29 is_stmt 0 view .LVU180
 649 0012 4FF48042 		mov	r2, #16384
 650 0016 0261     		str	r2, [r0, #16]
 275:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 651              		.loc 1 275 3 is_stmt 1 view .LVU181
 275:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 652              		.loc 1 275 30 is_stmt 0 view .LVU182
 653 0018 4361     		str	r3, [r0, #20]
 276:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 654              		.loc 1 276 3 is_stmt 1 view .LVU183
 276:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 655              		.loc 1 276 26 is_stmt 0 view .LVU184
 656 001a 8361     		str	r3, [r0, #24]
 277:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 657              		.loc 1 277 3 is_stmt 1 view .LVU185
 277:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 658              		.loc 1 277 30 is_stmt 0 view .LVU186
 659 001c C361     		str	r3, [r0, #28]
 278:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 660              		.loc 1 278 3 is_stmt 1 view .LVU187
 278:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 661              		.loc 1 278 28 is_stmt 0 view .LVU188
 662 001e 0362     		str	r3, [r0, #32]
 279:Core/Src/main.c ****   {
 663              		.loc 1 279 3 is_stmt 1 view .LVU189
 279:Core/Src/main.c ****   {
 664              		.loc 1 279 7 is_stmt 0 view .LVU190
 665 0020 FFF7FEFF 		bl	HAL_I2C_Init
 666              	.LVL27:
 279:Core/Src/main.c ****   {
 667              		.loc 1 279 6 discriminator 1 view .LVU191
 668 0024 00B9     		cbnz	r0, .L32
 287:Core/Src/main.c **** 
 669              		.loc 1 287 1 view .LVU192
 670 0026 08BD     		pop	{r3, pc}
 671              	.L32:
 281:Core/Src/main.c ****   }
 672              		.loc 1 281 5 is_stmt 1 view .LVU193
 673 0028 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 46


 674              	.LVL28:
 675              	.L34:
 676              		.align	2
 677              	.L33:
 678 002c 00000000 		.word	hi2c1
 679 0030 00540040 		.word	1073763328
 680 0034 801A0600 		.word	400000
 681              		.cfi_endproc
 682              	.LFE246:
 684              		.section	.text.MX_I2C2_Init,"ax",%progbits
 685              		.align	1
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 690              	MX_I2C2_Init:
 691              	.LFB247:
 295:Core/Src/main.c **** 
 692              		.loc 1 295 1 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696 0000 08B5     		push	{r3, lr}
 697              		.cfi_def_cfa_offset 8
 698              		.cfi_offset 3, -8
 699              		.cfi_offset 14, -4
 304:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 700              		.loc 1 304 3 view .LVU195
 304:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 400000;
 701              		.loc 1 304 18 is_stmt 0 view .LVU196
 702 0002 0A48     		ldr	r0, .L39
 703 0004 0A4B     		ldr	r3, .L39+4
 704 0006 0360     		str	r3, [r0]
 305:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 705              		.loc 1 305 3 is_stmt 1 view .LVU197
 305:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 706              		.loc 1 305 25 is_stmt 0 view .LVU198
 707 0008 0A4B     		ldr	r3, .L39+8
 708 000a 4360     		str	r3, [r0, #4]
 306:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 709              		.loc 1 306 3 is_stmt 1 view .LVU199
 306:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 710              		.loc 1 306 24 is_stmt 0 view .LVU200
 711 000c 0023     		movs	r3, #0
 712 000e 8360     		str	r3, [r0, #8]
 307:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 713              		.loc 1 307 3 is_stmt 1 view .LVU201
 307:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 714              		.loc 1 307 26 is_stmt 0 view .LVU202
 715 0010 C360     		str	r3, [r0, #12]
 308:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 716              		.loc 1 308 3 is_stmt 1 view .LVU203
 308:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 717              		.loc 1 308 29 is_stmt 0 view .LVU204
 718 0012 4FF48042 		mov	r2, #16384
 719 0016 0261     		str	r2, [r0, #16]
 309:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 720              		.loc 1 309 3 is_stmt 1 view .LVU205
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 47


 309:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 721              		.loc 1 309 30 is_stmt 0 view .LVU206
 722 0018 4361     		str	r3, [r0, #20]
 310:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 723              		.loc 1 310 3 is_stmt 1 view .LVU207
 310:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 724              		.loc 1 310 26 is_stmt 0 view .LVU208
 725 001a 8361     		str	r3, [r0, #24]
 311:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 726              		.loc 1 311 3 is_stmt 1 view .LVU209
 311:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 727              		.loc 1 311 30 is_stmt 0 view .LVU210
 728 001c C361     		str	r3, [r0, #28]
 312:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 729              		.loc 1 312 3 is_stmt 1 view .LVU211
 312:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 730              		.loc 1 312 28 is_stmt 0 view .LVU212
 731 001e 0362     		str	r3, [r0, #32]
 313:Core/Src/main.c ****   {
 732              		.loc 1 313 3 is_stmt 1 view .LVU213
 313:Core/Src/main.c ****   {
 733              		.loc 1 313 7 is_stmt 0 view .LVU214
 734 0020 FFF7FEFF 		bl	HAL_I2C_Init
 735              	.LVL29:
 313:Core/Src/main.c ****   {
 736              		.loc 1 313 6 discriminator 1 view .LVU215
 737 0024 00B9     		cbnz	r0, .L38
 321:Core/Src/main.c **** 
 738              		.loc 1 321 1 view .LVU216
 739 0026 08BD     		pop	{r3, pc}
 740              	.L38:
 315:Core/Src/main.c ****   }
 741              		.loc 1 315 5 is_stmt 1 view .LVU217
 742 0028 FFF7FEFF 		bl	Error_Handler
 743              	.LVL30:
 744              	.L40:
 745              		.align	2
 746              	.L39:
 747 002c 00000000 		.word	hi2c2
 748 0030 00580040 		.word	1073764352
 749 0034 801A0600 		.word	400000
 750              		.cfi_endproc
 751              	.LFE247:
 753              		.section	.text.MX_I2C3_Init,"ax",%progbits
 754              		.align	1
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 759              	MX_I2C3_Init:
 760              	.LFB248:
 329:Core/Src/main.c **** 
 761              		.loc 1 329 1 view -0
 762              		.cfi_startproc
 763              		@ args = 0, pretend = 0, frame = 0
 764              		@ frame_needed = 0, uses_anonymous_args = 0
 765 0000 08B5     		push	{r3, lr}
 766              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 48


 767              		.cfi_offset 3, -8
 768              		.cfi_offset 14, -4
 338:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 769              		.loc 1 338 3 view .LVU219
 338:Core/Src/main.c ****   hi2c3.Init.ClockSpeed = 100000;
 770              		.loc 1 338 18 is_stmt 0 view .LVU220
 771 0002 0A48     		ldr	r0, .L45
 772 0004 0A4B     		ldr	r3, .L45+4
 773 0006 0360     		str	r3, [r0]
 339:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 774              		.loc 1 339 3 is_stmt 1 view .LVU221
 339:Core/Src/main.c ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 775              		.loc 1 339 25 is_stmt 0 view .LVU222
 776 0008 0A4B     		ldr	r3, .L45+8
 777 000a 4360     		str	r3, [r0, #4]
 340:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 778              		.loc 1 340 3 is_stmt 1 view .LVU223
 340:Core/Src/main.c ****   hi2c3.Init.OwnAddress1 = 0;
 779              		.loc 1 340 24 is_stmt 0 view .LVU224
 780 000c 0023     		movs	r3, #0
 781 000e 8360     		str	r3, [r0, #8]
 341:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 782              		.loc 1 341 3 is_stmt 1 view .LVU225
 341:Core/Src/main.c ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 783              		.loc 1 341 26 is_stmt 0 view .LVU226
 784 0010 C360     		str	r3, [r0, #12]
 342:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 785              		.loc 1 342 3 is_stmt 1 view .LVU227
 342:Core/Src/main.c ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 786              		.loc 1 342 29 is_stmt 0 view .LVU228
 787 0012 4FF48042 		mov	r2, #16384
 788 0016 0261     		str	r2, [r0, #16]
 343:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 789              		.loc 1 343 3 is_stmt 1 view .LVU229
 343:Core/Src/main.c ****   hi2c3.Init.OwnAddress2 = 0;
 790              		.loc 1 343 30 is_stmt 0 view .LVU230
 791 0018 4361     		str	r3, [r0, #20]
 344:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 792              		.loc 1 344 3 is_stmt 1 view .LVU231
 344:Core/Src/main.c ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 793              		.loc 1 344 26 is_stmt 0 view .LVU232
 794 001a 8361     		str	r3, [r0, #24]
 345:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 795              		.loc 1 345 3 is_stmt 1 view .LVU233
 345:Core/Src/main.c ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 796              		.loc 1 345 30 is_stmt 0 view .LVU234
 797 001c C361     		str	r3, [r0, #28]
 346:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 798              		.loc 1 346 3 is_stmt 1 view .LVU235
 346:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 799              		.loc 1 346 28 is_stmt 0 view .LVU236
 800 001e 0362     		str	r3, [r0, #32]
 347:Core/Src/main.c ****   {
 801              		.loc 1 347 3 is_stmt 1 view .LVU237
 347:Core/Src/main.c ****   {
 802              		.loc 1 347 7 is_stmt 0 view .LVU238
 803 0020 FFF7FEFF 		bl	HAL_I2C_Init
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 49


 804              	.LVL31:
 347:Core/Src/main.c ****   {
 805              		.loc 1 347 6 discriminator 1 view .LVU239
 806 0024 00B9     		cbnz	r0, .L44
 355:Core/Src/main.c **** 
 807              		.loc 1 355 1 view .LVU240
 808 0026 08BD     		pop	{r3, pc}
 809              	.L44:
 349:Core/Src/main.c ****   }
 810              		.loc 1 349 5 is_stmt 1 view .LVU241
 811 0028 FFF7FEFF 		bl	Error_Handler
 812              	.LVL32:
 813              	.L46:
 814              		.align	2
 815              	.L45:
 816 002c 00000000 		.word	hi2c3
 817 0030 005C0040 		.word	1073765376
 818 0034 A0860100 		.word	100000
 819              		.cfi_endproc
 820              	.LFE248:
 822              		.section	.text.MX_RTC_Init,"ax",%progbits
 823              		.align	1
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 828              	MX_RTC_Init:
 829              	.LFB249:
 363:Core/Src/main.c **** 
 830              		.loc 1 363 1 view -0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 0
 833              		@ frame_needed = 0, uses_anonymous_args = 0
 834 0000 08B5     		push	{r3, lr}
 835              		.cfi_def_cfa_offset 8
 836              		.cfi_offset 3, -8
 837              		.cfi_offset 14, -4
 375:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 838              		.loc 1 375 3 view .LVU243
 375:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 839              		.loc 1 375 17 is_stmt 0 view .LVU244
 840 0002 0948     		ldr	r0, .L51
 841 0004 094B     		ldr	r3, .L51+4
 842 0006 0360     		str	r3, [r0]
 376:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 843              		.loc 1 376 3 is_stmt 1 view .LVU245
 376:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 844              		.loc 1 376 24 is_stmt 0 view .LVU246
 845 0008 0023     		movs	r3, #0
 846 000a 4360     		str	r3, [r0, #4]
 377:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 847              		.loc 1 377 3 is_stmt 1 view .LVU247
 377:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 848              		.loc 1 377 26 is_stmt 0 view .LVU248
 849 000c 7F22     		movs	r2, #127
 850 000e 8260     		str	r2, [r0, #8]
 378:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 851              		.loc 1 378 3 is_stmt 1 view .LVU249
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 50


 378:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 852              		.loc 1 378 25 is_stmt 0 view .LVU250
 853 0010 FF22     		movs	r2, #255
 854 0012 C260     		str	r2, [r0, #12]
 379:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 855              		.loc 1 379 3 is_stmt 1 view .LVU251
 379:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 856              		.loc 1 379 20 is_stmt 0 view .LVU252
 857 0014 0361     		str	r3, [r0, #16]
 380:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 858              		.loc 1 380 3 is_stmt 1 view .LVU253
 380:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 859              		.loc 1 380 28 is_stmt 0 view .LVU254
 860 0016 4361     		str	r3, [r0, #20]
 381:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 861              		.loc 1 381 3 is_stmt 1 view .LVU255
 381:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 862              		.loc 1 381 24 is_stmt 0 view .LVU256
 863 0018 8361     		str	r3, [r0, #24]
 382:Core/Src/main.c ****   {
 864              		.loc 1 382 3 is_stmt 1 view .LVU257
 382:Core/Src/main.c ****   {
 865              		.loc 1 382 7 is_stmt 0 view .LVU258
 866 001a FFF7FEFF 		bl	HAL_RTC_Init
 867              	.LVL33:
 382:Core/Src/main.c ****   {
 868              		.loc 1 382 6 discriminator 1 view .LVU259
 869 001e 00B9     		cbnz	r0, .L50
 390:Core/Src/main.c **** 
 870              		.loc 1 390 1 view .LVU260
 871 0020 08BD     		pop	{r3, pc}
 872              	.L50:
 384:Core/Src/main.c ****   }
 873              		.loc 1 384 5 is_stmt 1 view .LVU261
 874 0022 FFF7FEFF 		bl	Error_Handler
 875              	.LVL34:
 876              	.L52:
 877 0026 00BF     		.align	2
 878              	.L51:
 879 0028 00000000 		.word	hrtc
 880 002c 00280040 		.word	1073752064
 881              		.cfi_endproc
 882              	.LFE249:
 884              		.section	.text.MX_SPI1_Init,"ax",%progbits
 885              		.align	1
 886              		.syntax unified
 887              		.thumb
 888              		.thumb_func
 890              	MX_SPI1_Init:
 891              	.LFB250:
 398:Core/Src/main.c **** 
 892              		.loc 1 398 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896 0000 08B5     		push	{r3, lr}
 897              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 51


 898              		.cfi_offset 3, -8
 899              		.cfi_offset 14, -4
 408:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 900              		.loc 1 408 3 view .LVU263
 408:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 901              		.loc 1 408 18 is_stmt 0 view .LVU264
 902 0002 0D48     		ldr	r0, .L57
 903 0004 0D4B     		ldr	r3, .L57+4
 904 0006 0360     		str	r3, [r0]
 409:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 905              		.loc 1 409 3 is_stmt 1 view .LVU265
 409:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 906              		.loc 1 409 19 is_stmt 0 view .LVU266
 907 0008 4FF48273 		mov	r3, #260
 908 000c 4360     		str	r3, [r0, #4]
 410:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 909              		.loc 1 410 3 is_stmt 1 view .LVU267
 410:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 910              		.loc 1 410 24 is_stmt 0 view .LVU268
 911 000e 0023     		movs	r3, #0
 912 0010 8360     		str	r3, [r0, #8]
 411:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 913              		.loc 1 411 3 is_stmt 1 view .LVU269
 411:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 914              		.loc 1 411 23 is_stmt 0 view .LVU270
 915 0012 C360     		str	r3, [r0, #12]
 412:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 916              		.loc 1 412 3 is_stmt 1 view .LVU271
 412:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 917              		.loc 1 412 26 is_stmt 0 view .LVU272
 918 0014 0361     		str	r3, [r0, #16]
 413:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 919              		.loc 1 413 3 is_stmt 1 view .LVU273
 413:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 920              		.loc 1 413 23 is_stmt 0 view .LVU274
 921 0016 4361     		str	r3, [r0, #20]
 414:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 922              		.loc 1 414 3 is_stmt 1 view .LVU275
 414:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 923              		.loc 1 414 18 is_stmt 0 view .LVU276
 924 0018 4FF40072 		mov	r2, #512
 925 001c 8261     		str	r2, [r0, #24]
 415:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 926              		.loc 1 415 3 is_stmt 1 view .LVU277
 415:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 927              		.loc 1 415 32 is_stmt 0 view .LVU278
 928 001e C361     		str	r3, [r0, #28]
 416:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 929              		.loc 1 416 3 is_stmt 1 view .LVU279
 416:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 930              		.loc 1 416 23 is_stmt 0 view .LVU280
 931 0020 0362     		str	r3, [r0, #32]
 417:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 932              		.loc 1 417 3 is_stmt 1 view .LVU281
 417:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 933              		.loc 1 417 21 is_stmt 0 view .LVU282
 934 0022 4362     		str	r3, [r0, #36]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 52


 418:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 935              		.loc 1 418 3 is_stmt 1 view .LVU283
 418:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 936              		.loc 1 418 29 is_stmt 0 view .LVU284
 937 0024 8362     		str	r3, [r0, #40]
 419:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 938              		.loc 1 419 3 is_stmt 1 view .LVU285
 419:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 939              		.loc 1 419 28 is_stmt 0 view .LVU286
 940 0026 0A23     		movs	r3, #10
 941 0028 C362     		str	r3, [r0, #44]
 420:Core/Src/main.c ****   {
 942              		.loc 1 420 3 is_stmt 1 view .LVU287
 420:Core/Src/main.c ****   {
 943              		.loc 1 420 7 is_stmt 0 view .LVU288
 944 002a FFF7FEFF 		bl	HAL_SPI_Init
 945              	.LVL35:
 420:Core/Src/main.c ****   {
 946              		.loc 1 420 6 discriminator 1 view .LVU289
 947 002e 00B9     		cbnz	r0, .L56
 428:Core/Src/main.c **** 
 948              		.loc 1 428 1 view .LVU290
 949 0030 08BD     		pop	{r3, pc}
 950              	.L56:
 422:Core/Src/main.c ****   }
 951              		.loc 1 422 5 is_stmt 1 view .LVU291
 952 0032 FFF7FEFF 		bl	Error_Handler
 953              	.LVL36:
 954              	.L58:
 955 0036 00BF     		.align	2
 956              	.L57:
 957 0038 00000000 		.word	hspi1
 958 003c 00300140 		.word	1073819648
 959              		.cfi_endproc
 960              	.LFE250:
 962              		.section	.text.MX_SPI2_Init,"ax",%progbits
 963              		.align	1
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 968              	MX_SPI2_Init:
 969              	.LFB251:
 436:Core/Src/main.c **** 
 970              		.loc 1 436 1 view -0
 971              		.cfi_startproc
 972              		@ args = 0, pretend = 0, frame = 0
 973              		@ frame_needed = 0, uses_anonymous_args = 0
 974 0000 08B5     		push	{r3, lr}
 975              		.cfi_def_cfa_offset 8
 976              		.cfi_offset 3, -8
 977              		.cfi_offset 14, -4
 446:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 978              		.loc 1 446 3 view .LVU293
 446:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 979              		.loc 1 446 18 is_stmt 0 view .LVU294
 980 0002 0D48     		ldr	r0, .L63
 981 0004 0D4B     		ldr	r3, .L63+4
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 53


 982 0006 0360     		str	r3, [r0]
 447:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 983              		.loc 1 447 3 is_stmt 1 view .LVU295
 447:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 984              		.loc 1 447 19 is_stmt 0 view .LVU296
 985 0008 4FF48273 		mov	r3, #260
 986 000c 4360     		str	r3, [r0, #4]
 448:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 987              		.loc 1 448 3 is_stmt 1 view .LVU297
 448:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 988              		.loc 1 448 24 is_stmt 0 view .LVU298
 989 000e 0023     		movs	r3, #0
 990 0010 8360     		str	r3, [r0, #8]
 449:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 991              		.loc 1 449 3 is_stmt 1 view .LVU299
 449:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 992              		.loc 1 449 23 is_stmt 0 view .LVU300
 993 0012 C360     		str	r3, [r0, #12]
 450:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 994              		.loc 1 450 3 is_stmt 1 view .LVU301
 450:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 995              		.loc 1 450 26 is_stmt 0 view .LVU302
 996 0014 0361     		str	r3, [r0, #16]
 451:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 997              		.loc 1 451 3 is_stmt 1 view .LVU303
 451:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 998              		.loc 1 451 23 is_stmt 0 view .LVU304
 999 0016 4361     		str	r3, [r0, #20]
 452:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1000              		.loc 1 452 3 is_stmt 1 view .LVU305
 452:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 1001              		.loc 1 452 18 is_stmt 0 view .LVU306
 1002 0018 4FF48022 		mov	r2, #262144
 1003 001c 8261     		str	r2, [r0, #24]
 453:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1004              		.loc 1 453 3 is_stmt 1 view .LVU307
 453:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1005              		.loc 1 453 32 is_stmt 0 view .LVU308
 1006 001e 0822     		movs	r2, #8
 1007 0020 C261     		str	r2, [r0, #28]
 454:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1008              		.loc 1 454 3 is_stmt 1 view .LVU309
 454:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 1009              		.loc 1 454 23 is_stmt 0 view .LVU310
 1010 0022 0362     		str	r3, [r0, #32]
 455:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1011              		.loc 1 455 3 is_stmt 1 view .LVU311
 455:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1012              		.loc 1 455 21 is_stmt 0 view .LVU312
 1013 0024 4362     		str	r3, [r0, #36]
 456:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1014              		.loc 1 456 3 is_stmt 1 view .LVU313
 456:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 1015              		.loc 1 456 29 is_stmt 0 view .LVU314
 1016 0026 8362     		str	r3, [r0, #40]
 457:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1017              		.loc 1 457 3 is_stmt 1 view .LVU315
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 54


 457:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 1018              		.loc 1 457 28 is_stmt 0 view .LVU316
 1019 0028 0A23     		movs	r3, #10
 1020 002a C362     		str	r3, [r0, #44]
 458:Core/Src/main.c ****   {
 1021              		.loc 1 458 3 is_stmt 1 view .LVU317
 458:Core/Src/main.c ****   {
 1022              		.loc 1 458 7 is_stmt 0 view .LVU318
 1023 002c FFF7FEFF 		bl	HAL_SPI_Init
 1024              	.LVL37:
 458:Core/Src/main.c ****   {
 1025              		.loc 1 458 6 discriminator 1 view .LVU319
 1026 0030 00B9     		cbnz	r0, .L62
 466:Core/Src/main.c **** 
 1027              		.loc 1 466 1 view .LVU320
 1028 0032 08BD     		pop	{r3, pc}
 1029              	.L62:
 460:Core/Src/main.c ****   }
 1030              		.loc 1 460 5 is_stmt 1 view .LVU321
 1031 0034 FFF7FEFF 		bl	Error_Handler
 1032              	.LVL38:
 1033              	.L64:
 1034              		.align	2
 1035              	.L63:
 1036 0038 00000000 		.word	hspi2
 1037 003c 00380040 		.word	1073756160
 1038              		.cfi_endproc
 1039              	.LFE251:
 1041              		.section	.text.MX_SPI3_Init,"ax",%progbits
 1042              		.align	1
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1047              	MX_SPI3_Init:
 1048              	.LFB252:
 474:Core/Src/main.c **** 
 1049              		.loc 1 474 1 view -0
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 1053 0000 08B5     		push	{r3, lr}
 1054              		.cfi_def_cfa_offset 8
 1055              		.cfi_offset 3, -8
 1056              		.cfi_offset 14, -4
 484:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1057              		.loc 1 484 3 view .LVU323
 484:Core/Src/main.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 1058              		.loc 1 484 18 is_stmt 0 view .LVU324
 1059 0002 0D48     		ldr	r0, .L69
 1060 0004 0D4B     		ldr	r3, .L69+4
 1061 0006 0360     		str	r3, [r0]
 485:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1062              		.loc 1 485 3 is_stmt 1 view .LVU325
 485:Core/Src/main.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 1063              		.loc 1 485 19 is_stmt 0 view .LVU326
 1064 0008 4FF48273 		mov	r3, #260
 1065 000c 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 55


 486:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1066              		.loc 1 486 3 is_stmt 1 view .LVU327
 486:Core/Src/main.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 1067              		.loc 1 486 24 is_stmt 0 view .LVU328
 1068 000e 0023     		movs	r3, #0
 1069 0010 8360     		str	r3, [r0, #8]
 487:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1070              		.loc 1 487 3 is_stmt 1 view .LVU329
 487:Core/Src/main.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 1071              		.loc 1 487 23 is_stmt 0 view .LVU330
 1072 0012 C360     		str	r3, [r0, #12]
 488:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1073              		.loc 1 488 3 is_stmt 1 view .LVU331
 488:Core/Src/main.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 1074              		.loc 1 488 26 is_stmt 0 view .LVU332
 1075 0014 0361     		str	r3, [r0, #16]
 489:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1076              		.loc 1 489 3 is_stmt 1 view .LVU333
 489:Core/Src/main.c ****   hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 1077              		.loc 1 489 23 is_stmt 0 view .LVU334
 1078 0016 4361     		str	r3, [r0, #20]
 490:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1079              		.loc 1 490 3 is_stmt 1 view .LVU335
 490:Core/Src/main.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1080              		.loc 1 490 18 is_stmt 0 view .LVU336
 1081 0018 4FF48022 		mov	r2, #262144
 1082 001c 8261     		str	r2, [r0, #24]
 491:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1083              		.loc 1 491 3 is_stmt 1 view .LVU337
 491:Core/Src/main.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1084              		.loc 1 491 32 is_stmt 0 view .LVU338
 1085 001e C361     		str	r3, [r0, #28]
 492:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1086              		.loc 1 492 3 is_stmt 1 view .LVU339
 492:Core/Src/main.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 1087              		.loc 1 492 23 is_stmt 0 view .LVU340
 1088 0020 0362     		str	r3, [r0, #32]
 493:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1089              		.loc 1 493 3 is_stmt 1 view .LVU341
 493:Core/Src/main.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1090              		.loc 1 493 21 is_stmt 0 view .LVU342
 1091 0022 4362     		str	r3, [r0, #36]
 494:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1092              		.loc 1 494 3 is_stmt 1 view .LVU343
 494:Core/Src/main.c ****   hspi3.Init.CRCPolynomial = 10;
 1093              		.loc 1 494 29 is_stmt 0 view .LVU344
 1094 0024 8362     		str	r3, [r0, #40]
 495:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1095              		.loc 1 495 3 is_stmt 1 view .LVU345
 495:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 1096              		.loc 1 495 28 is_stmt 0 view .LVU346
 1097 0026 0A23     		movs	r3, #10
 1098 0028 C362     		str	r3, [r0, #44]
 496:Core/Src/main.c ****   {
 1099              		.loc 1 496 3 is_stmt 1 view .LVU347
 496:Core/Src/main.c ****   {
 1100              		.loc 1 496 7 is_stmt 0 view .LVU348
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 56


 1101 002a FFF7FEFF 		bl	HAL_SPI_Init
 1102              	.LVL39:
 496:Core/Src/main.c ****   {
 1103              		.loc 1 496 6 discriminator 1 view .LVU349
 1104 002e 00B9     		cbnz	r0, .L68
 504:Core/Src/main.c **** 
 1105              		.loc 1 504 1 view .LVU350
 1106 0030 08BD     		pop	{r3, pc}
 1107              	.L68:
 498:Core/Src/main.c ****   }
 1108              		.loc 1 498 5 is_stmt 1 view .LVU351
 1109 0032 FFF7FEFF 		bl	Error_Handler
 1110              	.LVL40:
 1111              	.L70:
 1112 0036 00BF     		.align	2
 1113              	.L69:
 1114 0038 00000000 		.word	hspi3
 1115 003c 003C0040 		.word	1073757184
 1116              		.cfi_endproc
 1117              	.LFE252:
 1119              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1120              		.align	1
 1121              		.syntax unified
 1122              		.thumb
 1123              		.thumb_func
 1125              	MX_TIM3_Init:
 1126              	.LFB253:
 512:Core/Src/main.c **** 
 1127              		.loc 1 512 1 view -0
 1128              		.cfi_startproc
 1129              		@ args = 0, pretend = 0, frame = 56
 1130              		@ frame_needed = 0, uses_anonymous_args = 0
 1131 0000 00B5     		push	{lr}
 1132              		.cfi_def_cfa_offset 4
 1133              		.cfi_offset 14, -4
 1134 0002 8FB0     		sub	sp, sp, #60
 1135              		.cfi_def_cfa_offset 64
 518:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1136              		.loc 1 518 3 view .LVU353
 518:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1137              		.loc 1 518 26 is_stmt 0 view .LVU354
 1138 0004 0023     		movs	r3, #0
 1139 0006 0A93     		str	r3, [sp, #40]
 1140 0008 0B93     		str	r3, [sp, #44]
 1141 000a 0C93     		str	r3, [sp, #48]
 1142 000c 0D93     		str	r3, [sp, #52]
 519:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1143              		.loc 1 519 3 is_stmt 1 view .LVU355
 519:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1144              		.loc 1 519 27 is_stmt 0 view .LVU356
 1145 000e 0893     		str	r3, [sp, #32]
 1146 0010 0993     		str	r3, [sp, #36]
 520:Core/Src/main.c **** 
 1147              		.loc 1 520 3 is_stmt 1 view .LVU357
 520:Core/Src/main.c **** 
 1148              		.loc 1 520 22 is_stmt 0 view .LVU358
 1149 0012 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 57


 1150 0014 0293     		str	r3, [sp, #8]
 1151 0016 0393     		str	r3, [sp, #12]
 1152 0018 0493     		str	r3, [sp, #16]
 1153 001a 0593     		str	r3, [sp, #20]
 1154 001c 0693     		str	r3, [sp, #24]
 1155 001e 0793     		str	r3, [sp, #28]
 525:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1156              		.loc 1 525 3 is_stmt 1 view .LVU359
 525:Core/Src/main.c ****   htim3.Init.Prescaler = 0;
 1157              		.loc 1 525 18 is_stmt 0 view .LVU360
 1158 0020 1D48     		ldr	r0, .L83
 1159 0022 1E4A     		ldr	r2, .L83+4
 1160 0024 0260     		str	r2, [r0]
 526:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1161              		.loc 1 526 3 is_stmt 1 view .LVU361
 526:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1162              		.loc 1 526 24 is_stmt 0 view .LVU362
 1163 0026 4360     		str	r3, [r0, #4]
 527:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1164              		.loc 1 527 3 is_stmt 1 view .LVU363
 527:Core/Src/main.c ****   htim3.Init.Period = 90-1;
 1165              		.loc 1 527 26 is_stmt 0 view .LVU364
 1166 0028 8360     		str	r3, [r0, #8]
 528:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1167              		.loc 1 528 3 is_stmt 1 view .LVU365
 528:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1168              		.loc 1 528 21 is_stmt 0 view .LVU366
 1169 002a 5922     		movs	r2, #89
 1170 002c C260     		str	r2, [r0, #12]
 529:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1171              		.loc 1 529 3 is_stmt 1 view .LVU367
 529:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1172              		.loc 1 529 28 is_stmt 0 view .LVU368
 1173 002e 0361     		str	r3, [r0, #16]
 530:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1174              		.loc 1 530 3 is_stmt 1 view .LVU369
 530:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1175              		.loc 1 530 32 is_stmt 0 view .LVU370
 1176 0030 8361     		str	r3, [r0, #24]
 531:Core/Src/main.c ****   {
 1177              		.loc 1 531 3 is_stmt 1 view .LVU371
 531:Core/Src/main.c ****   {
 1178              		.loc 1 531 7 is_stmt 0 view .LVU372
 1179 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1180              	.LVL41:
 531:Core/Src/main.c ****   {
 1181              		.loc 1 531 6 discriminator 1 view .LVU373
 1182 0036 20BB     		cbnz	r0, .L78
 535:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1183              		.loc 1 535 3 is_stmt 1 view .LVU374
 535:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1184              		.loc 1 535 34 is_stmt 0 view .LVU375
 1185 0038 4FF48053 		mov	r3, #4096
 1186 003c 0A93     		str	r3, [sp, #40]
 536:Core/Src/main.c ****   {
 1187              		.loc 1 536 3 is_stmt 1 view .LVU376
 536:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 58


 1188              		.loc 1 536 7 is_stmt 0 view .LVU377
 1189 003e 0AA9     		add	r1, sp, #40
 1190 0040 1548     		ldr	r0, .L83
 1191 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1192              	.LVL42:
 536:Core/Src/main.c ****   {
 1193              		.loc 1 536 6 discriminator 1 view .LVU378
 1194 0046 F0B9     		cbnz	r0, .L79
 540:Core/Src/main.c ****   {
 1195              		.loc 1 540 3 is_stmt 1 view .LVU379
 540:Core/Src/main.c ****   {
 1196              		.loc 1 540 7 is_stmt 0 view .LVU380
 1197 0048 1348     		ldr	r0, .L83
 1198 004a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1199              	.LVL43:
 540:Core/Src/main.c ****   {
 1200              		.loc 1 540 6 discriminator 1 view .LVU381
 1201 004e E0B9     		cbnz	r0, .L80
 544:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1202              		.loc 1 544 3 is_stmt 1 view .LVU382
 544:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1203              		.loc 1 544 37 is_stmt 0 view .LVU383
 1204 0050 0023     		movs	r3, #0
 1205 0052 0893     		str	r3, [sp, #32]
 545:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1206              		.loc 1 545 3 is_stmt 1 view .LVU384
 545:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1207              		.loc 1 545 33 is_stmt 0 view .LVU385
 1208 0054 0993     		str	r3, [sp, #36]
 546:Core/Src/main.c ****   {
 1209              		.loc 1 546 3 is_stmt 1 view .LVU386
 546:Core/Src/main.c ****   {
 1210              		.loc 1 546 7 is_stmt 0 view .LVU387
 1211 0056 08A9     		add	r1, sp, #32
 1212 0058 0F48     		ldr	r0, .L83
 1213 005a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1214              	.LVL44:
 546:Core/Src/main.c ****   {
 1215              		.loc 1 546 6 discriminator 1 view .LVU388
 1216 005e B0B9     		cbnz	r0, .L81
 550:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1217              		.loc 1 550 3 is_stmt 1 view .LVU389
 550:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1218              		.loc 1 550 20 is_stmt 0 view .LVU390
 1219 0060 6023     		movs	r3, #96
 1220 0062 0193     		str	r3, [sp, #4]
 551:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1221              		.loc 1 551 3 is_stmt 1 view .LVU391
 551:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1222              		.loc 1 551 19 is_stmt 0 view .LVU392
 1223 0064 0022     		movs	r2, #0
 1224 0066 0292     		str	r2, [sp, #8]
 552:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1225              		.loc 1 552 3 is_stmt 1 view .LVU393
 552:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1226              		.loc 1 552 24 is_stmt 0 view .LVU394
 1227 0068 0392     		str	r2, [sp, #12]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 59


 553:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1228              		.loc 1 553 3 is_stmt 1 view .LVU395
 553:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1229              		.loc 1 553 24 is_stmt 0 view .LVU396
 1230 006a 0592     		str	r2, [sp, #20]
 554:Core/Src/main.c ****   {
 1231              		.loc 1 554 3 is_stmt 1 view .LVU397
 554:Core/Src/main.c ****   {
 1232              		.loc 1 554 7 is_stmt 0 view .LVU398
 1233 006c 01A9     		add	r1, sp, #4
 1234 006e 0A48     		ldr	r0, .L83
 1235 0070 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1236              	.LVL45:
 554:Core/Src/main.c ****   {
 1237              		.loc 1 554 6 discriminator 1 view .LVU399
 1238 0074 68B9     		cbnz	r0, .L82
 561:Core/Src/main.c **** 
 1239              		.loc 1 561 3 is_stmt 1 view .LVU400
 1240 0076 0848     		ldr	r0, .L83
 1241 0078 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1242              	.LVL46:
 563:Core/Src/main.c **** 
 1243              		.loc 1 563 1 is_stmt 0 view .LVU401
 1244 007c 0FB0     		add	sp, sp, #60
 1245              		.cfi_remember_state
 1246              		.cfi_def_cfa_offset 4
 1247              		@ sp needed
 1248 007e 5DF804FB 		ldr	pc, [sp], #4
 1249              	.L78:
 1250              		.cfi_restore_state
 533:Core/Src/main.c ****   }
 1251              		.loc 1 533 5 is_stmt 1 view .LVU402
 1252 0082 FFF7FEFF 		bl	Error_Handler
 1253              	.LVL47:
 1254              	.L79:
 538:Core/Src/main.c ****   }
 1255              		.loc 1 538 5 view .LVU403
 1256 0086 FFF7FEFF 		bl	Error_Handler
 1257              	.LVL48:
 1258              	.L80:
 542:Core/Src/main.c ****   }
 1259              		.loc 1 542 5 view .LVU404
 1260 008a FFF7FEFF 		bl	Error_Handler
 1261              	.LVL49:
 1262              	.L81:
 548:Core/Src/main.c ****   }
 1263              		.loc 1 548 5 view .LVU405
 1264 008e FFF7FEFF 		bl	Error_Handler
 1265              	.LVL50:
 1266              	.L82:
 556:Core/Src/main.c ****   }
 1267              		.loc 1 556 5 view .LVU406
 1268 0092 FFF7FEFF 		bl	Error_Handler
 1269              	.LVL51:
 1270              	.L84:
 1271 0096 00BF     		.align	2
 1272              	.L83:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 60


 1273 0098 00000000 		.word	htim3
 1274 009c 00040040 		.word	1073742848
 1275              		.cfi_endproc
 1276              	.LFE253:
 1278              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1279              		.align	1
 1280              		.syntax unified
 1281              		.thumb
 1282              		.thumb_func
 1284              	MX_TIM4_Init:
 1285              	.LFB254:
 571:Core/Src/main.c **** 
 1286              		.loc 1 571 1 view -0
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 56
 1289              		@ frame_needed = 0, uses_anonymous_args = 0
 1290 0000 00B5     		push	{lr}
 1291              		.cfi_def_cfa_offset 4
 1292              		.cfi_offset 14, -4
 1293 0002 8FB0     		sub	sp, sp, #60
 1294              		.cfi_def_cfa_offset 64
 577:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1295              		.loc 1 577 3 view .LVU408
 577:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1296              		.loc 1 577 26 is_stmt 0 view .LVU409
 1297 0004 0023     		movs	r3, #0
 1298 0006 0A93     		str	r3, [sp, #40]
 1299 0008 0B93     		str	r3, [sp, #44]
 1300 000a 0C93     		str	r3, [sp, #48]
 1301 000c 0D93     		str	r3, [sp, #52]
 578:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1302              		.loc 1 578 3 is_stmt 1 view .LVU410
 578:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1303              		.loc 1 578 27 is_stmt 0 view .LVU411
 1304 000e 0893     		str	r3, [sp, #32]
 1305 0010 0993     		str	r3, [sp, #36]
 579:Core/Src/main.c **** 
 1306              		.loc 1 579 3 is_stmt 1 view .LVU412
 579:Core/Src/main.c **** 
 1307              		.loc 1 579 22 is_stmt 0 view .LVU413
 1308 0012 0193     		str	r3, [sp, #4]
 1309 0014 0293     		str	r3, [sp, #8]
 1310 0016 0393     		str	r3, [sp, #12]
 1311 0018 0493     		str	r3, [sp, #16]
 1312 001a 0593     		str	r3, [sp, #20]
 1313 001c 0693     		str	r3, [sp, #24]
 1314 001e 0793     		str	r3, [sp, #28]
 584:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1315              		.loc 1 584 3 is_stmt 1 view .LVU414
 584:Core/Src/main.c ****   htim4.Init.Prescaler = 0;
 1316              		.loc 1 584 18 is_stmt 0 view .LVU415
 1317 0020 2248     		ldr	r0, .L99
 1318 0022 234A     		ldr	r2, .L99+4
 1319 0024 0260     		str	r2, [r0]
 585:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1320              		.loc 1 585 3 is_stmt 1 view .LVU416
 585:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 61


 1321              		.loc 1 585 24 is_stmt 0 view .LVU417
 1322 0026 4360     		str	r3, [r0, #4]
 586:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1323              		.loc 1 586 3 is_stmt 1 view .LVU418
 586:Core/Src/main.c ****   htim4.Init.Period = 65535;
 1324              		.loc 1 586 26 is_stmt 0 view .LVU419
 1325 0028 8360     		str	r3, [r0, #8]
 587:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1326              		.loc 1 587 3 is_stmt 1 view .LVU420
 587:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1327              		.loc 1 587 21 is_stmt 0 view .LVU421
 1328 002a 4FF6FF72 		movw	r2, #65535
 1329 002e C260     		str	r2, [r0, #12]
 588:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1330              		.loc 1 588 3 is_stmt 1 view .LVU422
 588:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1331              		.loc 1 588 28 is_stmt 0 view .LVU423
 1332 0030 0361     		str	r3, [r0, #16]
 589:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1333              		.loc 1 589 3 is_stmt 1 view .LVU424
 589:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 1334              		.loc 1 589 32 is_stmt 0 view .LVU425
 1335 0032 8361     		str	r3, [r0, #24]
 590:Core/Src/main.c ****   {
 1336              		.loc 1 590 3 is_stmt 1 view .LVU426
 590:Core/Src/main.c ****   {
 1337              		.loc 1 590 7 is_stmt 0 view .LVU427
 1338 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1339              	.LVL52:
 590:Core/Src/main.c ****   {
 1340              		.loc 1 590 6 discriminator 1 view .LVU428
 1341 0038 58BB     		cbnz	r0, .L93
 594:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1342              		.loc 1 594 3 is_stmt 1 view .LVU429
 594:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 1343              		.loc 1 594 34 is_stmt 0 view .LVU430
 1344 003a 4FF48053 		mov	r3, #4096
 1345 003e 0A93     		str	r3, [sp, #40]
 595:Core/Src/main.c ****   {
 1346              		.loc 1 595 3 is_stmt 1 view .LVU431
 595:Core/Src/main.c ****   {
 1347              		.loc 1 595 7 is_stmt 0 view .LVU432
 1348 0040 0AA9     		add	r1, sp, #40
 1349 0042 1A48     		ldr	r0, .L99
 1350 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1351              	.LVL53:
 595:Core/Src/main.c ****   {
 1352              		.loc 1 595 6 discriminator 1 view .LVU433
 1353 0048 28BB     		cbnz	r0, .L94
 599:Core/Src/main.c ****   {
 1354              		.loc 1 599 3 is_stmt 1 view .LVU434
 599:Core/Src/main.c ****   {
 1355              		.loc 1 599 7 is_stmt 0 view .LVU435
 1356 004a 1848     		ldr	r0, .L99
 1357 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1358              	.LVL54:
 599:Core/Src/main.c ****   {
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 62


 1359              		.loc 1 599 6 discriminator 1 view .LVU436
 1360 0050 18BB     		cbnz	r0, .L95
 603:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1361              		.loc 1 603 3 is_stmt 1 view .LVU437
 603:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1362              		.loc 1 603 37 is_stmt 0 view .LVU438
 1363 0052 0023     		movs	r3, #0
 1364 0054 0893     		str	r3, [sp, #32]
 604:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1365              		.loc 1 604 3 is_stmt 1 view .LVU439
 604:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1366              		.loc 1 604 33 is_stmt 0 view .LVU440
 1367 0056 0993     		str	r3, [sp, #36]
 605:Core/Src/main.c ****   {
 1368              		.loc 1 605 3 is_stmt 1 view .LVU441
 605:Core/Src/main.c ****   {
 1369              		.loc 1 605 7 is_stmt 0 view .LVU442
 1370 0058 08A9     		add	r1, sp, #32
 1371 005a 1448     		ldr	r0, .L99
 1372 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1373              	.LVL55:
 605:Core/Src/main.c ****   {
 1374              		.loc 1 605 6 discriminator 1 view .LVU443
 1375 0060 E8B9     		cbnz	r0, .L96
 609:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1376              		.loc 1 609 3 is_stmt 1 view .LVU444
 609:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1377              		.loc 1 609 20 is_stmt 0 view .LVU445
 1378 0062 6023     		movs	r3, #96
 1379 0064 0193     		str	r3, [sp, #4]
 610:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1380              		.loc 1 610 3 is_stmt 1 view .LVU446
 610:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1381              		.loc 1 610 19 is_stmt 0 view .LVU447
 1382 0066 0023     		movs	r3, #0
 1383 0068 0293     		str	r3, [sp, #8]
 611:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1384              		.loc 1 611 3 is_stmt 1 view .LVU448
 611:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1385              		.loc 1 611 24 is_stmt 0 view .LVU449
 1386 006a 0393     		str	r3, [sp, #12]
 612:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1387              		.loc 1 612 3 is_stmt 1 view .LVU450
 612:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1388              		.loc 1 612 24 is_stmt 0 view .LVU451
 1389 006c 0593     		str	r3, [sp, #20]
 613:Core/Src/main.c ****   {
 1390              		.loc 1 613 3 is_stmt 1 view .LVU452
 613:Core/Src/main.c ****   {
 1391              		.loc 1 613 7 is_stmt 0 view .LVU453
 1392 006e 0822     		movs	r2, #8
 1393 0070 01A9     		add	r1, sp, #4
 1394 0072 0E48     		ldr	r0, .L99
 1395 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1396              	.LVL56:
 613:Core/Src/main.c ****   {
 1397              		.loc 1 613 6 discriminator 1 view .LVU454
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 63


 1398 0078 98B9     		cbnz	r0, .L97
 617:Core/Src/main.c ****   {
 1399              		.loc 1 617 3 is_stmt 1 view .LVU455
 617:Core/Src/main.c ****   {
 1400              		.loc 1 617 7 is_stmt 0 view .LVU456
 1401 007a 0C22     		movs	r2, #12
 1402 007c 01A9     		add	r1, sp, #4
 1403 007e 0B48     		ldr	r0, .L99
 1404 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1405              	.LVL57:
 617:Core/Src/main.c ****   {
 1406              		.loc 1 617 6 discriminator 1 view .LVU457
 1407 0084 78B9     		cbnz	r0, .L98
 624:Core/Src/main.c **** 
 1408              		.loc 1 624 3 is_stmt 1 view .LVU458
 1409 0086 0948     		ldr	r0, .L99
 1410 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1411              	.LVL58:
 626:Core/Src/main.c **** 
 1412              		.loc 1 626 1 is_stmt 0 view .LVU459
 1413 008c 0FB0     		add	sp, sp, #60
 1414              		.cfi_remember_state
 1415              		.cfi_def_cfa_offset 4
 1416              		@ sp needed
 1417 008e 5DF804FB 		ldr	pc, [sp], #4
 1418              	.L93:
 1419              		.cfi_restore_state
 592:Core/Src/main.c ****   }
 1420              		.loc 1 592 5 is_stmt 1 view .LVU460
 1421 0092 FFF7FEFF 		bl	Error_Handler
 1422              	.LVL59:
 1423              	.L94:
 597:Core/Src/main.c ****   }
 1424              		.loc 1 597 5 view .LVU461
 1425 0096 FFF7FEFF 		bl	Error_Handler
 1426              	.LVL60:
 1427              	.L95:
 601:Core/Src/main.c ****   }
 1428              		.loc 1 601 5 view .LVU462
 1429 009a FFF7FEFF 		bl	Error_Handler
 1430              	.LVL61:
 1431              	.L96:
 607:Core/Src/main.c ****   }
 1432              		.loc 1 607 5 view .LVU463
 1433 009e FFF7FEFF 		bl	Error_Handler
 1434              	.LVL62:
 1435              	.L97:
 615:Core/Src/main.c ****   }
 1436              		.loc 1 615 5 view .LVU464
 1437 00a2 FFF7FEFF 		bl	Error_Handler
 1438              	.LVL63:
 1439              	.L98:
 619:Core/Src/main.c ****   }
 1440              		.loc 1 619 5 view .LVU465
 1441 00a6 FFF7FEFF 		bl	Error_Handler
 1442              	.LVL64:
 1443              	.L100:
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 64


 1444 00aa 00BF     		.align	2
 1445              	.L99:
 1446 00ac 00000000 		.word	htim4
 1447 00b0 00080040 		.word	1073743872
 1448              		.cfi_endproc
 1449              	.LFE254:
 1451              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1452              		.align	1
 1453              		.syntax unified
 1454              		.thumb
 1455              		.thumb_func
 1457              	MX_TIM5_Init:
 1458              	.LFB255:
 634:Core/Src/main.c **** 
 1459              		.loc 1 634 1 view -0
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 56
 1462              		@ frame_needed = 0, uses_anonymous_args = 0
 1463 0000 00B5     		push	{lr}
 1464              		.cfi_def_cfa_offset 4
 1465              		.cfi_offset 14, -4
 1466 0002 8FB0     		sub	sp, sp, #60
 1467              		.cfi_def_cfa_offset 64
 640:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1468              		.loc 1 640 3 view .LVU467
 640:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1469              		.loc 1 640 26 is_stmt 0 view .LVU468
 1470 0004 0023     		movs	r3, #0
 1471 0006 0A93     		str	r3, [sp, #40]
 1472 0008 0B93     		str	r3, [sp, #44]
 1473 000a 0C93     		str	r3, [sp, #48]
 1474 000c 0D93     		str	r3, [sp, #52]
 641:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1475              		.loc 1 641 3 is_stmt 1 view .LVU469
 641:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1476              		.loc 1 641 27 is_stmt 0 view .LVU470
 1477 000e 0893     		str	r3, [sp, #32]
 1478 0010 0993     		str	r3, [sp, #36]
 642:Core/Src/main.c **** 
 1479              		.loc 1 642 3 is_stmt 1 view .LVU471
 642:Core/Src/main.c **** 
 1480              		.loc 1 642 22 is_stmt 0 view .LVU472
 1481 0012 0193     		str	r3, [sp, #4]
 1482 0014 0293     		str	r3, [sp, #8]
 1483 0016 0393     		str	r3, [sp, #12]
 1484 0018 0493     		str	r3, [sp, #16]
 1485 001a 0593     		str	r3, [sp, #20]
 1486 001c 0693     		str	r3, [sp, #24]
 1487 001e 0793     		str	r3, [sp, #28]
 647:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1488              		.loc 1 647 3 is_stmt 1 view .LVU473
 647:Core/Src/main.c ****   htim5.Init.Prescaler = 0;
 1489              		.loc 1 647 18 is_stmt 0 view .LVU474
 1490 0020 3048     		ldr	r0, .L121
 1491 0022 314A     		ldr	r2, .L121+4
 1492 0024 0260     		str	r2, [r0]
 648:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 65


 1493              		.loc 1 648 3 is_stmt 1 view .LVU475
 648:Core/Src/main.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1494              		.loc 1 648 24 is_stmt 0 view .LVU476
 1495 0026 4360     		str	r3, [r0, #4]
 649:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1496              		.loc 1 649 3 is_stmt 1 view .LVU477
 649:Core/Src/main.c ****   htim5.Init.Period = 4294967295;
 1497              		.loc 1 649 26 is_stmt 0 view .LVU478
 1498 0028 8360     		str	r3, [r0, #8]
 650:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1499              		.loc 1 650 3 is_stmt 1 view .LVU479
 650:Core/Src/main.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1500              		.loc 1 650 21 is_stmt 0 view .LVU480
 1501 002a 4FF0FF32 		mov	r2, #-1
 1502 002e C260     		str	r2, [r0, #12]
 651:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1503              		.loc 1 651 3 is_stmt 1 view .LVU481
 651:Core/Src/main.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1504              		.loc 1 651 28 is_stmt 0 view .LVU482
 1505 0030 0361     		str	r3, [r0, #16]
 652:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1506              		.loc 1 652 3 is_stmt 1 view .LVU483
 652:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1507              		.loc 1 652 32 is_stmt 0 view .LVU484
 1508 0032 8361     		str	r3, [r0, #24]
 653:Core/Src/main.c ****   {
 1509              		.loc 1 653 3 is_stmt 1 view .LVU485
 653:Core/Src/main.c ****   {
 1510              		.loc 1 653 7 is_stmt 0 view .LVU486
 1511 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1512              	.LVL65:
 653:Core/Src/main.c ****   {
 1513              		.loc 1 653 6 discriminator 1 view .LVU487
 1514 0038 0028     		cmp	r0, #0
 1515 003a 40D1     		bne	.L112
 657:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1516              		.loc 1 657 3 is_stmt 1 view .LVU488
 657:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1517              		.loc 1 657 34 is_stmt 0 view .LVU489
 1518 003c 4FF48053 		mov	r3, #4096
 1519 0040 0A93     		str	r3, [sp, #40]
 658:Core/Src/main.c ****   {
 1520              		.loc 1 658 3 is_stmt 1 view .LVU490
 658:Core/Src/main.c ****   {
 1521              		.loc 1 658 7 is_stmt 0 view .LVU491
 1522 0042 0AA9     		add	r1, sp, #40
 1523 0044 2748     		ldr	r0, .L121
 1524 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1525              	.LVL66:
 658:Core/Src/main.c ****   {
 1526              		.loc 1 658 6 discriminator 1 view .LVU492
 1527 004a 0028     		cmp	r0, #0
 1528 004c 39D1     		bne	.L113
 662:Core/Src/main.c ****   {
 1529              		.loc 1 662 3 is_stmt 1 view .LVU493
 662:Core/Src/main.c ****   {
 1530              		.loc 1 662 7 is_stmt 0 view .LVU494
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 66


 1531 004e 2548     		ldr	r0, .L121
 1532 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1533              	.LVL67:
 662:Core/Src/main.c ****   {
 1534              		.loc 1 662 6 discriminator 1 view .LVU495
 1535 0054 0028     		cmp	r0, #0
 1536 0056 36D1     		bne	.L114
 666:Core/Src/main.c ****   {
 1537              		.loc 1 666 3 is_stmt 1 view .LVU496
 666:Core/Src/main.c ****   {
 1538              		.loc 1 666 7 is_stmt 0 view .LVU497
 1539 0058 2248     		ldr	r0, .L121
 1540 005a FFF7FEFF 		bl	HAL_TIM_OC_Init
 1541              	.LVL68:
 666:Core/Src/main.c ****   {
 1542              		.loc 1 666 6 discriminator 1 view .LVU498
 1543 005e 0028     		cmp	r0, #0
 1544 0060 33D1     		bne	.L115
 670:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1545              		.loc 1 670 3 is_stmt 1 view .LVU499
 670:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1546              		.loc 1 670 37 is_stmt 0 view .LVU500
 1547 0062 0023     		movs	r3, #0
 1548 0064 0893     		str	r3, [sp, #32]
 671:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1549              		.loc 1 671 3 is_stmt 1 view .LVU501
 671:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1550              		.loc 1 671 33 is_stmt 0 view .LVU502
 1551 0066 0993     		str	r3, [sp, #36]
 672:Core/Src/main.c ****   {
 1552              		.loc 1 672 3 is_stmt 1 view .LVU503
 672:Core/Src/main.c ****   {
 1553              		.loc 1 672 7 is_stmt 0 view .LVU504
 1554 0068 08A9     		add	r1, sp, #32
 1555 006a 1E48     		ldr	r0, .L121
 1556 006c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1557              	.LVL69:
 672:Core/Src/main.c ****   {
 1558              		.loc 1 672 6 discriminator 1 view .LVU505
 1559 0070 68BB     		cbnz	r0, .L116
 676:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1560              		.loc 1 676 3 is_stmt 1 view .LVU506
 676:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1561              		.loc 1 676 20 is_stmt 0 view .LVU507
 1562 0072 6023     		movs	r3, #96
 1563 0074 0193     		str	r3, [sp, #4]
 677:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1564              		.loc 1 677 3 is_stmt 1 view .LVU508
 677:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1565              		.loc 1 677 19 is_stmt 0 view .LVU509
 1566 0076 0022     		movs	r2, #0
 1567 0078 0292     		str	r2, [sp, #8]
 678:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1568              		.loc 1 678 3 is_stmt 1 view .LVU510
 678:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1569              		.loc 1 678 24 is_stmt 0 view .LVU511
 1570 007a 0392     		str	r2, [sp, #12]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 67


 679:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1571              		.loc 1 679 3 is_stmt 1 view .LVU512
 679:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1572              		.loc 1 679 24 is_stmt 0 view .LVU513
 1573 007c 0592     		str	r2, [sp, #20]
 680:Core/Src/main.c ****   {
 1574              		.loc 1 680 3 is_stmt 1 view .LVU514
 680:Core/Src/main.c ****   {
 1575              		.loc 1 680 7 is_stmt 0 view .LVU515
 1576 007e 01A9     		add	r1, sp, #4
 1577 0080 1848     		ldr	r0, .L121
 1578 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1579              	.LVL70:
 680:Core/Src/main.c ****   {
 1580              		.loc 1 680 6 discriminator 1 view .LVU516
 1581 0086 20BB     		cbnz	r0, .L117
 684:Core/Src/main.c ****   {
 1582              		.loc 1 684 3 is_stmt 1 view .LVU517
 684:Core/Src/main.c ****   {
 1583              		.loc 1 684 7 is_stmt 0 view .LVU518
 1584 0088 0422     		movs	r2, #4
 1585 008a 0DEB0201 		add	r1, sp, r2
 1586 008e 1548     		ldr	r0, .L121
 1587 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1588              	.LVL71:
 684:Core/Src/main.c ****   {
 1589              		.loc 1 684 6 discriminator 1 view .LVU519
 1590 0094 F8B9     		cbnz	r0, .L118
 688:Core/Src/main.c ****   {
 1591              		.loc 1 688 3 is_stmt 1 view .LVU520
 688:Core/Src/main.c ****   {
 1592              		.loc 1 688 7 is_stmt 0 view .LVU521
 1593 0096 0822     		movs	r2, #8
 1594 0098 01A9     		add	r1, sp, #4
 1595 009a 1248     		ldr	r0, .L121
 1596 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1597              	.LVL72:
 688:Core/Src/main.c ****   {
 1598              		.loc 1 688 6 discriminator 1 view .LVU522
 1599 00a0 D8B9     		cbnz	r0, .L119
 692:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1600              		.loc 1 692 3 is_stmt 1 view .LVU523
 692:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1601              		.loc 1 692 20 is_stmt 0 view .LVU524
 1602 00a2 0023     		movs	r3, #0
 1603 00a4 0193     		str	r3, [sp, #4]
 693:Core/Src/main.c ****   {
 1604              		.loc 1 693 3 is_stmt 1 view .LVU525
 693:Core/Src/main.c ****   {
 1605              		.loc 1 693 7 is_stmt 0 view .LVU526
 1606 00a6 0C22     		movs	r2, #12
 1607 00a8 01A9     		add	r1, sp, #4
 1608 00aa 0E48     		ldr	r0, .L121
 1609 00ac FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1610              	.LVL73:
 693:Core/Src/main.c ****   {
 1611              		.loc 1 693 6 discriminator 1 view .LVU527
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 68


 1612 00b0 A8B9     		cbnz	r0, .L120
 700:Core/Src/main.c **** 
 1613              		.loc 1 700 3 is_stmt 1 view .LVU528
 1614 00b2 0C48     		ldr	r0, .L121
 1615 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1616              	.LVL74:
 702:Core/Src/main.c **** 
 1617              		.loc 1 702 1 is_stmt 0 view .LVU529
 1618 00b8 0FB0     		add	sp, sp, #60
 1619              		.cfi_remember_state
 1620              		.cfi_def_cfa_offset 4
 1621              		@ sp needed
 1622 00ba 5DF804FB 		ldr	pc, [sp], #4
 1623              	.L112:
 1624              		.cfi_restore_state
 655:Core/Src/main.c ****   }
 1625              		.loc 1 655 5 is_stmt 1 view .LVU530
 1626 00be FFF7FEFF 		bl	Error_Handler
 1627              	.LVL75:
 1628              	.L113:
 660:Core/Src/main.c ****   }
 1629              		.loc 1 660 5 view .LVU531
 1630 00c2 FFF7FEFF 		bl	Error_Handler
 1631              	.LVL76:
 1632              	.L114:
 664:Core/Src/main.c ****   }
 1633              		.loc 1 664 5 view .LVU532
 1634 00c6 FFF7FEFF 		bl	Error_Handler
 1635              	.LVL77:
 1636              	.L115:
 668:Core/Src/main.c ****   }
 1637              		.loc 1 668 5 view .LVU533
 1638 00ca FFF7FEFF 		bl	Error_Handler
 1639              	.LVL78:
 1640              	.L116:
 674:Core/Src/main.c ****   }
 1641              		.loc 1 674 5 view .LVU534
 1642 00ce FFF7FEFF 		bl	Error_Handler
 1643              	.LVL79:
 1644              	.L117:
 682:Core/Src/main.c ****   }
 1645              		.loc 1 682 5 view .LVU535
 1646 00d2 FFF7FEFF 		bl	Error_Handler
 1647              	.LVL80:
 1648              	.L118:
 686:Core/Src/main.c ****   }
 1649              		.loc 1 686 5 view .LVU536
 1650 00d6 FFF7FEFF 		bl	Error_Handler
 1651              	.LVL81:
 1652              	.L119:
 690:Core/Src/main.c ****   }
 1653              		.loc 1 690 5 view .LVU537
 1654 00da FFF7FEFF 		bl	Error_Handler
 1655              	.LVL82:
 1656              	.L120:
 695:Core/Src/main.c ****   }
 1657              		.loc 1 695 5 view .LVU538
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 69


 1658 00de FFF7FEFF 		bl	Error_Handler
 1659              	.LVL83:
 1660              	.L122:
 1661 00e2 00BF     		.align	2
 1662              	.L121:
 1663 00e4 00000000 		.word	htim5
 1664 00e8 000C0040 		.word	1073744896
 1665              		.cfi_endproc
 1666              	.LFE255:
 1668              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1669              		.align	1
 1670              		.syntax unified
 1671              		.thumb
 1672              		.thumb_func
 1674              	MX_USART1_UART_Init:
 1675              	.LFB256:
 710:Core/Src/main.c **** 
 1676              		.loc 1 710 1 view -0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680 0000 08B5     		push	{r3, lr}
 1681              		.cfi_def_cfa_offset 8
 1682              		.cfi_offset 3, -8
 1683              		.cfi_offset 14, -4
 719:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1684              		.loc 1 719 3 view .LVU540
 719:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1685              		.loc 1 719 19 is_stmt 0 view .LVU541
 1686 0002 0A48     		ldr	r0, .L127
 1687 0004 0A4B     		ldr	r3, .L127+4
 1688 0006 0360     		str	r3, [r0]
 720:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1689              		.loc 1 720 3 is_stmt 1 view .LVU542
 720:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1690              		.loc 1 720 24 is_stmt 0 view .LVU543
 1691 0008 4FF4E133 		mov	r3, #115200
 1692 000c 4360     		str	r3, [r0, #4]
 721:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1693              		.loc 1 721 3 is_stmt 1 view .LVU544
 721:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1694              		.loc 1 721 26 is_stmt 0 view .LVU545
 1695 000e 0023     		movs	r3, #0
 1696 0010 8360     		str	r3, [r0, #8]
 722:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1697              		.loc 1 722 3 is_stmt 1 view .LVU546
 722:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1698              		.loc 1 722 24 is_stmt 0 view .LVU547
 1699 0012 C360     		str	r3, [r0, #12]
 723:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1700              		.loc 1 723 3 is_stmt 1 view .LVU548
 723:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1701              		.loc 1 723 22 is_stmt 0 view .LVU549
 1702 0014 0361     		str	r3, [r0, #16]
 724:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1703              		.loc 1 724 3 is_stmt 1 view .LVU550
 724:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 70


 1704              		.loc 1 724 20 is_stmt 0 view .LVU551
 1705 0016 0C22     		movs	r2, #12
 1706 0018 4261     		str	r2, [r0, #20]
 725:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1707              		.loc 1 725 3 is_stmt 1 view .LVU552
 725:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1708              		.loc 1 725 25 is_stmt 0 view .LVU553
 1709 001a 8361     		str	r3, [r0, #24]
 726:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1710              		.loc 1 726 3 is_stmt 1 view .LVU554
 726:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1711              		.loc 1 726 28 is_stmt 0 view .LVU555
 1712 001c C361     		str	r3, [r0, #28]
 727:Core/Src/main.c ****   {
 1713              		.loc 1 727 3 is_stmt 1 view .LVU556
 727:Core/Src/main.c ****   {
 1714              		.loc 1 727 7 is_stmt 0 view .LVU557
 1715 001e FFF7FEFF 		bl	HAL_UART_Init
 1716              	.LVL84:
 727:Core/Src/main.c ****   {
 1717              		.loc 1 727 6 discriminator 1 view .LVU558
 1718 0022 00B9     		cbnz	r0, .L126
 735:Core/Src/main.c **** 
 1719              		.loc 1 735 1 view .LVU559
 1720 0024 08BD     		pop	{r3, pc}
 1721              	.L126:
 729:Core/Src/main.c ****   }
 1722              		.loc 1 729 5 is_stmt 1 view .LVU560
 1723 0026 FFF7FEFF 		bl	Error_Handler
 1724              	.LVL85:
 1725              	.L128:
 1726 002a 00BF     		.align	2
 1727              	.L127:
 1728 002c 00000000 		.word	huart1
 1729 0030 00100140 		.word	1073811456
 1730              		.cfi_endproc
 1731              	.LFE256:
 1733              		.section	.text.SystemClock_Config,"ax",%progbits
 1734              		.align	1
 1735              		.global	SystemClock_Config
 1736              		.syntax unified
 1737              		.thumb
 1738              		.thumb_func
 1740              	SystemClock_Config:
 1741              	.LFB244:
 162:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1742              		.loc 1 162 1 view -0
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 80
 1745              		@ frame_needed = 0, uses_anonymous_args = 0
 1746 0000 00B5     		push	{lr}
 1747              		.cfi_def_cfa_offset 4
 1748              		.cfi_offset 14, -4
 1749 0002 95B0     		sub	sp, sp, #84
 1750              		.cfi_def_cfa_offset 88
 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1751              		.loc 1 163 3 view .LVU562
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 71


 163:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1752              		.loc 1 163 22 is_stmt 0 view .LVU563
 1753 0004 3022     		movs	r2, #48
 1754 0006 0021     		movs	r1, #0
 1755 0008 08A8     		add	r0, sp, #32
 1756 000a FFF7FEFF 		bl	memset
 1757              	.LVL86:
 164:Core/Src/main.c **** 
 1758              		.loc 1 164 3 is_stmt 1 view .LVU564
 164:Core/Src/main.c **** 
 1759              		.loc 1 164 22 is_stmt 0 view .LVU565
 1760 000e 0023     		movs	r3, #0
 1761 0010 0393     		str	r3, [sp, #12]
 1762 0012 0493     		str	r3, [sp, #16]
 1763 0014 0593     		str	r3, [sp, #20]
 1764 0016 0693     		str	r3, [sp, #24]
 1765 0018 0793     		str	r3, [sp, #28]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1766              		.loc 1 168 3 is_stmt 1 view .LVU566
 1767              	.LBB12:
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1768              		.loc 1 168 3 view .LVU567
 1769 001a 0193     		str	r3, [sp, #4]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1770              		.loc 1 168 3 view .LVU568
 1771 001c 214A     		ldr	r2, .L135
 1772 001e 116C     		ldr	r1, [r2, #64]
 1773 0020 41F08051 		orr	r1, r1, #268435456
 1774 0024 1164     		str	r1, [r2, #64]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1775              		.loc 1 168 3 view .LVU569
 1776 0026 126C     		ldr	r2, [r2, #64]
 1777 0028 02F08052 		and	r2, r2, #268435456
 1778 002c 0192     		str	r2, [sp, #4]
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1779              		.loc 1 168 3 view .LVU570
 1780 002e 019A     		ldr	r2, [sp, #4]
 1781              	.LBE12:
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1782              		.loc 1 168 3 view .LVU571
 169:Core/Src/main.c **** 
 1783              		.loc 1 169 3 view .LVU572
 1784              	.LBB13:
 169:Core/Src/main.c **** 
 1785              		.loc 1 169 3 view .LVU573
 1786 0030 0293     		str	r3, [sp, #8]
 169:Core/Src/main.c **** 
 1787              		.loc 1 169 3 view .LVU574
 1788 0032 1D4B     		ldr	r3, .L135+4
 1789 0034 1A68     		ldr	r2, [r3]
 1790 0036 42F48042 		orr	r2, r2, #16384
 1791 003a 1A60     		str	r2, [r3]
 169:Core/Src/main.c **** 
 1792              		.loc 1 169 3 view .LVU575
 1793 003c 1B68     		ldr	r3, [r3]
 1794 003e 03F48043 		and	r3, r3, #16384
 1795 0042 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 72


 169:Core/Src/main.c **** 
 1796              		.loc 1 169 3 view .LVU576
 1797 0044 029B     		ldr	r3, [sp, #8]
 1798              	.LBE13:
 169:Core/Src/main.c **** 
 1799              		.loc 1 169 3 view .LVU577
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1800              		.loc 1 174 3 view .LVU578
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1801              		.loc 1 174 36 is_stmt 0 view .LVU579
 1802 0046 0923     		movs	r3, #9
 1803 0048 0893     		str	r3, [sp, #32]
 175:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1804              		.loc 1 175 3 is_stmt 1 view .LVU580
 175:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1805              		.loc 1 175 30 is_stmt 0 view .LVU581
 1806 004a 4FF48033 		mov	r3, #65536
 1807 004e 0993     		str	r3, [sp, #36]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1808              		.loc 1 176 3 is_stmt 1 view .LVU582
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1809              		.loc 1 176 30 is_stmt 0 view .LVU583
 1810 0050 0123     		movs	r3, #1
 1811 0052 0D93     		str	r3, [sp, #52]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1812              		.loc 1 177 3 is_stmt 1 view .LVU584
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1813              		.loc 1 177 34 is_stmt 0 view .LVU585
 1814 0054 0223     		movs	r3, #2
 1815 0056 0E93     		str	r3, [sp, #56]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1816              		.loc 1 178 3 is_stmt 1 view .LVU586
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1817              		.loc 1 178 35 is_stmt 0 view .LVU587
 1818 0058 4FF48002 		mov	r2, #4194304
 1819 005c 0F92     		str	r2, [sp, #60]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 1820              		.loc 1 179 3 is_stmt 1 view .LVU588
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 144;
 1821              		.loc 1 179 30 is_stmt 0 view .LVU589
 1822 005e 0422     		movs	r2, #4
 1823 0060 1092     		str	r2, [sp, #64]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1824              		.loc 1 180 3 is_stmt 1 view .LVU590
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1825              		.loc 1 180 30 is_stmt 0 view .LVU591
 1826 0062 9022     		movs	r2, #144
 1827 0064 1192     		str	r2, [sp, #68]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1828              		.loc 1 181 3 is_stmt 1 view .LVU592
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 6;
 1829              		.loc 1 181 30 is_stmt 0 view .LVU593
 1830 0066 1293     		str	r3, [sp, #72]
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1831              		.loc 1 182 3 is_stmt 1 view .LVU594
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1832              		.loc 1 182 30 is_stmt 0 view .LVU595
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 73


 1833 0068 0623     		movs	r3, #6
 1834 006a 1393     		str	r3, [sp, #76]
 183:Core/Src/main.c ****   {
 1835              		.loc 1 183 3 is_stmt 1 view .LVU596
 183:Core/Src/main.c ****   {
 1836              		.loc 1 183 7 is_stmt 0 view .LVU597
 1837 006c 08A8     		add	r0, sp, #32
 1838 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1839              	.LVL87:
 183:Core/Src/main.c ****   {
 1840              		.loc 1 183 6 discriminator 1 view .LVU598
 1841 0072 98B9     		cbnz	r0, .L133
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1842              		.loc 1 190 3 is_stmt 1 view .LVU599
 190:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1843              		.loc 1 190 31 is_stmt 0 view .LVU600
 1844 0074 0F23     		movs	r3, #15
 1845 0076 0393     		str	r3, [sp, #12]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1846              		.loc 1 192 3 is_stmt 1 view .LVU601
 192:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1847              		.loc 1 192 34 is_stmt 0 view .LVU602
 1848 0078 0223     		movs	r3, #2
 1849 007a 0493     		str	r3, [sp, #16]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1850              		.loc 1 193 3 is_stmt 1 view .LVU603
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1851              		.loc 1 193 35 is_stmt 0 view .LVU604
 1852 007c 0023     		movs	r3, #0
 1853 007e 0593     		str	r3, [sp, #20]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1854              		.loc 1 194 3 is_stmt 1 view .LVU605
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1855              		.loc 1 194 36 is_stmt 0 view .LVU606
 1856 0080 4FF4A053 		mov	r3, #5120
 1857 0084 0693     		str	r3, [sp, #24]
 195:Core/Src/main.c **** 
 1858              		.loc 1 195 3 is_stmt 1 view .LVU607
 195:Core/Src/main.c **** 
 1859              		.loc 1 195 36 is_stmt 0 view .LVU608
 1860 0086 4FF48053 		mov	r3, #4096
 1861 008a 0793     		str	r3, [sp, #28]
 197:Core/Src/main.c ****   {
 1862              		.loc 1 197 3 is_stmt 1 view .LVU609
 197:Core/Src/main.c ****   {
 1863              		.loc 1 197 7 is_stmt 0 view .LVU610
 1864 008c 0421     		movs	r1, #4
 1865 008e 03A8     		add	r0, sp, #12
 1866 0090 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1867              	.LVL88:
 197:Core/Src/main.c ****   {
 1868              		.loc 1 197 6 discriminator 1 view .LVU611
 1869 0094 20B9     		cbnz	r0, .L134
 201:Core/Src/main.c **** 
 1870              		.loc 1 201 1 view .LVU612
 1871 0096 15B0     		add	sp, sp, #84
 1872              		.cfi_remember_state
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 74


 1873              		.cfi_def_cfa_offset 4
 1874              		@ sp needed
 1875 0098 5DF804FB 		ldr	pc, [sp], #4
 1876              	.L133:
 1877              		.cfi_restore_state
 185:Core/Src/main.c ****   }
 1878              		.loc 1 185 5 is_stmt 1 view .LVU613
 1879 009c FFF7FEFF 		bl	Error_Handler
 1880              	.LVL89:
 1881              	.L134:
 199:Core/Src/main.c ****   }
 1882              		.loc 1 199 5 view .LVU614
 1883 00a0 FFF7FEFF 		bl	Error_Handler
 1884              	.LVL90:
 1885              	.L136:
 1886              		.align	2
 1887              	.L135:
 1888 00a4 00380240 		.word	1073887232
 1889 00a8 00700040 		.word	1073770496
 1890              		.cfi_endproc
 1891              	.LFE244:
 1893              		.section	.text.main,"ax",%progbits
 1894              		.align	1
 1895              		.global	main
 1896              		.syntax unified
 1897              		.thumb
 1898              		.thumb_func
 1900              	main:
 1901              	.LFB243:
 104:Core/Src/main.c **** 
 1902              		.loc 1 104 1 view -0
 1903              		.cfi_startproc
 1904              		@ Volatile: function does not return.
 1905              		@ args = 0, pretend = 0, frame = 0
 1906              		@ frame_needed = 0, uses_anonymous_args = 0
 1907 0000 08B5     		push	{r3, lr}
 1908              		.cfi_def_cfa_offset 8
 1909              		.cfi_offset 3, -8
 1910              		.cfi_offset 14, -4
 113:Core/Src/main.c **** 
 1911              		.loc 1 113 3 view .LVU616
 1912 0002 FFF7FEFF 		bl	HAL_Init
 1913              	.LVL91:
 120:Core/Src/main.c **** 
 1914              		.loc 1 120 3 view .LVU617
 1915 0006 FFF7FEFF 		bl	SystemClock_Config
 1916              	.LVL92:
 127:Core/Src/main.c ****   MX_DMA_Init();
 1917              		.loc 1 127 3 view .LVU618
 1918 000a FFF7FEFF 		bl	MX_GPIO_Init
 1919              	.LVL93:
 128:Core/Src/main.c ****   MX_ADC1_Init();
 1920              		.loc 1 128 3 view .LVU619
 1921 000e FFF7FEFF 		bl	MX_DMA_Init
 1922              	.LVL94:
 129:Core/Src/main.c ****   MX_I2C1_Init();
 1923              		.loc 1 129 3 view .LVU620
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 75


 1924 0012 FFF7FEFF 		bl	MX_ADC1_Init
 1925              	.LVL95:
 130:Core/Src/main.c ****   MX_I2C2_Init();
 1926              		.loc 1 130 3 view .LVU621
 1927 0016 FFF7FEFF 		bl	MX_I2C1_Init
 1928              	.LVL96:
 131:Core/Src/main.c ****   MX_I2C3_Init();
 1929              		.loc 1 131 3 view .LVU622
 1930 001a FFF7FEFF 		bl	MX_I2C2_Init
 1931              	.LVL97:
 132:Core/Src/main.c ****   MX_RTC_Init();
 1932              		.loc 1 132 3 view .LVU623
 1933 001e FFF7FEFF 		bl	MX_I2C3_Init
 1934              	.LVL98:
 133:Core/Src/main.c ****   MX_SPI1_Init();
 1935              		.loc 1 133 3 view .LVU624
 1936 0022 FFF7FEFF 		bl	MX_RTC_Init
 1937              	.LVL99:
 134:Core/Src/main.c ****   MX_SPI2_Init();
 1938              		.loc 1 134 3 view .LVU625
 1939 0026 FFF7FEFF 		bl	MX_SPI1_Init
 1940              	.LVL100:
 135:Core/Src/main.c ****   MX_SPI3_Init();
 1941              		.loc 1 135 3 view .LVU626
 1942 002a FFF7FEFF 		bl	MX_SPI2_Init
 1943              	.LVL101:
 136:Core/Src/main.c ****   MX_TIM3_Init();
 1944              		.loc 1 136 3 view .LVU627
 1945 002e FFF7FEFF 		bl	MX_SPI3_Init
 1946              	.LVL102:
 137:Core/Src/main.c ****   MX_TIM4_Init();
 1947              		.loc 1 137 3 view .LVU628
 1948 0032 FFF7FEFF 		bl	MX_TIM3_Init
 1949              	.LVL103:
 138:Core/Src/main.c ****   MX_TIM5_Init();
 1950              		.loc 1 138 3 view .LVU629
 1951 0036 FFF7FEFF 		bl	MX_TIM4_Init
 1952              	.LVL104:
 139:Core/Src/main.c ****   MX_USART1_UART_Init();
 1953              		.loc 1 139 3 view .LVU630
 1954 003a FFF7FEFF 		bl	MX_TIM5_Init
 1955              	.LVL105:
 140:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 1956              		.loc 1 140 3 view .LVU631
 1957 003e FFF7FEFF 		bl	MX_USART1_UART_Init
 1958              	.LVL106:
 141:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1959              		.loc 1 141 3 view .LVU632
 1960 0042 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1961              	.LVL107:
 1962              	.L138:
 148:Core/Src/main.c ****   {
 1963              		.loc 1 148 3 view .LVU633
 153:Core/Src/main.c ****   /* USER CODE END 3 */
 1964              		.loc 1 153 3 view .LVU634
 148:Core/Src/main.c ****   {
 1965              		.loc 1 148 9 view .LVU635
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 76


 1966 0046 FEE7     		b	.L138
 1967              		.cfi_endproc
 1968              	.LFE243:
 1970              		.global	adc_buff
 1971              		.section	.bss.adc_buff,"aw",%nobits
 1972              		.align	2
 1975              	adc_buff:
 1976 0000 00000000 		.space	4
 1977              		.global	battery_v
 1978              		.section	.bss.battery_v,"aw",%nobits
 1979              		.align	2
 1982              	battery_v:
 1983 0000 00000000 		.space	4
 1984              		.global	huart1
 1985              		.section	.bss.huart1,"aw",%nobits
 1986              		.align	2
 1989              	huart1:
 1990 0000 00000000 		.space	72
 1990      00000000 
 1990      00000000 
 1990      00000000 
 1990      00000000 
 1991              		.global	hdma_tim3_ch1_trig
 1992              		.section	.bss.hdma_tim3_ch1_trig,"aw",%nobits
 1993              		.align	2
 1996              	hdma_tim3_ch1_trig:
 1997 0000 00000000 		.space	96
 1997      00000000 
 1997      00000000 
 1997      00000000 
 1997      00000000 
 1998              		.global	htim5
 1999              		.section	.bss.htim5,"aw",%nobits
 2000              		.align	2
 2003              	htim5:
 2004 0000 00000000 		.space	72
 2004      00000000 
 2004      00000000 
 2004      00000000 
 2004      00000000 
 2005              		.global	htim4
 2006              		.section	.bss.htim4,"aw",%nobits
 2007              		.align	2
 2010              	htim4:
 2011 0000 00000000 		.space	72
 2011      00000000 
 2011      00000000 
 2011      00000000 
 2011      00000000 
 2012              		.global	htim3
 2013              		.section	.bss.htim3,"aw",%nobits
 2014              		.align	2
 2017              	htim3:
 2018 0000 00000000 		.space	72
 2018      00000000 
 2018      00000000 
 2018      00000000 
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 77


 2018      00000000 
 2019              		.global	hspi3
 2020              		.section	.bss.hspi3,"aw",%nobits
 2021              		.align	2
 2024              	hspi3:
 2025 0000 00000000 		.space	88
 2025      00000000 
 2025      00000000 
 2025      00000000 
 2025      00000000 
 2026              		.global	hspi2
 2027              		.section	.bss.hspi2,"aw",%nobits
 2028              		.align	2
 2031              	hspi2:
 2032 0000 00000000 		.space	88
 2032      00000000 
 2032      00000000 
 2032      00000000 
 2032      00000000 
 2033              		.global	hspi1
 2034              		.section	.bss.hspi1,"aw",%nobits
 2035              		.align	2
 2038              	hspi1:
 2039 0000 00000000 		.space	88
 2039      00000000 
 2039      00000000 
 2039      00000000 
 2039      00000000 
 2040              		.global	hrtc
 2041              		.section	.bss.hrtc,"aw",%nobits
 2042              		.align	2
 2045              	hrtc:
 2046 0000 00000000 		.space	32
 2046      00000000 
 2046      00000000 
 2046      00000000 
 2046      00000000 
 2047              		.global	hi2c3
 2048              		.section	.bss.hi2c3,"aw",%nobits
 2049              		.align	2
 2052              	hi2c3:
 2053 0000 00000000 		.space	84
 2053      00000000 
 2053      00000000 
 2053      00000000 
 2053      00000000 
 2054              		.global	hi2c2
 2055              		.section	.bss.hi2c2,"aw",%nobits
 2056              		.align	2
 2059              	hi2c2:
 2060 0000 00000000 		.space	84
 2060      00000000 
 2060      00000000 
 2060      00000000 
 2060      00000000 
 2061              		.global	hi2c1
 2062              		.section	.bss.hi2c1,"aw",%nobits
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 78


 2063              		.align	2
 2066              	hi2c1:
 2067 0000 00000000 		.space	84
 2067      00000000 
 2067      00000000 
 2067      00000000 
 2067      00000000 
 2068              		.global	hadc1
 2069              		.section	.bss.hadc1,"aw",%nobits
 2070              		.align	2
 2073              	hadc1:
 2074 0000 00000000 		.space	72
 2074      00000000 
 2074      00000000 
 2074      00000000 
 2074      00000000 
 2075              		.text
 2076              	.Letext0:
 2077              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 2078              		.file 4 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2079              		.file 5 "/Users/kroko/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xp
 2080              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2081              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2082              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2083              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2084              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2085              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2086              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2087              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2088              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 2089              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2090              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2091              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2092              		.file 18 "Core/Inc/25flash.h"
 2093              		.file 19 "Core/Inc/neopixel.h"
 2094              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2095              		.file 21 "Core/Inc/main.h"
 2096              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2097              		.file 23 "USB_DEVICE/App/usb_device.h"
 2098              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2099              		.file 25 "<built-in>"
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 79


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:287    .text.MX_GPIO_Init:0000013c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:295    .text.MX_DMA_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:300    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:346    .text.MX_DMA_Init:00000030 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:351    .text.Get_Vbat:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:357    .text.Get_Vbat:00000000 Get_Vbat
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:378    .text.Get_Vbat:00000010 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1975   .bss.adc_buff:00000000 adc_buff
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2073   .bss.hadc1:00000000 hadc1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:388    .text.HAL_ADC_ConvCpltCallback:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:394    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:451    .text.HAL_ADC_ConvCpltCallback:00000040 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1982   .bss.battery_v:00000000 battery_v
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:464    .text.Error_Handler:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:470    .text.Error_Handler:00000000 Error_Handler
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:502    .text.MX_ADC1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:507    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:609    .text.MX_ADC1_Init:0000005c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:616    .text.MX_I2C1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:621    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:678    .text.MX_I2C1_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2066   .bss.hi2c1:00000000 hi2c1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:685    .text.MX_I2C2_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:690    .text.MX_I2C2_Init:00000000 MX_I2C2_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:747    .text.MX_I2C2_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2059   .bss.hi2c2:00000000 hi2c2
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:754    .text.MX_I2C3_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:759    .text.MX_I2C3_Init:00000000 MX_I2C3_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:816    .text.MX_I2C3_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2052   .bss.hi2c3:00000000 hi2c3
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:823    .text.MX_RTC_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:828    .text.MX_RTC_Init:00000000 MX_RTC_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:879    .text.MX_RTC_Init:00000028 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2045   .bss.hrtc:00000000 hrtc
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:885    .text.MX_SPI1_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:890    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:957    .text.MX_SPI1_Init:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2038   .bss.hspi1:00000000 hspi1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:963    .text.MX_SPI2_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:968    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1036   .text.MX_SPI2_Init:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2031   .bss.hspi2:00000000 hspi2
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1042   .text.MX_SPI3_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1047   .text.MX_SPI3_Init:00000000 MX_SPI3_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1114   .text.MX_SPI3_Init:00000038 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2024   .bss.hspi3:00000000 hspi3
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1120   .text.MX_TIM3_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1125   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1273   .text.MX_TIM3_Init:00000098 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2017   .bss.htim3:00000000 htim3
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1279   .text.MX_TIM4_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1284   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1446   .text.MX_TIM4_Init:000000ac $d
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 80


/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2010   .bss.htim4:00000000 htim4
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1452   .text.MX_TIM5_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1457   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1663   .text.MX_TIM5_Init:000000e4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2003   .bss.htim5:00000000 htim5
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1669   .text.MX_USART1_UART_Init:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1674   .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1728   .text.MX_USART1_UART_Init:0000002c $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1989   .bss.huart1:00000000 huart1
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1734   .text.SystemClock_Config:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1740   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1888   .text.SystemClock_Config:000000a4 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1894   .text.main:00000000 $t
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1900   .text.main:00000000 main
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1972   .bss.adc_buff:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1979   .bss.battery_v:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1986   .bss.huart1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1996   .bss.hdma_tim3_ch1_trig:00000000 hdma_tim3_ch1_trig
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:1993   .bss.hdma_tim3_ch1_trig:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2000   .bss.htim5:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2007   .bss.htim4:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2014   .bss.htim3:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2021   .bss.hspi3:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2028   .bss.hspi2:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2035   .bss.hspi1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2042   .bss.hrtc:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2049   .bss.hi2c3:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2056   .bss.hi2c2:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2063   .bss.hi2c1:00000000 $d
/var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s:2070   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Start_DMA
__aeabi_ui2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_d2f
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_I2C_Init
HAL_RTC_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_UART_Init
memset
HAL_RCC_OscConfig
ARM GAS  /var/folders/t4/6192qx0n3zgdnvcwt906k_mw0000gn/T//cc3NviPb.s 			page 81


HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
