// Seed: 1307474076
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout id_14;
  input id_13;
  output id_12;
  output id_11;
  inout id_10;
  output id_9;
  input id_8;
  inout id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_14 = id_14;
  assign id_12 = 1 ^ id_1;
  type_16(
      0, 1, 1'b0, 1
  );
  assign id_9 = 1;
endmodule
