-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                ymh15@EEWS305-001                                   
-- Generated date:              Sun May 08 13:37:38 +0100 2016                      

Solution Settings: red_detect.v24
  Current state: extract
  Project: Red_Detect
  
  Design Input Files Specified
    $PROJECT_HOME/red_detect.cpp
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /red_detect/core                      22       1          1            0  1          
    Design Total:                         22       1          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(11,0,11,0,11)                       12.233     12.233 1.368          1           1 
    mgc_add(11,0,5,1,11)                        12.000     12.000 1.380          1           1 
    mgc_add(9,0,9,1,10)                         10.000     10.000 1.071          2           2 
    mgc_and(1,3)                                 1.054      1.054 0.416          0           1 
    mgc_and(1,8)                                 2.678      2.678 0.788          0           1 
    mgc_and(10,2)                                7.298      7.298 0.263          1           1 
    mgc_mux(10,1,2)                              9.194      9.194 0.369          1           1 
    mgc_nor(1,6)                                 2.028      2.028 0.679          0           1 
    mgc_nor(1,8)                                 2.678      2.678 0.788          0           1 
    mgc_not(1)                                   0.000      0.000 0.000          0           2 
    mgc_not(10)                                  0.000      0.000 0.000          0           2 
    mgc_or(10,2)                                 7.298      7.298 0.268          1           1 
    mgc_reg_pos(1,1,0,0,0,1,1)                   0.000      0.000 0.000          0           3 
    mgc_reg_pos(10,1,0,0,0,1,1)                  0.000      0.000 0.000          0           3 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,20)                            0.000      0.000 0.000          1           1 
    mgc_in_wire(2,30)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(3,30)                         0.000      0.000 0.000          1           1 
    mgc_out_stdreg(4,1)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(5,1)                          0.000      0.000 0.000          1           1 
    mgc_out_stdreg(6,1)                          0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              76.462     76.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     68.0          76.1            76.5        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             68.0 (100%)   76.1 (100%)     76.5 (100%) 
      MUX:                 9.2  (14%)    9.2  (12%)      9.2  (12%) 
      FUNC:               44.2  (65%)   44.2  (58%)     44.2  (58%) 
      LOGIC:              14.6  (21%)   22.7  (30%)     23.0  (30%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                                  Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    reg(video_out:rsc:mgc_out_stdreg.d).tmp           10         Y                  reg(video_out:rsc:mgc_out_stdreg.d).tmp               
    reg(video_out:rsc:mgc_out_stdreg.d).tmp#1         10         Y                  reg(video_out:rsc:mgc_out_stdreg.d).tmp#1             
    reg(video_out:rsc:mgc_out_stdreg.d).tmp#2         10         Y                  reg(video_out:rsc:mgc_out_stdreg.d).tmp#2             
    endRow:rsc:mgc_out_stdreg.d                        1         Y                  endRow:rsc:mgc_out_stdreg.d                           
    endScreen:rsc:mgc_out_stdreg.d                     1         Y                  endScreen:rsc:mgc_out_stdreg.d                        
    redOut:rsc:mgc_out_stdreg.d                        1         Y                  redOut:rsc:mgc_out_stdreg.d                           
                                                                                                                                          
    Total:                                            33             33           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  2.153451
      Slack:      17.846549
      
      Path                                                    Startpoint                                 Endpoint                                              Delay  Slack   
      ------------------------------------------------------- ------------------------------------------ ----------------------------------------------------- ------ -------
      1                                                       red_detect:core/video_in:rsc:mgc_in_wire.d red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)#1 2.1535 17.8465 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/video_in:rsc:mgc_in_wire.d                                                                                                             0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5                                                                                                      0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm                                                                                                  0.0000 0.0000  
        red_detect:core/not                                   mgc_not_10                                                                                       0.0000 0.0000  
        red_detect:core/not.itm                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33.itm                                                                                                                            0.0000 0.0000  
        red_detect:core/acc                                   mgc_add_11_0_11_0_11                                                                             1.3684 1.3684  
        red_detect:core/acc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/slc                                                                                                                                    0.0000 1.3684  
        red_detect:core/slc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/if:and#1                              mgc_and_1_3                                                                                      0.4161 1.7845  
        red_detect:core/land.lpi.dfm                                                                                                                           0.0000 1.7845  
        red_detect:core/mux#1                                 mgc_mux_10_1_2                                                                                   0.3690 2.1535  
        red_detect:core/mux#1.itm                                                                                                                              0.0000 2.1535  
        red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)#1 mgc_reg_pos_10_1_0_0_0_1_1                                                                       0.0000 2.1535  
                                                                                                                                                                              
      2                                                       red_detect:core/video_in:rsc:mgc_in_wire.d red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)   2.0524 17.9476 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/video_in:rsc:mgc_in_wire.d                                                                                                             0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5                                                                                                      0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm                                                                                                  0.0000 0.0000  
        red_detect:core/not                                   mgc_not_10                                                                                       0.0000 0.0000  
        red_detect:core/not.itm                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33.itm                                                                                                                            0.0000 0.0000  
        red_detect:core/acc                                   mgc_add_11_0_11_0_11                                                                             1.3684 1.3684  
        red_detect:core/acc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/slc                                                                                                                                    0.0000 1.3684  
        red_detect:core/slc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/if:and#1                              mgc_and_1_3                                                                                      0.4161 1.7845  
        red_detect:core/land.lpi.dfm                                                                                                                           0.0000 1.7845  
        red_detect:core/exs                                                                                                                                    0.0000 1.7845  
        red_detect:core/exs.itm                                                                                                                                0.0000 1.7845  
        red_detect:core/or                                    mgc_or_10_2                                                                                      0.2679 2.0524  
        red_detect:core/or.itm                                                                                                                                 0.0000 2.0524  
        red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)   mgc_reg_pos_10_1_0_0_0_1_1                                                                       0.0000 2.0524  
                                                                                                                                                                              
      3                                                       red_detect:core/video_in:rsc:mgc_in_wire.d red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)#2 2.0470 17.9530 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/video_in:rsc:mgc_in_wire.d                                                                                                             0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5                                                                                                      0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm                                                                                                  0.0000 0.0000  
        red_detect:core/not                                   mgc_not_10                                                                                       0.0000 0.0000  
        red_detect:core/not.itm                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33.itm                                                                                                                            0.0000 0.0000  
        red_detect:core/acc                                   mgc_add_11_0_11_0_11                                                                             1.3684 1.3684  
        red_detect:core/acc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/slc                                                                                                                                    0.0000 1.3684  
        red_detect:core/slc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/if:and#1                              mgc_and_1_3                                                                                      0.4161 1.7845  
        red_detect:core/land.lpi.dfm                                                                                                                           0.0000 1.7845  
        red_detect:core/not#6                                 mgc_not_1                                                                                        0.0000 1.7845  
        red_detect:core/not#6.itm                                                                                                                              0.0000 1.7845  
        red_detect:core/exs#1                                                                                                                                  0.0000 1.7845  
        red_detect:core/exs#1.itm                                                                                                                              0.0000 1.7845  
        red_detect:core/and                                   mgc_and_10_2                                                                                     0.2625 2.0470  
        red_detect:core/and.itm                                                                                                                                0.0000 2.0470  
        red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)#2 mgc_reg_pos_10_1_0_0_0_1_1                                                                       0.0000 2.0470  
                                                                                                                                                                              
      4                                                       red_detect:core/video_in:rsc:mgc_in_wire.d red_detect:core/reg(redOut:rsc:mgc_out_stdreg.d)      1.7845 18.2155 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/video_in:rsc:mgc_in_wire.d                                                                                                             0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5                                                                                                      0.0000 0.0000  
        red_detect:core/slc(video_in:rsc:mgc_in_wire.d)#5.itm                                                                                                  0.0000 0.0000  
        red_detect:core/not                                   mgc_not_10                                                                                       0.0000 0.0000  
        red_detect:core/not.itm                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33                                                                                                                                0.0000 0.0000  
        red_detect:core/conc#33.itm                                                                                                                            0.0000 0.0000  
        red_detect:core/acc                                   mgc_add_11_0_11_0_11                                                                             1.3684 1.3684  
        red_detect:core/acc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/slc                                                                                                                                    0.0000 1.3684  
        red_detect:core/slc.itm                                                                                                                                0.0000 1.3684  
        red_detect:core/if:and#1                              mgc_and_1_3                                                                                      0.4161 1.7845  
        red_detect:core/land.lpi.dfm                                                                                                                           0.0000 1.7845  
        red_detect:core/reg(redOut:rsc:mgc_out_stdreg.d)      mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.7845  
                                                                                                                                                                              
      5                                                       red_detect:core/vga_xy:rsc:mgc_in_wire.d   red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   1.5751 18.4249 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/vga_xy:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#12                                                                                                       0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#12.itm                                                                                                   0.0000 0.0000  
        red_detect:core/if#2:nor                              mgc_nor_1_8                                                                                      0.7875 0.7875  
        red_detect:core/if#2:nor.itm                                                                                                                           0.0000 0.7875  
        red_detect:core/aif#3:and                             mgc_and_1_8                                                                                      0.7875 1.5751  
        red_detect:core/aif#3:and.itm                                                                                                                          0.0000 1.5751  
        red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.5751  
                                                                                                                                                                              
      6                                                       red_detect:core/vga_xy:rsc:mgc_in_wire.d   red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   1.5751 18.4249 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/vga_xy:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#13                                                                                                       0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#13.itm                                                                                                   0.0000 0.0000  
        red_detect:core/if#2:nor                              mgc_nor_1_8                                                                                      0.7875 0.7875  
        red_detect:core/if#2:nor.itm                                                                                                                           0.0000 0.7875  
        red_detect:core/aif#3:and                             mgc_and_1_8                                                                                      0.7875 1.5751  
        red_detect:core/aif#3:and.itm                                                                                                                          0.0000 1.5751  
        red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.5751  
                                                                                                                                                                              
      7                                                       red_detect:core/vga_xy:rsc:mgc_in_wire.d   red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   1.5751 18.4249 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/vga_xy:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#14                                                                                                       0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#14.itm                                                                                                   0.0000 0.0000  
        red_detect:core/if#2:nor                              mgc_nor_1_8                                                                                      0.7875 0.7875  
        red_detect:core/if#2:nor.itm                                                                                                                           0.0000 0.7875  
        red_detect:core/aif#3:and                             mgc_and_1_8                                                                                      0.7875 1.5751  
        red_detect:core/aif#3:and.itm                                                                                                                          0.0000 1.5751  
        red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.5751  
                                                                                                                                                                              
      8                                                       red_detect:core/vga_xy:rsc:mgc_in_wire.d   red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   1.5751 18.4249 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/vga_xy:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#15                                                                                                       0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#15.itm                                                                                                   0.0000 0.0000  
        red_detect:core/if#2:nor                              mgc_nor_1_8                                                                                      0.7875 0.7875  
        red_detect:core/if#2:nor.itm                                                                                                                           0.0000 0.7875  
        red_detect:core/aif#3:and                             mgc_and_1_8                                                                                      0.7875 1.5751  
        red_detect:core/aif#3:and.itm                                                                                                                          0.0000 1.5751  
        red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.5751  
                                                                                                                                                                              
      9                                                       red_detect:core/vga_xy:rsc:mgc_in_wire.d   red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   1.5751 18.4249 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/vga_xy:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#19                                                                                                       0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#19.itm                                                                                                   0.0000 0.0000  
        red_detect:core/if#2:nor                              mgc_nor_1_8                                                                                      0.7875 0.7875  
        red_detect:core/if#2:nor.itm                                                                                                                           0.0000 0.7875  
        red_detect:core/aif#3:and                             mgc_and_1_8                                                                                      0.7875 1.5751  
        red_detect:core/aif#3:and.itm                                                                                                                          0.0000 1.5751  
        red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.5751  
                                                                                                                                                                              
      10                                                      red_detect:core/vga_xy:rsc:mgc_in_wire.d   red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   1.5751 18.4249 
                                                                                                                                                                              
        Instance                                              Component                                                                                        Delta  Delay   
        --------                                              ---------                                                                                        -----  -----   
        red_detect:core/vga_xy:rsc:mgc_in_wire.d                                                                                                               0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#18                                                                                                       0.0000 0.0000  
        red_detect:core/slc(vga_xy:rsc:mgc_in_wire.d)#18.itm                                                                                                   0.0000 0.0000  
        red_detect:core/if#2:nor                              mgc_nor_1_8                                                                                      0.7875 0.7875  
        red_detect:core/if#2:nor.itm                                                                                                                           0.0000 0.7875  
        red_detect:core/aif#3:and                             mgc_and_1_8                                                                                      0.7875 1.5751  
        red_detect:core/aif#3:and.itm                                                                                                                          0.0000 1.5751  
        red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   mgc_reg_pos_1_1_0_0_0_1_1                                                                        0.0000 1.5751  
                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                              Port              Slack (Delay) Messages 
      ----------------------------------------------------- --------------- ------- ------- --------
      red_detect:core/reg(endScreen:rsc:mgc_out_stdreg.d)   aif#3:and.itm   18.4249  1.5751          
      red_detect:core/reg(endRow:rsc:mgc_out_stdreg.d)      not#3.itm       18.6201  1.3799          
      red_detect:core/reg(redOut:rsc:mgc_out_stdreg.d)      land.lpi.dfm    17.8465  2.1535          
      red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)   or.itm          17.9476  2.0524          
      red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)#1 mux#1.itm       17.8465  2.1535          
      red_detect:core/reg(video_out:rsc:mgc_out_stdreg.d)#2 and.itm         17.9530  2.0470          
      red_detect                                            video_out:rsc.z 20.0000  0.0000          
      red_detect                                            redOut:rsc.z    20.0000  0.0000          
      red_detect                                            endRow:rsc.z    20.0000  0.0000          
      red_detect                                            endScreen:rsc.z 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   11     2 
    -                   10     2 
    and                          
    -                    8     1 
    -                    3     1 
    -                    2     1 
    mux                          
    -                    1     1 
    nor                          
    -                    8     1 
    -                    6     1 
    not                          
    -                   10     2 
    -                    1     2 
    or                           
    -                    2     1 
    read_port                    
    -                   30     1 
    -                   20     1 
    reg                          
    -                   10     3 
    -                    1     3 
    write_port                   
    -                   30     1 
    -                    1     3 
    
  End of Report
