

================================================================
== Vitis HLS Report for 'FC_1u_800u_500u_s'
================================================================
* Date:           Sun Nov  3 13:42:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                     |                                                          |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                               Instance                              |                          Module                          |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94                   |FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6                  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103                            |FC_1u_800u_500u_Pipeline_L2_L3                            |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114  |FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |   400004|   400004|  4.000 ms|  4.000 ms|  400004|  400004|       no|
        |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126                 |FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7                 |        ?|        ?|         ?|         ?|       ?|       ?|       no|
        +---------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_3_VITIS_LOOP_97_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    1212|   4397|    -|
|Memory           |      257|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    314|    -|
|Register         |        -|    -|     684|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      257|   15|    1896|   4863|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|    6|       1|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |                               Instance                              |                          Module                          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103                            |FC_1u_800u_500u_Pipeline_L2_L3                            |        0|   2|  333|   474|    0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126                 |FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7                 |        0|   0|   35|   138|    0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114  |FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2  |        0|   1|  131|   319|    0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94                   |FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6                  |        0|   0|   53|   140|    0|
    |mul_32ns_11ns_42_2_1_U365                                            |mul_32ns_11ns_42_2_1                                      |        0|   2|  165|    50|    0|
    |mul_32ns_32ns_64_2_1_U364                                            |mul_32ns_32ns_64_2_1                                      |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U368                                              |mul_32s_32s_32_1_1                                        |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U369                                              |mul_32s_32s_32_1_1                                        |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U370                                              |mul_32s_32s_32_1_1                                        |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_2_1_U366                                              |mul_32s_32s_32_2_1                                        |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U367                                              |mul_32s_32s_32_2_1                                        |        0|   3|  165|    50|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                |                                                          |        0|  15| 1212|  4397|    0|
    +---------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|                 Module                | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |A_U    |FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W  |        1|  0|   0|    0|     800|    8|     1|         6400|
    |B_U    |FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W  |      256|  0|   0|    0|  400000|    8|     1|      3200000|
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                                       |      257|  0|   0|    0|  400800|   16|     2|      3206400|
    +-------+---------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln92_fu_212_p2                |         +|   0|  0|  71|          64|           1|
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op82_call_state12    |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_207_p2               |      icmp|   0|  0|  71|          64|          64|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         133|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |A_ce0                   |    9|          2|    1|          2|
    |A_ce1                   |    9|          2|    1|          2|
    |A_we1                   |    9|          2|    1|          2|
    |B_ce0                   |    9|          2|    1|          2|
    |B_ce1                   |    9|          2|    1|          2|
    |B_we1                   |    9|          2|    1|          2|
    |ap_NS_fsm               |  117|         26|    1|         26|
    |ap_done                 |    9|          2|    1|          2|
    |connect_6_blk_n         |    9|          2|    1|          2|
    |connect_6_read          |   25|          5|    1|          5|
    |connect_7_blk_n         |    9|          2|    1|          2|
    |connect_7_din           |   20|          4|   32|        128|
    |connect_7_write         |   25|          5|    1|          5|
    |grp_fu_144_p0           |   14|          3|   32|         96|
    |grp_fu_144_p1           |   14|          3|   32|         96|
    |indvar_flatten13_fu_76  |    9|          2|   64|        128|
    |real_start              |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  314|         68|  173|        504|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                       | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL_2                                                                           |  32|   0|   32|          0|
    |B_ROW_2                                                                           |  32|   0|   32|          0|
    |B_ROW_2_load_load_fu_200_p1                                                       |  32|   0|   32|          0|
    |KER_bound_reg_331                                                                 |  32|   0|   32|          0|
    |KER_size_0_reg_285                                                                |  32|   0|   32|          0|
    |KER_size_1_reg_326                                                                |  32|   0|   32|          0|
    |OFMDim_current_2                                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                                         |  25|   0|   25|          0|
    |ap_done_reg                                                                       |   1|   0|    1|          0|
    |ap_predicate_pred366_state8                                                       |   1|   0|    1|          0|
    |ap_predicate_pred381_state8                                                       |   1|   0|    1|          0|
    |ap_predicate_pred383_state8                                                       |   1|   0|    1|          0|
    |bound11_reg_313                                                                   |  64|   0|   64|          0|
    |bound4_reg_308                                                                    |  42|   0|   42|          0|
    |grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103_ap_start_reg                            |   1|   0|    1|          0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126_ap_start_reg                 |   1|   0|    1|          0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114_ap_start_reg  |   1|   0|    1|          0|
    |grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94_ap_start_reg                   |   1|   0|    1|          0|
    |indvar_flatten13_fu_76                                                            |  64|   0|   64|          0|
    |mul_ln73_reg_321                                                                  |  32|   0|   32|          0|
    |reg_152                                                                           |  32|   0|   32|          0|
    |start_once_reg                                                                    |   1|   0|    1|          0|
    |valIn_a_22_reg_237                                                                |  32|   0|   32|          0|
    |valIn_a_23_reg_241                                                                |  32|   0|   32|          0|
    |valIn_a_24_reg_246                                                                |  32|   0|   32|          0|
    |valIn_a_25_reg_254                                                                |  32|   0|   32|          0|
    |valIn_a_26_reg_260                                                                |  32|   0|   32|          0|
    |valIn_a_27_reg_267                                                                |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                             | 684|   0|  684|          0|
    +----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|  FC<1u, 800u, 500u>|  return value|
|connect_6_dout            |   in|   32|     ap_fifo|           connect_6|       pointer|
|connect_6_num_data_valid  |   in|    7|     ap_fifo|           connect_6|       pointer|
|connect_6_fifo_cap        |   in|    7|     ap_fifo|           connect_6|       pointer|
|connect_6_empty_n         |   in|    1|     ap_fifo|           connect_6|       pointer|
|connect_6_read            |  out|    1|     ap_fifo|           connect_6|       pointer|
|connect_7_din             |  out|   32|     ap_fifo|           connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|           connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|           connect_7|       pointer|
|connect_7_full_n          |   in|    1|     ap_fifo|           connect_7|       pointer|
|connect_7_write           |  out|    1|     ap_fifo|           connect_7|       pointer|
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 18 23 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 22 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 
23 --> 24 
24 --> 25 
25 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.16>
ST_1 : Operation 26 [1/1] (3.58ns)   --->   "%valIn_a_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:27]   --->   Operation 26 'read' 'valIn_a_22' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 27 [1/1] (3.58ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_22" [./../hw_library/fully_connected.h:29]   --->   Operation 27 'write' 'write_ln29' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 28 [1/1] (3.58ns)   --->   "%valIn_a_23 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:31]   --->   Operation 28 'read' 'valIn_a_23' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 29 [1/1] (3.58ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_23" [./../hw_library/fully_connected.h:33]   --->   Operation 29 'write' 'write_ln33' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 3 <SV = 2> <Delay = 7.16>
ST_3 : Operation 30 [1/1] (3.58ns)   --->   "%valIn_a_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:35]   --->   Operation 30 'read' 'valIn_a_24' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_3 : Operation 31 [1/1] (3.58ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_24" [./../hw_library/fully_connected.h:37]   --->   Operation 31 'write' 'write_ln37' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 4 <SV = 3> <Delay = 7.16>
ST_4 : Operation 32 [1/1] (3.58ns)   --->   "%valIn_a_25 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:39]   --->   Operation 32 'read' 'valIn_a_25' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_4 : Operation 33 [1/1] (3.58ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_25" [./../hw_library/fully_connected.h:41]   --->   Operation 33 'write' 'write_ln41' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 34 [1/1] (3.58ns)   --->   "%valIn_a = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:43]   --->   Operation 34 'read' 'valIn_a' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_5 : Operation 35 [1/1] (3.58ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a" [./../hw_library/fully_connected.h:45]   --->   Operation 35 'write' 'write_ln45' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 6 <SV = 5> <Delay = 7.16>
ST_6 : Operation 36 [1/1] (3.58ns)   --->   "%valIn_a_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:47]   --->   Operation 36 'read' 'valIn_a_26' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_6 : Operation 37 [1/1] (3.58ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_26" [./../hw_library/fully_connected.h:49]   --->   Operation 37 'write' 'write_ln49' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 7 <SV = 6> <Delay = 7.16>
ST_7 : Operation 38 [1/1] (3.58ns)   --->   "%valIn_a_27 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:51]   --->   Operation 38 'read' 'valIn_a_27' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_7 : Operation 39 [1/1] (3.58ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_27" [./../hw_library/fully_connected.h:53]   --->   Operation 39 'write' 'write_ln53' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fully_connected.h:18]   --->   Operation 42 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 25, i64 18446744073709551615" [./../hw_library/fully_connected.h:19]   --->   Operation 43 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (3.58ns)   --->   "%valIn_a_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %connect_6" [./../hw_library/fully_connected.h:55]   --->   Operation 44 'read' 'valIn_a_21' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 45 [1/1] (3.58ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %valIn_a_21" [./../hw_library/fully_connected.h:57]   --->   Operation 45 'write' 'write_ln57' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_8 : Operation 46 [1/1] (2.23ns)   --->   "%switch_ln71 = switch i32 %valIn_a_22, void %fpga_resource_hint.if.else147.36, i32 3, void %if.then, i32 0, void %VITIS_LOOP_92_3" [./../hw_library/fully_connected.h:71]   --->   Operation 46 'switch' 'switch_ln71' <Predicate = true> <Delay = 2.23>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 47 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%OFMDim_current_2_load = load i32 %OFMDim_current_2"   --->   Operation 48 'load' 'OFMDim_current_2_load' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_2_load, i32 %OFMDim_current_2_load"   --->   Operation 49 'mul' 'A_COL_ITER' <Predicate = (valIn_a_22 == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 50 'store' 'store_ln0' <Predicate = (valIn_a_22 == 0)> <Delay = 1.58>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln72 = store i32 %valIn_a_26, i32 %B_COL_2" [./../hw_library/fully_connected.h:72]   --->   Operation 51 'store' 'store_ln72' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_8 : Operation 52 [2/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_24, i32 %valIn_a_25" [./../hw_library/fully_connected.h:73]   --->   Operation 52 'mul' 'mul_ln73' <Predicate = (valIn_a_22 == 3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln74 = store i32 %valIn_a_27, i32 %OFMDim_current_2" [./../hw_library/fully_connected.h:74]   --->   Operation 53 'store' 'store_ln74' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_26, i32 %valIn_a_24" [./../hw_library/fully_connected.h:130]   --->   Operation 55 'mul' 'KER_size_0' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:133]   --->   Operation 56 'specfucore' 'specfucore_ln133' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%empty_201 = wait i32 @_ssdm_op_Wait"   --->   Operation 57 'wait' 'empty_201' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 58 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_2_load, i32 %OFMDim_current_2_load"   --->   Operation 58 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%B_COL_2_load = load i32 %B_COL_2"   --->   Operation 59 'load' 'B_COL_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %B_COL_2_load"   --->   Operation 60 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [2/2] (6.91ns)   --->   "%bound4 = mul i42 %cast2, i42 800"   --->   Operation 61 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_23" [./../hw_library/fully_connected.h:31]   --->   Operation 62 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 63 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fully_connected.h:31]   --->   Operation 64 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%B_ROW_2_load = load i32 %B_ROW_2"   --->   Operation 65 'load' 'B_ROW_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/2] (6.91ns)   --->   "%bound4 = mul i42 %cast2, i42 800"   --->   Operation 66 'mul' 'bound4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 67 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [./../hw_library/fully_connected.h:31]   --->   Operation 67 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln92 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:92]   --->   Operation 68 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.10>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [./../hw_library/fully_connected.h:92]   --->   Operation 69 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (3.52ns)   --->   "%icmp_ln92 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [./../hw_library/fully_connected.h:92]   --->   Operation 70 'icmp' 'icmp_ln92' <Predicate = (valIn_a_22 == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (3.52ns)   --->   "%add_ln92 = add i64 %indvar_flatten13_load, i64 1" [./../hw_library/fully_connected.h:92]   --->   Operation 71 'add' 'add_ln92' <Predicate = (valIn_a_22 == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc144.loopexit, void %if.end160.loopexit" [./../hw_library/fully_connected.h:92]   --->   Operation 72 'br' 'br_ln92' <Predicate = (valIn_a_22 == 0)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%empty_198 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_198' <Predicate = (valIn_a_22 == 0 & !icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %add_ln92, i64 %indvar_flatten13" [./../hw_library/fully_connected.h:92]   --->   Operation 74 'store' 'store_ln92' <Predicate = (valIn_a_22 == 0 & !icmp_ln92)> <Delay = 1.58>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 75 'br' 'br_ln0' <Predicate = (valIn_a_22 == 0 & icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [./../hw_library/fully_connected.h:130]   --->   Operation 76 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin8" [./../hw_library/fully_connected.h:130]   --->   Operation 77 'specregionend' 'rend9' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [./../hw_library/fully_connected.h:131]   --->   Operation 78 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin6" [./../hw_library/fully_connected.h:131]   --->   Operation 79 'specregionend' 'rend7' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [./../hw_library/fully_connected.h:132]   --->   Operation 80 'specregionbegin' 'rbegin' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin" [./../hw_library/fully_connected.h:132]   --->   Operation 81 'specregionend' 'rend' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln132 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_6, i32 %connect_7" [./../hw_library/fully_connected.h:132]   --->   Operation 82 'call' 'call_ln132' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end160"   --->   Operation 83 'br' 'br_ln0' <Predicate = (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 84 'br' 'br_ln0' <Predicate = (valIn_a_22 != 3 & icmp_ln92) | (valIn_a_22 != 3 & valIn_a_22 != 0)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.14>
ST_13 : Operation 85 [2/2] (4.14ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6, i32 %connect_6, i32 %B_ROW_2_load, i8 %A"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6, i32 %connect_6, i32 %B_ROW_2_load, i8 %A"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%empty_199 = wait i32 @_ssdm_op_Wait"   --->   Operation 87 'wait' 'empty_199' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%empty_200 = wait i32 @_ssdm_op_Wait"   --->   Operation 88 'wait' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_L2_L3, i42 %bound4, i32 %connect_7, i8 %A, i8 %B"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_3_VITIS_LOOP_97_4_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FC<1u, 800u, 500u>_Pipeline_L2_L3, i42 %bound4, i32 %connect_7, i8 %A, i8 %B"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln97 = br void %VITIS_LOOP_98_5" [./../hw_library/fully_connected.h:97]   --->   Operation 92 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 6.91>
ST_18 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln73 = mul i32 %valIn_a_24, i32 %valIn_a_25" [./../hw_library/fully_connected.h:73]   --->   Operation 93 'mul' 'mul_ln73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.91>
ST_19 : Operation 94 [2/2] (6.91ns)   --->   "%mul_ln73_1 = mul i32 %mul_ln73, i32 %valIn_a_24" [./../hw_library/fully_connected.h:73]   --->   Operation 94 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.91>
ST_20 : Operation 95 [1/2] (6.91ns)   --->   "%mul_ln73_1 = mul i32 %mul_ln73, i32 %valIn_a_24" [./../hw_library/fully_connected.h:73]   --->   Operation 95 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln73 = store i32 %mul_ln73_1, i32 %B_ROW_2" [./../hw_library/fully_connected.h:73]   --->   Operation 96 'store' 'store_ln73' <Predicate = true> <Delay = 0.00>

State 21 <SV = 11> <Delay = 0.00>
ST_21 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln47 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %connect_6, i32 %connect_7, i32 %valIn_a_26, i32 %mul_ln73_1, i8 %B" [./../hw_library/fully_connected.h:47]   --->   Operation 97 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 12> <Delay = 0.00>
ST_22 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln47 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, i32 %connect_6, i32 %connect_7, i32 %valIn_a_26, i32 %mul_ln73_1, i8 %B" [./../hw_library/fully_connected.h:47]   --->   Operation 98 'call' 'call_ln47' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end161"   --->   Operation 99 'br' 'br_ln0' <Predicate = (valIn_a_22 == 3)> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln142 = ret" [./../hw_library/fully_connected.h:142]   --->   Operation 100 'ret' 'ret_ln142' <Predicate = true> <Delay = 0.00>

State 23 <SV = 8> <Delay = 12.5>
ST_23 : Operation 101 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %valIn_a_24, i32 %KER_size_0" [./../hw_library/fully_connected.h:131]   --->   Operation 101 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:134]   --->   Operation 102 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 12.5>
ST_24 : Operation 103 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %valIn_a_25, i32 %KER_size_1" [./../hw_library/fully_connected.h:132]   --->   Operation 103 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [./../hw_library/fully_connected.h:135]   --->   Operation 104 'specfucore' 'specfucore_ln135' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 4.14>
ST_25 : Operation 105 [2/2] (4.14ns)   --->   "%call_ln132 = call void @FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7, i32 %KER_bound, i32 %connect_6, i32 %connect_7" [./../hw_library/fully_connected.h:132]   --->   Operation 105 'call' 'call_ln132' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ connect_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ connect_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_COL_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
valIn_a_22            (read           ) [ 00111111111111111111111111]
write_ln29            (write          ) [ 00000000000000000000000000]
valIn_a_23            (read           ) [ 00011111111000000000000000]
write_ln33            (write          ) [ 00000000000000000000000000]
valIn_a_24            (read           ) [ 00001111100000000011100100]
write_ln37            (write          ) [ 00000000000000000000000000]
valIn_a_25            (read           ) [ 00000111100000000010000110]
write_ln41            (write          ) [ 00000000000000000000000000]
valIn_a               (read           ) [ 00000000000000000000000000]
write_ln45            (write          ) [ 00000000000000000000000000]
valIn_a_26            (read           ) [ 00000001111111111111111111]
write_ln49            (write          ) [ 00000000000000000000000000]
valIn_a_27            (read           ) [ 00000000100000000000000000]
write_ln53            (write          ) [ 00000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 00000000000000000000000000]
specmemcore_ln18      (specmemcore    ) [ 00000000000000000000000000]
specmemcore_ln19      (specmemcore    ) [ 00000000000000000000000000]
valIn_a_21            (read           ) [ 00000000000000000000000000]
write_ln57            (write          ) [ 00000000000000000000000000]
switch_ln71           (switch         ) [ 00000000000000000000000000]
indvar_flatten13      (alloca         ) [ 00000000111111111100000111]
OFMDim_current_2_load (load           ) [ 00000000010000000000000000]
store_ln0             (store          ) [ 00000000000000000000000000]
store_ln72            (store          ) [ 00000000000000000000000000]
store_ln74            (store          ) [ 00000000000000000000000000]
empty                 (wait           ) [ 00000000000000000000000000]
KER_size_0            (mul            ) [ 00000000000000000000000100]
specfucore_ln133      (specfucore     ) [ 00000000000000000000000000]
empty_201             (wait           ) [ 00000000000000000000000000]
A_COL_ITER            (mul            ) [ 00000000001000000000000000]
B_COL_2_load          (load           ) [ 00000000000000000000000000]
cast2                 (zext           ) [ 00000000000100000000000000]
cast9                 (zext           ) [ 00000000000100000000000000]
cast10                (zext           ) [ 00000000000100000000000000]
B_ROW_2_load          (load           ) [ 00000000000011111100000000]
bound4                (mul            ) [ 00000000000011111100000000]
bound11               (mul            ) [ 00000000000011111100000000]
br_ln92               (br             ) [ 00000000000000000000000000]
indvar_flatten13_load (load           ) [ 00000000000000000000000000]
icmp_ln92             (icmp           ) [ 00000000000011111100000000]
add_ln92              (add            ) [ 00000000000000000000000000]
br_ln92               (br             ) [ 00000000000000000000000000]
empty_198             (wait           ) [ 00000000000000000000000000]
store_ln92            (store          ) [ 00000000000000000000000000]
br_ln0                (br             ) [ 00000000000000000000000000]
rbegin8               (specregionbegin) [ 00000000000000000000000000]
rend9                 (specregionend  ) [ 00000000000000000000000000]
rbegin6               (specregionbegin) [ 00000000000000000000000000]
rend7                 (specregionend  ) [ 00000000000000000000000000]
rbegin                (specregionbegin) [ 00000000000000000000000000]
rend                  (specregionend  ) [ 00000000000000000000000000]
call_ln132            (call           ) [ 00000000000000000000000000]
br_ln0                (br             ) [ 00000000000000000000000000]
br_ln0                (br             ) [ 00000000000000000000000000]
call_ln0              (call           ) [ 00000000000000000000000000]
empty_199             (wait           ) [ 00000000000000000000000000]
empty_200             (wait           ) [ 00000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 00000000000000000000000000]
call_ln0              (call           ) [ 00000000000000000000000000]
br_ln97               (br             ) [ 00000000000000000000000000]
mul_ln73              (mul            ) [ 00000000000000000001100000]
mul_ln73_1            (mul            ) [ 00000000000000000000011000]
store_ln73            (store          ) [ 00000000000000000000000000]
call_ln47             (call           ) [ 00000000000000000000000000]
br_ln0                (br             ) [ 00000000000000000000000000]
ret_ln142             (ret            ) [ 00000000000000000000000000]
KER_size_1            (mul            ) [ 00000000000000000000000010]
specfucore_ln134      (specfucore     ) [ 00000000000000000000000000]
KER_bound             (mul            ) [ 00000000000011111100000001]
specfucore_ln135      (specfucore     ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="connect_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="connect_7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_136_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_99_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 800u, 500u>_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_3_VITIS_LOOP_97_4_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 800u, 500u>_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten13_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/8 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="valIn_a_22/1 valIn_a_23/2 valIn_a_24/3 valIn_a_25/4 valIn_a/5 valIn_a_26/6 valIn_a_27/7 valIn_a_21/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/1 write_ln33/2 write_ln37/3 write_ln41/4 write_ln45/5 write_ln49/6 write_ln53/7 write_ln57/8 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="42" slack="5"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="0" index="3" bw="8" slack="0"/>
<pin id="108" dir="0" index="4" bw="8" slack="0"/>
<pin id="109" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="32" slack="6"/>
<pin id="119" dir="0" index="4" bw="32" slack="1"/>
<pin id="120" dir="0" index="5" bw="8" slack="0"/>
<pin id="121" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/21 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln132/25 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="42" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/8 mul_ln73_1/19 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="5"/>
<pin id="150" dir="0" index="1" bw="32" slack="4"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/8 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln73_1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="OFMDim_current_2_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_2_load/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln72_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln74_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="KER_size_0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="0" index="1" bw="32" slack="5"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="B_COL_2_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_2_load/10 "/>
</bind>
</comp>

<comp id="186" class="1004" name="cast2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/10 "/>
</bind>
</comp>

<comp id="191" class="1004" name="cast9_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="8"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="cast10_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast10/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="B_ROW_2_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_2_load/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten13_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="4"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/12 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln92_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln92_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/12 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln92_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="4"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln73_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/20 "/>
</bind>
</comp>

<comp id="229" class="1004" name="KER_size_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="6"/>
<pin id="231" dir="0" index="1" bw="32" slack="1"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/23 "/>
</bind>
</comp>

<comp id="233" class="1004" name="KER_bound_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="6"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/24 "/>
</bind>
</comp>

<comp id="237" class="1005" name="valIn_a_22_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="7"/>
<pin id="239" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_22 "/>
</bind>
</comp>

<comp id="241" class="1005" name="valIn_a_23_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="8"/>
<pin id="243" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="valIn_a_23 "/>
</bind>
</comp>

<comp id="246" class="1005" name="valIn_a_24_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="5"/>
<pin id="248" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_24 "/>
</bind>
</comp>

<comp id="254" class="1005" name="valIn_a_25_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="4"/>
<pin id="256" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="valIn_a_25 "/>
</bind>
</comp>

<comp id="260" class="1005" name="valIn_a_26_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2"/>
<pin id="262" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_26 "/>
</bind>
</comp>

<comp id="267" class="1005" name="valIn_a_27_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valIn_a_27 "/>
</bind>
</comp>

<comp id="272" class="1005" name="indvar_flatten13_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="OFMDim_current_2_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_2_load "/>
</bind>
</comp>

<comp id="285" class="1005" name="KER_size_0_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="290" class="1005" name="cast2_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="42" slack="1"/>
<pin id="292" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="cast9_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="1"/>
<pin id="297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast9 "/>
</bind>
</comp>

<comp id="300" class="1005" name="cast10_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast10 "/>
</bind>
</comp>

<comp id="308" class="1005" name="bound4_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="42" slack="5"/>
<pin id="310" dir="1" index="1" bw="42" slack="5"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="bound11_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="321" class="1005" name="mul_ln73_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73 "/>
</bind>
</comp>

<comp id="326" class="1005" name="KER_size_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="KER_bound_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="122"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="132"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="114" pin=4"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="198"><net_src comp="152" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="52" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="144" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="240"><net_src comp="80" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="80" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="249"><net_src comp="80" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="257"><net_src comp="80" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="263"><net_src comp="80" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="270"><net_src comp="80" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="275"><net_src comp="76" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="278"><net_src comp="272" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="282"><net_src comp="157" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="288"><net_src comp="178" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="293"><net_src comp="186" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="298"><net_src comp="191" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="303"><net_src comp="195" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="311"><net_src comp="139" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="316"><net_src comp="135" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="324"><net_src comp="148" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="329"><net_src comp="229" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="334"><net_src comp="233" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: connect_7 | {1 2 3 4 5 6 7 8 12 16 17 21 22 25 }
	Port: B_COL_2 | {8 }
	Port: B_ROW_2 | {20 }
	Port: OFMDim_current_2 | {8 }
	Port: B | {21 22 }
	Port: A | {13 14 }
 - Input state : 
	Port: FC<1u, 800u, 500u> : connect_6 | {1 2 3 4 5 6 7 8 12 13 14 21 22 25 }
	Port: FC<1u, 800u, 500u> : B_COL_2 | {10 }
	Port: FC<1u, 800u, 500u> : B_ROW_2 | {11 }
	Port: FC<1u, 800u, 500u> : OFMDim_current_2 | {8 }
	Port: FC<1u, 800u, 500u> : B | {16 17 }
	Port: FC<1u, 800u, 500u> : A | {16 17 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		A_COL_ITER : 1
		store_ln0 : 1
		specfucore_ln133 : 1
	State 9
	State 10
		cast2 : 1
		bound4 : 2
		bound11 : 1
	State 11
	State 12
		icmp_ln92 : 1
		add_ln92 : 1
		br_ln92 : 2
		store_ln92 : 2
		rend9 : 1
		rend7 : 1
		rend : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		store_ln73 : 1
	State 21
	State 22
	State 23
		specfucore_ln134 : 1
	State 24
		specfucore_ln135 : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_fu_135                             |    4    |    0    |   165   |    50   |
|          |                              grp_fu_139                             |    2    |    0    |   165   |    50   |
|          |                              grp_fu_144                             |    3    |    0    |   165   |    50   |
|    mul   |                              grp_fu_148                             |    3    |    0    |   165   |    50   |
|          |                          KER_size_0_fu_178                          |    0    |    0    |    0    |   1042  |
|          |                          KER_size_1_fu_229                          |    0    |    0    |    0    |   1042  |
|          |                           KER_bound_fu_233                          |    0    |    0    |    0    |   1042  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94         |    0    |    0    |    38   |    65   |
|   call   |              grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103              |    2    |  9.6473 |   281   |   350   |
|          | grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114 |    1    |  4.764  |   152   |   222   |
|          |         grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126        |    0    |    0    |    32   |    78   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln92_fu_207                          |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                           add_ln92_fu_212                           |    0    |    0    |    0    |    71   |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            grp_read_fu_80                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                           grp_write_fu_86                           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             cast2_fu_186                            |    0    |    0    |    0    |    0    |
|   zext   |                             cast9_fu_191                            |    0    |    0    |    0    |    0    |
|          |                            cast10_fu_195                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                     |    15   | 14.4113 |   1163  |   4183  |
|----------|---------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      KER_bound_reg_331      |   32   |
|      KER_size_0_reg_285     |   32   |
|      KER_size_1_reg_326     |   32   |
|OFMDim_current_2_load_reg_279|   32   |
|       bound11_reg_313       |   64   |
|        bound4_reg_308       |   42   |
|        cast10_reg_300       |   64   |
|        cast2_reg_290        |   42   |
|        cast9_reg_295        |   64   |
|   indvar_flatten13_reg_272  |   64   |
|       mul_ln73_reg_321      |   32   |
|           reg_152           |   32   |
|      valIn_a_22_reg_237     |   32   |
|      valIn_a_23_reg_241     |   32   |
|      valIn_a_24_reg_246     |   32   |
|      valIn_a_25_reg_254     |   32   |
|      valIn_a_26_reg_260     |   32   |
|      valIn_a_27_reg_267     |   32   |
+-----------------------------+--------+
|            Total            |   724  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_135 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_135 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_139 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_144 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_144 |  p1  |   3  |  32  |   96   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   384  ||  8.1786 ||    55   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |   14   |  1163  |  4183  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   55   |
|  Register |    -   |    -   |   724  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   22   |  1887  |  4238  |
+-----------+--------+--------+--------+--------+
