$date
   Fri Jan 24 10:52:17 2025
$end

$version
  2024.2.0
  $dumpfile ("binary_7segment_decoder.vcd") 
$end

$timescale
  1ps
$end

$scope module Binary_7segment_tb $end
$var reg 4 ! bin [3:0] $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( g $end
$scope module dut $end
$var wire 4 ) in [3:0] $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , c $end
$var reg 1 - d $end
$var reg 1 . e $end
$var reg 1 / f $end
$var reg 1 0 g $end
$upscope $end
$scope begin Block18_2 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b0 !
1"
1#
1$
1%
1&
1'
0(
b0 )
1*
1+
1,
1-
1.
1/
00
b0 1
$end

#10000
b1 !
0"
0%
0&
0'
b1 )
0*
0-
0.
0/
b1 1

#20000
b10 !
1"
0$
1%
1&
1(
b10 )
1*
0,
1-
1.
10
b10 1

#30000
b11 !
1$
0&
b11 )
1,
0.
b11 1

#40000
b100 !
0"
0%
1'
b100 )
0*
0-
1/
b100 1

#50000
b101 !
1"
0#
1%
b101 )
1*
0+
1-
b101 1

#60000
b110 !
1&
b110 )
1.
b110 1

#70000
b111 !
1#
0%
0&
0'
0(
b111 )
1+
0-
0.
0/
00
b111 1

#80000
b1000 !
1%
1&
1'
1(
b1000 )
1-
1.
1/
10
b1000 1

#90000
b1001 !
0&
b1001 )
0.
b1001 1

#100000
b1010 !
0%
1&
b1010 )
0-
1.
b1010 1

#110000
b1011 !
0"
0#
1%
b1011 )
0*
0+
1-
b1011 1

#120000
b1100 !
1"
0$
0(
b1100 )
1*
0,
00
b1100 1

#130000
b1101 !
0"
1#
1$
0'
1(
b1101 )
0*
1+
1,
0/
10
b1101 1

#140000
b1110 !
1"
0#
0$
1'
b1110 )
1*
0+
0,
1/
b1110 1

#150000
b1111 !
0%
b1111 )
0-
b1111 1

#160000
b10000 1
