Implements a Direct-form 1 biquad in Verilog on FPGA. This design does synthesize. 

Simulated using vivado, when using the testbench to read the .txt file with the samples, place the .txt file in the sim_1\behav\xsim directory so vivado can find it. 
