module testbench();

logic clk;
logic reset;
logic [31:0] ALUResult;

// instantiate device to be tested
Pipeline_ARM dut(clk, reset, ALUResult);

// initialize test
initial
	begin
		reset <= 1; # 22; reset <= 0;
	end
	
// generate clock to sequence tests
always
	begin
	clk <= 1; # 5; clk <= 0; # 5;
end

// check that 7 gets written to address 0x64
// at end of program
always @(negedge clk)
	begin
		$display(ALUResult);
		/*if(MemWrite) begin
			if(DataAdr === 100 & WriteData === 7) begin
				$display("Simulation succeeded");
				$stop;
			end 
			else if (DataAdr !== 96) begin
				$display("Simulation failed");
				$stop;
			end*/
		end	
	end

endmodule
