strict digraph "" {
	node [label="\N"];
	"25:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe0c52f0f50>",
		clk_sens=False,
		fillcolor=gold,
		label="25:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c52c7150>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"33:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c52c7350>",
		fillcolor=turquoise,
		label="33:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c52c7390>]",
		style=filled,
		typ=Block];
	"Leaf_25:AL"	[def_var="['next_state']",
		label="Leaf_25:AL"];
	"33:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"36:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe0c52c7750>",
		fillcolor=lightcyan,
		label="36:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"36:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe0c52c77d0>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"36:CA" -> "36:IF"	[cond="[]",
		lineno=None];
	"41:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c52c7810>",
		fillcolor=turquoise,
		label="41:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c52c7850>]",
		style=filled,
		typ=Block];
	"36:IF" -> "41:BL"	[cond="['in']",
		label="!(in)",
		lineno=36];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c52c7a10>",
		fillcolor=turquoise,
		label="37:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c52c7a50>]",
		style=filled,
		typ=Block];
	"36:IF" -> "37:BL"	[cond="['in']",
		label=in,
		lineno=36];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe0c52c72d0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "33:BL"	[cond="['in']",
		label="!(in)",
		lineno=28];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe0c52c7550>",
		fillcolor=turquoise,
		label="29:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe0c52c7590>]",
		style=filled,
		typ=Block];
	"28:IF" -> "29:BL"	[cond="['in']",
		label=in,
		lineno=28];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fe0c52c7190>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"26:BL" -> "27:CS"	[cond="[]",
		lineno=None];
	"27:CS" -> "36:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fe0c52c7250>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"41:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"29:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
	"37:BL" -> "Leaf_25:AL"	[cond="[]",
		lineno=None];
}
