
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002550    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007863    0.052850    0.096936   18.166948 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.052850    0.000233   18.167181 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004593    0.029728    0.052397   18.219578 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.029728    0.000030   18.219608 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.219608   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006214   29.946333 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.128409   30.074741 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000576   30.075317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.975319   clock uncertainty
                                  0.000000   29.975319   clock reconvergence pessimism
                                  0.231412   30.206732   library recovery time
                                             30.206732   data required time
---------------------------------------------------------------------------------------------
                                             30.206732   data required time
                                            -18.219608   data arrival time
---------------------------------------------------------------------------------------------
                                             11.987124   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003137    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840046    0.000024   10.180024 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002314    0.050701    0.674858   10.854882 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.050701    0.000013   10.854896 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004801    0.070387    0.580781   11.435677 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.070387    0.000089   11.435765 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014325    0.051756    0.132882   11.568647 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.051766    0.000771   11.569419 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069597    0.672664    1.033180   12.602598 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.673246    0.013396   12.615994 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             12.615994   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.768000   29.292015   library setup time
                                             29.292015   data required time
---------------------------------------------------------------------------------------------
                                             29.292015   data required time
                                            -12.615994   data arrival time
---------------------------------------------------------------------------------------------
                                             16.676020   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003295    0.840000    0.000000   10.180000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840052    0.000028   10.180028 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002420    0.049538    0.675891   10.855919 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.049538    0.000025   10.855944 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002592    0.053370    0.561106   11.417049 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.053370    0.000010   11.417060 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018592    0.061772    0.135310   11.552370 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.061800    0.001309   11.553679 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.065732    0.636017    1.008918   12.562597 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.636624    0.013789   12.576386 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             12.576386   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.759372   29.300644   library setup time
                                             29.300644   data required time
---------------------------------------------------------------------------------------------
                                             29.300644   data required time
                                            -12.576386   data arrival time
---------------------------------------------------------------------------------------------
                                             16.724258   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003765    0.840000    0.000000   10.180000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840072    0.000037   10.180037 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002386    0.049258    0.675558   10.855596 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049258    0.000024   10.855619 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002826    0.053153    0.563319   11.418939 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.053153    0.000026   11.418964 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.014967    0.053325    0.127690   11.546655 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.053336    0.000811   11.547465 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.064631    0.628048    1.000406   12.547872 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.628223    0.010535   12.558406 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             12.558406   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.757393   29.302624   library setup time
                                             29.302624   data required time
---------------------------------------------------------------------------------------------
                                             29.302624   data required time
                                            -12.558406   data arrival time
---------------------------------------------------------------------------------------------
                                             16.744217   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003469    0.840000    0.000000   10.180000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840049    0.000026   10.180026 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003116    0.055502    0.682769   10.862796 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.055502    0.000041   10.862836 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002815    0.053063    0.565257   11.428094 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.053063    0.000028   11.428121 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017938    0.067199    0.161057   11.589178 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.067217    0.001124   11.590302 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056223    0.549157    0.946579   12.536881 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.549307    0.009140   12.546021 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             12.546021   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.738800   29.321217   library setup time
                                             29.321217   data required time
---------------------------------------------------------------------------------------------
                                             29.321217   data required time
                                            -12.546021   data arrival time
---------------------------------------------------------------------------------------------
                                             16.775194   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002767    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840036    0.000019   10.180018 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003137    0.055372    0.880970   11.060988 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.055372    0.000039   11.061028 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003474    0.057142    0.586179   11.647207 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.057142    0.000045   11.647252 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031799    0.075789    0.191611   11.838863 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.076137    0.004019   11.842882 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045899    0.240404    0.787109   12.629992 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.240556    0.005777   12.635768 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             12.635768   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.637443   29.422571   library setup time
                                             29.422571   data required time
---------------------------------------------------------------------------------------------
                                             29.422571   data required time
                                            -12.635768   data arrival time
---------------------------------------------------------------------------------------------
                                             16.786804   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003235    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840050    0.000026   10.180026 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002623    0.052139    0.876093   11.056119 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.052139    0.000033   11.056151 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003733    0.057987    0.586479   11.642632 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.057987    0.000045   11.642676 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.026693    0.051062    0.172568   11.815245 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.051475    0.003408   11.818652 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052209    0.269779    0.797964   12.616615 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.270035    0.007825   12.624440 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             12.624440   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.648472   29.411543   library setup time
                                             29.411543   data required time
---------------------------------------------------------------------------------------------
                                             29.411543   data required time
                                            -12.624440   data arrival time
---------------------------------------------------------------------------------------------
                                             16.787102   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002766    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840036    0.000019   10.180018 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.055656    0.881365   11.061384 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.055656    0.000040   11.061424 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003528    0.057314    0.586685   11.648109 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.057314    0.000046   11.648155 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033630    0.079000    0.194826   11.842981 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.079313    0.003877   11.846858 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043361    0.229235    0.779240   12.626098 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.229360    0.005159   12.631256 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             12.631256   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633254   29.426762   library setup time
                                             29.426762   data required time
---------------------------------------------------------------------------------------------
                                             29.426762   data required time
                                            -12.631256   data arrival time
---------------------------------------------------------------------------------------------
                                             16.795506   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002558    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840029    0.000015   10.180016 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003482    0.057425    0.883983   11.063998 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.057425    0.000048   11.064046 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003281    0.056129    0.585557   11.649604 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.056129    0.000044   11.649647 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038185    0.087254    0.201354   11.851001 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.087606    0.004428   11.855428 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040551    0.217695    0.772983   12.628410 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.217772    0.004028   12.632439 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             12.632439   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.628919   29.431097   library setup time
                                             29.431097   data required time
---------------------------------------------------------------------------------------------
                                             29.431097   data required time
                                            -12.632439   data arrival time
---------------------------------------------------------------------------------------------
                                             16.798658   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003483    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840057    0.000030   10.180031 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002693    0.052554    0.876760   11.056790 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.052554    0.000032   11.056823 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005060    0.064000    0.595743   11.652565 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.064000    0.000091   11.652656 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.026298    0.065904    0.186501   11.839157 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.066173    0.003169   11.842326 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044137    0.232662    0.775747   12.618073 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.232814    0.005714   12.623787 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             12.623787   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.634547   29.425468   library setup time
                                             29.425468   data required time
---------------------------------------------------------------------------------------------
                                             29.425468   data required time
                                            -12.623787   data arrival time
---------------------------------------------------------------------------------------------
                                             16.801682   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002944    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840043    0.000022   10.180022 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001737    0.047921    0.867684   11.047707 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.047921    0.000015   11.047721 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002391    0.050598    0.572889   11.620610 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.050598    0.000023   11.620634 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015815    0.047804    0.164095   11.784728 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.047824    0.000943   11.785671 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055374    0.282140    0.809468   12.595140 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.282393    0.007964   12.603104 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             12.603104   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.653096   29.406919   library setup time
                                             29.406919   data required time
---------------------------------------------------------------------------------------------
                                             29.406919   data required time
                                            -12.603104   data arrival time
---------------------------------------------------------------------------------------------
                                             16.803818   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003035    0.840000    0.000000   10.180000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840044    0.000023   10.180023 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001747    0.047971    0.867781   11.047804 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.047971    0.000015   11.047819 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002400    0.050650    0.572998   11.620816 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.050650    0.000022   11.620839 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015520    0.047625    0.163510   11.784348 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.047645    0.000963   11.785312 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055087    0.282008    0.808400   12.593711 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.282242    0.007693   12.601405 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             12.601405   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.653040   29.406975   library setup time
                                             29.406975   data required time
---------------------------------------------------------------------------------------------
                                             29.406975   data required time
                                            -12.601405   data arrival time
---------------------------------------------------------------------------------------------
                                             16.805571   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002390    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840026    0.000013   10.180014 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002219    0.050174    0.872254   11.052268 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.050174    0.000022   11.052290 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002331    0.050330    0.573232   11.625523 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.050330    0.000020   11.625543 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031321    0.074944    0.187694   11.813237 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.075271    0.003852   11.817089 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045922    0.240528    0.786673   12.603762 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.240691    0.005983   12.609745 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             12.609745   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.637494   29.422522   library setup time
                                             29.422522   data required time
---------------------------------------------------------------------------------------------
                                             29.422522   data required time
                                            -12.609745   data arrival time
---------------------------------------------------------------------------------------------
                                             16.812777   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003025    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840043    0.000022   10.180022 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002757    0.052944    0.877369   11.057392 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.052944    0.000034   11.057425 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.051067    0.572825   11.630251 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.051067    0.000009   11.630260 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032318    0.076641    0.189950   11.820210 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.076897    0.003461   11.823671 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044205    0.233929    0.781305   12.604976 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.234050    0.005152   12.610128 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             12.610128   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.635009   29.425007   library setup time
                                             29.425007   data required time
---------------------------------------------------------------------------------------------
                                             29.425007   data required time
                                            -12.610128   data arrival time
---------------------------------------------------------------------------------------------
                                             16.814878   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002711    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840036    0.000019   10.180018 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001950    0.048968    0.869708   11.049726 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.048968    0.000018   11.049745 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003027    0.054433    0.579385   11.629129 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.054433    0.000037   11.629167 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012736    0.043101    0.159281   11.788447 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.043113    0.000742   11.789188 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051767    0.267445    0.794188   12.583377 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.267626    0.006629   12.590006 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             12.590006   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.647571   29.412445   library setup time
                                             29.412445   data required time
---------------------------------------------------------------------------------------------
                                             29.412445   data required time
                                            -12.590006   data arrival time
---------------------------------------------------------------------------------------------
                                             16.822439   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003339    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840059    0.000031   10.180032 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001670    0.048364    0.867049   11.047080 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.048364    0.000006   11.047086 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.050996    0.570786   11.617872 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.050996    0.000009   11.617881 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016246    0.048383    0.165359   11.783240 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.048401    0.000881   11.784122 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052187    0.269215    0.798218   12.582340 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.269392    0.006583   12.588923 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             12.588923   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.648232   29.411783   library setup time
                                             29.411783   data required time
---------------------------------------------------------------------------------------------
                                             29.411783   data required time
                                            -12.588923   data arrival time
---------------------------------------------------------------------------------------------
                                             16.822861   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002673    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840034    0.000018   10.180018 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001635    0.048164    0.866718   11.046737 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.048164    0.000006   11.046742 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002645    0.052058    0.575408   11.622150 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.052058    0.000027   11.622177 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032038    0.076164    0.189787   11.811964 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.076477    0.003773   11.815737 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044263    0.233217    0.781175   12.596912 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.233354    0.005429   12.602341 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             12.602341   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.634749   29.425266   library setup time
                                             29.425266   data required time
---------------------------------------------------------------------------------------------
                                             29.425266   data required time
                                            -12.602341   data arrival time
---------------------------------------------------------------------------------------------
                                             16.822926   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002854    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840038    0.000020   10.180020 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002384    0.050778    0.873825   11.053845 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.050778    0.000028   11.053873 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002108    0.050723    0.571361   11.625234 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.050723    0.000009   11.625242 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034174    0.079991    0.192608   11.817850 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.080299    0.003869   11.821719 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042552    0.226699    0.776561   12.598280 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.226813    0.004903   12.603183 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             12.603183   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.632301   29.427715   library setup time
                                             29.427715   data required time
---------------------------------------------------------------------------------------------
                                             29.427715   data required time
                                            -12.603183   data arrival time
---------------------------------------------------------------------------------------------
                                             16.824532   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003461    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840058    0.000031   10.180032 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002084    0.049620    0.870979   11.051010 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049620    0.000020   11.051030 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002325    0.050312    0.572951   11.623981 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.050312    0.000021   11.624002 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013640    0.044894    0.159271   11.783274 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.044908    0.000805   11.784078 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050990    0.263993    0.792001   12.576079 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.264192    0.006898   12.582976 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             12.582976   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.646286   29.413729   library setup time
                                             29.413729   data required time
---------------------------------------------------------------------------------------------
                                             29.413729   data required time
                                            -12.582976   data arrival time
---------------------------------------------------------------------------------------------
                                             16.830753   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003242    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840050    0.000026   10.180026 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002025    0.049335    0.870423   11.050448 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049335    0.000019   11.050467 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002473    0.052901    0.574258   11.624725 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.052901    0.000011   11.624736 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.030177    0.055174    0.173474   11.798210 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.055717    0.004258   11.802467 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046593    0.243579    0.779425   12.581892 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.243794    0.006864   12.588757 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             12.588757   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.638655   29.421360   library setup time
                                             29.421360   data required time
---------------------------------------------------------------------------------------------
                                             29.421360   data required time
                                            -12.588757   data arrival time
---------------------------------------------------------------------------------------------
                                             16.832605   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003869    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840070    0.000036   10.180037 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002615    0.052095    0.876025   11.056062 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.052095    0.000031   11.056092 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002186    0.051177    0.572646   11.628738 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.051177    0.000009   11.628747 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.029510    0.071567    0.185690   11.814437 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.071824    0.003265   11.817702 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042335    0.225614    0.771974   12.589676 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.225720    0.004752   12.594427 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             12.594427   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631892   29.428123   library setup time
                                             29.428123   data required time
---------------------------------------------------------------------------------------------
                                             29.428123   data required time
                                            -12.594427   data arrival time
---------------------------------------------------------------------------------------------
                                             16.833696   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002312    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840025    0.000013   10.180014 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002057    0.049491    0.870720   11.050734 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.049491    0.000020   11.050755 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002881    0.053495    0.578210   11.628964 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.053495    0.000028   11.628993 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.032187    0.057502    0.175888   11.804881 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.058031    0.004347   11.809228 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044753    0.236234    0.774596   12.583824 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.236365    0.005384   12.589209 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             12.589209   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.635875   29.424141   library setup time
                                             29.424141   data required time
---------------------------------------------------------------------------------------------
                                             29.424141   data required time
                                            -12.589209   data arrival time
---------------------------------------------------------------------------------------------
                                             16.834932   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003270    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840049    0.000026   10.180026 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002082    0.049610    0.870958   11.050983 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.049610    0.000020   11.051004 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002801    0.052993    0.577492   11.628496 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.052993    0.000028   11.628524 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031543    0.056614    0.175407   11.803930 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.056999    0.003653   11.807584 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044621    0.234785    0.773169   12.580752 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.234953    0.006019   12.586772 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             12.586772   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.635347   29.424669   library setup time
                                             29.424669   data required time
---------------------------------------------------------------------------------------------
                                             29.424669   data required time
                                            -12.586772   data arrival time
---------------------------------------------------------------------------------------------
                                             16.837898   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002983    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840040    0.000021   10.180021 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002038    0.049395    0.870537   11.050558 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.049395    0.000020   11.050578 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002270    0.050107    0.572332   11.622910 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.050107    0.000020   11.622929 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033183    0.078223    0.190747   11.813676 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.078533    0.003854   11.817530 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041027    0.219925    0.770085   12.587615 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.220025    0.004550   12.592165 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             12.592165   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.629762   29.430254   library setup time
                                             29.430254   data required time
---------------------------------------------------------------------------------------------
                                             29.430254   data required time
                                            -12.592165   data arrival time
---------------------------------------------------------------------------------------------
                                             16.838091   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003312    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840053    0.000028   10.180028 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001972    0.049072    0.869914   11.049942 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049072    0.000019   11.049960 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002344    0.052135    0.572915   11.622875 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.052135    0.000009   11.622885 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.030314    0.055302    0.173388   11.796272 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.055762    0.003928   11.800200 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045885    0.240436    0.776926   12.577127 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.240626    0.006433   12.583559 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             12.583559   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.637469   29.422546   library setup time
                                             29.422546   data required time
---------------------------------------------------------------------------------------------
                                             29.422546   data required time
                                            -12.583559   data arrival time
---------------------------------------------------------------------------------------------
                                             16.838987   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002660    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840032    0.000017   10.180017 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002077    0.049586    0.870910   11.050927 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049586    0.000013   11.050940 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003083    0.054797    0.580172   11.631112 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.054797    0.000037   11.631149 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036224    0.062341    0.180367   11.811517 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.063082    0.005460   11.816977 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041586    0.221444    0.764747   12.581723 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.221608    0.005826   12.587550 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             12.587550   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630354   29.429661   library setup time
                                             29.429661   data required time
---------------------------------------------------------------------------------------------
                                             29.429661   data required time
                                            -12.587550   data arrival time
---------------------------------------------------------------------------------------------
                                             16.842112   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002986    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840043    0.000022   10.180022 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001755    0.048011    0.867857   11.047879 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.048011    0.000015   11.047894 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002453    0.050948    0.573520   11.621414 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.050948    0.000024   11.621438 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013189    0.043901    0.158760   11.780198 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.043907    0.000575   11.780773 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047284    0.247495    0.777802   12.558575 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.247637    0.005696   12.564271 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             12.564271   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.640092   29.419924   library setup time
                                             29.419924   data required time
---------------------------------------------------------------------------------------------
                                             29.419924   data required time
                                            -12.564271   data arrival time
---------------------------------------------------------------------------------------------
                                             16.855652   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003818    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840071    0.000037   10.180037 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001670    0.048364    0.867052   11.047090 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.048364    0.000006   11.047096 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002722    0.052520    0.576229   11.623324 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.052520    0.000028   11.623353 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011435    0.040519    0.155731   11.779085 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.040522    0.000418   11.779503 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044816    0.236339    0.767655   12.547158 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.236432    0.004579   12.551737 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             12.551737   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.635900   29.424116   library setup time
                                             29.424116   data required time
---------------------------------------------------------------------------------------------
                                             29.424116   data required time
                                            -12.551737   data arrival time
---------------------------------------------------------------------------------------------
                                             16.872377   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002634    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840032    0.000017   10.180017 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003378    0.057017    0.883259   11.063276 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.057017    0.000052   11.063329 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003706    0.057897    0.588551   11.651880 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.057897    0.000060   11.651940 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.009886    0.039204    0.145667   11.797606 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.039207    0.000367   11.797974 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039833    0.214208    0.748669   12.546642 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.214261    0.003385   12.550027 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             12.550027   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.627605   29.432411   library setup time
                                             29.432411   data required time
---------------------------------------------------------------------------------------------
                                             29.432411   data required time
                                            -12.550027   data arrival time
---------------------------------------------------------------------------------------------
                                             16.882383   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002882    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840040    0.000020   10.180020 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001934    0.048888    0.869555   11.049576 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.048888    0.000018   11.049594 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002015    0.050184    0.569699   11.619292 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.050184    0.000011   11.619303 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010209    0.040025    0.142856   11.762159 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.040029    0.000439   11.762598 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043211    0.229154    0.761612   12.524211 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.229233    0.004214   12.528424 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             12.528424   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633207   29.426809   library setup time
                                             29.426809   data required time
---------------------------------------------------------------------------------------------
                                             29.426809   data required time
                                            -12.528424   data arrival time
---------------------------------------------------------------------------------------------
                                             16.898384   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002600    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840030    0.000016   10.180017 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002334    0.050588    0.873348   11.053364 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.050588    0.000025   11.053389 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001746    0.048574    0.567823   11.621212 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.048574    0.000006   11.621218 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.013409    0.045766    0.150087   11.771305 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.045773    0.000616   11.771920 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038433    0.208231    0.745714   12.517634 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.208292    0.003562   12.521197 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             12.521197   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.625372   29.434645   library setup time
                                             29.434645   data required time
---------------------------------------------------------------------------------------------
                                             29.434645   data required time
                                            -12.521197   data arrival time
---------------------------------------------------------------------------------------------
                                             16.913446   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002904    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840037    0.000020   10.180019 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002155    0.049957    0.871653   11.051673 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.049957    0.000020   11.051693 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002745    0.052644    0.577097   11.628790 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.052644    0.000035   11.628824 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.008494    0.035942    0.139504   11.768329 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.035944    0.000312   11.768641 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038128    0.206750    0.740805   12.509445 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.206795    0.003115   12.512560 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             12.512560   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.624812   29.435204   library setup time
                                             29.435204   data required time
---------------------------------------------------------------------------------------------
                                             29.435204   data required time
                                            -12.512560   data arrival time
---------------------------------------------------------------------------------------------
                                             16.922644   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003313    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840052    0.000028   10.180028 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001949    0.048958    0.869694   11.049722 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.048958    0.000018   11.049739 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001741    0.048557    0.567112   11.616851 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.048557    0.000006   11.616858 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.009469    0.038228    0.140216   11.757073 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.038230    0.000355   11.757428 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.029553    0.169302    0.709520   12.466948 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.169311    0.001495   12.468443 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             12.468443   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.610788   29.449228   library setup time
                                             29.449228   data required time
---------------------------------------------------------------------------------------------
                                             29.449228   data required time
                                            -12.468443   data arrival time
---------------------------------------------------------------------------------------------
                                             16.980785   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072065    0.059390    2.471780    8.605482 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.065082    0.020356    8.625838 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191162    0.219535    0.250009    8.875847 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.219562    0.002135    8.877982 ^ wbs_dat_o[30] (out)
                                              8.877982   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.877982   data arrival time
---------------------------------------------------------------------------------------------
                                             17.052017   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068459    0.058432    2.471399    8.605101 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.061867    0.018761    8.623862 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.219181    0.248673    8.872535 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.219205    0.002006    8.874540 ^ wbs_dat_o[31] (out)
                                              8.874540   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.874540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.055458   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063852    0.056824    2.470907    8.604609 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.059064    0.014985    8.619596 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191124    0.219457    0.247630    8.867226 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.219488    0.002271    8.869496 ^ wbs_dat_o[28] (out)
                                              8.869496   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.869496   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060501   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064570    0.057035    2.471042    8.604744 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.059776    0.015150    8.619893 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.218629    0.248041    8.867934 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.218639    0.001338    8.869272 ^ wbs_dat_o[23] (out)
                                              8.869272   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.869272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.060724   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.079140    0.062169    2.480025    8.613727 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.062169    0.003236    8.616962 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.219155    0.249417    8.866379 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.219165    0.001270    8.867649 ^ wbs_dat_o[1] (out)
                                              8.867649   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.867649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.062349   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059786    0.055487    2.470019    8.603722 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.056778    0.014108    8.617829 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191046    0.219313    0.246902    8.864732 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.219337    0.002008    8.866739 ^ wbs_dat_o[29] (out)
                                              8.866739   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.866739   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063257   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059635    0.055300    2.469924    8.603626 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.056609    0.013425    8.617051 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191721    0.220117    0.246991    8.864042 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.220156    0.002554    8.866596 ^ wbs_dat_o[24] (out)
                                              8.866596   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.866596   data arrival time
---------------------------------------------------------------------------------------------
                                             17.063402   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059535    0.055352    2.470154    8.603856 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.056487    0.013060    8.616916 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.218896    0.246806    8.863722 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.218911    0.001616    8.865337 ^ wbs_dat_o[19] (out)
                                              8.865337   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.865337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.064661   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061602    0.056174    2.470955    8.604657 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.057652    0.011614    8.616271 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190844    0.219074    0.247216    8.863487 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.219093    0.001799    8.865287 ^ wbs_dat_o[18] (out)
                                              8.865287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.865287   data arrival time
---------------------------------------------------------------------------------------------
                                             17.064711   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073357    0.059375    2.477603    8.611305 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.059375    0.003955    8.615261 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190886    0.219148    0.247828    8.863089 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.219169    0.001892    8.864980 ^ wbs_dat_o[27] (out)
                                              8.864980   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.864980   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065018   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061037    0.055989    2.470881    8.604583 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.057322    0.011283    8.615866 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.219113    0.247126    8.862991 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.219132    0.001799    8.864791 ^ wbs_dat_o[16] (out)
                                              8.864791   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.864791   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065208   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072329    0.058996    2.477447    8.611150 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.058996    0.004222    8.615372 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190704    0.218936    0.247606    8.862978 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.218955    0.001798    8.864776 ^ wbs_dat_o[2] (out)
                                              8.864776   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.864776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065222   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071375    0.058631    2.476889    8.610591 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.058631    0.004522    8.615112 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190964    0.219211    0.247680    8.862793 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.219230    0.001799    8.864592 ^ wbs_dat_o[3] (out)
                                              8.864592   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.864592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065407   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071663    0.059337    2.477336    8.611038 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.059337    0.003307    8.614345 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.219488    0.247805    8.862150 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.219517    0.002209    8.864359 ^ wbs_dat_o[0] (out)
                                              8.864359   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.864359   data arrival time
---------------------------------------------------------------------------------------------
                                             17.065638   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058124    0.054741    2.469614    8.603315 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.055865    0.012234    8.615549 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.219060    0.246551    8.862101 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.219080    0.001799    8.863900 ^ wbs_dat_o[22] (out)
                                              8.863900   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.863900   data arrival time
---------------------------------------------------------------------------------------------
                                             17.066099   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.059072    0.055178    2.470804    8.604506 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.056012    0.010712    8.615218 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.219210    0.247145    8.862364 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.219220    0.001339    8.863703 ^ wbs_dat_o[5] (out)
                                              8.863703   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.863703   data arrival time
---------------------------------------------------------------------------------------------
                                             17.066296   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058625    0.048548    2.470825    8.604527 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.055841    0.010174    8.614701 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190938    0.219158    0.246615    8.861317 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.219177    0.001800    8.863116 ^ wbs_dat_o[4] (out)
                                              8.863116   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.863116   data arrival time
---------------------------------------------------------------------------------------------
                                             17.066881   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056683    0.054309    2.469578    8.603280 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.055193    0.011130    8.614409 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191011    0.219265    0.246258    8.860668 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.219290    0.002042    8.862710 ^ wbs_dat_o[17] (out)
                                              8.862710   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.862710   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067289   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055404    0.053871    2.469353    8.603055 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.054635    0.010951    8.614007 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.219424    0.246200    8.860207 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.219448    0.002009    8.862216 ^ wbs_dat_o[25] (out)
                                              8.862216   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.862216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.067781   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053436    0.052982    2.468400    8.602102 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.053773    0.010976    8.613078 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190847    0.219041    0.245770    8.858849 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.219060    0.001799    8.860647 ^ wbs_dat_o[20] (out)
                                              8.860647   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.860647   data arrival time
---------------------------------------------------------------------------------------------
                                             17.069351   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066263    0.056993    2.475225    8.608927 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.056993    0.003012    8.611939 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.218735    0.246986    8.858926 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.218748    0.001477    8.860402 ^ wbs_dat_o[21] (out)
                                              8.860402   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.860402   data arrival time
---------------------------------------------------------------------------------------------
                                             17.069595   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063249    0.055746    2.474195    8.607898 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.055746    0.003057    8.610955 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191454    0.219795    0.246588    8.857542 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.219828    0.002369    8.859911 ^ wbs_dat_o[26] (out)
                                              8.859911   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.859911   data arrival time
---------------------------------------------------------------------------------------------
                                             17.070086   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053772    0.047535    2.469359    8.603062 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.053609    0.008505    8.611567 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.219144    0.246271    8.857838 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.219154    0.001270    8.859107 ^ wbs_dat_o[7] (out)
                                              8.859107   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.859107   data arrival time
---------------------------------------------------------------------------------------------
                                             17.070890   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052510    0.047395    2.468938    8.602640 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.048085    0.008332    8.610971 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191064    0.219250    0.243668    8.854640 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.219274    0.002008    8.856648 ^ wbs_dat_o[6] (out)
                                              8.856648   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.856648   data arrival time
---------------------------------------------------------------------------------------------
                                             17.073351   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052632    0.047392    2.469093    8.602796 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.047929    0.008042    8.610838 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190657    0.219447    0.244253    8.855090 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.219459    0.001478    8.856568 ^ wbs_dat_o[8] (out)
                                              8.856568   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.856568   data arrival time
---------------------------------------------------------------------------------------------
                                             17.073429   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047254    0.046353    2.467567    8.601270 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.046519    0.006618    8.607887 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.219339    0.243217    8.851104 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.219361    0.001941    8.853045 ^ wbs_dat_o[11] (out)
                                              8.853045   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.853045   data arrival time
---------------------------------------------------------------------------------------------
                                             17.076954   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.046674    0.046885    2.467477    8.601179 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.046909    0.005957    8.607136 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.219138    0.243324    8.850460 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.219158    0.001801    8.852262 ^ wbs_dat_o[10] (out)
                                              8.852262   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.852262   data arrival time
---------------------------------------------------------------------------------------------
                                             17.077738   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.044143    0.045701    2.466550    8.600252 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.045803    0.006119    8.606371 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191565    0.219854    0.242796    8.849167 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.219894    0.002599    8.851766 ^ wbs_dat_o[9] (out)
                                              8.851766   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.851766   data arrival time
---------------------------------------------------------------------------------------------
                                             17.078232   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.041531    0.046143    2.465819    8.599522 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.046143    0.004949    8.604470 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190446    0.218573    0.242917    8.847387 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.218584    0.001338    8.848725 ^ wbs_dat_o[12] (out)
                                              8.848725   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.848725   data arrival time
---------------------------------------------------------------------------------------------
                                             17.081274   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.036738    0.046321    2.464283    8.597984 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.046321    0.003869    8.601853 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.219416    0.243127    8.844981 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.219441    0.002033    8.847014 ^ wbs_dat_o[13] (out)
                                              8.847014   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.847014   data arrival time
---------------------------------------------------------------------------------------------
                                             17.082985   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.035394    0.045756    2.463872    8.597574 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.045756    0.003388    8.600962 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190837    0.218953    0.242765    8.843727 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.218972    0.001799    8.845526 ^ wbs_dat_o[14] (out)
                                              8.845526   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.845526   data arrival time
---------------------------------------------------------------------------------------------
                                             17.084473   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000587    5.891246 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.230599    6.121845 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.011858    6.133702 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.028053    0.042640    2.461324    8.595026 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.042676    0.002489    8.597515 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190951    0.219182    0.241635    8.839150 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.219203    0.001893    8.841043 ^ wbs_dat_o[15] (out)
                                              8.841043   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -8.841043   data arrival time
---------------------------------------------------------------------------------------------
                                             17.088955   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003876    0.920000    0.000000    9.460000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920077    0.000040    9.460040 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005097    0.063723    0.916216   10.376256 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.063723    0.000104   10.376360 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003865    0.058460    0.592838   10.969197 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.058460    0.000060   10.969257 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016714    0.040394    0.162163   11.131419 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.040430    0.001191   11.132610 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075726    0.367940    0.875581   12.008191 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.368680    0.015245   12.023436 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             12.023436   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.492433   29.567583   library setup time
                                             29.567583   data required time
---------------------------------------------------------------------------------------------
                                             29.567583   data required time
                                            -12.023436   data arrival time
---------------------------------------------------------------------------------------------
                                             17.544146   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002645    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920035    0.000019    9.460019 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001735    0.047955    0.888921   10.348940 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047955    0.000015   10.348955 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003285    0.056199    0.581434   10.930389 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.056199    0.000041   10.930430 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.017058    0.040836    0.161820   11.092250 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.040856    0.000949   11.093199 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070425    0.343878    0.858585   11.951784 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.344444    0.012998   11.964783 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             11.964783   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.485580   29.574434   library setup time
                                             29.574434   data required time
---------------------------------------------------------------------------------------------
                                             29.574434   data required time
                                            -11.964783   data arrival time
---------------------------------------------------------------------------------------------
                                             17.609652   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003093    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920049    0.000026    9.460026 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002673    0.052489    0.897831   10.357857 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.052489    0.000032   10.357889 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002892    0.053537    0.579538   10.937428 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.053537    0.000032   10.937459 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.058641    0.083720    0.204101   11.141560 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.084679    0.007462   11.149022 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044417    0.234562    0.786565   11.935588 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.234640    0.004236   11.939824 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             11.939824   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.446486   29.613531   library setup time
                                             29.613531   data required time
---------------------------------------------------------------------------------------------
                                             29.613531   data required time
                                            -11.939824   data arrival time
---------------------------------------------------------------------------------------------
                                             17.673706   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003786    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920076    0.000040    9.460040 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002321    0.050589    0.894490   10.354530 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.050589    0.000025   10.354555 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003210    0.055649    0.581792   10.936346 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.055649    0.000039   10.936385 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.057543    0.082548    0.204057   11.140443 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.083500    0.007373   11.147816 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043447    0.230358    0.782170   11.929985 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.230433    0.004095   11.934080 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             11.934080   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.444779   29.615238   library setup time
                                             29.615238   data required time
---------------------------------------------------------------------------------------------
                                             29.615238   data required time
                                            -11.934080   data arrival time
---------------------------------------------------------------------------------------------
                                             17.681156   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004094    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920067    0.000036    9.460035 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003201    0.055854    0.902836   10.362872 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.055854    0.000048   10.362920 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002825    0.053112    0.580457   10.943377 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.053112    0.000028   10.943404 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.050029    0.078709    0.194935   11.138339 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.079550    0.006743   11.145082 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043576    0.230852    0.780934   11.926016 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.230923    0.004034   11.930050 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             11.930050   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.444978   29.615038   library setup time
                                             29.615038   data required time
---------------------------------------------------------------------------------------------
                                             29.615038   data required time
                                            -11.930050   data arrival time
---------------------------------------------------------------------------------------------
                                             17.684988   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003306    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920049    0.000026    9.460026 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001745    0.048002    0.889016   10.349042 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.048002    0.000015   10.349057 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.055452    0.580430   10.929487 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.055452    0.000038   10.929525 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047010    0.074991    0.193007   11.122533 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.075581    0.005493   11.128026 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044142    0.233390    0.781076   11.909101 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.233467    0.004182   11.913283 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             11.913283   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.446010   29.614006   library setup time
                                             29.614006   data required time
---------------------------------------------------------------------------------------------
                                             29.614006   data required time
                                            -11.913283   data arrival time
---------------------------------------------------------------------------------------------
                                             17.700724   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002747    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920032    0.000017    9.460017 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002583    0.051955    0.896963   10.356980 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.051955    0.000033   10.357014 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002785    0.052877    0.578302   10.935315 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.052877    0.000028   10.935343 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.038823    0.065120    0.183000   11.118343 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.065774    0.005270   11.123613 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042409    0.225725    0.769877   11.893491 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.225794    0.003915   11.897406 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             11.897406   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.442896   29.617121   library setup time
                                             29.617121   data required time
---------------------------------------------------------------------------------------------
                                             29.617121   data required time
                                            -11.897406   data arrival time
---------------------------------------------------------------------------------------------
                                             17.719715   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003168    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920051    0.000027    9.460027 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001797    0.048260    0.889514   10.349541 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048260    0.000016   10.349557 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003059    0.054651    0.579402   10.928960 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.054651    0.000035   10.928994 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.040461    0.067171    0.185306   11.114300 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.067881    0.005620   11.119921 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042657    0.226796    0.771874   11.891794 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.226859    0.003787   11.895582 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             11.895582   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.443328   29.616688   library setup time
                                             29.616688   data required time
---------------------------------------------------------------------------------------------
                                             29.616688   data required time
                                            -11.895582   data arrival time
---------------------------------------------------------------------------------------------
                                             17.721106   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002868    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920039    0.000020    9.460021 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001866    0.048597    0.890163   10.350183 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048597    0.000017   10.350200 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002620    0.051908    0.575348   10.925548 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.051908    0.000024   10.925571 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046757    0.074733    0.190917   11.116488 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.075499    0.006207   11.122695 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041263    0.220729    0.770092   11.892788 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.220793    0.003742   11.896529 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             11.896529   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.440866   29.619148   library setup time
                                             29.619148   data required time
---------------------------------------------------------------------------------------------
                                             29.619148   data required time
                                            -11.896529   data arrival time
---------------------------------------------------------------------------------------------
                                             17.722620   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003278    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920056    0.000029    9.460030 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001778    0.048165    0.889333   10.349362 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048165    0.000015   10.349378 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002586    0.051712    0.574849   10.924226 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.051712    0.000023   10.924250 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.038513    0.064839    0.181964   11.106214 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.065487    0.005271   11.111485 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040481    0.217288    0.762324   11.873808 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.217351    0.003674   11.877481 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             11.877481   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.439469   29.620546   library setup time
                                             29.620546   data required time
---------------------------------------------------------------------------------------------
                                             29.620546   data required time
                                            -11.877481   data arrival time
---------------------------------------------------------------------------------------------
                                             17.743067   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.233452    0.032160   10.403432 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                             10.403432   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.634026   29.425989   library setup time
                                             29.425989   data required time
---------------------------------------------------------------------------------------------
                                             29.425989   data required time
                                            -10.403432   data arrival time
---------------------------------------------------------------------------------------------
                                             19.022558   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.233378    0.031988   10.403260 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                             10.403260   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633998   29.426018   library setup time
                                             29.426018   data required time
---------------------------------------------------------------------------------------------
                                             29.426018   data required time
                                            -10.403260   data arrival time
---------------------------------------------------------------------------------------------
                                             19.022757   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.233237    0.031660   10.402932 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                             10.402932   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633945   29.426071   library setup time
                                             29.426071   data required time
---------------------------------------------------------------------------------------------
                                             29.426071   data required time
                                            -10.402932   data arrival time
---------------------------------------------------------------------------------------------
                                             19.023140   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.233017    0.031137   10.402409 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                             10.402409   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633861   29.426155   library setup time
                                             29.426155   data required time
---------------------------------------------------------------------------------------------
                                             29.426155   data required time
                                            -10.402409   data arrival time
---------------------------------------------------------------------------------------------
                                             19.023745   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.232695    0.030356   10.401628 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                             10.401628   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633738   29.426277   library setup time
                                             29.426277   data required time
---------------------------------------------------------------------------------------------
                                             29.426277   data required time
                                            -10.401628   data arrival time
---------------------------------------------------------------------------------------------
                                             19.024649   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.232368    0.029543   10.400815 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                             10.400815   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633613   29.426401   library setup time
                                             29.426401   data required time
---------------------------------------------------------------------------------------------
                                             29.426401   data required time
                                            -10.400815   data arrival time
---------------------------------------------------------------------------------------------
                                             19.025587   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.231969    0.028516   10.399788 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                             10.399788   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633461   29.426554   library setup time
                                             29.426554   data required time
---------------------------------------------------------------------------------------------
                                             29.426554   data required time
                                            -10.399788   data arrival time
---------------------------------------------------------------------------------------------
                                             19.026766   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.226704    0.025659   10.401566 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                             10.401566   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631455   29.428560   library setup time
                                             29.428560   data required time
---------------------------------------------------------------------------------------------
                                             29.428560   data required time
                                            -10.401566   data arrival time
---------------------------------------------------------------------------------------------
                                             19.026995   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.226644    0.025483   10.401389 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                             10.401389   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631432   29.428583   library setup time
                                             29.428583   data required time
---------------------------------------------------------------------------------------------
                                             29.428583   data required time
                                            -10.401389   data arrival time
---------------------------------------------------------------------------------------------
                                             19.027195   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.226523    0.025127   10.401034 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                             10.401034   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631386   29.428629   library setup time
                                             29.428629   data required time
---------------------------------------------------------------------------------------------
                                             29.428629   data required time
                                            -10.401034   data arrival time
---------------------------------------------------------------------------------------------
                                             19.027596   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.226365    0.024652   10.400558 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                             10.400558   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631326   29.428690   library setup time
                                             29.428690   data required time
---------------------------------------------------------------------------------------------
                                             29.428690   data required time
                                            -10.400558   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028131   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003117    0.180000    0.000000    8.740000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180047    0.000025    8.740025 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001896    0.045879    0.589260    9.329286 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.045879    0.000016    9.329301 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011325    0.128001    0.629600    9.958901 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.128001    0.000197    9.959099 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063681    0.083824    0.160538   10.119637 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.086514    0.012313   10.131949 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.226883    0.239322   10.371272 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.231388    0.026946   10.398218 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                             10.398218   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.633240   29.426777   library setup time
                                             29.426777   data required time
---------------------------------------------------------------------------------------------
                                             29.426777   data required time
                                            -10.398218   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028559   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.226127    0.023920   10.399826 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                             10.399826   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631235   29.428780   library setup time
                                             29.428780   data required time
---------------------------------------------------------------------------------------------
                                             29.428780   data required time
                                            -10.399826   data arrival time
---------------------------------------------------------------------------------------------
                                             19.028954   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225818    0.022928   10.398835 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                             10.398835   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631117   29.428900   library setup time
                                             29.428900   data required time
---------------------------------------------------------------------------------------------
                                             29.428900   data required time
                                            -10.398835   data arrival time
---------------------------------------------------------------------------------------------
                                             19.030066   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225511    0.021898   10.397804 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                             10.397804   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.631000   29.429014   library setup time
                                             29.429014   data required time
---------------------------------------------------------------------------------------------
                                             29.429014   data required time
                                            -10.397804   data arrival time
---------------------------------------------------------------------------------------------
                                             19.031210   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.003052    0.180000    0.000000    8.740000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180044    0.000023    8.740024 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002225    0.048186    0.592489    9.332512 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.048186    0.000023    9.332535 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011605    0.130588    0.632419    9.964953 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.130588    0.000197    9.965151 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.060219    0.080141    0.158695   10.123846 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.082619    0.011539   10.135386 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.222520    0.240521   10.375907 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.225076    0.020339   10.396246 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                             10.396246   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630835   29.429182   library setup time
                                             29.429182   data required time
---------------------------------------------------------------------------------------------
                                             29.429182   data required time
                                            -10.396246   data arrival time
---------------------------------------------------------------------------------------------
                                             19.032936   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.263608    0.048539   10.369919 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                             10.369919   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.645517   29.414499   library setup time
                                             29.414499   data required time
---------------------------------------------------------------------------------------------
                                             29.414499   data required time
                                            -10.369919   data arrival time
---------------------------------------------------------------------------------------------
                                             19.044580   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.263504    0.048369   10.369749 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                             10.369749   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.645477   29.414539   library setup time
                                             29.414539   data required time
---------------------------------------------------------------------------------------------
                                             29.414539   data required time
                                            -10.369749   data arrival time
---------------------------------------------------------------------------------------------
                                             19.044790   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.262974    0.047494   10.368874 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                             10.368874   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.645275   29.414740   library setup time
                                             29.414740   data required time
---------------------------------------------------------------------------------------------
                                             29.414740   data required time
                                            -10.368874   data arrival time
---------------------------------------------------------------------------------------------
                                             19.045866   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.262452    0.046618   10.367997 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                             10.367997   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.645076   29.414938   library setup time
                                             29.414938   data required time
---------------------------------------------------------------------------------------------
                                             29.414938   data required time
                                            -10.367997   data arrival time
---------------------------------------------------------------------------------------------
                                             19.046940   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.261725    0.045370   10.366750 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                             10.366750   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.644799   29.415216   library setup time
                                             29.415216   data required time
---------------------------------------------------------------------------------------------
                                             29.415216   data required time
                                            -10.366750   data arrival time
---------------------------------------------------------------------------------------------
                                             19.048466   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.261225    0.044491   10.365870 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                             10.365870   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.644609   29.415407   library setup time
                                             29.415407   data required time
---------------------------------------------------------------------------------------------
                                             29.415407   data required time
                                            -10.365870   data arrival time
---------------------------------------------------------------------------------------------
                                             19.049538   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.260574    0.043323   10.364702 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                             10.364702   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.644361   29.415655   library setup time
                                             29.415655   data required time
---------------------------------------------------------------------------------------------
                                             29.415655   data required time
                                            -10.364702   data arrival time
---------------------------------------------------------------------------------------------
                                             19.050951   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004367    0.180000    0.000000    8.740000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180092    0.000048    8.740048 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002710    0.052118    0.597274    9.337322 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052118    0.000031    9.337354 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010464    0.120123    0.625561    9.962914 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.120123    0.000115    9.963030 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022921    0.041894    0.127651   10.090680 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.042029    0.001680   10.092360 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.249447    0.229019   10.321380 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.259885    0.042049   10.363429 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                             10.363429   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.644098   29.415918   library setup time
                                             29.415918   data required time
---------------------------------------------------------------------------------------------
                                             29.415918   data required time
                                            -10.363429   data arrival time
---------------------------------------------------------------------------------------------
                                             19.052490   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224486    0.022079   10.344437 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                             10.344437   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630610   29.429405   library setup time
                                             29.429405   data required time
---------------------------------------------------------------------------------------------
                                             29.429405   data required time
                                            -10.344437   data arrival time
---------------------------------------------------------------------------------------------
                                             19.084969   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224430    0.021888   10.344246 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                             10.344246   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630589   29.429426   library setup time
                                             29.429426   data required time
---------------------------------------------------------------------------------------------
                                             29.429426   data required time
                                            -10.344246   data arrival time
---------------------------------------------------------------------------------------------
                                             19.085182   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224330    0.021541   10.343899 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                             10.343899   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630550   29.429466   library setup time
                                             29.429466   data required time
---------------------------------------------------------------------------------------------
                                             29.429466   data required time
                                            -10.343899   data arrival time
---------------------------------------------------------------------------------------------
                                             19.085567   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.224171    0.020978   10.343335 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                             10.343335   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630490   29.429525   library setup time
                                             29.429525   data required time
---------------------------------------------------------------------------------------------
                                             29.429525   data required time
                                            -10.343335   data arrival time
---------------------------------------------------------------------------------------------
                                             19.086191   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.223943    0.020143   10.342501 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                             10.342501   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630403   29.429613   library setup time
                                             29.429613   data required time
---------------------------------------------------------------------------------------------
                                             29.429613   data required time
                                            -10.342501   data arrival time
---------------------------------------------------------------------------------------------
                                             19.087112   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.223725    0.019306   10.341663 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                             10.341663   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630320   29.429695   library setup time
                                             29.429695   data required time
---------------------------------------------------------------------------------------------
                                             29.429695   data required time
                                            -10.341663   data arrival time
---------------------------------------------------------------------------------------------
                                             19.088032   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.223422    0.018072   10.340429 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                             10.340429   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.630204   29.429811   library setup time
                                             29.429811   data required time
---------------------------------------------------------------------------------------------
                                             29.429811   data required time
                                            -10.340429   data arrival time
---------------------------------------------------------------------------------------------
                                             19.089382   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 ^ input external delay
     1    0.004060    0.180000    0.000000    8.740000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180085    0.000044    8.740045 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002300    0.048735    0.593239    9.333283 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.048735    0.000022    9.333306 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010544    0.120840    0.624968    9.958274 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.120840    0.000141    9.958415 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027587    0.046610    0.131965   10.090380 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.046786    0.002022   10.092402 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.221399    0.229956   10.322357 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.222854    0.015470   10.337828 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                             10.337828   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.629988   29.430027   library setup time
                                             29.430027   data required time
---------------------------------------------------------------------------------------------
                                             29.430027   data required time
                                            -10.337828   data arrival time
---------------------------------------------------------------------------------------------
                                             19.092199   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003373    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140049    0.000026    9.310026 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003021    0.054475    0.622410    9.932436 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.054475    0.000041    9.932476 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.017791    0.100158    0.205125   10.137601 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.100162    0.000830   10.138432 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.072426    0.142092    0.160147   10.298578 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.142156    0.002600   10.301178 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                             10.301178   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   29.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   30.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   30.160013 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.060017   clock uncertainty
                                  0.000000   30.060017   clock reconvergence pessimism
                                 -0.480002   29.580013   library setup time
                                             29.580013   data required time
---------------------------------------------------------------------------------------------
                                             29.580013   data required time
                                            -10.301178   data arrival time
---------------------------------------------------------------------------------------------
                                             19.278837   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006869    5.897528 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.141923    6.039451 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000635    6.040087 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014370    0.136068    0.405372    6.445459 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.136068    0.000120    6.445580 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003277    0.039389    0.202947    6.648526 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.039389    0.000045    6.648571 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.648571   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062728    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007944   29.657942 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282176   29.940119 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006214   29.946333 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.128409   30.074741 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000576   30.075317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.975319   clock uncertainty
                                  0.964710   30.940029   clock reconvergence pessimism
                                 -0.113974   30.826056   library setup time
                                             30.826056   data required time
---------------------------------------------------------------------------------------------
                                             30.826056   data required time
                                             -6.648571   data arrival time
---------------------------------------------------------------------------------------------
                                             24.177485   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.311879    5.890659 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090971    0.006869    5.897528 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012603    0.035606    0.141923    6.039451 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.035607    0.000635    6.040087 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014370    0.136068    0.405372    6.445459 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.136068    0.000280    6.445739 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.219192    0.270428    6.716167 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.219268    0.001548    6.717715 ^ wbs_ack_o (out)
                                              6.717715   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -6.717715   data arrival time
---------------------------------------------------------------------------------------------
                                             39.422279   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003250    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170053    0.000028   10.310028 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002647    0.051591    0.594426   10.904453 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.051591    0.000025   10.904478 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.010372    0.129066    0.150368   11.054846 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.129067    0.000319   11.055165 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.094402    0.272989    0.353662   11.408827 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.273076    0.004250   11.413077 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             11.413077   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.062728    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007940   54.657940 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.090185    0.282178   54.940117 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090190    0.000533   54.940651 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.147427    0.208637   55.149288 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.148782    0.010726   55.160015 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   55.060017   clock uncertainty
                                  0.000000   55.060017   clock reconvergence pessimism
                                 -1.251911   53.808102   library setup time
                                             53.808102   data required time
---------------------------------------------------------------------------------------------
                                             53.808102   data required time
                                            -11.413077   data arrival time
---------------------------------------------------------------------------------------------
                                             42.395023   slack (MET)



