// Seed: 2369024564
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_1 = 0;
  output wire id_2;
  input wire id_1;
  parameter id_4 = -1;
  wire [-1 : 1 'b0] id_5;
  wire id_6;
  ;
  assign id_6 = id_6;
  assign id_5 = id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  wand id_3,
    output wire id_4
);
  assign id_4 = id_0;
  wor id_6;
  assign id_6 = ~id_6 ? id_2 >= -1 : 1'h0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  logic id_7 = id_7;
endmodule
