module regfile (
    input clk,
    input rst,
    
    input ra[5],
    input rb[5],
    input rc[5],
    
    input ra2sel,

    input we,
    input data[16],
    
    output ra_data[16],
    output ra_data[16],
    
    output board_state[3][3][16],
    output pieces_remaining_p1[16],
    output pieces_remaining_p2[16],
    output winner[16],
  ) {

  always {

  }
}