// Seed: 4076886232
module module_0 #(
    parameter id_2 = 32'd15
) ();
  parameter id_1 = 1 & -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  defparam id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    output tri1  id_0,
    input  logic id_1,
    input  wire  id_2,
    output logic id_3
);
  assign id_3 = id_1;
  module_0 modCall_1 ();
  assign id_0 = 1;
  id_5 :
  assert property (@(posedge id_2) 1) id_3 <= ((1'b0));
  assign id_0 = 1;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_10 = -1;
endmodule
