$date
	Sat Jul 20 11:07:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dup_tb $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$scope module uut_1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1"
1#
#6
b0 !
b0 $
0"
#7
1"
0#
#8
b1 !
b1 $
0"
#9
1"
#10
b10 !
b10 $
0"
#11
1"
#12
b11 !
b11 $
0"
#13
1"
#14
b100 !
b100 $
0"
#15
1"
#16
b101 !
b101 $
0"
#17
1"
#18
b110 !
b110 $
0"
#19
1"
#20
b111 !
b111 $
0"
#21
1"
#22
b1000 !
b1000 $
0"
#23
1"
#24
b1001 !
b1001 $
0"
#25
1"
#26
b1010 !
b1010 $
0"
#27
1"
#28
b1011 !
b1011 $
0"
#29
1"
#30
b1100 !
b1100 $
0"
#31
1"
#32
b1101 !
b1101 $
0"
#33
1"
#34
b1110 !
b1110 $
0"
#35
1"
#36
b0 !
b0 $
0"
#37
1"
#38
b1 !
b1 $
0"
#39
1"
#40
b10 !
b10 $
0"
#41
1"
#42
b11 !
b11 $
0"
#43
1"
#44
b100 !
b100 $
0"
#45
1"
#46
b101 !
b101 $
0"
#47
1"
#48
b110 !
b110 $
0"
#49
1"
#50
b111 !
b111 $
0"
