// Seed: 520742724
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output reg id_1;
  integer id_3;
  tri1 id_4;
  supply1 id_5 = id_4++;
  for (id_6 = 1; 1; id_1 = id_3) begin : LABEL_0
    wire id_7;
  end
  logic id_8;
  logic [7:0] id_9;
  ;
  always_ff @(negedge -1'b0) begin : LABEL_1
    id_9[(1)] = 1;
  end
  assign id_5 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output reg id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_5,
      id_1
  );
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_4;
  bit id_9;
  always
    if (1) id_9 <= id_6;
    else id_5 <= -1;
endmodule
