#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  8 10:21:44 2020
# Process ID: 7839
# Current directory: /home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1
# Command line: vivado -log execute.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source execute.tcl
# Log file: /home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1/execute.vds
# Journal file: /home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source execute.tcl -notrace
Command: synth_design -top execute -part xc7z020clg400-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7858 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1720.246 ; gain = 215.473 ; free physical = 3769 ; free virtual = 32723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'execute' [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/execute.vhd:59]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/alu.vhd:22]
INFO: [Synth 8-638] synthesizing module 'comp' [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/comp.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'comp' (2#1) [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/comp.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'execute' (3#1) [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/execute.vhd:59]
WARNING: [Synth 8-3331] design alu has unconnected port i_clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.996 ; gain = 277.223 ; free physical = 3797 ; free virtual = 32752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.996 ; gain = 277.223 ; free physical = 3794 ; free virtual = 32749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1790.000 ; gain = 285.227 ; free physical = 3794 ; free virtual = 32749
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'shiftleft_reg' [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/alu.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'shiftright_arith_reg' [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/alu.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'shiftright_logic_reg' [/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.srcs/sources_1/new/alu.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'cmp_result_reg' [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/execute.vhd:134]
WARNING: [Synth 8-327] inferring latch for variable 'operand1_reg' [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/execute.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'operand2_reg' [/home/veeyceey/Documents/workspace/github/SCiV/src/rtl/execute.vhd:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1806.914 ; gain = 302.141 ; free physical = 3725 ; free virtual = 32681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 3     
	  32 Input      5 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 1     
Module comp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design alu has unconnected port i_clk
INFO: [Synth 8-3886] merging instance 'ALU0/shiftright_logic_reg[0]' (LD) to 'ALU0/shiftright_arith_reg[0]'
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[31]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[30]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[29]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[28]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[27]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[26]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[25]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[24]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[23]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[22]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[21]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[20]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[19]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[18]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[17]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[16]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[15]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[14]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[13]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[12]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[11]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[10]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[9]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[8]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[7]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[6]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[5]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[4]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[3]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[2]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[1]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftleft_reg[0]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[31]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[30]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[29]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[28]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[27]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[26]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[25]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[24]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[23]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[22]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[21]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[20]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[19]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[18]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[17]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[16]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[15]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[14]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[13]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[12]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[11]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[10]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[9]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[8]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[7]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[6]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[5]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[4]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[3]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[2]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[1]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[31]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[30]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[29]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[28]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[27]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[26]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[25]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[24]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[23]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[22]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[21]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[20]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[19]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[18]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[17]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[16]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[15]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[14]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[13]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[12]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[11]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[10]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[9]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[8]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[7]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[6]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[5]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[4]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[3]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[2]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_logic_reg[1]) is unused and will be removed from module alu.
WARNING: [Synth 8-3332] Sequential element (shiftright_arith_reg[0]) is unused and will be removed from module alu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3535 ; free virtual = 32495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3534 ; free virtual = 32495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3536 ; free virtual = 32497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3535 ; free virtual = 32496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3535 ; free virtual = 32496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3535 ; free virtual = 32496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    38|
|3     |LUT1   |     4|
|4     |LUT2   |    77|
|5     |LUT3   |    55|
|6     |LUT4   |    90|
|7     |LUT5   |    64|
|8     |LUT6   |   334|
|9     |FDCE   |   147|
|10    |LD     |    65|
|11    |IBUF   |   205|
|12    |OBUF   |   147|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1230|
|2     |  ALU0   |alu    |   415|
|3     |  CP0    |comp   |   104|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3535 ; free virtual = 32496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 103 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.281 ; gain = 512.508 ; free physical = 3538 ; free virtual = 32500
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2017.289 ; gain = 512.508 ; free physical = 3538 ; free virtual = 32499
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2017.289 ; gain = 0.000 ; free physical = 3605 ; free virtual = 32567
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 65 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.121 ; gain = 0.000 ; free physical = 3530 ; free virtual = 32492
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE (inverted pins: G): 65 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2098.121 ; gain = 617.312 ; free physical = 3664 ; free virtual = 32626
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.121 ; gain = 0.000 ; free physical = 3664 ; free virtual = 32626
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/veeyceey/Documents/workspace/github/SCiV/vivado/SCiV/SCiV.runs/synth_1/execute.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file execute_utilization_synth.rpt -pb execute_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  8 10:22:18 2020...
