{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 26 01:56:24 2015 " "Info: Processing started: Thu Feb 26 01:56:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg register AC\[10\] 64.69 MHz 15.458 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 64.69 MHz between source memory \"altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg\" and destination register \"AC\[10\]\" (period= 15.458 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.499 ns + Longest memory register " "Info: + Longest memory to register delay is 7.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg 1 MEM M4K_X52_Y23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y23 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.150 ns) 4.116 ns Add1~26 3 COMB LCCOMB_X53_Y24_N0 1 " "Info: 3: + IC(0.973 ns) + CELL(0.150 ns) = 4.116 ns; Loc. = LCCOMB_X53_Y24_N0; Fanout = 1; COMB Node = 'Add1~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] Add1~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.509 ns Add1~27 4 COMB LCCOMB_X53_Y24_N10 2 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 4.509 ns; Loc. = LCCOMB_X53_Y24_N10; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Add1~26 Add1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.393 ns) 5.579 ns Add1~29 5 COMB LCCOMB_X55_Y24_N26 2 " "Info: 5: + IC(0.677 ns) + CELL(0.393 ns) = 5.579 ns; Loc. = LCCOMB_X55_Y24_N26; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.650 ns Add1~34 6 COMB LCCOMB_X55_Y24_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.650 ns; Loc. = LCCOMB_X55_Y24_N28; Fanout = 2; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~29 Add1~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 5.796 ns Add1~39 7 COMB LCCOMB_X55_Y24_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.146 ns) = 5.796 ns; Loc. = LCCOMB_X55_Y24_N30; Fanout = 2; COMB Node = 'Add1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Add1~34 Add1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.867 ns Add1~44 8 COMB LCCOMB_X55_Y23_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.867 ns; Loc. = LCCOMB_X55_Y23_N0; Fanout = 2; COMB Node = 'Add1~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~39 Add1~44 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.938 ns Add1~49 9 COMB LCCOMB_X55_Y23_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.938 ns; Loc. = LCCOMB_X55_Y23_N2; Fanout = 2; COMB Node = 'Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~44 Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.009 ns Add1~54 10 COMB LCCOMB_X55_Y23_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.009 ns; Loc. = LCCOMB_X55_Y23_N4; Fanout = 2; COMB Node = 'Add1~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~49 Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.419 ns Add1~58 11 COMB LCCOMB_X55_Y23_N6 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 6.419 ns; Loc. = LCCOMB_X55_Y23_N6; Fanout = 1; COMB Node = 'Add1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~54 Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.271 ns) 7.415 ns Selector16~2 12 COMB LCCOMB_X56_Y24_N16 1 " "Info: 12: + IC(0.725 ns) + CELL(0.271 ns) = 7.415 ns; Loc. = LCCOMB_X56_Y24_N16; Fanout = 1; COMB Node = 'Selector16~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Add1~58 Selector16~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.499 ns AC\[10\] 13 REG LCFF_X56_Y24_N17 6 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 7.499 ns; Loc. = LCFF_X56_Y24_N17; Fanout = 6; REG Node = 'AC\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector16~2 AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.881 ns ( 65.09 % ) " "Info: Total cell delay = 4.881 ns ( 65.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.618 ns ( 34.91 % ) " "Info: Total interconnect delay = 2.618 ns ( 34.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] Add1~26 Add1~27 Add1~29 Add1~34 Add1~39 Add1~44 Add1~49 Add1~54 Add1~58 Selector16~2 AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] {} Add1~26 {} Add1~27 {} Add1~29 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~58 {} Selector16~2 {} AC[10] {} } { 0.000ns 0.000ns 0.973ns 0.243ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.057 ns - Smallest " "Info: - Smallest clock skew is -0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.670 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns AC\[10\] 3 REG LCFF_X56_Y24_N17 6 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X56_Y24_N17; Fanout = 6; REG Node = 'AC\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { CLOCK~clkctrl AC[10] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK CLOCK~clkctrl AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[10] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.727 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.727 ns altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X52_Y23 4 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.87 % ) " "Info: Total cell delay = 1.660 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.067 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK CLOCK~clkctrl AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[10] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 120 2 0 } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] Add1~26 Add1~27 Add1~29 Add1~34 Add1~39 Add1~44 Add1~49 Add1~54 Add1~58 Selector16~2 AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] {} Add1~26 {} Add1~27 {} Add1~29 {} Add1~34 {} Add1~39 {} Add1~44 {} Add1~49 {} Add1~54 {} Add1~58 {} Selector16~2 {} AC[10] {} } { 0.000ns 0.000ns 0.973ns 0.243ns 0.677ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.725ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.393ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLOCK CLOCK~clkctrl AC[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[10] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PC\[6\] RESETN CLOCK 3.166 ns register " "Info: tsu for register \"PC\[6\]\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is 3.166 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.874 ns + Longest pin register " "Info: + Longest pin to register delay is 5.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.835 ns) + CELL(0.419 ns) 4.253 ns PC\[0\]~8 2 COMB LCCOMB_X55_Y25_N16 10 " "Info: 2: + IC(2.835 ns) + CELL(0.419 ns) = 4.253 ns; Loc. = LCCOMB_X55_Y25_N16; Fanout = 10; COMB Node = 'PC\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { RESETN PC[0]~8 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.660 ns) 5.874 ns PC\[6\] 3 REG LCFF_X53_Y23_N17 4 " "Info: 3: + IC(0.961 ns) + CELL(0.660 ns) = 5.874 ns; Loc. = LCFF_X53_Y23_N17; Fanout = 4; REG Node = 'PC\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { PC[0]~8 PC[6] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.078 ns ( 35.38 % ) " "Info: Total cell delay = 2.078 ns ( 35.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 64.62 % ) " "Info: Total interconnect delay = 3.796 ns ( 64.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { RESETN PC[0]~8 PC[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.874 ns" { RESETN {} RESETN~combout {} PC[0]~8 {} PC[6] {} } { 0.000ns 0.000ns 2.835ns 0.961ns } { 0.000ns 0.999ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns PC\[6\] 3 REG LCFF_X53_Y23_N17 4 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X53_Y23_N17; Fanout = 4; REG Node = 'PC\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK~clkctrl PC[6] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK CLOCK~clkctrl PC[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} PC[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.874 ns" { RESETN PC[0]~8 PC[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.874 ns" { RESETN {} RESETN~combout {} PC[0]~8 {} PC[6] {} } { 0.000ns 0.000ns 2.835ns 0.961ns } { 0.000ns 0.999ns 0.419ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK CLOCK~clkctrl PC[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} PC[6] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK MDR_OUT\[4\] altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg 11.015 ns memory " "Info: tco from clock \"CLOCK\" to destination pin \"MDR_OUT\[4\]\" through memory \"altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg\" is 11.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.727 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK\" to source memory is 2.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.727 ns altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X52_Y23 4 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.727 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.87 % ) " "Info: Total cell delay = 1.660 ns ( 60.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 39.13 % ) " "Info: Total interconnect delay = 1.067 ns ( 39.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.079 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg 1 MEM M4K_X52_Y23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y23; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|q_a\[4\] 2 MEM M4K_X52_Y23 5 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y23; Fanout = 5; MEM Node = 'altsyncram:MEMORY\|altsyncram_o6t3:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_o6t3.tdf" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/db/altsyncram_o6t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(2.632 ns) 8.079 ns MDR_OUT\[4\] 3 PIN PIN_P24 0 " "Info: 3: + IC(2.454 ns) + CELL(2.632 ns) = 8.079 ns; Loc. = PIN_P24; Fanout = 0; PIN Node = 'MDR_OUT\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] MDR_OUT[4] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.625 ns ( 69.62 % ) " "Info: Total cell delay = 5.625 ns ( 69.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.454 ns ( 30.38 % ) " "Info: Total interconnect delay = 2.454 ns ( 30.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.079 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] MDR_OUT[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.079 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] {} MDR_OUT[4] {} } { 0.000ns 0.000ns 2.454ns } { 0.000ns 2.993ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.727 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.727 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.949ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.079 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] MDR_OUT[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.079 ns" { altsyncram:MEMORY|altsyncram_o6t3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_o6t3:auto_generated|q_a[4] {} MDR_OUT[4] {} } { 0.000ns 0.000ns 2.454ns } { 0.000ns 2.993ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MW RESETN CLOCK -0.989 ns register " "Info: th for register \"MW\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is -0.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 135 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 135; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns MW 3 REG LCFF_X51_Y25_N17 5 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X51_Y25_N17; Fanout = 5; REG Node = 'MW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CLOCK~clkctrl MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.906 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'RESETN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.247 ns) + CELL(0.660 ns) 3.906 ns MW 2 REG LCFF_X51_Y25_N17 5 " "Info: 2: + IC(2.247 ns) + CELL(0.660 ns) = 3.906 ns; Loc. = LCFF_X51_Y25_N17; Fanout = 5; REG Node = 'MW'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { RESETN MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/Mike/Documents/Quartus/Lab 7/scomp.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 42.47 % ) " "Info: Total cell delay = 1.659 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 57.53 % ) " "Info: Total interconnect delay = 2.247 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { RESETN MW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.906 ns" { RESETN MW } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.906 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 2.247ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 26 01:56:24 2015 " "Info: Processing ended: Thu Feb 26 01:56:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
