
stm32f4-disco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009704  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  080098b4  080098b4  000198b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099e0  080099e0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080099e0  080099e0  000199e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099e8  080099e8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099e8  080099e8  000199e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099ec  080099ec  000199ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080099f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007b0  2000007c  08009a6c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000082c  08009a6c  0002082c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c2d7  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000557c  00000000  00000000  0004c383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b38  00000000  00000000  00051900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001928  00000000  00000000  00053438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad81  00000000  00000000  00054d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024ba9  00000000  00000000  0007fae1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea5c7  00000000  00000000  000a468a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018ec51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bf4  00000000  00000000  0018eca4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800989c 	.word	0x0800989c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	0800989c 	.word	0x0800989c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <MX_CRC_Init+0x20>)
 8000ea6:	4a07      	ldr	r2, [pc, #28]	; (8000ec4 <MX_CRC_Init+0x24>)
 8000ea8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000eaa:	4805      	ldr	r0, [pc, #20]	; (8000ec0 <MX_CRC_Init+0x20>)
 8000eac:	f001 ff32 	bl	8002d14 <HAL_CRC_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000eb6:	f000 fe47 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000eba:	bf00      	nop
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	200000d0 	.word	0x200000d0
 8000ec4:	40023000 	.word	0x40023000

08000ec8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0b      	ldr	r2, [pc, #44]	; (8000f04 <HAL_CRC_MspInit+0x3c>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d10d      	bne.n	8000ef6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	4b0a      	ldr	r3, [pc, #40]	; (8000f08 <HAL_CRC_MspInit+0x40>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	4a09      	ldr	r2, [pc, #36]	; (8000f08 <HAL_CRC_MspInit+0x40>)
 8000ee4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <HAL_CRC_MspInit+0x40>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40023000 	.word	0x40023000
 8000f08:	40023800 	.word	0x40023800

08000f0c <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000f10:	4b15      	ldr	r3, [pc, #84]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f12:	4a16      	ldr	r2, [pc, #88]	; (8000f6c <MX_DMA2D_Init+0x60>)
 8000f14:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000f16:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000f3a:	4b0b      	ldr	r3, [pc, #44]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000f40:	4809      	ldr	r0, [pc, #36]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f42:	f001 ff95 	bl	8002e70 <HAL_DMA2D_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000f4c:	f000 fdfc 	bl	8001b48 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000f50:	2101      	movs	r1, #1
 8000f52:	4805      	ldr	r0, [pc, #20]	; (8000f68 <MX_DMA2D_Init+0x5c>)
 8000f54:	f002 f8e6 	bl	8003124 <HAL_DMA2D_ConfigLayer>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000f5e:	f000 fdf3 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200000e4 	.word	0x200000e4
 8000f6c:	4002b000 	.word	0x4002b000

08000f70 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0e      	ldr	r2, [pc, #56]	; (8000fb8 <HAL_DMA2D_MspInit+0x48>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d115      	bne.n	8000fae <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	4b0d      	ldr	r3, [pc, #52]	; (8000fbc <HAL_DMA2D_MspInit+0x4c>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8a:	4a0c      	ldr	r2, [pc, #48]	; (8000fbc <HAL_DMA2D_MspInit+0x4c>)
 8000f8c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f90:	6313      	str	r3, [r2, #48]	; 0x30
 8000f92:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <HAL_DMA2D_MspInit+0x4c>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f9a:	60fb      	str	r3, [r7, #12]
 8000f9c:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2105      	movs	r1, #5
 8000fa2:	205a      	movs	r0, #90	; 0x5a
 8000fa4:	f001 fe8c 	bl	8002cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000fa8:	205a      	movs	r0, #90	; 0x5a
 8000faa:	f001 fea5 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000fae:	bf00      	nop
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	4002b000 	.word	0x4002b000
 8000fbc:	40023800 	.word	0x40023800

08000fc0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
 8000fd4:	615a      	str	r2, [r3, #20]
 8000fd6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	; (8001058 <MX_FMC_Init+0x98>)
 8000fda:	4a20      	ldr	r2, [pc, #128]	; (800105c <MX_FMC_Init+0x9c>)
 8000fdc:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000fde:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <MX_FMC_Init+0x98>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000fe4:	4b1c      	ldr	r3, [pc, #112]	; (8001058 <MX_FMC_Init+0x98>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000fea:	4b1b      	ldr	r3, [pc, #108]	; (8001058 <MX_FMC_Init+0x98>)
 8000fec:	2204      	movs	r2, #4
 8000fee:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000ff0:	4b19      	ldr	r3, [pc, #100]	; (8001058 <MX_FMC_Init+0x98>)
 8000ff2:	2210      	movs	r2, #16
 8000ff4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000ff6:	4b18      	ldr	r3, [pc, #96]	; (8001058 <MX_FMC_Init+0x98>)
 8000ff8:	2240      	movs	r2, #64	; 0x40
 8000ffa:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <MX_FMC_Init+0x98>)
 8000ffe:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001002:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001004:	4b14      	ldr	r3, [pc, #80]	; (8001058 <MX_FMC_Init+0x98>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800100a:	4b13      	ldr	r3, [pc, #76]	; (8001058 <MX_FMC_Init+0x98>)
 800100c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001010:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001012:	4b11      	ldr	r3, [pc, #68]	; (8001058 <MX_FMC_Init+0x98>)
 8001014:	2200      	movs	r2, #0
 8001016:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001018:	4b0f      	ldr	r3, [pc, #60]	; (8001058 <MX_FMC_Init+0x98>)
 800101a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800101e:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001020:	2302      	movs	r3, #2
 8001022:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001024:	2307      	movs	r3, #7
 8001026:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001028:	2304      	movs	r3, #4
 800102a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800102c:	2307      	movs	r3, #7
 800102e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001030:	2303      	movs	r3, #3
 8001032:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001034:	2302      	movs	r3, #2
 8001036:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001038:	2302      	movs	r3, #2
 800103a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800103c:	1d3b      	adds	r3, r7, #4
 800103e:	4619      	mov	r1, r3
 8001040:	4805      	ldr	r0, [pc, #20]	; (8001058 <MX_FMC_Init+0x98>)
 8001042:	f005 f98f 	bl	8006364 <HAL_SDRAM_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800104c:	f000 fd7c 	bl	8001b48 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001050:	bf00      	nop
 8001052:	3720      	adds	r7, #32
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000124 	.word	0x20000124
 800105c:	a0000140 	.word	0xa0000140

08001060 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	60da      	str	r2, [r3, #12]
 8001072:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001074:	4b3b      	ldr	r3, [pc, #236]	; (8001164 <HAL_FMC_MspInit+0x104>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d16f      	bne.n	800115c <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 800107c:	4b39      	ldr	r3, [pc, #228]	; (8001164 <HAL_FMC_MspInit+0x104>)
 800107e:	2201      	movs	r2, #1
 8001080:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	4b38      	ldr	r3, [pc, #224]	; (8001168 <HAL_FMC_MspInit+0x108>)
 8001088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800108a:	4a37      	ldr	r2, [pc, #220]	; (8001168 <HAL_FMC_MspInit+0x108>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	6393      	str	r3, [r2, #56]	; 0x38
 8001092:	4b35      	ldr	r3, [pc, #212]	; (8001168 <HAL_FMC_MspInit+0x108>)
 8001094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	603b      	str	r3, [r7, #0]
 800109c:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800109e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80010a2:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a4:	2302      	movs	r3, #2
 80010a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ac:	2303      	movs	r3, #3
 80010ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010b0:	230c      	movs	r3, #12
 80010b2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80010b4:	1d3b      	adds	r3, r7, #4
 80010b6:	4619      	mov	r1, r3
 80010b8:	482c      	ldr	r0, [pc, #176]	; (800116c <HAL_FMC_MspInit+0x10c>)
 80010ba:	f002 f8c5 	bl	8003248 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80010be:	2301      	movs	r3, #1
 80010c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c2:	2302      	movs	r3, #2
 80010c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ca:	2303      	movs	r3, #3
 80010cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010ce:	230c      	movs	r3, #12
 80010d0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	4619      	mov	r1, r3
 80010d6:	4826      	ldr	r0, [pc, #152]	; (8001170 <HAL_FMC_MspInit+0x110>)
 80010d8:	f002 f8b6 	bl	8003248 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80010dc:	f248 1333 	movw	r3, #33075	; 0x8133
 80010e0:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e2:	2302      	movs	r3, #2
 80010e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ea:	2303      	movs	r3, #3
 80010ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80010ee:	230c      	movs	r3, #12
 80010f0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	4619      	mov	r1, r3
 80010f6:	481f      	ldr	r0, [pc, #124]	; (8001174 <HAL_FMC_MspInit+0x114>)
 80010f8:	f002 f8a6 	bl	8003248 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80010fc:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001100:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001102:	2302      	movs	r3, #2
 8001104:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800110a:	2303      	movs	r3, #3
 800110c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800110e:	230c      	movs	r3, #12
 8001110:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	4619      	mov	r1, r3
 8001116:	4818      	ldr	r0, [pc, #96]	; (8001178 <HAL_FMC_MspInit+0x118>)
 8001118:	f002 f896 	bl	8003248 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 800111c:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001120:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001122:	2302      	movs	r3, #2
 8001124:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800112a:	2303      	movs	r3, #3
 800112c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800112e:	230c      	movs	r3, #12
 8001130:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001132:	1d3b      	adds	r3, r7, #4
 8001134:	4619      	mov	r1, r3
 8001136:	4811      	ldr	r0, [pc, #68]	; (800117c <HAL_FMC_MspInit+0x11c>)
 8001138:	f002 f886 	bl	8003248 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800113c:	2360      	movs	r3, #96	; 0x60
 800113e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001140:	2302      	movs	r3, #2
 8001142:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001148:	2303      	movs	r3, #3
 800114a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800114c:	230c      	movs	r3, #12
 800114e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	4619      	mov	r1, r3
 8001154:	480a      	ldr	r0, [pc, #40]	; (8001180 <HAL_FMC_MspInit+0x120>)
 8001156:	f002 f877 	bl	8003248 <HAL_GPIO_Init>
 800115a:	e000      	b.n	800115e <HAL_FMC_MspInit+0xfe>
    return;
 800115c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000098 	.word	0x20000098
 8001168:	40023800 	.word	0x40023800
 800116c:	40021400 	.word	0x40021400
 8001170:	40020800 	.word	0x40020800
 8001174:	40021800 	.word	0x40021800
 8001178:	40021000 	.word	0x40021000
 800117c:	40020c00 	.word	0x40020c00
 8001180:	40020400 	.word	0x40020400

08001184 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800118c:	f7ff ff68 	bl	8001060 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001190:	bf00      	nop
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08e      	sub	sp, #56	; 0x38
 800119c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
 80011b2:	4b8d      	ldr	r3, [pc, #564]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	4a8c      	ldr	r2, [pc, #560]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011b8:	f043 0310 	orr.w	r3, r3, #16
 80011bc:	6313      	str	r3, [r2, #48]	; 0x30
 80011be:	4b8a      	ldr	r3, [pc, #552]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	f003 0310 	and.w	r3, r3, #16
 80011c6:	623b      	str	r3, [r7, #32]
 80011c8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	61fb      	str	r3, [r7, #28]
 80011ce:	4b86      	ldr	r3, [pc, #536]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a85      	ldr	r2, [pc, #532]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011d4:	f043 0304 	orr.w	r3, r3, #4
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b83      	ldr	r3, [pc, #524]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	61fb      	str	r3, [r7, #28]
 80011e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
 80011ea:	4b7f      	ldr	r3, [pc, #508]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a7e      	ldr	r2, [pc, #504]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011f0:	f043 0320 	orr.w	r3, r3, #32
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b7c      	ldr	r3, [pc, #496]	; (80013e8 <MX_GPIO_Init+0x250>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0320 	and.w	r3, r3, #32
 80011fe:	61bb      	str	r3, [r7, #24]
 8001200:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	4b78      	ldr	r3, [pc, #480]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a77      	ldr	r2, [pc, #476]	; (80013e8 <MX_GPIO_Init+0x250>)
 800120c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b75      	ldr	r3, [pc, #468]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800121a:	617b      	str	r3, [r7, #20]
 800121c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	4b71      	ldr	r3, [pc, #452]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a70      	ldr	r2, [pc, #448]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b6e      	ldr	r3, [pc, #440]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	4b6a      	ldr	r3, [pc, #424]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a69      	ldr	r2, [pc, #420]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b67      	ldr	r3, [pc, #412]	; (80013e8 <MX_GPIO_Init+0x250>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	4b63      	ldr	r3, [pc, #396]	; (80013e8 <MX_GPIO_Init+0x250>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a62      	ldr	r2, [pc, #392]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001260:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b60      	ldr	r3, [pc, #384]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
 8001276:	4b5c      	ldr	r3, [pc, #368]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	4a5b      	ldr	r2, [pc, #364]	; (80013e8 <MX_GPIO_Init+0x250>)
 800127c:	f043 0308 	orr.w	r3, r3, #8
 8001280:	6313      	str	r3, [r2, #48]	; 0x30
 8001282:	4b59      	ldr	r3, [pc, #356]	; (80013e8 <MX_GPIO_Init+0x250>)
 8001284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001286:	f003 0308 	and.w	r3, r3, #8
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SM_IN1_Pin|SM_IN2_Pin|SM_IN3_Pin|SM_IN4_Pin, GPIO_PIN_RESET);
 800128e:	2200      	movs	r2, #0
 8001290:	213c      	movs	r1, #60	; 0x3c
 8001292:	4856      	ldr	r0, [pc, #344]	; (80013ec <MX_GPIO_Init+0x254>)
 8001294:	f002 f984 	bl	80035a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	2116      	movs	r1, #22
 800129c:	4854      	ldr	r0, [pc, #336]	; (80013f0 <MX_GPIO_Init+0x258>)
 800129e:	f002 f97f 	bl	80035a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2180      	movs	r1, #128	; 0x80
 80012a6:	4853      	ldr	r0, [pc, #332]	; (80013f4 <MX_GPIO_Init+0x25c>)
 80012a8:	f002 f97a 	bl	80035a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80012ac:	2200      	movs	r2, #0
 80012ae:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80012b2:	4851      	ldr	r0, [pc, #324]	; (80013f8 <MX_GPIO_Init+0x260>)
 80012b4:	f002 f974 	bl	80035a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80012be:	484f      	ldr	r0, [pc, #316]	; (80013fc <MX_GPIO_Init+0x264>)
 80012c0:	f002 f96e 	bl	80035a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SM_IN1_Pin|SM_IN2_Pin|SM_IN3_Pin|SM_IN4_Pin;
 80012c4:	233c      	movs	r3, #60	; 0x3c
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012d8:	4619      	mov	r1, r3
 80012da:	4844      	ldr	r0, [pc, #272]	; (80013ec <MX_GPIO_Init+0x254>)
 80012dc:	f001 ffb4 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80012e0:	2316      	movs	r3, #22
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e4:	2301      	movs	r3, #1
 80012e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ec:	2300      	movs	r3, #0
 80012ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f4:	4619      	mov	r1, r3
 80012f6:	483e      	ldr	r0, [pc, #248]	; (80013f0 <MX_GPIO_Init+0x258>)
 80012f8:	f001 ffa6 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012fc:	2301      	movs	r3, #1
 80012fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001300:	4b3f      	ldr	r3, [pc, #252]	; (8001400 <MX_GPIO_Init+0x268>)
 8001302:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001304:	2300      	movs	r3, #0
 8001306:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001308:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130c:	4619      	mov	r1, r3
 800130e:	4839      	ldr	r0, [pc, #228]	; (80013f4 <MX_GPIO_Init+0x25c>)
 8001310:	f001 ff9a 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|TP_INT1_Pin;
 8001314:	f248 0302 	movw	r3, #32770	; 0x8002
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800131a:	4b3a      	ldr	r3, [pc, #232]	; (8001404 <MX_GPIO_Init+0x26c>)
 800131c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001322:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001326:	4619      	mov	r1, r3
 8001328:	4832      	ldr	r0, [pc, #200]	; (80013f4 <MX_GPIO_Init+0x25c>)
 800132a:	f001 ff8d 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800132e:	2380      	movs	r3, #128	; 0x80
 8001330:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001332:	2301      	movs	r3, #1
 8001334:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001336:	2300      	movs	r3, #0
 8001338:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133a:	2300      	movs	r3, #0
 800133c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001342:	4619      	mov	r1, r3
 8001344:	482b      	ldr	r0, [pc, #172]	; (80013f4 <MX_GPIO_Init+0x25c>)
 8001346:	f001 ff7f 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800134a:	2320      	movs	r3, #32
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800134e:	4b2d      	ldr	r3, [pc, #180]	; (8001404 <MX_GPIO_Init+0x26c>)
 8001350:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001356:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135a:	4619      	mov	r1, r3
 800135c:	4824      	ldr	r0, [pc, #144]	; (80013f0 <MX_GPIO_Init+0x258>)
 800135e:	f001 ff73 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001362:	2304      	movs	r3, #4
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001366:	2300      	movs	r3, #0
 8001368:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800136e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001372:	4619      	mov	r1, r3
 8001374:	4824      	ldr	r0, [pc, #144]	; (8001408 <MX_GPIO_Init+0x270>)
 8001376:	f001 ff67 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 800137a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800137e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001380:	2300      	movs	r3, #0
 8001382:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001388:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138c:	4619      	mov	r1, r3
 800138e:	481a      	ldr	r0, [pc, #104]	; (80013f8 <MX_GPIO_Init+0x260>)
 8001390:	f001 ff5a 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001394:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	2301      	movs	r3, #1
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139e:	2300      	movs	r3, #0
 80013a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a2:	2300      	movs	r3, #0
 80013a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013aa:	4619      	mov	r1, r3
 80013ac:	4812      	ldr	r0, [pc, #72]	; (80013f8 <MX_GPIO_Init+0x260>)
 80013ae:	f001 ff4b 	bl	8003248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80013b2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c8:	4619      	mov	r1, r3
 80013ca:	480c      	ldr	r0, [pc, #48]	; (80013fc <MX_GPIO_Init+0x264>)
 80013cc:	f001 ff3c 	bl	8003248 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2100      	movs	r1, #0
 80013d4:	2006      	movs	r0, #6
 80013d6:	f001 fc73 	bl	8002cc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80013da:	2006      	movs	r0, #6
 80013dc:	f001 fc8c 	bl	8002cf8 <HAL_NVIC_EnableIRQ>

}
 80013e0:	bf00      	nop
 80013e2:	3738      	adds	r7, #56	; 0x38
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40021000 	.word	0x40021000
 80013f0:	40020800 	.word	0x40020800
 80013f4:	40020000 	.word	0x40020000
 80013f8:	40020c00 	.word	0x40020c00
 80013fc:	40021800 	.word	0x40021800
 8001400:	10110000 	.word	0x10110000
 8001404:	10120000 	.word	0x10120000
 8001408:	40020400 	.word	0x40020400

0800140c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
	//HAL_UART_Transmit_IT(&huart5, Tx_data.buff, Tx_data.len);

	//TX_send_Int(10);

	HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001416:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800141a:	4805      	ldr	r0, [pc, #20]	; (8001430 <HAL_GPIO_EXTI_Callback+0x24>)
 800141c:	f002 f8d9 	bl	80035d2 <HAL_GPIO_TogglePin>
	//printf("test!!\n");

	runMotor_f=1;
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <HAL_GPIO_EXTI_Callback+0x28>)
 8001422:	2201      	movs	r2, #1
 8001424:	701a      	strb	r2, [r3, #0]


}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40021800 	.word	0x40021800
 8001434:	200000c8 	.word	0x200000c8

08001438 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800143c:	4b1b      	ldr	r3, [pc, #108]	; (80014ac <MX_I2C3_Init+0x74>)
 800143e:	4a1c      	ldr	r2, [pc, #112]	; (80014b0 <MX_I2C3_Init+0x78>)
 8001440:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001442:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <MX_I2C3_Init+0x74>)
 8001444:	4a1b      	ldr	r2, [pc, #108]	; (80014b4 <MX_I2C3_Init+0x7c>)
 8001446:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <MX_I2C3_Init+0x74>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800144e:	4b17      	ldr	r3, [pc, #92]	; (80014ac <MX_I2C3_Init+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001454:	4b15      	ldr	r3, [pc, #84]	; (80014ac <MX_I2C3_Init+0x74>)
 8001456:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800145a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <MX_I2C3_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <MX_I2C3_Init+0x74>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001468:	4b10      	ldr	r3, [pc, #64]	; (80014ac <MX_I2C3_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800146e:	4b0f      	ldr	r3, [pc, #60]	; (80014ac <MX_I2C3_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001474:	480d      	ldr	r0, [pc, #52]	; (80014ac <MX_I2C3_Init+0x74>)
 8001476:	f003 fbe9 	bl	8004c4c <HAL_I2C_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001480:	f000 fb62 	bl	8001b48 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001484:	2100      	movs	r1, #0
 8001486:	4809      	ldr	r0, [pc, #36]	; (80014ac <MX_I2C3_Init+0x74>)
 8001488:	f003 fd24 	bl	8004ed4 <HAL_I2CEx_ConfigAnalogFilter>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001492:	f000 fb59 	bl	8001b48 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001496:	2100      	movs	r1, #0
 8001498:	4804      	ldr	r0, [pc, #16]	; (80014ac <MX_I2C3_Init+0x74>)
 800149a:	f003 fd57 	bl	8004f4c <HAL_I2CEx_ConfigDigitalFilter>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80014a4:	f000 fb50 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80014a8:	bf00      	nop
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000158 	.word	0x20000158
 80014b0:	40005c00 	.word	0x40005c00
 80014b4:	000186a0 	.word	0x000186a0

080014b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	; 0x28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a29      	ldr	r2, [pc, #164]	; (800157c <HAL_I2C_MspInit+0xc4>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d14b      	bne.n	8001572 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
 80014de:	4b28      	ldr	r3, [pc, #160]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a27      	ldr	r2, [pc, #156]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 80014e4:	f043 0304 	orr.w	r3, r3, #4
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b25      	ldr	r3, [pc, #148]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0304 	and.w	r3, r3, #4
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	4b21      	ldr	r3, [pc, #132]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a20      	ldr	r2, [pc, #128]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001512:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001518:	2312      	movs	r3, #18
 800151a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800151c:	2301      	movs	r3, #1
 800151e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001520:	2300      	movs	r3, #0
 8001522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001524:	2304      	movs	r3, #4
 8001526:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	4815      	ldr	r0, [pc, #84]	; (8001584 <HAL_I2C_MspInit+0xcc>)
 8001530:	f001 fe8a 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001534:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001538:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800153a:	2312      	movs	r3, #18
 800153c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800153e:	2301      	movs	r3, #1
 8001540:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001542:	2300      	movs	r3, #0
 8001544:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001546:	2304      	movs	r3, #4
 8001548:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800154a:	f107 0314 	add.w	r3, r7, #20
 800154e:	4619      	mov	r1, r3
 8001550:	480d      	ldr	r0, [pc, #52]	; (8001588 <HAL_I2C_MspInit+0xd0>)
 8001552:	f001 fe79 	bl	8003248 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001556:	2300      	movs	r3, #0
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	4b09      	ldr	r3, [pc, #36]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 800155c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800155e:	4a08      	ldr	r2, [pc, #32]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 8001560:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001564:	6413      	str	r3, [r2, #64]	; 0x40
 8001566:	4b06      	ldr	r3, [pc, #24]	; (8001580 <HAL_I2C_MspInit+0xc8>)
 8001568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800156e:	60bb      	str	r3, [r7, #8]
 8001570:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001572:	bf00      	nop
 8001574:	3728      	adds	r7, #40	; 0x28
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40005c00 	.word	0x40005c00
 8001580:	40023800 	.word	0x40023800
 8001584:	40020800 	.word	0x40020800
 8001588:	40020000 	.word	0x40020000

0800158c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08e      	sub	sp, #56	; 0x38
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	2234      	movs	r2, #52	; 0x34
 8001596:	2100      	movs	r1, #0
 8001598:	4618      	mov	r0, r3
 800159a:	f007 f86b 	bl	8008674 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800159e:	4b39      	ldr	r3, [pc, #228]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015a0:	4a39      	ldr	r2, [pc, #228]	; (8001688 <MX_LTDC_Init+0xfc>)
 80015a2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80015a4:	4b37      	ldr	r3, [pc, #220]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80015aa:	4b36      	ldr	r3, [pc, #216]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80015b0:	4b34      	ldr	r3, [pc, #208]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80015b6:	4b33      	ldr	r3, [pc, #204]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80015bc:	4b31      	ldr	r3, [pc, #196]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015be:	2209      	movs	r2, #9
 80015c0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80015c2:	4b30      	ldr	r3, [pc, #192]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80015c8:	4b2e      	ldr	r3, [pc, #184]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015ca:	221d      	movs	r2, #29
 80015cc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80015ce:	4b2d      	ldr	r3, [pc, #180]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015d0:	2203      	movs	r2, #3
 80015d2:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80015d4:	4b2b      	ldr	r3, [pc, #172]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015d6:	f240 120d 	movw	r2, #269	; 0x10d
 80015da:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80015dc:	4b29      	ldr	r3, [pc, #164]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015de:	f240 1243 	movw	r2, #323	; 0x143
 80015e2:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 80015e4:	4b27      	ldr	r3, [pc, #156]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015e6:	f240 1217 	movw	r2, #279	; 0x117
 80015ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 80015ec:	4b25      	ldr	r3, [pc, #148]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015ee:	f240 1247 	movw	r2, #327	; 0x147
 80015f2:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80015f4:	4b23      	ldr	r3, [pc, #140]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80015fc:	4b21      	ldr	r3, [pc, #132]	; (8001684 <MX_LTDC_Init+0xf8>)
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001604:	4b1f      	ldr	r3, [pc, #124]	; (8001684 <MX_LTDC_Init+0xf8>)
 8001606:	2200      	movs	r2, #0
 8001608:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800160c:	481d      	ldr	r0, [pc, #116]	; (8001684 <MX_LTDC_Init+0xf8>)
 800160e:	f003 fcdd 	bl	8004fcc <HAL_LTDC_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001618:	f000 fa96 	bl	8001b48 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8001620:	23f0      	movs	r3, #240	; 0xf0
 8001622:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8001628:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800162c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800162e:	2302      	movs	r3, #2
 8001630:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001632:	23ff      	movs	r3, #255	; 0xff
 8001634:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800163a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800163e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001640:	2307      	movs	r3, #7
 8001642:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001644:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8001648:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 800164a:	23f0      	movs	r3, #240	; 0xf0
 800164c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 800164e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001652:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001654:	2300      	movs	r3, #0
 8001656:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	2200      	movs	r2, #0
 800166a:	4619      	mov	r1, r3
 800166c:	4805      	ldr	r0, [pc, #20]	; (8001684 <MX_LTDC_Init+0xf8>)
 800166e:	f003 fe3f 	bl	80052f0 <HAL_LTDC_ConfigLayer>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 8001678:	f000 fa66 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800167c:	bf00      	nop
 800167e:	3738      	adds	r7, #56	; 0x38
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200001ac 	.word	0x200001ac
 8001688:	40016800 	.word	0x40016800

0800168c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b08e      	sub	sp, #56	; 0x38
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001694:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a7b      	ldr	r2, [pc, #492]	; (8001898 <HAL_LTDC_MspInit+0x20c>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	f040 80f0 	bne.w	8001890 <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	623b      	str	r3, [r7, #32]
 80016b4:	4b79      	ldr	r3, [pc, #484]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b8:	4a78      	ldr	r2, [pc, #480]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80016be:	6453      	str	r3, [r2, #68]	; 0x44
 80016c0:	4b76      	ldr	r3, [pc, #472]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80016c8:	623b      	str	r3, [r7, #32]
 80016ca:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016cc:	2300      	movs	r3, #0
 80016ce:	61fb      	str	r3, [r7, #28]
 80016d0:	4b72      	ldr	r3, [pc, #456]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d4:	4a71      	ldr	r2, [pc, #452]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016d6:	f043 0320 	orr.w	r3, r3, #32
 80016da:	6313      	str	r3, [r2, #48]	; 0x30
 80016dc:	4b6f      	ldr	r3, [pc, #444]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e0:	f003 0320 	and.w	r3, r3, #32
 80016e4:	61fb      	str	r3, [r7, #28]
 80016e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e8:	2300      	movs	r3, #0
 80016ea:	61bb      	str	r3, [r7, #24]
 80016ec:	4b6b      	ldr	r3, [pc, #428]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f0:	4a6a      	ldr	r2, [pc, #424]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6313      	str	r3, [r2, #48]	; 0x30
 80016f8:	4b68      	ldr	r3, [pc, #416]	; (800189c <HAL_LTDC_MspInit+0x210>)
 80016fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fc:	f003 0301 	and.w	r3, r3, #1
 8001700:	61bb      	str	r3, [r7, #24]
 8001702:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
 8001708:	4b64      	ldr	r3, [pc, #400]	; (800189c <HAL_LTDC_MspInit+0x210>)
 800170a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170c:	4a63      	ldr	r2, [pc, #396]	; (800189c <HAL_LTDC_MspInit+0x210>)
 800170e:	f043 0302 	orr.w	r3, r3, #2
 8001712:	6313      	str	r3, [r2, #48]	; 0x30
 8001714:	4b61      	ldr	r3, [pc, #388]	; (800189c <HAL_LTDC_MspInit+0x210>)
 8001716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001718:	f003 0302 	and.w	r3, r3, #2
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001720:	2300      	movs	r3, #0
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	4b5d      	ldr	r3, [pc, #372]	; (800189c <HAL_LTDC_MspInit+0x210>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001728:	4a5c      	ldr	r2, [pc, #368]	; (800189c <HAL_LTDC_MspInit+0x210>)
 800172a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800172e:	6313      	str	r3, [r2, #48]	; 0x30
 8001730:	4b5a      	ldr	r3, [pc, #360]	; (800189c <HAL_LTDC_MspInit+0x210>)
 8001732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001738:	613b      	str	r3, [r7, #16]
 800173a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	4b56      	ldr	r3, [pc, #344]	; (800189c <HAL_LTDC_MspInit+0x210>)
 8001742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001744:	4a55      	ldr	r2, [pc, #340]	; (800189c <HAL_LTDC_MspInit+0x210>)
 8001746:	f043 0304 	orr.w	r3, r3, #4
 800174a:	6313      	str	r3, [r2, #48]	; 0x30
 800174c:	4b53      	ldr	r3, [pc, #332]	; (800189c <HAL_LTDC_MspInit+0x210>)
 800174e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001750:	f003 0304 	and.w	r3, r3, #4
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001758:	2300      	movs	r3, #0
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	4b4f      	ldr	r3, [pc, #316]	; (800189c <HAL_LTDC_MspInit+0x210>)
 800175e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001760:	4a4e      	ldr	r2, [pc, #312]	; (800189c <HAL_LTDC_MspInit+0x210>)
 8001762:	f043 0308 	orr.w	r3, r3, #8
 8001766:	6313      	str	r3, [r2, #48]	; 0x30
 8001768:	4b4c      	ldr	r3, [pc, #304]	; (800189c <HAL_LTDC_MspInit+0x210>)
 800176a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176c:	f003 0308 	and.w	r3, r3, #8
 8001770:	60bb      	str	r3, [r7, #8]
 8001772:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001774:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001778:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2302      	movs	r3, #2
 800177c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001786:	230e      	movs	r3, #14
 8001788:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800178a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800178e:	4619      	mov	r1, r3
 8001790:	4843      	ldr	r0, [pc, #268]	; (80018a0 <HAL_LTDC_MspInit+0x214>)
 8001792:	f001 fd59 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001796:	f641 0358 	movw	r3, #6232	; 0x1858
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179c:	2302      	movs	r3, #2
 800179e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a4:	2300      	movs	r3, #0
 80017a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017a8:	230e      	movs	r3, #14
 80017aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017b0:	4619      	mov	r1, r3
 80017b2:	483c      	ldr	r0, [pc, #240]	; (80018a4 <HAL_LTDC_MspInit+0x218>)
 80017b4:	f001 fd48 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80017b8:	2303      	movs	r3, #3
 80017ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c4:	2300      	movs	r3, #0
 80017c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80017c8:	2309      	movs	r3, #9
 80017ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017d0:	4619      	mov	r1, r3
 80017d2:	4835      	ldr	r0, [pc, #212]	; (80018a8 <HAL_LTDC_MspInit+0x21c>)
 80017d4:	f001 fd38 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80017d8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017de:	2302      	movs	r3, #2
 80017e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	2300      	movs	r3, #0
 80017e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e6:	2300      	movs	r3, #0
 80017e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017ea:	230e      	movs	r3, #14
 80017ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f2:	4619      	mov	r1, r3
 80017f4:	482c      	ldr	r0, [pc, #176]	; (80018a8 <HAL_LTDC_MspInit+0x21c>)
 80017f6:	f001 fd27 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80017fa:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2300      	movs	r3, #0
 800180a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800180c:	230e      	movs	r3, #14
 800180e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001810:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001814:	4619      	mov	r1, r3
 8001816:	4825      	ldr	r0, [pc, #148]	; (80018ac <HAL_LTDC_MspInit+0x220>)
 8001818:	f001 fd16 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800181c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800182e:	230e      	movs	r3, #14
 8001830:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001832:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001836:	4619      	mov	r1, r3
 8001838:	481d      	ldr	r0, [pc, #116]	; (80018b0 <HAL_LTDC_MspInit+0x224>)
 800183a:	f001 fd05 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800183e:	2348      	movs	r3, #72	; 0x48
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001842:	2302      	movs	r3, #2
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184a:	2300      	movs	r3, #0
 800184c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800184e:	230e      	movs	r3, #14
 8001850:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001852:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001856:	4619      	mov	r1, r3
 8001858:	4816      	ldr	r0, [pc, #88]	; (80018b4 <HAL_LTDC_MspInit+0x228>)
 800185a:	f001 fcf5 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800185e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001864:	2302      	movs	r3, #2
 8001866:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186c:	2300      	movs	r3, #0
 800186e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001870:	2309      	movs	r3, #9
 8001872:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001878:	4619      	mov	r1, r3
 800187a:	480c      	ldr	r0, [pc, #48]	; (80018ac <HAL_LTDC_MspInit+0x220>)
 800187c:	f001 fce4 	bl	8003248 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001880:	2200      	movs	r2, #0
 8001882:	2105      	movs	r1, #5
 8001884:	2058      	movs	r0, #88	; 0x58
 8001886:	f001 fa1b 	bl	8002cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800188a:	2058      	movs	r0, #88	; 0x58
 800188c:	f001 fa34 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001890:	bf00      	nop
 8001892:	3738      	adds	r7, #56	; 0x38
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40016800 	.word	0x40016800
 800189c:	40023800 	.word	0x40023800
 80018a0:	40021400 	.word	0x40021400
 80018a4:	40020000 	.word	0x40020000
 80018a8:	40020400 	.word	0x40020400
 80018ac:	40021800 	.word	0x40021800
 80018b0:	40020800 	.word	0x40020800
 80018b4:	40020c00 	.word	0x40020c00

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b5b0      	push	{r4, r5, r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018be:	f001 f8e1 	bl	8002a84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c2:	f000 f87b 	bl	80019bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c6:	f7ff fc67 	bl	8001198 <MX_GPIO_Init>
  MX_CRC_Init();
 80018ca:	f7ff fae9 	bl	8000ea0 <MX_CRC_Init>
  MX_DMA2D_Init();
 80018ce:	f7ff fb1d 	bl	8000f0c <MX_DMA2D_Init>
  MX_FMC_Init();
 80018d2:	f7ff fb75 	bl	8000fc0 <MX_FMC_Init>
  MX_I2C3_Init();
 80018d6:	f7ff fdaf 	bl	8001438 <MX_I2C3_Init>
  MX_LTDC_Init();
 80018da:	f7ff fe57 	bl	800158c <MX_LTDC_Init>
  MX_SPI5_Init();
 80018de:	f000 fa5f 	bl	8001da0 <MX_SPI5_Init>
  MX_TIM1_Init();
 80018e2:	f000 fe39 	bl	8002558 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80018e6:	f000 ff23 	bl	8002730 <MX_USART1_UART_Init>
  MX_UART5_Init();
 80018ea:	f000 fef7 	bl	80026dc <MX_UART5_Init>
  MX_USB_OTG_HS_HCD_Init();
 80018ee:	f001 f815 	bl	800291c <MX_USB_OTG_HS_HCD_Init>
  MX_TIM7_Init();
 80018f2:	f000 fe81 	bl	80025f8 <MX_TIM7_Init>
  RetargetInit(&huart5);
 80018f6:	4827      	ldr	r0, [pc, #156]	; (8001994 <main+0xdc>)
 80018f8:	f000 f98c 	bl	8001c14 <RetargetInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint8_t str[]="Hello world!!!!!";
 80018fc:	4b26      	ldr	r3, [pc, #152]	; (8001998 <main+0xe0>)
 80018fe:	1d3c      	adds	r4, r7, #4
 8001900:	461d      	mov	r5, r3
 8001902:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001904:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001906:	682b      	ldr	r3, [r5, #0]
 8001908:	7023      	strb	r3, [r4, #0]
  uint8_t len = (sizeof(str)/sizeof(str[0]))-1;
 800190a:	2310      	movs	r3, #16
 800190c:	75fb      	strb	r3, [r7, #23]

  Tx_data.len=len;
 800190e:	4a23      	ldr	r2, [pc, #140]	; (800199c <main+0xe4>)
 8001910:	7dfb      	ldrb	r3, [r7, #23]
 8001912:	7013      	strb	r3, [r2, #0]
  Tx_data.buff=str;
 8001914:	4a21      	ldr	r2, [pc, #132]	; (800199c <main+0xe4>)
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	6053      	str	r3, [r2, #4]


  Ser_Queue.Front=-1;
 800191a:	4b21      	ldr	r3, [pc, #132]	; (80019a0 <main+0xe8>)
 800191c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001920:	801a      	strh	r2, [r3, #0]
  Ser_Queue.Rear=-1;
 8001922:	4b1f      	ldr	r3, [pc, #124]	; (80019a0 <main+0xe8>)
 8001924:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001928:	805a      	strh	r2, [r3, #2]

  HAL_UART_Receive_IT(&huart5, rec_buff, 1);
 800192a:	2201      	movs	r2, #1
 800192c:	491d      	ldr	r1, [pc, #116]	; (80019a4 <main+0xec>)
 800192e:	4819      	ldr	r0, [pc, #100]	; (8001994 <main+0xdc>)
 8001930:	f005 fc48 	bl	80071c4 <HAL_UART_Receive_IT>
 // uint16_t c=0;
  motor_param.accel=50;
 8001934:	4b1c      	ldr	r3, [pc, #112]	; (80019a8 <main+0xf0>)
 8001936:	2232      	movs	r2, #50	; 0x32
 8001938:	805a      	strh	r2, [r3, #2]
  motor_param.decel=50;
 800193a:	4b1b      	ldr	r3, [pc, #108]	; (80019a8 <main+0xf0>)
 800193c:	2232      	movs	r2, #50	; 0x32
 800193e:	809a      	strh	r2, [r3, #4]
  motor_param.speed=100;
 8001940:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <main+0xf0>)
 8001942:	2264      	movs	r2, #100	; 0x64
 8001944:	801a      	strh	r2, [r3, #0]
  motor_param.steps=4096;
 8001946:	4b18      	ldr	r3, [pc, #96]	; (80019a8 <main+0xf0>)
 8001948:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800194c:	80da      	strh	r2, [r3, #6]
//	  HAL_Delay(1000);
//
//	  //HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
//	  LD3_GPIO_Port->BSRR|=(uint32_t)LD3_Pin<<16;
//	  HAL_Delay(1000);
	  if (buff_is_ready())
 800194e:	f000 f8b9 	bl	8001ac4 <buff_is_ready>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d010      	beq.n	800197a <main+0xc2>
	  {
		  printf("reply : ");
 8001958:	4814      	ldr	r0, [pc, #80]	; (80019ac <main+0xf4>)
 800195a:	f006 fe93 	bl	8008684 <iprintf>
		  HAL_UART_Transmit_IT(&huart5,Ser_Queue.Buffer, Ser_Queue.Rear+1);
 800195e:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <main+0xe8>)
 8001960:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001964:	b29b      	uxth	r3, r3
 8001966:	3301      	adds	r3, #1
 8001968:	b29b      	uxth	r3, r3
 800196a:	461a      	mov	r2, r3
 800196c:	4910      	ldr	r1, [pc, #64]	; (80019b0 <main+0xf8>)
 800196e:	4809      	ldr	r0, [pc, #36]	; (8001994 <main+0xdc>)
 8001970:	f005 fbe3 	bl	800713a <HAL_UART_Transmit_IT>
		  reset_Queue(&Ser_Queue);
 8001974:	480a      	ldr	r0, [pc, #40]	; (80019a0 <main+0xe8>)
 8001976:	f000 f90d 	bl	8001b94 <reset_Queue>
	  }
	  if (runMotor_f)
 800197a:	4b0e      	ldr	r3, [pc, #56]	; (80019b4 <main+0xfc>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0e5      	beq.n	800194e <main+0x96>
	  {
		  runStepper(&motor_data, &motor_param);
 8001982:	4909      	ldr	r1, [pc, #36]	; (80019a8 <main+0xf0>)
 8001984:	480c      	ldr	r0, [pc, #48]	; (80019b8 <main+0x100>)
 8001986:	f000 faef 	bl	8001f68 <runStepper>
		  runMotor_f=0;
 800198a:	4b0a      	ldr	r3, [pc, #40]	; (80019b4 <main+0xfc>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
	  if (buff_is_ready())
 8001990:	e7dd      	b.n	800194e <main+0x96>
 8001992:	bf00      	nop
 8001994:	2000048c 	.word	0x2000048c
 8001998:	080098c0 	.word	0x080098c0
 800199c:	200000d8 	.word	0x200000d8
 80019a0:	20000254 	.word	0x20000254
 80019a4:	200000cc 	.word	0x200000cc
 80019a8:	2000009c 	.word	0x2000009c
 80019ac:	080098b4 	.word	0x080098b4
 80019b0:	20000258 	.word	0x20000258
 80019b4:	200000c8 	.word	0x200000c8
 80019b8:	200000a4 	.word	0x200000a4

080019bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b0a0      	sub	sp, #128	; 0x80
 80019c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019c6:	2230      	movs	r2, #48	; 0x30
 80019c8:	2100      	movs	r1, #0
 80019ca:	4618      	mov	r0, r3
 80019cc:	f006 fe52 	bl	8008674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019e0:	f107 030c 	add.w	r3, r7, #12
 80019e4:	2230      	movs	r2, #48	; 0x30
 80019e6:	2100      	movs	r1, #0
 80019e8:	4618      	mov	r0, r3
 80019ea:	f006 fe43 	bl	8008674 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	60bb      	str	r3, [r7, #8]
 80019f2:	4b32      	ldr	r3, [pc, #200]	; (8001abc <SystemClock_Config+0x100>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	4a31      	ldr	r2, [pc, #196]	; (8001abc <SystemClock_Config+0x100>)
 80019f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019fc:	6413      	str	r3, [r2, #64]	; 0x40
 80019fe:	4b2f      	ldr	r3, [pc, #188]	; (8001abc <SystemClock_Config+0x100>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	4b2c      	ldr	r3, [pc, #176]	; (8001ac0 <SystemClock_Config+0x104>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a16:	4a2a      	ldr	r2, [pc, #168]	; (8001ac0 <SystemClock_Config+0x104>)
 8001a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a1c:	6013      	str	r3, [r2, #0]
 8001a1e:	4b28      	ldr	r3, [pc, #160]	; (8001ac0 <SystemClock_Config+0x104>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a32:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a34:	2302      	movs	r3, #2
 8001a36:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a38:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a3e:	2304      	movs	r3, #4
 8001a40:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a42:	2348      	movs	r3, #72	; 0x48
 8001a44:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a46:	2302      	movs	r3, #2
 8001a48:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a4e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a52:	4618      	mov	r0, r3
 8001a54:	f003 fe22 	bl	800569c <HAL_RCC_OscConfig>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001a5e:	f000 f873 	bl	8001b48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a62:	230f      	movs	r3, #15
 8001a64:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a66:	2302      	movs	r3, #2
 8001a68:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a72:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a74:	2300      	movs	r3, #0
 8001a76:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a78:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a7c:	2102      	movs	r1, #2
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f004 f884 	bl	8005b8c <HAL_RCC_ClockConfig>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001a8a:	f000 f85d 	bl	8001b48 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001a8e:	2308      	movs	r3, #8
 8001a90:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001a92:	2332      	movs	r3, #50	; 0x32
 8001a94:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001a96:	2302      	movs	r3, #2
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a9e:	f107 030c 	add.w	r3, r7, #12
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f004 faa0 	bl	8005fe8 <HAL_RCCEx_PeriphCLKConfig>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001aae:	f000 f84b 	bl	8001b48 <Error_Handler>
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3780      	adds	r7, #128	; 0x80
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40007000 	.word	0x40007000

08001ac4 <buff_is_ready>:

/* USER CODE BEGIN 4 */

uint8_t buff_is_ready(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
	if(Ser_Queue.Buffer[Ser_Queue.Rear]=='\n')
 8001ac8:	4b08      	ldr	r3, [pc, #32]	; (8001aec <buff_is_ready+0x28>)
 8001aca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	4b06      	ldr	r3, [pc, #24]	; (8001aec <buff_is_ready+0x28>)
 8001ad2:	4413      	add	r3, r2
 8001ad4:	791b      	ldrb	r3, [r3, #4]
 8001ad6:	2b0a      	cmp	r3, #10
 8001ad8:	d101      	bne.n	8001ade <buff_is_ready+0x1a>
	{
		return 1;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <buff_is_ready+0x1c>

	}
	return 0;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	20000254 	.word	0x20000254

08001af0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a0e      	ldr	r2, [pc, #56]	; (8001b38 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d101      	bne.n	8001b06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b02:	f000 ffe1 	bl	8002ac8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM7)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a0c      	ldr	r2, [pc, #48]	; (8001b3c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d10e      	bne.n	8001b2e <HAL_TIM_PeriodElapsedCallback+0x3e>
  {

	  updateStepper(&motor_data);
 8001b10:	480b      	ldr	r0, [pc, #44]	; (8001b40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001b12:	f000 fb07 	bl	8002124 <updateStepper>
	  printf("step delay : %d set count :%d state : %d\r\n", motor_data.step_delay, motor_data.step_count, motor_data.state);
 8001b16:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001b18:	885b      	ldrh	r3, [r3, #2]
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001b1e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001b22:	461a      	mov	r2, r3
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001b26:	7c5b      	ldrb	r3, [r3, #17]
 8001b28:	4806      	ldr	r0, [pc, #24]	; (8001b44 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b2a:	f006 fdab 	bl	8008684 <iprintf>

  }

  /* USER CODE END Callback 1 */
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40001000 	.word	0x40001000
 8001b3c:	40001400 	.word	0x40001400
 8001b40:	200000a4 	.word	0x200000a4
 8001b44:	080098d4 	.word	0x080098d4

08001b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4c:	b672      	cpsid	i
}
 8001b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b50:	e7fe      	b.n	8001b50 <Error_Handler+0x8>

08001b52 <isQ_Full>:

#include "queue.h"


uint8_t isQ_Full(Queue *Q)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
	if ((Q->Front==Q->Rear+1)||(Q->Front==0&&Q->Rear==SIZE-1))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b60:	461a      	mov	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d009      	beq.n	8001b82 <isQ_Full+0x30>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d106      	bne.n	8001b86 <isQ_Full+0x34>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b7e:	2bff      	cmp	r3, #255	; 0xff
 8001b80:	d101      	bne.n	8001b86 <isQ_Full+0x34>
	{
		return 1;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e000      	b.n	8001b88 <isQ_Full+0x36>
	}
	return 0;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <reset_Queue>:
	return 0;

}

void reset_Queue(Queue *Q)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
	Q->Front=-1;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ba2:	801a      	strh	r2, [r3, #0]
	Q->Rear=-1;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001baa:	805a      	strh	r2, [r3, #2]
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <enQueue>:


void enQueue(Queue *Q,uint8_t element)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	70fb      	strb	r3, [r7, #3]
	if (!isQ_Full(Q))
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ffc4 	bl	8001b52 <isQ_Full>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d11c      	bne.n	8001c0a <enQueue+0x52>
	{
		if (Q->Front==-1){Q->Front=0;}
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bda:	d102      	bne.n	8001be2 <enQueue+0x2a>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	801a      	strh	r2, [r3, #0]

		Q->Rear= (Q->Rear+1)%SIZE;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001be8:	3301      	adds	r3, #1
 8001bea:	425a      	negs	r2, r3
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	bf58      	it	pl
 8001bf2:	4253      	negpl	r3, r2
 8001bf4:	b21a      	sxth	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	805a      	strh	r2, [r3, #2]
		Q->Buffer[Q->Rear]= element;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c00:	461a      	mov	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4413      	add	r3, r2
 8001c06:	78fa      	ldrb	r2, [r7, #3]
 8001c08:	711a      	strb	r2, [r3, #4]


	}

}
 8001c0a:	bf00      	nop
 8001c0c:	3708      	adds	r7, #8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
	...

08001c14 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001c1c:	4a07      	ldr	r2, [pc, #28]	; (8001c3c <RetargetInit+0x28>)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001c22:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <RetargetInit+0x2c>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	6898      	ldr	r0, [r3, #8]
 8001c28:	2300      	movs	r3, #0
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	f006 fd41 	bl	80086b4 <setvbuf>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000358 	.word	0x20000358
 8001c40:	20000014 	.word	0x20000014

08001c44 <_isatty>:

int _isatty(int fd) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	db04      	blt.n	8001c5c <_isatty+0x18>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	dc01      	bgt.n	8001c5c <_isatty+0x18>
    return 1;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e005      	b.n	8001c68 <_isatty+0x24>

  errno = EBADF;
 8001c5c:	f006 fce0 	bl	8008620 <__errno>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2209      	movs	r2, #9
 8001c64:	601a      	str	r2, [r3, #0]
  return 0;
 8001c66:	2300      	movs	r3, #0
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <_write>:

int _write(int fd, char* ptr, int len) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d002      	beq.n	8001c88 <_write+0x18>
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d111      	bne.n	8001cac <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001c88:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <_write+0x54>)
 8001c8a:	6818      	ldr	r0, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	b29a      	uxth	r2, r3
 8001c90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c94:	68b9      	ldr	r1, [r7, #8]
 8001c96:	f005 f91c 	bl	8006ed2 <HAL_UART_Transmit>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001c9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d101      	bne.n	8001ca8 <_write+0x38>
      return len;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	e008      	b.n	8001cba <_write+0x4a>
    else
      return EIO;
 8001ca8:	2305      	movs	r3, #5
 8001caa:	e006      	b.n	8001cba <_write+0x4a>
  }
  errno = EBADF;
 8001cac:	f006 fcb8 	bl	8008620 <__errno>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2209      	movs	r2, #9
 8001cb4:	601a      	str	r2, [r3, #0]
  return -1;
 8001cb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3718      	adds	r7, #24
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	20000358 	.word	0x20000358

08001cc8 <_close>:

int _close(int fd) {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	db04      	blt.n	8001ce0 <_close+0x18>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	dc01      	bgt.n	8001ce0 <_close+0x18>
    return 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e006      	b.n	8001cee <_close+0x26>

  errno = EBADF;
 8001ce0:	f006 fc9e 	bl	8008620 <__errno>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2209      	movs	r2, #9
 8001ce8:	601a      	str	r2, [r3, #0]
  return -1;
 8001cea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001d02:	f006 fc8d 	bl	8008620 <__errno>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2209      	movs	r2, #9
 8001d0a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <_read>:

int _read(int fd, char* ptr, int len) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d110      	bne.n	8001d4c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <_read+0x4c>)
 8001d2c:	6818      	ldr	r0, [r3, #0]
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d32:	2201      	movs	r2, #1
 8001d34:	68b9      	ldr	r1, [r7, #8]
 8001d36:	f005 f95e 	bl	8006ff6 <HAL_UART_Receive>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001d3e:	7dfb      	ldrb	r3, [r7, #23]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <_read+0x30>
      return 1;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e008      	b.n	8001d5a <_read+0x42>
    else
      return EIO;
 8001d48:	2305      	movs	r3, #5
 8001d4a:	e006      	b.n	8001d5a <_read+0x42>
  }
  errno = EBADF;
 8001d4c:	f006 fc68 	bl	8008620 <__errno>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2209      	movs	r2, #9
 8001d54:	601a      	str	r2, [r3, #0]
  return -1;
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000358 	.word	0x20000358

08001d68 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	db08      	blt.n	8001d8a <_fstat+0x22>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	dc05      	bgt.n	8001d8a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d84:	605a      	str	r2, [r3, #4]
    return 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	e005      	b.n	8001d96 <_fstat+0x2e>
  }

  errno = EBADF;
 8001d8a:	f006 fc49 	bl	8008620 <__errno>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2209      	movs	r2, #9
 8001d92:	601a      	str	r2, [r3, #0]
  return 0;
 8001d94:	2300      	movs	r3, #0
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8001da4:	4b17      	ldr	r3, [pc, #92]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001da6:	4a18      	ldr	r2, [pc, #96]	; (8001e08 <MX_SPI5_Init+0x68>)
 8001da8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001daa:	4b16      	ldr	r3, [pc, #88]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001db0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001db2:	4b14      	ldr	r3, [pc, #80]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001db8:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dbe:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dc4:	4b0f      	ldr	r3, [pc, #60]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001dca:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dd0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001dd2:	4b0c      	ldr	r3, [pc, #48]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dd4:	2218      	movs	r2, #24
 8001dd6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001dde:	4b09      	ldr	r3, [pc, #36]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001de4:	4b07      	ldr	r3, [pc, #28]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001dea:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001dec:	220a      	movs	r2, #10
 8001dee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001df0:	4804      	ldr	r0, [pc, #16]	; (8001e04 <MX_SPI5_Init+0x64>)
 8001df2:	f004 faeb 	bl	80063cc <HAL_SPI_Init>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001dfc:	f7ff fea4 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001e00:	bf00      	nop
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	2000035c 	.word	0x2000035c
 8001e08:	40015000 	.word	0x40015000

08001e0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08a      	sub	sp, #40	; 0x28
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a19      	ldr	r2, [pc, #100]	; (8001e90 <HAL_SPI_MspInit+0x84>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d12c      	bne.n	8001e88 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	4b18      	ldr	r3, [pc, #96]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	4a17      	ldr	r2, [pc, #92]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3e:	4b15      	ldr	r3, [pc, #84]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	4a10      	ldr	r2, [pc, #64]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e54:	f043 0320 	orr.w	r3, r3, #32
 8001e58:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	; (8001e94 <HAL_SPI_MspInit+0x88>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001e66:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001e6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e74:	2300      	movs	r3, #0
 8001e76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001e78:	2305      	movs	r3, #5
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	4619      	mov	r1, r3
 8001e82:	4805      	ldr	r0, [pc, #20]	; (8001e98 <HAL_SPI_MspInit+0x8c>)
 8001e84:	f001 f9e0 	bl	8003248 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8001e88:	bf00      	nop
 8001e8a:	3728      	adds	r7, #40	; 0x28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	40015000 	.word	0x40015000
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40021400 	.word	0x40021400

08001e9c <step_Counter>:




void step_Counter(speedRampData *data)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]

	if (data->dir==CW)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	785b      	ldrb	r3, [r3, #1]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d10f      	bne.n	8001ecc <step_Counter+0x30>
	{
		data->step_pos++;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	7c1b      	ldrb	r3, [r3, #16]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	b2da      	uxtb	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	741a      	strb	r2, [r3, #16]
		data->step_count++;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	b21a      	sxth	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	819a      	strh	r2, [r3, #12]
 8001eca:	e012      	b.n	8001ef2 <step_Counter+0x56>
	}
	else if (data->dir==CCW)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	785b      	ldrb	r3, [r3, #1]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d10e      	bne.n	8001ef2 <step_Counter+0x56>
	{
		data->step_pos--;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	7c1b      	ldrb	r3, [r3, #16]
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	741a      	strb	r2, [r3, #16]
		data->step_count--;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	b21a      	sxth	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	819a      	strh	r2, [r3, #12]
	}

	if (data->step_pos==8){
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	7c1b      	ldrb	r3, [r3, #16]
 8001ef6:	2b08      	cmp	r3, #8
 8001ef8:	d102      	bne.n	8001f00 <step_Counter+0x64>
		data->step_pos=0;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	741a      	strb	r2, [r3, #16]
	}

	mtr_Output(data->step_pos);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	7c1b      	ldrb	r3, [r3, #16]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f000 f805 	bl	8001f14 <mtr_Output>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <mtr_Output>:

void mtr_Output(uint8_t pos)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
	uint16_t mask = SM_IN1_Pin|SM_IN2_Pin|SM_IN3_Pin|SM_IN4_Pin;
 8001f1e:	233c      	movs	r3, #60	; 0x3c
 8001f20:	81fb      	strh	r3, [r7, #14]
	uint32_t temp = (MTR_OUT_TAB[pos]<<2) & mask;
 8001f22:	79fb      	ldrb	r3, [r7, #7]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	; (8001f5c <mtr_Output+0x48>)
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	009a      	lsls	r2, r3, #2
 8001f2a:	89fb      	ldrh	r3, [r7, #14]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60bb      	str	r3, [r7, #8]
	temp |= (((~MTR_OUT_TAB[pos])<<2) & mask)<<16;
 8001f30:	79fb      	ldrb	r3, [r7, #7]
 8001f32:	4a0a      	ldr	r2, [pc, #40]	; (8001f5c <mtr_Output+0x48>)
 8001f34:	5cd3      	ldrb	r3, [r2, r3]
 8001f36:	43db      	mvns	r3, r3
 8001f38:	009a      	lsls	r2, r3, #2
 8001f3a:	89fb      	ldrh	r3, [r7, #14]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	041b      	lsls	r3, r3, #16
 8001f40:	461a      	mov	r2, r3
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	60bb      	str	r3, [r7, #8]
	MTR_PORT->BSRR=temp;
 8001f48:	4a05      	ldr	r2, [pc, #20]	; (8001f60 <mtr_Output+0x4c>)
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	6193      	str	r3, [r2, #24]


}
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	20000000 	.word	0x20000000
 8001f60:	40021000 	.word	0x40021000
 8001f64:	00000000 	.word	0x00000000

08001f68 <runStepper>:


void runStepper(speedRampData *data, SM_Param *param)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
	//! Number of steps before we hit max speed.
	  uint16_t max_s_lim;
	  //! Number of steps before we must start deceleration (if accel does not hit max speed).
	  uint16_t accel_lim;
	  uint16_t speed = param->speed;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	881b      	ldrh	r3, [r3, #0]
 8001f76:	827b      	strh	r3, [r7, #18]
	  uint16_t accel = param->accel;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	885b      	ldrh	r3, [r3, #2]
 8001f7c:	823b      	strh	r3, [r7, #16]
	  uint16_t decel = param->decel;
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	889b      	ldrh	r3, [r3, #4]
 8001f82:	81fb      	strh	r3, [r7, #14]
	  uint16_t step = param->steps;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	88db      	ldrh	r3, [r3, #6]
 8001f88:	81bb      	strh	r3, [r7, #12]
	  if(step < 0){
	    data->dir=CCW;
		data->step_total = -step;
	  }
	  else{
		data->dir=CW;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	705a      	strb	r2, [r3, #1]
		data->step_total= step;
 8001f90:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	81da      	strh	r2, [r3, #14]
	  }

	  // If moving only 1 step.
	  if(step == 1){
 8001f98:	89bb      	ldrh	r3, [r7, #12]
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d10b      	bne.n	8001fb6 <runStepper+0x4e>
	    // Move one step...
	    data->accel_count=-1;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fa4:	815a      	strh	r2, [r3, #10]
		// ...in DECEL state.
	    data->state=DECEL;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2202      	movs	r2, #2
 8001faa:	745a      	strb	r2, [r3, #17]
	    // Just a short delay so main() can act on 'running'.
	    data->step_delay=1000;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fb2:	805a      	strh	r2, [r3, #2]
 8001fb4:	e098      	b.n	80020e8 <runStepper+0x180>

	    // Run Timer/Counter 1 with prescaler = 8.

	  }
	  // Only move if number of steps to move is not zero.
	  else if(step != 0)
 8001fb6:	89bb      	ldrh	r3, [r7, #12]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	f000 8095 	beq.w	80020e8 <runStepper+0x180>
	  {
	    // Refer to documentation for detailed information about these calculations.

	    // Set max speed limit, by calc min_delay to use in timer.
	    data->min_delay = A_T_x100 / speed;
 8001fbe:	8a7b      	ldrh	r3, [r7, #18]
 8001fc0:	4a53      	ldr	r2, [pc, #332]	; (8002110 <runStepper+0x1a8>)
 8001fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc6:	b21a      	sxth	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	811a      	strh	r2, [r3, #8]

	    // Set accelration by calc the first (c0) step delay .
	     data->step_delay = (T0_FREQ_COR * sqrt(A_SQ / accel))/100;
 8001fcc:	8a3b      	ldrh	r3, [r7, #16]
 8001fce:	4a51      	ldr	r2, [pc, #324]	; (8002114 <runStepper+0x1ac>)
 8001fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fa9d 	bl	8000514 <__aeabi_ui2d>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	460b      	mov	r3, r1
 8001fde:	ec43 2b10 	vmov	d0, r2, r3
 8001fe2:	f007 fb73 	bl	80096cc <sqrt>
 8001fe6:	ec51 0b10 	vmov	r0, r1, d0
 8001fea:	a347      	add	r3, pc, #284	; (adr r3, 8002108 <runStepper+0x1a0>)
 8001fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff0:	f7fe fb0a 	bl	8000608 <__aeabi_dmul>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	4b45      	ldr	r3, [pc, #276]	; (8002118 <runStepper+0x1b0>)
 8002002:	f7fe fc2b 	bl	800085c <__aeabi_ddiv>
 8002006:	4602      	mov	r2, r0
 8002008:	460b      	mov	r3, r1
 800200a:	4610      	mov	r0, r2
 800200c:	4619      	mov	r1, r3
 800200e:	f7fe fdab 	bl	8000b68 <__aeabi_d2uiz>
 8002012:	4603      	mov	r3, r0
 8002014:	b29a      	uxth	r2, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	805a      	strh	r2, [r3, #2]

	    // Find out after how many steps does the speed hit the max speed limit.
	    max_s_lim = (long)speed*speed/(long)(((long)A_x20000*accel)/100);
 800201a:	8a7b      	ldrh	r3, [r7, #18]
 800201c:	8a7a      	ldrh	r2, [r7, #18]
 800201e:	fb02 f103 	mul.w	r1, r2, r3
 8002022:	8a3a      	ldrh	r2, [r7, #16]
 8002024:	4613      	mov	r3, r2
 8002026:	011b      	lsls	r3, r3, #4
 8002028:	1a9b      	subs	r3, r3, r2
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	4a3b      	ldr	r2, [pc, #236]	; (800211c <runStepper+0x1b4>)
 800202e:	fb82 0203 	smull	r0, r2, r2, r3
 8002032:	1152      	asrs	r2, r2, #5
 8002034:	17db      	asrs	r3, r3, #31
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	fb91 f3f3 	sdiv	r3, r1, r3
 800203c:	82fb      	strh	r3, [r7, #22]
	    // If we hit max speed limit before 0,5 step it will round to 0.
	    // But in practice we need to move atleast 1 step to get any speed at all.
	    if(max_s_lim == 0){
 800203e:	8afb      	ldrh	r3, [r7, #22]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d101      	bne.n	8002048 <runStepper+0xe0>
	      max_s_lim = 1;
 8002044:	2301      	movs	r3, #1
 8002046:	82fb      	strh	r3, [r7, #22]
	    }

	    // Find out after how many steps we must start deceleration.
	    accel_lim = ((long)step*decel) / (accel+decel);
 8002048:	89bb      	ldrh	r3, [r7, #12]
 800204a:	89fa      	ldrh	r2, [r7, #14]
 800204c:	fb02 f203 	mul.w	r2, r2, r3
 8002050:	8a39      	ldrh	r1, [r7, #16]
 8002052:	89fb      	ldrh	r3, [r7, #14]
 8002054:	440b      	add	r3, r1
 8002056:	fb92 f3f3 	sdiv	r3, r2, r3
 800205a:	82bb      	strh	r3, [r7, #20]
	    // We must accelrate at least 1 step before we can start deceleration.
	    if(accel_lim == 0){
 800205c:	8abb      	ldrh	r3, [r7, #20]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <runStepper+0xfe>
	      accel_lim = 1;
 8002062:	2301      	movs	r3, #1
 8002064:	82bb      	strh	r3, [r7, #20]
	    }

	    // Use the limit we hit first to calc decel.
	    if(accel_lim <= max_s_lim){
 8002066:	8aba      	ldrh	r2, [r7, #20]
 8002068:	8afb      	ldrh	r3, [r7, #22]
 800206a:	429a      	cmp	r2, r3
 800206c:	d807      	bhi.n	800207e <runStepper+0x116>
	      data->decel_val = accel_lim - step;
 800206e:	8aba      	ldrh	r2, [r7, #20]
 8002070:	89bb      	ldrh	r3, [r7, #12]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	b29b      	uxth	r3, r3
 8002076:	b21a      	sxth	r2, r3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	80da      	strh	r2, [r3, #6]
 800207c:	e00a      	b.n	8002094 <runStepper+0x12c>
	    }
	    else{
	      data->decel_val = -((long)max_s_lim*accel)/decel;
 800207e:	8afb      	ldrh	r3, [r7, #22]
 8002080:	8a3a      	ldrh	r2, [r7, #16]
 8002082:	fb02 f303 	mul.w	r3, r2, r3
 8002086:	425a      	negs	r2, r3
 8002088:	89fb      	ldrh	r3, [r7, #14]
 800208a:	fb92 f3f3 	sdiv	r3, r2, r3
 800208e:	b21a      	sxth	r2, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	80da      	strh	r2, [r3, #6]
	    }
	    // We must decelrate at least 1 step to stop.
	    if(data->decel_val == 0){
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d103      	bne.n	80020a6 <runStepper+0x13e>
	      data->decel_val = -1;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020a4:	80da      	strh	r2, [r3, #6]
	    }

	    // Find step to start decleration.
	    data->decel_start = step + data->decel_val;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	89bb      	ldrh	r3, [r7, #12]
 80020b0:	4413      	add	r3, r2
 80020b2:	b29a      	uxth	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	809a      	strh	r2, [r3, #4]

	    // If the maximum speed is so low that we dont need to go via accelration state.
	    if(data->step_delay <= data->min_delay){
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	885b      	ldrh	r3, [r3, #2]
 80020bc:	461a      	mov	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	dc09      	bgt.n	80020dc <runStepper+0x174>
	    	data->step_delay = data->min_delay;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	805a      	strh	r2, [r3, #2]
	    	data->state = RUN;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2203      	movs	r2, #3
 80020d8:	745a      	strb	r2, [r3, #17]
 80020da:	e002      	b.n	80020e2 <runStepper+0x17a>
	    }
	    else{
	    	data->state = ACCEL;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2201      	movs	r2, #1
 80020e0:	745a      	strb	r2, [r3, #17]
	    }

	    // Reset counter.
	    data->accel_count = 0;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	815a      	strh	r2, [r3, #10]


	  }

	  TIM_MTR.Instance->ARR= data->step_delay-1;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	885b      	ldrh	r3, [r3, #2]
 80020ec:	1e5a      	subs	r2, r3, #1
 80020ee:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <runStepper+0x1b8>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	62da      	str	r2, [r3, #44]	; 0x2c
	  HAL_TIM_Base_Start_IT(&TIM_MTR);
 80020f4:	480a      	ldr	r0, [pc, #40]	; (8002120 <runStepper+0x1b8>)
 80020f6:	f004 fa41 	bl	800657c <HAL_TIM_Base_Start_IT>


}
 80020fa:	bf00      	nop
 80020fc:	3718      	adds	r7, #24
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	f3af 8000 	nop.w
 8002108:	00000000 	.word	0x00000000
 800210c:	40ba6800 	.word	0x40ba6800
 8002110:	00025735 	.word	0x00025735
 8002114:	01d42225 	.word	0x01d42225
 8002118:	40590000 	.word	0x40590000
 800211c:	51eb851f 	.word	0x51eb851f
 8002120:	20000444 	.word	0x20000444

08002124 <updateStepper>:

void updateStepper(speedRampData *data)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]


		//printf("ok!\n");
	  //OCR1A = srd.step_delay;

		if (data->last_step_delay!=data->step_delay){
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	8a9a      	ldrh	r2, [r3, #20]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	885b      	ldrh	r3, [r3, #2]
 8002134:	429a      	cmp	r2, r3
 8002136:	d009      	beq.n	800214c <updateStepper+0x28>
			TIM_MTR.Instance->ARR= data->step_delay-1;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	885b      	ldrh	r3, [r3, #2]
 800213c:	1e5a      	subs	r2, r3, #1
 800213e:	4b4e      	ldr	r3, [pc, #312]	; (8002278 <updateStepper+0x154>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	62da      	str	r2, [r3, #44]	; 0x2c
			data->last_step_delay=data->step_delay;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	885a      	ldrh	r2, [r3, #2]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	829a      	strh	r2, [r3, #20]
		}



	  switch(data->state) {
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	7c5b      	ldrb	r3, [r3, #17]
 8002150:	2b03      	cmp	r3, #3
 8002152:	f200 808d 	bhi.w	8002270 <updateStepper+0x14c>
 8002156:	a201      	add	r2, pc, #4	; (adr r2, 800215c <updateStepper+0x38>)
 8002158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215c:	0800216d 	.word	0x0800216d
 8002160:	080021a1 	.word	0x080021a1
 8002164:	08002237 	.word	0x08002237
 8002168:	08002207 	.word	0x08002207
	    case STOP:
	      data->step_count=0;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	819a      	strh	r2, [r3, #12]
	      data->rest = 0;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	82da      	strh	r2, [r3, #22]
	      data->step_delay =0;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	805a      	strh	r2, [r3, #2]

	      HAL_TIM_Base_Stop_IT(&TIM_MTR);
 800217e:	483e      	ldr	r0, [pc, #248]	; (8002278 <updateStepper+0x154>)
 8002180:	f004 fa6c 	bl	800665c <HAL_TIM_Base_Stop_IT>
	      printf("min delay : %d sec_start : %d dec_value : %d\r\n",
	    		  data->min_delay,data->decel_start,data->decel_val);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
	      printf("min delay : %d sec_start : %d dec_value : %d\r\n",
 800218a:	4619      	mov	r1, r3
	    		  data->min_delay,data->decel_start,data->decel_val);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	889b      	ldrh	r3, [r3, #4]
	      printf("min delay : %d sec_start : %d dec_value : %d\r\n",
 8002190:	461a      	mov	r2, r3
	    		  data->min_delay,data->decel_start,data->decel_val);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
	      printf("min delay : %d sec_start : %d dec_value : %d\r\n",
 8002198:	4838      	ldr	r0, [pc, #224]	; (800227c <updateStepper+0x158>)
 800219a:	f006 fa73 	bl	8008684 <iprintf>
	      break;
 800219e:	e067      	b.n	8002270 <updateStepper+0x14c>

	    case ACCEL:
	      step_Counter(data);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7ff fe7b 	bl	8001e9c <step_Counter>
	      data->accel_count++;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	3301      	adds	r3, #1
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	b21a      	sxth	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	815a      	strh	r2, [r3, #10]

	      f_updateDelay(data);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 f861 	bl	8002280 <f_updateDelay>
	      // Chech if we should start decelration.
	      if(data->step_count >= data->decel_start) {
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80021c4:	461a      	mov	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	889b      	ldrh	r3, [r3, #4]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	db08      	blt.n	80021e0 <updateStepper+0xbc>
	    	  data->accel_count = data->decel_val;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	815a      	strh	r2, [r3, #10]
	        data->state = DECEL;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2202      	movs	r2, #2
 80021dc:	745a      	strb	r2, [r3, #17]
	        data->last_accel_delay = data->step_delay;
	        //data->step_delay = data->step_delay;
	        data->rest = 0;
	        data->state = RUN;
	      }
	      break;
 80021de:	e042      	b.n	8002266 <updateStepper+0x142>
	      else if(data->step_delay <= data->min_delay) {
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	885b      	ldrh	r3, [r3, #2]
 80021e4:	461a      	mov	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80021ec:	429a      	cmp	r2, r3
 80021ee:	dc3a      	bgt.n	8002266 <updateStepper+0x142>
	        data->last_accel_delay = data->step_delay;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	885a      	ldrh	r2, [r3, #2]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	825a      	strh	r2, [r3, #18]
	        data->rest = 0;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2200      	movs	r2, #0
 80021fc:	82da      	strh	r2, [r3, #22]
	        data->state = RUN;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2203      	movs	r2, #3
 8002202:	745a      	strb	r2, [r3, #17]
	      break;
 8002204:	e02f      	b.n	8002266 <updateStepper+0x142>

	    case RUN:
	      step_Counter(data);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f7ff fe48 	bl	8001e9c <step_Counter>
	      //new_step_delay = srd.min_delay;
	      // Chech if we should start decelration.
	      if(data->step_count >= data->decel_start) {
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002212:	461a      	mov	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	889b      	ldrh	r3, [r3, #4]
 8002218:	429a      	cmp	r2, r3
 800221a:	db26      	blt.n	800226a <updateStepper+0x146>
	        data->accel_count = data->decel_val;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	815a      	strh	r2, [r3, #10]
	        // Start decelration with same delay as accel ended with.
	        data->step_delay= data->last_accel_delay;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	8a5a      	ldrh	r2, [r3, #18]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	805a      	strh	r2, [r3, #2]
	        data->state = DECEL;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2202      	movs	r2, #2
 8002232:	745a      	strb	r2, [r3, #17]
	      }
	      break;
 8002234:	e019      	b.n	800226a <updateStepper+0x146>

	    case DECEL:
	      step_Counter(data);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7ff fe30 	bl	8001e9c <step_Counter>
	      data->accel_count++;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002242:	b29b      	uxth	r3, r3
 8002244:	3301      	adds	r3, #1
 8002246:	b29b      	uxth	r3, r3
 8002248:	b21a      	sxth	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	815a      	strh	r2, [r3, #10]
	      f_updateDelay(data);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f816 	bl	8002280 <f_updateDelay>
	      // Check if we at last step
	      if(data->accel_count >= 0){
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800225a:	2b00      	cmp	r3, #0
 800225c:	db07      	blt.n	800226e <updateStepper+0x14a>
	        data->state = STOP;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	745a      	strb	r2, [r3, #17]
	      }
	      break;
 8002264:	e003      	b.n	800226e <updateStepper+0x14a>
	      break;
 8002266:	bf00      	nop
 8002268:	e002      	b.n	8002270 <updateStepper+0x14c>
	      break;
 800226a:	bf00      	nop
 800226c:	e000      	b.n	8002270 <updateStepper+0x14c>
	      break;
 800226e:	bf00      	nop
	  }


}
 8002270:	bf00      	nop
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000444 	.word	0x20000444
 800227c:	08009900 	.word	0x08009900

08002280 <f_updateDelay>:


void f_updateDelay(speedRampData *data)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	uint16_t new_step_delay;
	uint16_t new_rest;

	new_step_delay = (((2 * (long)data->step_delay) + data->rest)/(4 * data->accel_count + 1));
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	885b      	ldrh	r3, [r3, #2]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	8ad2      	ldrh	r2, [r2, #22]
 8002292:	441a      	add	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	3301      	adds	r3, #1
 800229e:	fb92 f3f3 	sdiv	r3, r2, r3
 80022a2:	81fb      	strh	r3, [r7, #14]
	new_step_delay = data->step_delay- new_step_delay;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	885a      	ldrh	r2, [r3, #2]
 80022a8:	89fb      	ldrh	r3, [r7, #14]
 80022aa:	1ad3      	subs	r3, r2, r3
 80022ac:	81fb      	strh	r3, [r7, #14]
	new_rest = ((2 * (long)data->step_delay)+data->rest)%(4 * data->accel_count + 1);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	885b      	ldrh	r3, [r3, #2]
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	687a      	ldr	r2, [r7, #4]
 80022b6:	8ad2      	ldrh	r2, [r2, #22]
 80022b8:	4413      	add	r3, r2
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80022c0:	0092      	lsls	r2, r2, #2
 80022c2:	3201      	adds	r2, #1
 80022c4:	fb93 f1f2 	sdiv	r1, r3, r2
 80022c8:	fb02 f201 	mul.w	r2, r2, r1
 80022cc:	1a9b      	subs	r3, r3, r2
 80022ce:	81bb      	strh	r3, [r7, #12]

	data->step_delay= new_step_delay;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	89fa      	ldrh	r2, [r7, #14]
 80022d4:	805a      	strh	r2, [r3, #2]
	data->rest = new_rest;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	89ba      	ldrh	r2, [r7, #12]
 80022da:	82da      	strh	r2, [r3, #22]

}
 80022dc:	bf00      	nop
 80022de:	3714      	adds	r7, #20
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	607b      	str	r3, [r7, #4]
 80022f2:	4b10      	ldr	r3, [pc, #64]	; (8002334 <HAL_MspInit+0x4c>)
 80022f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f6:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <HAL_MspInit+0x4c>)
 80022f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022fc:	6453      	str	r3, [r2, #68]	; 0x44
 80022fe:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <HAL_MspInit+0x4c>)
 8002300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	603b      	str	r3, [r7, #0]
 800230e:	4b09      	ldr	r3, [pc, #36]	; (8002334 <HAL_MspInit+0x4c>)
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	4a08      	ldr	r2, [pc, #32]	; (8002334 <HAL_MspInit+0x4c>)
 8002314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002318:	6413      	str	r3, [r2, #64]	; 0x40
 800231a:	4b06      	ldr	r3, [pc, #24]	; (8002334 <HAL_MspInit+0x4c>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002322:	603b      	str	r3, [r7, #0]
 8002324:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002326:	bf00      	nop
 8002328:	370c      	adds	r7, #12
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	40023800 	.word	0x40023800

08002338 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08c      	sub	sp, #48	; 0x30
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002340:	2300      	movs	r3, #0
 8002342:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002344:	2300      	movs	r3, #0
 8002346:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002348:	2200      	movs	r2, #0
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	2036      	movs	r0, #54	; 0x36
 800234e:	f000 fcb7 	bl	8002cc0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002352:	2036      	movs	r0, #54	; 0x36
 8002354:	f000 fcd0 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002358:	2300      	movs	r3, #0
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	4b1f      	ldr	r3, [pc, #124]	; (80023dc <HAL_InitTick+0xa4>)
 800235e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002360:	4a1e      	ldr	r2, [pc, #120]	; (80023dc <HAL_InitTick+0xa4>)
 8002362:	f043 0310 	orr.w	r3, r3, #16
 8002366:	6413      	str	r3, [r2, #64]	; 0x40
 8002368:	4b1c      	ldr	r3, [pc, #112]	; (80023dc <HAL_InitTick+0xa4>)
 800236a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236c:	f003 0310 	and.w	r3, r3, #16
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002374:	f107 0210 	add.w	r2, r7, #16
 8002378:	f107 0314 	add.w	r3, r7, #20
 800237c:	4611      	mov	r1, r2
 800237e:	4618      	mov	r0, r3
 8002380:	f003 fe00 	bl	8005f84 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002384:	f003 fdd6 	bl	8005f34 <HAL_RCC_GetPCLK1Freq>
 8002388:	4603      	mov	r3, r0
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800238e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002390:	4a13      	ldr	r2, [pc, #76]	; (80023e0 <HAL_InitTick+0xa8>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	0c9b      	lsrs	r3, r3, #18
 8002398:	3b01      	subs	r3, #1
 800239a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800239c:	4b11      	ldr	r3, [pc, #68]	; (80023e4 <HAL_InitTick+0xac>)
 800239e:	4a12      	ldr	r2, [pc, #72]	; (80023e8 <HAL_InitTick+0xb0>)
 80023a0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80023a2:	4b10      	ldr	r3, [pc, #64]	; (80023e4 <HAL_InitTick+0xac>)
 80023a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023a8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80023aa:	4a0e      	ldr	r2, [pc, #56]	; (80023e4 <HAL_InitTick+0xac>)
 80023ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ae:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80023b0:	4b0c      	ldr	r3, [pc, #48]	; (80023e4 <HAL_InitTick+0xac>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023b6:	4b0b      	ldr	r3, [pc, #44]	; (80023e4 <HAL_InitTick+0xac>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80023bc:	4809      	ldr	r0, [pc, #36]	; (80023e4 <HAL_InitTick+0xac>)
 80023be:	f004 f88e 	bl	80064de <HAL_TIM_Base_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d104      	bne.n	80023d2 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80023c8:	4806      	ldr	r0, [pc, #24]	; (80023e4 <HAL_InitTick+0xac>)
 80023ca:	f004 f8d7 	bl	800657c <HAL_TIM_Base_Start_IT>
 80023ce:	4603      	mov	r3, r0
 80023d0:	e000      	b.n	80023d4 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3730      	adds	r7, #48	; 0x30
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40023800 	.word	0x40023800
 80023e0:	431bde83 	.word	0x431bde83
 80023e4:	200003b4 	.word	0x200003b4
 80023e8:	40001000 	.word	0x40001000

080023ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023f0:	e7fe      	b.n	80023f0 <NMI_Handler+0x4>

080023f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023f2:	b480      	push	{r7}
 80023f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023f6:	e7fe      	b.n	80023f6 <HardFault_Handler+0x4>

080023f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023fc:	e7fe      	b.n	80023fc <MemManage_Handler+0x4>

080023fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002402:	e7fe      	b.n	8002402 <BusFault_Handler+0x4>

08002404 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002408:	e7fe      	b.n	8002408 <UsageFault_Handler+0x4>

0800240a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800240a:	b480      	push	{r7}
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800240e:	bf00      	nop
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002426:	b480      	push	{r7}
 8002428:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr

08002442 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002446:	2001      	movs	r0, #1
 8002448:	f001 f8de 	bl	8003608 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800244c:	bf00      	nop
 800244e:	bd80      	pop	{r7, pc}

08002450 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <UART5_IRQHandler+0x10>)
 8002456:	f004 fee5 	bl	8007224 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	2000048c 	.word	0x2000048c

08002464 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <TIM6_DAC_IRQHandler+0x10>)
 800246a:	f004 f926 	bl	80066ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	200003b4 	.word	0x200003b4

08002478 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */



  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800247c:	4802      	ldr	r0, [pc, #8]	; (8002488 <TIM7_IRQHandler+0x10>)
 800247e:	f004 f91c 	bl	80066ba <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000444 	.word	0x20000444

0800248c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002490:	4802      	ldr	r0, [pc, #8]	; (800249c <OTG_HS_IRQHandler+0x10>)
 8002492:	f001 f933 	bl	80036fc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000514 	.word	0x20000514

080024a0 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80024a4:	4802      	ldr	r0, [pc, #8]	; (80024b0 <LTDC_IRQHandler+0x10>)
 80024a6:	f002 fe61 	bl	800516c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200001ac 	.word	0x200001ac

080024b4 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80024b8:	4802      	ldr	r0, [pc, #8]	; (80024c4 <DMA2D_IRQHandler+0x10>)
 80024ba:	f000 fd22 	bl	8002f02 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200000e4 	.word	0x200000e4

080024c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024d0:	4a14      	ldr	r2, [pc, #80]	; (8002524 <_sbrk+0x5c>)
 80024d2:	4b15      	ldr	r3, [pc, #84]	; (8002528 <_sbrk+0x60>)
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024dc:	4b13      	ldr	r3, [pc, #76]	; (800252c <_sbrk+0x64>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024e4:	4b11      	ldr	r3, [pc, #68]	; (800252c <_sbrk+0x64>)
 80024e6:	4a12      	ldr	r2, [pc, #72]	; (8002530 <_sbrk+0x68>)
 80024e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ea:	4b10      	ldr	r3, [pc, #64]	; (800252c <_sbrk+0x64>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4413      	add	r3, r2
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d207      	bcs.n	8002508 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024f8:	f006 f892 	bl	8008620 <__errno>
 80024fc:	4603      	mov	r3, r0
 80024fe:	220c      	movs	r2, #12
 8002500:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002506:	e009      	b.n	800251c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002508:	4b08      	ldr	r3, [pc, #32]	; (800252c <_sbrk+0x64>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800250e:	4b07      	ldr	r3, [pc, #28]	; (800252c <_sbrk+0x64>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4413      	add	r3, r2
 8002516:	4a05      	ldr	r2, [pc, #20]	; (800252c <_sbrk+0x64>)
 8002518:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800251a:	68fb      	ldr	r3, [r7, #12]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20030000 	.word	0x20030000
 8002528:	00000400 	.word	0x00000400
 800252c:	200000bc 	.word	0x200000bc
 8002530:	20000830 	.word	0x20000830

08002534 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002538:	4b06      	ldr	r3, [pc, #24]	; (8002554 <SystemInit+0x20>)
 800253a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800253e:	4a05      	ldr	r2, [pc, #20]	; (8002554 <SystemInit+0x20>)
 8002540:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002544:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002548:	bf00      	nop
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800255e:	f107 0308 	add.w	r3, r7, #8
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800256c:	463b      	mov	r3, r7
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002574:	4b1e      	ldr	r3, [pc, #120]	; (80025f0 <MX_TIM1_Init+0x98>)
 8002576:	4a1f      	ldr	r2, [pc, #124]	; (80025f4 <MX_TIM1_Init+0x9c>)
 8002578:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800257a:	4b1d      	ldr	r3, [pc, #116]	; (80025f0 <MX_TIM1_Init+0x98>)
 800257c:	2200      	movs	r2, #0
 800257e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002580:	4b1b      	ldr	r3, [pc, #108]	; (80025f0 <MX_TIM1_Init+0x98>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002586:	4b1a      	ldr	r3, [pc, #104]	; (80025f0 <MX_TIM1_Init+0x98>)
 8002588:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800258c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800258e:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <MX_TIM1_Init+0x98>)
 8002590:	2200      	movs	r2, #0
 8002592:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002594:	4b16      	ldr	r3, [pc, #88]	; (80025f0 <MX_TIM1_Init+0x98>)
 8002596:	2200      	movs	r2, #0
 8002598:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800259a:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <MX_TIM1_Init+0x98>)
 800259c:	2200      	movs	r2, #0
 800259e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025a0:	4813      	ldr	r0, [pc, #76]	; (80025f0 <MX_TIM1_Init+0x98>)
 80025a2:	f003 ff9c 	bl	80064de <HAL_TIM_Base_Init>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80025ac:	f7ff facc 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80025b6:	f107 0308 	add.w	r3, r7, #8
 80025ba:	4619      	mov	r1, r3
 80025bc:	480c      	ldr	r0, [pc, #48]	; (80025f0 <MX_TIM1_Init+0x98>)
 80025be:	f004 f984 	bl	80068ca <HAL_TIM_ConfigClockSource>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80025c8:	f7ff fabe 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025cc:	2300      	movs	r3, #0
 80025ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025d0:	2300      	movs	r3, #0
 80025d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025d4:	463b      	mov	r3, r7
 80025d6:	4619      	mov	r1, r3
 80025d8:	4805      	ldr	r0, [pc, #20]	; (80025f0 <MX_TIM1_Init+0x98>)
 80025da:	f004 fb9d 	bl	8006d18 <HAL_TIMEx_MasterConfigSynchronization>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80025e4:	f7ff fab0 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80025e8:	bf00      	nop
 80025ea:	3718      	adds	r7, #24
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	200003fc 	.word	0x200003fc
 80025f4:	40010000 	.word	0x40010000

080025f8 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025fe:	463b      	mov	r3, r7
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002606:	4b14      	ldr	r3, [pc, #80]	; (8002658 <MX_TIM7_Init+0x60>)
 8002608:	4a14      	ldr	r2, [pc, #80]	; (800265c <MX_TIM7_Init+0x64>)
 800260a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 800260c:	4b12      	ldr	r3, [pc, #72]	; (8002658 <MX_TIM7_Init+0x60>)
 800260e:	2247      	movs	r2, #71	; 0x47
 8002610:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002612:	4b11      	ldr	r3, [pc, #68]	; (8002658 <MX_TIM7_Init+0x60>)
 8002614:	2200      	movs	r2, #0
 8002616:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 0;
 8002618:	4b0f      	ldr	r3, [pc, #60]	; (8002658 <MX_TIM7_Init+0x60>)
 800261a:	2200      	movs	r2, #0
 800261c:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800261e:	4b0e      	ldr	r3, [pc, #56]	; (8002658 <MX_TIM7_Init+0x60>)
 8002620:	2200      	movs	r2, #0
 8002622:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002624:	480c      	ldr	r0, [pc, #48]	; (8002658 <MX_TIM7_Init+0x60>)
 8002626:	f003 ff5a 	bl	80064de <HAL_TIM_Base_Init>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8002630:	f7ff fa8a 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002634:	2300      	movs	r3, #0
 8002636:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002638:	2300      	movs	r3, #0
 800263a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800263c:	463b      	mov	r3, r7
 800263e:	4619      	mov	r1, r3
 8002640:	4805      	ldr	r0, [pc, #20]	; (8002658 <MX_TIM7_Init+0x60>)
 8002642:	f004 fb69 	bl	8006d18 <HAL_TIMEx_MasterConfigSynchronization>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 800264c:	f7ff fa7c 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	20000444 	.word	0x20000444
 800265c:	40001400 	.word	0x40001400

08002660 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a18      	ldr	r2, [pc, #96]	; (80026d0 <HAL_TIM_Base_MspInit+0x70>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d10e      	bne.n	8002690 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	4b17      	ldr	r3, [pc, #92]	; (80026d4 <HAL_TIM_Base_MspInit+0x74>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267a:	4a16      	ldr	r2, [pc, #88]	; (80026d4 <HAL_TIM_Base_MspInit+0x74>)
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	6453      	str	r3, [r2, #68]	; 0x44
 8002682:	4b14      	ldr	r3, [pc, #80]	; (80026d4 <HAL_TIM_Base_MspInit+0x74>)
 8002684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800268e:	e01a      	b.n	80026c6 <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM7)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a10      	ldr	r2, [pc, #64]	; (80026d8 <HAL_TIM_Base_MspInit+0x78>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d115      	bne.n	80026c6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	60bb      	str	r3, [r7, #8]
 800269e:	4b0d      	ldr	r3, [pc, #52]	; (80026d4 <HAL_TIM_Base_MspInit+0x74>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a2:	4a0c      	ldr	r2, [pc, #48]	; (80026d4 <HAL_TIM_Base_MspInit+0x74>)
 80026a4:	f043 0320 	orr.w	r3, r3, #32
 80026a8:	6413      	str	r3, [r2, #64]	; 0x40
 80026aa:	4b0a      	ldr	r3, [pc, #40]	; (80026d4 <HAL_TIM_Base_MspInit+0x74>)
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ae:	f003 0320 	and.w	r3, r3, #32
 80026b2:	60bb      	str	r3, [r7, #8]
 80026b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80026b6:	2200      	movs	r2, #0
 80026b8:	2100      	movs	r1, #0
 80026ba:	2037      	movs	r0, #55	; 0x37
 80026bc:	f000 fb00 	bl	8002cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80026c0:	2037      	movs	r0, #55	; 0x37
 80026c2:	f000 fb19 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
}
 80026c6:	bf00      	nop
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	40010000 	.word	0x40010000
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40001400 	.word	0x40001400

080026dc <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart1;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80026e0:	4b11      	ldr	r3, [pc, #68]	; (8002728 <MX_UART5_Init+0x4c>)
 80026e2:	4a12      	ldr	r2, [pc, #72]	; (800272c <MX_UART5_Init+0x50>)
 80026e4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80026e6:	4b10      	ldr	r3, [pc, #64]	; (8002728 <MX_UART5_Init+0x4c>)
 80026e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026ec:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80026ee:	4b0e      	ldr	r3, [pc, #56]	; (8002728 <MX_UART5_Init+0x4c>)
 80026f0:	2200      	movs	r2, #0
 80026f2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <MX_UART5_Init+0x4c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80026fa:	4b0b      	ldr	r3, [pc, #44]	; (8002728 <MX_UART5_Init+0x4c>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002700:	4b09      	ldr	r3, [pc, #36]	; (8002728 <MX_UART5_Init+0x4c>)
 8002702:	220c      	movs	r2, #12
 8002704:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002706:	4b08      	ldr	r3, [pc, #32]	; (8002728 <MX_UART5_Init+0x4c>)
 8002708:	2200      	movs	r2, #0
 800270a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800270c:	4b06      	ldr	r3, [pc, #24]	; (8002728 <MX_UART5_Init+0x4c>)
 800270e:	2200      	movs	r2, #0
 8002710:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002712:	4805      	ldr	r0, [pc, #20]	; (8002728 <MX_UART5_Init+0x4c>)
 8002714:	f004 fb90 	bl	8006e38 <HAL_UART_Init>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800271e:	f7ff fa13 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	2000048c 	.word	0x2000048c
 800272c:	40005000 	.word	0x40005000

08002730 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002734:	4b11      	ldr	r3, [pc, #68]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002736:	4a12      	ldr	r2, [pc, #72]	; (8002780 <MX_USART1_UART_Init+0x50>)
 8002738:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800273a:	4b10      	ldr	r3, [pc, #64]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800273c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002740:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002742:	4b0e      	ldr	r3, [pc, #56]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002748:	4b0c      	ldr	r3, [pc, #48]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800274a:	2200      	movs	r2, #0
 800274c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800274e:	4b0b      	ldr	r3, [pc, #44]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002750:	2200      	movs	r2, #0
 8002752:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002754:	4b09      	ldr	r3, [pc, #36]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002756:	220c      	movs	r2, #12
 8002758:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275a:	4b08      	ldr	r3, [pc, #32]	; (800277c <MX_USART1_UART_Init+0x4c>)
 800275c:	2200      	movs	r2, #0
 800275e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002760:	4b06      	ldr	r3, [pc, #24]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002762:	2200      	movs	r2, #0
 8002764:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002766:	4805      	ldr	r0, [pc, #20]	; (800277c <MX_USART1_UART_Init+0x4c>)
 8002768:	f004 fb66 	bl	8006e38 <HAL_UART_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002772:	f7ff f9e9 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	200004d0 	.word	0x200004d0
 8002780:	40011000 	.word	0x40011000

08002784 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08c      	sub	sp, #48	; 0x30
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278c:	f107 031c 	add.w	r3, r7, #28
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	605a      	str	r2, [r3, #4]
 8002796:	609a      	str	r2, [r3, #8]
 8002798:	60da      	str	r2, [r3, #12]
 800279a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a46      	ldr	r2, [pc, #280]	; (80028bc <HAL_UART_MspInit+0x138>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d153      	bne.n	800284e <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	4b45      	ldr	r3, [pc, #276]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	4a44      	ldr	r2, [pc, #272]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027b4:	6413      	str	r3, [r2, #64]	; 0x40
 80027b6:	4b42      	ldr	r3, [pc, #264]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027be:	61bb      	str	r3, [r7, #24]
 80027c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	617b      	str	r3, [r7, #20]
 80027c6:	4b3e      	ldr	r3, [pc, #248]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ca:	4a3d      	ldr	r2, [pc, #244]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027cc:	f043 0304 	orr.w	r3, r3, #4
 80027d0:	6313      	str	r3, [r2, #48]	; 0x30
 80027d2:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d6:	f003 0304 	and.w	r3, r3, #4
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	4b37      	ldr	r3, [pc, #220]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	4a36      	ldr	r2, [pc, #216]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027e8:	f043 0308 	orr.w	r3, r3, #8
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	4b34      	ldr	r3, [pc, #208]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	f003 0308 	and.w	r3, r3, #8
 80027f6:	613b      	str	r3, [r7, #16]
 80027f8:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80027fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002800:	2302      	movs	r3, #2
 8002802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002804:	2301      	movs	r3, #1
 8002806:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002808:	2303      	movs	r3, #3
 800280a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800280c:	2308      	movs	r3, #8
 800280e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002810:	f107 031c 	add.w	r3, r7, #28
 8002814:	4619      	mov	r1, r3
 8002816:	482b      	ldr	r0, [pc, #172]	; (80028c4 <HAL_UART_MspInit+0x140>)
 8002818:	f000 fd16 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800281c:	2304      	movs	r3, #4
 800281e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002820:	2302      	movs	r3, #2
 8002822:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002824:	2301      	movs	r3, #1
 8002826:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002828:	2303      	movs	r3, #3
 800282a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800282c:	2308      	movs	r3, #8
 800282e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002830:	f107 031c 	add.w	r3, r7, #28
 8002834:	4619      	mov	r1, r3
 8002836:	4824      	ldr	r0, [pc, #144]	; (80028c8 <HAL_UART_MspInit+0x144>)
 8002838:	f000 fd06 	bl	8003248 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800283c:	2200      	movs	r2, #0
 800283e:	2100      	movs	r1, #0
 8002840:	2035      	movs	r0, #53	; 0x35
 8002842:	f000 fa3d 	bl	8002cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002846:	2035      	movs	r0, #53	; 0x35
 8002848:	f000 fa56 	bl	8002cf8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800284c:	e031      	b.n	80028b2 <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART1)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a1e      	ldr	r2, [pc, #120]	; (80028cc <HAL_UART_MspInit+0x148>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d12c      	bne.n	80028b2 <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	4b18      	ldr	r3, [pc, #96]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 800285e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002860:	4a17      	ldr	r2, [pc, #92]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 8002862:	f043 0310 	orr.w	r3, r3, #16
 8002866:	6453      	str	r3, [r2, #68]	; 0x44
 8002868:	4b15      	ldr	r3, [pc, #84]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 800286a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286c:	f003 0310 	and.w	r3, r3, #16
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002874:	2300      	movs	r3, #0
 8002876:	60bb      	str	r3, [r7, #8]
 8002878:	4b11      	ldr	r3, [pc, #68]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 800287a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287c:	4a10      	ldr	r2, [pc, #64]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 800287e:	f043 0301 	orr.w	r3, r3, #1
 8002882:	6313      	str	r3, [r2, #48]	; 0x30
 8002884:	4b0e      	ldr	r3, [pc, #56]	; (80028c0 <HAL_UART_MspInit+0x13c>)
 8002886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002890:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002894:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002896:	2302      	movs	r3, #2
 8002898:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289a:	2300      	movs	r3, #0
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289e:	2303      	movs	r3, #3
 80028a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028a2:	2307      	movs	r3, #7
 80028a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a6:	f107 031c 	add.w	r3, r7, #28
 80028aa:	4619      	mov	r1, r3
 80028ac:	4808      	ldr	r0, [pc, #32]	; (80028d0 <HAL_UART_MspInit+0x14c>)
 80028ae:	f000 fccb 	bl	8003248 <HAL_GPIO_Init>
}
 80028b2:	bf00      	nop
 80028b4:	3730      	adds	r7, #48	; 0x30
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	40005000 	.word	0x40005000
 80028c0:	40023800 	.word	0x40023800
 80028c4:	40020800 	.word	0x40020800
 80028c8:	40020c00 	.word	0x40020c00
 80028cc:	40011000 	.word	0x40011000
 80028d0:	40020000 	.word	0x40020000

080028d4 <HAL_UART_TxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]

}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);

	enQueue(&Ser_Queue, rec_buff[0]);
 80028f0:	4b07      	ldr	r3, [pc, #28]	; (8002910 <HAL_UART_RxCpltCallback+0x28>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	4619      	mov	r1, r3
 80028f6:	4807      	ldr	r0, [pc, #28]	; (8002914 <HAL_UART_RxCpltCallback+0x2c>)
 80028f8:	f7ff f95e 	bl	8001bb8 <enQueue>
	HAL_UART_Receive_IT(&huart5, rec_buff, 1);
 80028fc:	2201      	movs	r2, #1
 80028fe:	4904      	ldr	r1, [pc, #16]	; (8002910 <HAL_UART_RxCpltCallback+0x28>)
 8002900:	4805      	ldr	r0, [pc, #20]	; (8002918 <HAL_UART_RxCpltCallback+0x30>)
 8002902:	f004 fc5f 	bl	80071c4 <HAL_UART_Receive_IT>
}
 8002906:	bf00      	nop
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200000cc 	.word	0x200000cc
 8002914:	20000254 	.word	0x20000254
 8002918:	2000048c 	.word	0x2000048c

0800291c <MX_USB_OTG_HS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_HS;

/* USB_OTG_HS init function */

void MX_USB_OTG_HS_HCD_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_HS_Init 0 */

  /* USER CODE BEGIN USB_OTG_HS_Init 1 */

  /* USER CODE END USB_OTG_HS_Init 1 */
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8002920:	4b12      	ldr	r3, [pc, #72]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002922:	4a13      	ldr	r2, [pc, #76]	; (8002970 <MX_USB_OTG_HS_HCD_Init+0x54>)
 8002924:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 8002926:	4b11      	ldr	r3, [pc, #68]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002928:	220c      	movs	r2, #12
 800292a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800292c:	4b0f      	ldr	r3, [pc, #60]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800292e:	2201      	movs	r2, #1
 8002930:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8002932:	4b0e      	ldr	r3, [pc, #56]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002934:	2200      	movs	r2, #0
 8002936:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8002938:	4b0c      	ldr	r3, [pc, #48]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800293a:	2202      	movs	r2, #2
 800293c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800293e:	4b0b      	ldr	r3, [pc, #44]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002940:	2200      	movs	r2, #0
 8002942:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8002944:	4b09      	ldr	r3, [pc, #36]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002946:	2200      	movs	r2, #0
 8002948:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800294a:	4b08      	ldr	r3, [pc, #32]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 800294c:	2200      	movs	r2, #0
 800294e:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8002950:	4b06      	ldr	r3, [pc, #24]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002952:	2200      	movs	r2, #0
 8002954:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8002956:	4805      	ldr	r0, [pc, #20]	; (800296c <MX_USB_OTG_HS_HCD_Init+0x50>)
 8002958:	f000 fe6e 	bl	8003638 <HAL_HCD_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_USB_OTG_HS_HCD_Init+0x4a>
  {
    Error_Handler();
 8002962:	f7ff f8f1 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_HS_Init 2 */

  /* USER CODE END USB_OTG_HS_Init 2 */

}
 8002966:	bf00      	nop
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	20000514 	.word	0x20000514
 8002970:	40040000 	.word	0x40040000

08002974 <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b08a      	sub	sp, #40	; 0x28
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	609a      	str	r2, [r3, #8]
 8002988:	60da      	str	r2, [r3, #12]
 800298a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a24      	ldr	r2, [pc, #144]	; (8002a24 <HAL_HCD_MspInit+0xb0>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d141      	bne.n	8002a1a <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	613b      	str	r3, [r7, #16]
 800299a:	4b23      	ldr	r3, [pc, #140]	; (8002a28 <HAL_HCD_MspInit+0xb4>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299e:	4a22      	ldr	r2, [pc, #136]	; (8002a28 <HAL_HCD_MspInit+0xb4>)
 80029a0:	f043 0302 	orr.w	r3, r3, #2
 80029a4:	6313      	str	r3, [r2, #48]	; 0x30
 80029a6:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <HAL_HCD_MspInit+0xb4>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	613b      	str	r3, [r7, #16]
 80029b0:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 80029b2:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 80029b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b8:	2302      	movs	r3, #2
 80029ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c0:	2300      	movs	r3, #0
 80029c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 80029c4:	230c      	movs	r3, #12
 80029c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c8:	f107 0314 	add.w	r3, r7, #20
 80029cc:	4619      	mov	r1, r3
 80029ce:	4817      	ldr	r0, [pc, #92]	; (8002a2c <HAL_HCD_MspInit+0xb8>)
 80029d0:	f000 fc3a 	bl	8003248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 80029d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80029d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029da:	2300      	movs	r3, #0
 80029dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029de:	2300      	movs	r3, #0
 80029e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 80029e2:	f107 0314 	add.w	r3, r7, #20
 80029e6:	4619      	mov	r1, r3
 80029e8:	4810      	ldr	r0, [pc, #64]	; (8002a2c <HAL_HCD_MspInit+0xb8>)
 80029ea:	f000 fc2d 	bl	8003248 <HAL_GPIO_Init>

    /* USB_OTG_HS clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	4b0d      	ldr	r3, [pc, #52]	; (8002a28 <HAL_HCD_MspInit+0xb4>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f6:	4a0c      	ldr	r2, [pc, #48]	; (8002a28 <HAL_HCD_MspInit+0xb4>)
 80029f8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80029fc:	6313      	str	r3, [r2, #48]	; 0x30
 80029fe:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <HAL_HCD_MspInit+0xb4>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a06:	60fb      	str	r3, [r7, #12]
 8002a08:	68fb      	ldr	r3, [r7, #12]

    /* USB_OTG_HS interrupt Init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	204d      	movs	r0, #77	; 0x4d
 8002a10:	f000 f956 	bl	8002cc0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8002a14:	204d      	movs	r0, #77	; 0x4d
 8002a16:	f000 f96f 	bl	8002cf8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8002a1a:	bf00      	nop
 8002a1c:	3728      	adds	r7, #40	; 0x28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40040000 	.word	0x40040000
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020400 	.word	0x40020400

08002a30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002a30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a68 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a34:	480d      	ldr	r0, [pc, #52]	; (8002a6c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a36:	490e      	ldr	r1, [pc, #56]	; (8002a70 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a38:	4a0e      	ldr	r2, [pc, #56]	; (8002a74 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a3c:	e002      	b.n	8002a44 <LoopCopyDataInit>

08002a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a42:	3304      	adds	r3, #4

08002a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a48:	d3f9      	bcc.n	8002a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a4a:	4a0b      	ldr	r2, [pc, #44]	; (8002a78 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a4c:	4c0b      	ldr	r4, [pc, #44]	; (8002a7c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a50:	e001      	b.n	8002a56 <LoopFillZerobss>

08002a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a54:	3204      	adds	r2, #4

08002a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a58:	d3fb      	bcc.n	8002a52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a5a:	f7ff fd6b 	bl	8002534 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a5e:	f005 fde5 	bl	800862c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a62:	f7fe ff29 	bl	80018b8 <main>
  bx  lr    
 8002a66:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002a68:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a70:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002a74:	080099f0 	.word	0x080099f0
  ldr r2, =_sbss
 8002a78:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002a7c:	2000082c 	.word	0x2000082c

08002a80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a80:	e7fe      	b.n	8002a80 <ADC_IRQHandler>
	...

08002a84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a88:	4b0e      	ldr	r3, [pc, #56]	; (8002ac4 <HAL_Init+0x40>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a0d      	ldr	r2, [pc, #52]	; (8002ac4 <HAL_Init+0x40>)
 8002a8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a94:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_Init+0x40>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a0a      	ldr	r2, [pc, #40]	; (8002ac4 <HAL_Init+0x40>)
 8002a9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002aa0:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <HAL_Init+0x40>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a07      	ldr	r2, [pc, #28]	; (8002ac4 <HAL_Init+0x40>)
 8002aa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aaa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002aac:	2003      	movs	r0, #3
 8002aae:	f000 f8fc 	bl	8002caa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f7ff fc40 	bl	8002338 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ab8:	f7ff fc16 	bl	80022e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023c00 	.word	0x40023c00

08002ac8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002acc:	4b06      	ldr	r3, [pc, #24]	; (8002ae8 <HAL_IncTick+0x20>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4b06      	ldr	r3, [pc, #24]	; (8002aec <HAL_IncTick+0x24>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	4a04      	ldr	r2, [pc, #16]	; (8002aec <HAL_IncTick+0x24>)
 8002ada:	6013      	str	r3, [r2, #0]
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	20000010 	.word	0x20000010
 8002aec:	20000818 	.word	0x20000818

08002af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return uwTick;
 8002af4:	4b03      	ldr	r3, [pc, #12]	; (8002b04 <HAL_GetTick+0x14>)
 8002af6:	681b      	ldr	r3, [r3, #0]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000818 	.word	0x20000818

08002b08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b10:	f7ff ffee 	bl	8002af0 <HAL_GetTick>
 8002b14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b20:	d005      	beq.n	8002b2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b22:	4b0a      	ldr	r3, [pc, #40]	; (8002b4c <HAL_Delay+0x44>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	461a      	mov	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b2e:	bf00      	nop
 8002b30:	f7ff ffde 	bl	8002af0 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d8f7      	bhi.n	8002b30 <HAL_Delay+0x28>
  {
  }
}
 8002b40:	bf00      	nop
 8002b42:	bf00      	nop
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000010 	.word	0x20000010

08002b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b60:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <__NVIC_SetPriorityGrouping+0x44>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b82:	4a04      	ldr	r2, [pc, #16]	; (8002b94 <__NVIC_SetPriorityGrouping+0x44>)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	60d3      	str	r3, [r2, #12]
}
 8002b88:	bf00      	nop
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b9c:	4b04      	ldr	r3, [pc, #16]	; (8002bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	0a1b      	lsrs	r3, r3, #8
 8002ba2:	f003 0307 	and.w	r3, r3, #7
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	db0b      	blt.n	8002bde <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	f003 021f 	and.w	r2, r3, #31
 8002bcc:	4907      	ldr	r1, [pc, #28]	; (8002bec <__NVIC_EnableIRQ+0x38>)
 8002bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd2:	095b      	lsrs	r3, r3, #5
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	e000e100 	.word	0xe000e100

08002bf0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	6039      	str	r1, [r7, #0]
 8002bfa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	db0a      	blt.n	8002c1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	b2da      	uxtb	r2, r3
 8002c08:	490c      	ldr	r1, [pc, #48]	; (8002c3c <__NVIC_SetPriority+0x4c>)
 8002c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c0e:	0112      	lsls	r2, r2, #4
 8002c10:	b2d2      	uxtb	r2, r2
 8002c12:	440b      	add	r3, r1
 8002c14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c18:	e00a      	b.n	8002c30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	4908      	ldr	r1, [pc, #32]	; (8002c40 <__NVIC_SetPriority+0x50>)
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	f003 030f 	and.w	r3, r3, #15
 8002c26:	3b04      	subs	r3, #4
 8002c28:	0112      	lsls	r2, r2, #4
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	761a      	strb	r2, [r3, #24]
}
 8002c30:	bf00      	nop
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr
 8002c3c:	e000e100 	.word	0xe000e100
 8002c40:	e000ed00 	.word	0xe000ed00

08002c44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b089      	sub	sp, #36	; 0x24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f003 0307 	and.w	r3, r3, #7
 8002c56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	f1c3 0307 	rsb	r3, r3, #7
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	bf28      	it	cs
 8002c62:	2304      	movcs	r3, #4
 8002c64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	2b06      	cmp	r3, #6
 8002c6c:	d902      	bls.n	8002c74 <NVIC_EncodePriority+0x30>
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	3b03      	subs	r3, #3
 8002c72:	e000      	b.n	8002c76 <NVIC_EncodePriority+0x32>
 8002c74:	2300      	movs	r3, #0
 8002c76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c82:	43da      	mvns	r2, r3
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	401a      	ands	r2, r3
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	fa01 f303 	lsl.w	r3, r1, r3
 8002c96:	43d9      	mvns	r1, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c9c:	4313      	orrs	r3, r2
         );
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3724      	adds	r7, #36	; 0x24
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff ff4c 	bl	8002b50 <__NVIC_SetPriorityGrouping>
}
 8002cb8:	bf00      	nop
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd2:	f7ff ff61 	bl	8002b98 <__NVIC_GetPriorityGrouping>
 8002cd6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	68b9      	ldr	r1, [r7, #8]
 8002cdc:	6978      	ldr	r0, [r7, #20]
 8002cde:	f7ff ffb1 	bl	8002c44 <NVIC_EncodePriority>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce8:	4611      	mov	r1, r2
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7ff ff80 	bl	8002bf0 <__NVIC_SetPriority>
}
 8002cf0:	bf00      	nop
 8002cf2:	3718      	adds	r7, #24
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	4618      	mov	r0, r3
 8002d08:	f7ff ff54 	bl	8002bb4 <__NVIC_EnableIRQ>
}
 8002d0c:	bf00      	nop
 8002d0e:	3708      	adds	r7, #8
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d101      	bne.n	8002d26 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e00e      	b.n	8002d44 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	795b      	ldrb	r3, [r3, #5]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d105      	bne.n	8002d3c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe f8c6 	bl	8000ec8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3708      	adds	r7, #8
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d58:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d5a:	f7ff fec9 	bl	8002af0 <HAL_GetTick>
 8002d5e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d008      	beq.n	8002d7e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2280      	movs	r2, #128	; 0x80
 8002d70:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e052      	b.n	8002e24 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0216 	bic.w	r2, r2, #22
 8002d8c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	695a      	ldr	r2, [r3, #20]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d9c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d103      	bne.n	8002dae <HAL_DMA_Abort+0x62>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d007      	beq.n	8002dbe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0208 	bic.w	r2, r2, #8
 8002dbc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0201 	bic.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dce:	e013      	b.n	8002df8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dd0:	f7ff fe8e 	bl	8002af0 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b05      	cmp	r3, #5
 8002ddc:	d90c      	bls.n	8002df8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2220      	movs	r2, #32
 8002de2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2203      	movs	r2, #3
 8002df0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e015      	b.n	8002e24 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1e4      	bne.n	8002dd0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0a:	223f      	movs	r2, #63	; 0x3f
 8002e0c:	409a      	lsls	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d004      	beq.n	8002e4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2280      	movs	r2, #128	; 0x80
 8002e44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e00c      	b.n	8002e64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2205      	movs	r2, #5
 8002e4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0201 	bic.w	r2, r2, #1
 8002e60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e03b      	b.n	8002efa <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d106      	bne.n	8002e9c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f7fe f86a 	bl	8000f70 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685a      	ldr	r2, [r3, #4]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	430a      	orrs	r2, r1
 8002eb8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec0:	f023 0107 	bic.w	r1, r3, #7
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002eda:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	68d1      	ldr	r1, [r2, #12]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	430b      	orrs	r3, r1
 8002ee8:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3708      	adds	r7, #8
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b084      	sub	sp, #16
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f003 0301 	and.w	r3, r3, #1
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d026      	beq.n	8002f72 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d021      	beq.n	8002f72 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f3c:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f42:	f043 0201 	orr.w	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2204      	movs	r2, #4
 8002f56:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d003      	beq.n	8002f72 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f003 0320 	and.w	r3, r3, #32
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d026      	beq.n	8002fca <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d021      	beq.n	8002fca <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f94:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa2:	f043 0202 	orr.w	r2, r3, #2
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2204      	movs	r2, #4
 8002fae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d026      	beq.n	8003022 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d021      	beq.n	8003022 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fec:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ffa:	f043 0204 	orr.w	r2, r3, #4
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2204      	movs	r2, #4
 8003006:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	695b      	ldr	r3, [r3, #20]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d003      	beq.n	8003022 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d013      	beq.n	8003054 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00e      	beq.n	8003054 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003044:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2204      	movs	r2, #4
 800304c:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f853 	bl	80030fa <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d024      	beq.n	80030a8 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003064:	2b00      	cmp	r3, #0
 8003066:	d01f      	beq.n	80030a8 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003076:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2202      	movs	r2, #2
 800307e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d003      	beq.n	80030a8 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f003 0310 	and.w	r3, r3, #16
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d01f      	beq.n	80030f2 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d01a      	beq.n	80030f2 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030ca:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2210      	movs	r2, #16
 80030d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	f000 f80e 	bl	800310e <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 80030f2:	bf00      	nop
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b083      	sub	sp, #12
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8003102:	bf00      	nop
 8003104:	370c      	adds	r7, #12
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800310e:	b480      	push	{r7}
 8003110:	b083      	sub	sp, #12
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
	...

08003124 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800313c:	2b01      	cmp	r3, #1
 800313e:	d101      	bne.n	8003144 <HAL_DMA2D_ConfigLayer+0x20>
 8003140:	2302      	movs	r3, #2
 8003142:	e079      	b.n	8003238 <HAL_DMA2D_ConfigLayer+0x114>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2202      	movs	r2, #2
 8003150:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	011b      	lsls	r3, r3, #4
 8003158:	3318      	adds	r3, #24
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	4413      	add	r3, r2
 800315e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	041b      	lsls	r3, r3, #16
 800316a:	4313      	orrs	r3, r2
 800316c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800316e:	4b35      	ldr	r3, [pc, #212]	; (8003244 <HAL_DMA2D_ConfigLayer+0x120>)
 8003170:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b0a      	cmp	r3, #10
 8003178:	d003      	beq.n	8003182 <HAL_DMA2D_ConfigLayer+0x5e>
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b09      	cmp	r3, #9
 8003180:	d107      	bne.n	8003192 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
 8003190:	e005      	b.n	800319e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	061b      	lsls	r3, r3, #24
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	4313      	orrs	r3, r2
 800319c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d120      	bne.n	80031e6 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	43db      	mvns	r3, r3
 80031ae:	ea02 0103 	and.w	r1, r2, r3
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	697a      	ldr	r2, [r7, #20]
 80031b8:	430a      	orrs	r2, r1
 80031ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2b0a      	cmp	r3, #10
 80031cc:	d003      	beq.n	80031d6 <HAL_DMA2D_ConfigLayer+0xb2>
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b09      	cmp	r3, #9
 80031d4:	d127      	bne.n	8003226 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	68da      	ldr	r2, [r3, #12]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80031e2:	629a      	str	r2, [r3, #40]	; 0x28
 80031e4:	e01f      	b.n	8003226 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	69da      	ldr	r2, [r3, #28]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	43db      	mvns	r3, r3
 80031f0:	ea02 0103 	and.w	r1, r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	430a      	orrs	r2, r1
 80031fc:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	6812      	ldr	r2, [r2, #0]
 8003206:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b0a      	cmp	r3, #10
 800320e:	d003      	beq.n	8003218 <HAL_DMA2D_ConfigLayer+0xf4>
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b09      	cmp	r3, #9
 8003216:	d106      	bne.n	8003226 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003224:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	371c      	adds	r7, #28
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	ff03000f 	.word	0xff03000f

08003248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003248:	b480      	push	{r7}
 800324a:	b089      	sub	sp, #36	; 0x24
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003256:	2300      	movs	r3, #0
 8003258:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800325a:	2300      	movs	r3, #0
 800325c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800325e:	2300      	movs	r3, #0
 8003260:	61fb      	str	r3, [r7, #28]
 8003262:	e177      	b.n	8003554 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003264:	2201      	movs	r2, #1
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	697a      	ldr	r2, [r7, #20]
 8003274:	4013      	ands	r3, r2
 8003276:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	429a      	cmp	r2, r3
 800327e:	f040 8166 	bne.w	800354e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 0303 	and.w	r3, r3, #3
 800328a:	2b01      	cmp	r3, #1
 800328c:	d005      	beq.n	800329a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003296:	2b02      	cmp	r3, #2
 8003298:	d130      	bne.n	80032fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	005b      	lsls	r3, r3, #1
 80032a4:	2203      	movs	r2, #3
 80032a6:	fa02 f303 	lsl.w	r3, r2, r3
 80032aa:	43db      	mvns	r3, r3
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	4013      	ands	r3, r2
 80032b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	68da      	ldr	r2, [r3, #12]
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	69ba      	ldr	r2, [r7, #24]
 80032c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032d0:	2201      	movs	r2, #1
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	fa02 f303 	lsl.w	r3, r2, r3
 80032d8:	43db      	mvns	r3, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4013      	ands	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	091b      	lsrs	r3, r3, #4
 80032e6:	f003 0201 	and.w	r2, r3, #1
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	f003 0303 	and.w	r3, r3, #3
 8003304:	2b03      	cmp	r3, #3
 8003306:	d017      	beq.n	8003338 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	2203      	movs	r2, #3
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	4013      	ands	r3, r2
 800331e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4313      	orrs	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f003 0303 	and.w	r3, r3, #3
 8003340:	2b02      	cmp	r3, #2
 8003342:	d123      	bne.n	800338c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003344:	69fb      	ldr	r3, [r7, #28]
 8003346:	08da      	lsrs	r2, r3, #3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	3208      	adds	r2, #8
 800334c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003350:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	220f      	movs	r2, #15
 800335c:	fa02 f303 	lsl.w	r3, r2, r3
 8003360:	43db      	mvns	r3, r3
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	4013      	ands	r3, r2
 8003366:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	f003 0307 	and.w	r3, r3, #7
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	69ba      	ldr	r2, [r7, #24]
 800337a:	4313      	orrs	r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	08da      	lsrs	r2, r3, #3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	3208      	adds	r2, #8
 8003386:	69b9      	ldr	r1, [r7, #24]
 8003388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	2203      	movs	r2, #3
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	4013      	ands	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f003 0203 	and.w	r2, r3, #3
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 80c0 	beq.w	800354e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]
 80033d2:	4b66      	ldr	r3, [pc, #408]	; (800356c <HAL_GPIO_Init+0x324>)
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	4a65      	ldr	r2, [pc, #404]	; (800356c <HAL_GPIO_Init+0x324>)
 80033d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033dc:	6453      	str	r3, [r2, #68]	; 0x44
 80033de:	4b63      	ldr	r3, [pc, #396]	; (800356c <HAL_GPIO_Init+0x324>)
 80033e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033ea:	4a61      	ldr	r2, [pc, #388]	; (8003570 <HAL_GPIO_Init+0x328>)
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	3302      	adds	r3, #2
 80033f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	f003 0303 	and.w	r3, r3, #3
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	220f      	movs	r2, #15
 8003402:	fa02 f303 	lsl.w	r3, r2, r3
 8003406:	43db      	mvns	r3, r3
 8003408:	69ba      	ldr	r2, [r7, #24]
 800340a:	4013      	ands	r3, r2
 800340c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a58      	ldr	r2, [pc, #352]	; (8003574 <HAL_GPIO_Init+0x32c>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d037      	beq.n	8003486 <HAL_GPIO_Init+0x23e>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a57      	ldr	r2, [pc, #348]	; (8003578 <HAL_GPIO_Init+0x330>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d031      	beq.n	8003482 <HAL_GPIO_Init+0x23a>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a56      	ldr	r2, [pc, #344]	; (800357c <HAL_GPIO_Init+0x334>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d02b      	beq.n	800347e <HAL_GPIO_Init+0x236>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a55      	ldr	r2, [pc, #340]	; (8003580 <HAL_GPIO_Init+0x338>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d025      	beq.n	800347a <HAL_GPIO_Init+0x232>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	4a54      	ldr	r2, [pc, #336]	; (8003584 <HAL_GPIO_Init+0x33c>)
 8003432:	4293      	cmp	r3, r2
 8003434:	d01f      	beq.n	8003476 <HAL_GPIO_Init+0x22e>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	4a53      	ldr	r2, [pc, #332]	; (8003588 <HAL_GPIO_Init+0x340>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d019      	beq.n	8003472 <HAL_GPIO_Init+0x22a>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	4a52      	ldr	r2, [pc, #328]	; (800358c <HAL_GPIO_Init+0x344>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d013      	beq.n	800346e <HAL_GPIO_Init+0x226>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a51      	ldr	r2, [pc, #324]	; (8003590 <HAL_GPIO_Init+0x348>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d00d      	beq.n	800346a <HAL_GPIO_Init+0x222>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a50      	ldr	r2, [pc, #320]	; (8003594 <HAL_GPIO_Init+0x34c>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d007      	beq.n	8003466 <HAL_GPIO_Init+0x21e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a4f      	ldr	r2, [pc, #316]	; (8003598 <HAL_GPIO_Init+0x350>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d101      	bne.n	8003462 <HAL_GPIO_Init+0x21a>
 800345e:	2309      	movs	r3, #9
 8003460:	e012      	b.n	8003488 <HAL_GPIO_Init+0x240>
 8003462:	230a      	movs	r3, #10
 8003464:	e010      	b.n	8003488 <HAL_GPIO_Init+0x240>
 8003466:	2308      	movs	r3, #8
 8003468:	e00e      	b.n	8003488 <HAL_GPIO_Init+0x240>
 800346a:	2307      	movs	r3, #7
 800346c:	e00c      	b.n	8003488 <HAL_GPIO_Init+0x240>
 800346e:	2306      	movs	r3, #6
 8003470:	e00a      	b.n	8003488 <HAL_GPIO_Init+0x240>
 8003472:	2305      	movs	r3, #5
 8003474:	e008      	b.n	8003488 <HAL_GPIO_Init+0x240>
 8003476:	2304      	movs	r3, #4
 8003478:	e006      	b.n	8003488 <HAL_GPIO_Init+0x240>
 800347a:	2303      	movs	r3, #3
 800347c:	e004      	b.n	8003488 <HAL_GPIO_Init+0x240>
 800347e:	2302      	movs	r3, #2
 8003480:	e002      	b.n	8003488 <HAL_GPIO_Init+0x240>
 8003482:	2301      	movs	r3, #1
 8003484:	e000      	b.n	8003488 <HAL_GPIO_Init+0x240>
 8003486:	2300      	movs	r3, #0
 8003488:	69fa      	ldr	r2, [r7, #28]
 800348a:	f002 0203 	and.w	r2, r2, #3
 800348e:	0092      	lsls	r2, r2, #2
 8003490:	4093      	lsls	r3, r2
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4313      	orrs	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003498:	4935      	ldr	r1, [pc, #212]	; (8003570 <HAL_GPIO_Init+0x328>)
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	089b      	lsrs	r3, r3, #2
 800349e:	3302      	adds	r3, #2
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034a6:	4b3d      	ldr	r3, [pc, #244]	; (800359c <HAL_GPIO_Init+0x354>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	43db      	mvns	r3, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4013      	ands	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034ca:	4a34      	ldr	r2, [pc, #208]	; (800359c <HAL_GPIO_Init+0x354>)
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034d0:	4b32      	ldr	r3, [pc, #200]	; (800359c <HAL_GPIO_Init+0x354>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034f4:	4a29      	ldr	r2, [pc, #164]	; (800359c <HAL_GPIO_Init+0x354>)
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034fa:	4b28      	ldr	r3, [pc, #160]	; (800359c <HAL_GPIO_Init+0x354>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	43db      	mvns	r3, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4013      	ands	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	4313      	orrs	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800351e:	4a1f      	ldr	r2, [pc, #124]	; (800359c <HAL_GPIO_Init+0x354>)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003524:	4b1d      	ldr	r3, [pc, #116]	; (800359c <HAL_GPIO_Init+0x354>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	43db      	mvns	r3, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4013      	ands	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003548:	4a14      	ldr	r2, [pc, #80]	; (800359c <HAL_GPIO_Init+0x354>)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	3301      	adds	r3, #1
 8003552:	61fb      	str	r3, [r7, #28]
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b0f      	cmp	r3, #15
 8003558:	f67f ae84 	bls.w	8003264 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800355c:	bf00      	nop
 800355e:	bf00      	nop
 8003560:	3724      	adds	r7, #36	; 0x24
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40023800 	.word	0x40023800
 8003570:	40013800 	.word	0x40013800
 8003574:	40020000 	.word	0x40020000
 8003578:	40020400 	.word	0x40020400
 800357c:	40020800 	.word	0x40020800
 8003580:	40020c00 	.word	0x40020c00
 8003584:	40021000 	.word	0x40021000
 8003588:	40021400 	.word	0x40021400
 800358c:	40021800 	.word	0x40021800
 8003590:	40021c00 	.word	0x40021c00
 8003594:	40022000 	.word	0x40022000
 8003598:	40022400 	.word	0x40022400
 800359c:	40013c00 	.word	0x40013c00

080035a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	460b      	mov	r3, r1
 80035aa:	807b      	strh	r3, [r7, #2]
 80035ac:	4613      	mov	r3, r2
 80035ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035b0:	787b      	ldrb	r3, [r7, #1]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035b6:	887a      	ldrh	r2, [r7, #2]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035bc:	e003      	b.n	80035c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035be:	887b      	ldrh	r3, [r7, #2]
 80035c0:	041a      	lsls	r2, r3, #16
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	619a      	str	r2, [r3, #24]
}
 80035c6:	bf00      	nop
 80035c8:	370c      	adds	r7, #12
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr

080035d2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035d2:	b480      	push	{r7}
 80035d4:	b085      	sub	sp, #20
 80035d6:	af00      	add	r7, sp, #0
 80035d8:	6078      	str	r0, [r7, #4]
 80035da:	460b      	mov	r3, r1
 80035dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035e4:	887a      	ldrh	r2, [r7, #2]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	4013      	ands	r3, r2
 80035ea:	041a      	lsls	r2, r3, #16
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	43d9      	mvns	r1, r3
 80035f0:	887b      	ldrh	r3, [r7, #2]
 80035f2:	400b      	ands	r3, r1
 80035f4:	431a      	orrs	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	619a      	str	r2, [r3, #24]
}
 80035fa:	bf00      	nop
 80035fc:	3714      	adds	r7, #20
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
	...

08003608 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003612:	4b08      	ldr	r3, [pc, #32]	; (8003634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003614:	695a      	ldr	r2, [r3, #20]
 8003616:	88fb      	ldrh	r3, [r7, #6]
 8003618:	4013      	ands	r3, r2
 800361a:	2b00      	cmp	r3, #0
 800361c:	d006      	beq.n	800362c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800361e:	4a05      	ldr	r2, [pc, #20]	; (8003634 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003620:	88fb      	ldrh	r3, [r7, #6]
 8003622:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003624:	88fb      	ldrh	r3, [r7, #6]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fd fef0 	bl	800140c <HAL_GPIO_EXTI_Callback>
  }
}
 800362c:	bf00      	nop
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	40013c00 	.word	0x40013c00

08003638 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800363a:	b08f      	sub	sp, #60	; 0x3c
 800363c:	af0a      	add	r7, sp, #40	; 0x28
 800363e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e054      	b.n	80036f4 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b00      	cmp	r3, #0
 800365a:	d106      	bne.n	800366a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f7ff f985 	bl	8002974 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2203      	movs	r2, #3
 800366e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800367a:	2b00      	cmp	r3, #0
 800367c:	d102      	bne.n	8003684 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4618      	mov	r0, r3
 800368a:	f004 fc6c 	bl	8007f66 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	603b      	str	r3, [r7, #0]
 8003694:	687e      	ldr	r6, [r7, #4]
 8003696:	466d      	mov	r5, sp
 8003698:	f106 0410 	add.w	r4, r6, #16
 800369c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800369e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80036ac:	1d33      	adds	r3, r6, #4
 80036ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036b0:	6838      	ldr	r0, [r7, #0]
 80036b2:	f004 fbf7 	bl	8007ea4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2101      	movs	r1, #1
 80036bc:	4618      	mov	r0, r3
 80036be:	f004 fc63 	bl	8007f88 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	603b      	str	r3, [r7, #0]
 80036c8:	687e      	ldr	r6, [r7, #4]
 80036ca:	466d      	mov	r5, sp
 80036cc:	f106 0410 	add.w	r4, r6, #16
 80036d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80036e0:	1d33      	adds	r3, r6, #4
 80036e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036e4:	6838      	ldr	r0, [r7, #0]
 80036e6:	f004 fd3f 	bl	8008168 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3714      	adds	r7, #20
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080036fc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4618      	mov	r0, r3
 8003714:	f004 fce6 	bl	80080e4 <USB_GetMode>
 8003718:	4603      	mov	r3, r0
 800371a:	2b01      	cmp	r3, #1
 800371c:	f040 80ef 	bne.w	80038fe <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f004 fcca 	bl	80080be <USB_ReadInterrupts>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 80e5 	beq.w	80038fc <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f004 fcc1 	bl	80080be <USB_ReadInterrupts>
 800373c:	4603      	mov	r3, r0
 800373e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003742:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003746:	d104      	bne.n	8003752 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003750:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f004 fcb1 	bl	80080be <USB_ReadInterrupts>
 800375c:	4603      	mov	r3, r0
 800375e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003762:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003766:	d104      	bne.n	8003772 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003770:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f004 fca1 	bl	80080be <USB_ReadInterrupts>
 800377c:	4603      	mov	r3, r0
 800377e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003782:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003786:	d104      	bne.n	8003792 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003790:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4618      	mov	r0, r3
 8003798:	f004 fc91 	bl	80080be <USB_ReadInterrupts>
 800379c:	4603      	mov	r3, r0
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d103      	bne.n	80037ae <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2202      	movs	r2, #2
 80037ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f004 fc83 	bl	80080be <USB_ReadInterrupts>
 80037b8:	4603      	mov	r3, r0
 80037ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037c2:	d115      	bne.n	80037f0 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80037cc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d108      	bne.n	80037f0 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f000 f8a4 	bl	800392c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2101      	movs	r1, #1
 80037ea:	4618      	mov	r0, r3
 80037ec:	f004 fd78 	bl	80082e0 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f004 fc62 	bl	80080be <USB_ReadInterrupts>
 80037fa:	4603      	mov	r3, r0
 80037fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003804:	d102      	bne.n	800380c <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f001 f9ad 	bl	8004b66 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4618      	mov	r0, r3
 8003812:	f004 fc54 	bl	80080be <USB_ReadInterrupts>
 8003816:	4603      	mov	r3, r0
 8003818:	f003 0308 	and.w	r3, r3, #8
 800381c:	2b08      	cmp	r3, #8
 800381e:	d106      	bne.n	800382e <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f86f 	bl	8003904 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2208      	movs	r2, #8
 800382c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f004 fc43 	bl	80080be <USB_ReadInterrupts>
 8003838:	4603      	mov	r3, r0
 800383a:	f003 0310 	and.w	r3, r3, #16
 800383e:	2b10      	cmp	r3, #16
 8003840:	d101      	bne.n	8003846 <HAL_HCD_IRQHandler+0x14a>
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <HAL_HCD_IRQHandler+0x14c>
 8003846:	2300      	movs	r3, #0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d012      	beq.n	8003872 <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	699a      	ldr	r2, [r3, #24]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0210 	bic.w	r2, r2, #16
 800385a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f001 f8b0 	bl	80049c2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	699a      	ldr	r2, [r3, #24]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f042 0210 	orr.w	r2, r2, #16
 8003870:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4618      	mov	r0, r3
 8003878:	f004 fc21 	bl	80080be <USB_ReadInterrupts>
 800387c:	4603      	mov	r3, r0
 800387e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003882:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003886:	d13a      	bne.n	80038fe <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4618      	mov	r0, r3
 800388e:	f004 fd9a 	bl	80083c6 <USB_HC_ReadInterrupt>
 8003892:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003894:	2300      	movs	r3, #0
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	e025      	b.n	80038e6 <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f003 030f 	and.w	r3, r3, #15
 80038a0:	68ba      	ldr	r2, [r7, #8]
 80038a2:	fa22 f303 	lsr.w	r3, r2, r3
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d018      	beq.n	80038e0 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	015a      	lsls	r2, r3, #5
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	4413      	add	r3, r2
 80038b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038c4:	d106      	bne.n	80038d4 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	4619      	mov	r1, r3
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f859 	bl	8003984 <HCD_HC_IN_IRQHandler>
 80038d2:	e005      	b.n	80038e0 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	4619      	mov	r1, r3
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 fc74 	bl	80041c8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80038e0:	697b      	ldr	r3, [r7, #20]
 80038e2:	3301      	adds	r3, #1
 80038e4:	617b      	str	r3, [r7, #20]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d3d4      	bcc.n	800389a <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038f8:	615a      	str	r2, [r3, #20]
 80038fa:	e000      	b.n	80038fe <HAL_HCD_IRQHandler+0x202>
      return;
 80038fc:	bf00      	nop
    }
  }
}
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8003954:	b480      	push	{r7}
 8003956:	b083      	sub	sp, #12
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 800395c:	bf00      	nop
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	460b      	mov	r3, r1
 8003972:	70fb      	strb	r3, [r7, #3]
 8003974:	4613      	mov	r3, r2
 8003976:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 8003978:	bf00      	nop
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	460b      	mov	r3, r1
 800398e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800399a:	78fb      	ldrb	r3, [r7, #3]
 800399c:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	015a      	lsls	r2, r3, #5
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	4413      	add	r3, r2
 80039a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 0304 	and.w	r3, r3, #4
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d119      	bne.n	80039e8 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	015a      	lsls	r2, r3, #5
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4413      	add	r3, r2
 80039bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039c0:	461a      	mov	r2, r3
 80039c2:	2304      	movs	r3, #4
 80039c4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	015a      	lsls	r2, r3, #5
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	4413      	add	r3, r2
 80039ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	0151      	lsls	r1, r2, #5
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	440a      	add	r2, r1
 80039dc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80039e0:	f043 0302 	orr.w	r3, r3, #2
 80039e4:	60d3      	str	r3, [r2, #12]
 80039e6:	e101      	b.n	8003bec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	015a      	lsls	r2, r3, #5
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	4413      	add	r3, r2
 80039f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039fe:	d12b      	bne.n	8003a58 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	015a      	lsls	r2, r3, #5
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	4413      	add	r3, r2
 8003a08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a12:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	212c      	movs	r1, #44	; 0x2c
 8003a1a:	fb01 f303 	mul.w	r3, r1, r3
 8003a1e:	4413      	add	r3, r2
 8003a20:	3361      	adds	r3, #97	; 0x61
 8003a22:	2207      	movs	r2, #7
 8003a24:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	015a      	lsls	r2, r3, #5
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	0151      	lsls	r1, r2, #5
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	440a      	add	r2, r1
 8003a3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a40:	f043 0302 	orr.w	r3, r3, #2
 8003a44:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	4611      	mov	r1, r2
 8003a50:	4618      	mov	r0, r3
 8003a52:	f004 fcc9 	bl	80083e8 <USB_HC_Halt>
 8003a56:	e0c9      	b.n	8003bec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 0320 	and.w	r3, r3, #32
 8003a6a:	2b20      	cmp	r3, #32
 8003a6c:	d109      	bne.n	8003a82 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	015a      	lsls	r2, r3, #5
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	4413      	add	r3, r2
 8003a76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	2320      	movs	r3, #32
 8003a7e:	6093      	str	r3, [r2, #8]
 8003a80:	e0b4      	b.n	8003bec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	015a      	lsls	r2, r3, #5
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	4413      	add	r3, r2
 8003a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f003 0308 	and.w	r3, r3, #8
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d133      	bne.n	8003b00 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	015a      	lsls	r2, r3, #5
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	68fa      	ldr	r2, [r7, #12]
 8003aa8:	0151      	lsls	r1, r2, #5
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	440a      	add	r2, r1
 8003aae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003ab2:	f043 0302 	orr.w	r3, r3, #2
 8003ab6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	212c      	movs	r1, #44	; 0x2c
 8003abe:	fb01 f303 	mul.w	r3, r1, r3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	3361      	adds	r3, #97	; 0x61
 8003ac6:	2205      	movs	r2, #5
 8003ac8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	015a      	lsls	r2, r3, #5
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	2310      	movs	r3, #16
 8003ada:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	015a      	lsls	r2, r3, #5
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ae8:	461a      	mov	r2, r3
 8003aea:	2308      	movs	r3, #8
 8003aec:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	b2d2      	uxtb	r2, r2
 8003af6:	4611      	mov	r1, r2
 8003af8:	4618      	mov	r0, r3
 8003afa:	f004 fc75 	bl	80083e8 <USB_HC_Halt>
 8003afe:	e075      	b.n	8003bec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	015a      	lsls	r2, r3, #5
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4413      	add	r3, r2
 8003b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b16:	d134      	bne.n	8003b82 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	015a      	lsls	r2, r3, #5
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	4413      	add	r3, r2
 8003b20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	0151      	lsls	r1, r2, #5
 8003b2a:	693a      	ldr	r2, [r7, #16]
 8003b2c:	440a      	add	r2, r1
 8003b2e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b32:	f043 0302 	orr.w	r3, r3, #2
 8003b36:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	212c      	movs	r1, #44	; 0x2c
 8003b3e:	fb01 f303 	mul.w	r3, r1, r3
 8003b42:	4413      	add	r3, r2
 8003b44:	3361      	adds	r3, #97	; 0x61
 8003b46:	2208      	movs	r2, #8
 8003b48:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	015a      	lsls	r2, r3, #5
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	4413      	add	r3, r2
 8003b52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b56:	461a      	mov	r2, r3
 8003b58:	2310      	movs	r3, #16
 8003b5a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	015a      	lsls	r2, r3, #5
 8003b60:	693b      	ldr	r3, [r7, #16]
 8003b62:	4413      	add	r3, r2
 8003b64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b68:	461a      	mov	r2, r3
 8003b6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b6e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	4611      	mov	r1, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f004 fc34 	bl	80083e8 <USB_HC_Halt>
 8003b80:	e034      	b.n	8003bec <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	015a      	lsls	r2, r3, #5
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	4413      	add	r3, r2
 8003b8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b94:	2b80      	cmp	r3, #128	; 0x80
 8003b96:	d129      	bne.n	8003bec <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	015a      	lsls	r2, r3, #5
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	0151      	lsls	r1, r2, #5
 8003baa:	693a      	ldr	r2, [r7, #16]
 8003bac:	440a      	add	r2, r1
 8003bae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003bb2:	f043 0302 	orr.w	r3, r3, #2
 8003bb6:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	212c      	movs	r1, #44	; 0x2c
 8003bbe:	fb01 f303 	mul.w	r3, r1, r3
 8003bc2:	4413      	add	r3, r2
 8003bc4:	3361      	adds	r3, #97	; 0x61
 8003bc6:	2206      	movs	r2, #6
 8003bc8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f004 fc07 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	015a      	lsls	r2, r3, #5
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	4413      	add	r3, r2
 8003be2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003be6:	461a      	mov	r2, r3
 8003be8:	2380      	movs	r3, #128	; 0x80
 8003bea:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	015a      	lsls	r2, r3, #5
 8003bf0:	693b      	ldr	r3, [r7, #16]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c02:	d122      	bne.n	8003c4a <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	015a      	lsls	r2, r3, #5
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c10:	68db      	ldr	r3, [r3, #12]
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	0151      	lsls	r1, r2, #5
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	440a      	add	r2, r1
 8003c1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003c1e:	f043 0302 	orr.w	r3, r3, #2
 8003c22:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	4611      	mov	r1, r2
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f004 fbda 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	015a      	lsls	r2, r3, #5
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c40:	461a      	mov	r2, r3
 8003c42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c46:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003c48:	e2ba      	b.n	80041c0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	015a      	lsls	r2, r3, #5
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b01      	cmp	r3, #1
 8003c5e:	f040 811b 	bne.w	8003e98 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d019      	beq.n	8003c9e <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	212c      	movs	r1, #44	; 0x2c
 8003c70:	fb01 f303 	mul.w	r3, r1, r3
 8003c74:	4413      	add	r3, r2
 8003c76:	3348      	adds	r3, #72	; 0x48
 8003c78:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	0159      	lsls	r1, r3, #5
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	440b      	add	r3, r1
 8003c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c86:	691b      	ldr	r3, [r3, #16]
 8003c88:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003c8c:	1ad2      	subs	r2, r2, r3
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	202c      	movs	r0, #44	; 0x2c
 8003c94:	fb00 f303 	mul.w	r3, r0, r3
 8003c98:	440b      	add	r3, r1
 8003c9a:	3350      	adds	r3, #80	; 0x50
 8003c9c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	212c      	movs	r1, #44	; 0x2c
 8003ca4:	fb01 f303 	mul.w	r3, r1, r3
 8003ca8:	4413      	add	r3, r2
 8003caa:	3361      	adds	r3, #97	; 0x61
 8003cac:	2201      	movs	r2, #1
 8003cae:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	212c      	movs	r1, #44	; 0x2c
 8003cb6:	fb01 f303 	mul.w	r3, r1, r3
 8003cba:	4413      	add	r3, r2
 8003cbc:	335c      	adds	r3, #92	; 0x5c
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	015a      	lsls	r2, r3, #5
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	4413      	add	r3, r2
 8003cca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cce:	461a      	mov	r2, r3
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	212c      	movs	r1, #44	; 0x2c
 8003cda:	fb01 f303 	mul.w	r3, r1, r3
 8003cde:	4413      	add	r3, r2
 8003ce0:	333f      	adds	r3, #63	; 0x3f
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d009      	beq.n	8003cfc <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	212c      	movs	r1, #44	; 0x2c
 8003cee:	fb01 f303 	mul.w	r3, r1, r3
 8003cf2:	4413      	add	r3, r2
 8003cf4:	333f      	adds	r3, #63	; 0x3f
 8003cf6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	d121      	bne.n	8003d40 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	015a      	lsls	r2, r3, #5
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	0151      	lsls	r1, r2, #5
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	440a      	add	r2, r1
 8003d12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d16:	f043 0302 	orr.w	r3, r3, #2
 8003d1a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	b2d2      	uxtb	r2, r2
 8003d24:	4611      	mov	r1, r2
 8003d26:	4618      	mov	r0, r3
 8003d28:	f004 fb5e 	bl	80083e8 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d38:	461a      	mov	r2, r3
 8003d3a:	2310      	movs	r3, #16
 8003d3c:	6093      	str	r3, [r2, #8]
 8003d3e:	e066      	b.n	8003e0e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	212c      	movs	r1, #44	; 0x2c
 8003d46:	fb01 f303 	mul.w	r3, r1, r3
 8003d4a:	4413      	add	r3, r2
 8003d4c:	333f      	adds	r3, #63	; 0x3f
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d127      	bne.n	8003da4 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	015a      	lsls	r2, r3, #5
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	0151      	lsls	r1, r2, #5
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	440a      	add	r2, r1
 8003d6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003d6e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003d72:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	212c      	movs	r1, #44	; 0x2c
 8003d7a:	fb01 f303 	mul.w	r3, r1, r3
 8003d7e:	4413      	add	r3, r2
 8003d80:	3360      	adds	r3, #96	; 0x60
 8003d82:	2201      	movs	r2, #1
 8003d84:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	b2d9      	uxtb	r1, r3
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	202c      	movs	r0, #44	; 0x2c
 8003d90:	fb00 f303 	mul.w	r3, r0, r3
 8003d94:	4413      	add	r3, r2
 8003d96:	3360      	adds	r3, #96	; 0x60
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f7ff fde3 	bl	8003968 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003da2:	e034      	b.n	8003e0e <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	212c      	movs	r1, #44	; 0x2c
 8003daa:	fb01 f303 	mul.w	r3, r1, r3
 8003dae:	4413      	add	r3, r2
 8003db0:	333f      	adds	r3, #63	; 0x3f
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d12a      	bne.n	8003e0e <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	212c      	movs	r1, #44	; 0x2c
 8003dbe:	fb01 f303 	mul.w	r3, r1, r3
 8003dc2:	4413      	add	r3, r2
 8003dc4:	3360      	adds	r3, #96	; 0x60
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	212c      	movs	r1, #44	; 0x2c
 8003dd0:	fb01 f303 	mul.w	r3, r1, r3
 8003dd4:	4413      	add	r3, r2
 8003dd6:	3354      	adds	r3, #84	; 0x54
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	f083 0301 	eor.w	r3, r3, #1
 8003dde:	b2d8      	uxtb	r0, r3
 8003de0:	687a      	ldr	r2, [r7, #4]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	212c      	movs	r1, #44	; 0x2c
 8003de6:	fb01 f303 	mul.w	r3, r1, r3
 8003dea:	4413      	add	r3, r2
 8003dec:	3354      	adds	r3, #84	; 0x54
 8003dee:	4602      	mov	r2, r0
 8003df0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	b2d9      	uxtb	r1, r3
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	202c      	movs	r0, #44	; 0x2c
 8003dfc:	fb00 f303 	mul.w	r3, r0, r3
 8003e00:	4413      	add	r3, r2
 8003e02:	3360      	adds	r3, #96	; 0x60
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f7ff fdad 	bl	8003968 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d12b      	bne.n	8003e6e <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	212c      	movs	r1, #44	; 0x2c
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	4413      	add	r3, r2
 8003e22:	3348      	adds	r3, #72	; 0x48
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6879      	ldr	r1, [r7, #4]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	202c      	movs	r0, #44	; 0x2c
 8003e2c:	fb00 f202 	mul.w	r2, r0, r2
 8003e30:	440a      	add	r2, r1
 8003e32:	3240      	adds	r2, #64	; 0x40
 8003e34:	8812      	ldrh	r2, [r2, #0]
 8003e36:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f000 81be 	beq.w	80041c0 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	212c      	movs	r1, #44	; 0x2c
 8003e4a:	fb01 f303 	mul.w	r3, r1, r3
 8003e4e:	4413      	add	r3, r2
 8003e50:	3354      	adds	r3, #84	; 0x54
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	f083 0301 	eor.w	r3, r3, #1
 8003e58:	b2d8      	uxtb	r0, r3
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	212c      	movs	r1, #44	; 0x2c
 8003e60:	fb01 f303 	mul.w	r3, r1, r3
 8003e64:	4413      	add	r3, r2
 8003e66:	3354      	adds	r3, #84	; 0x54
 8003e68:	4602      	mov	r2, r0
 8003e6a:	701a      	strb	r2, [r3, #0]
}
 8003e6c:	e1a8      	b.n	80041c0 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	212c      	movs	r1, #44	; 0x2c
 8003e74:	fb01 f303 	mul.w	r3, r1, r3
 8003e78:	4413      	add	r3, r2
 8003e7a:	3354      	adds	r3, #84	; 0x54
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	f083 0301 	eor.w	r3, r3, #1
 8003e82:	b2d8      	uxtb	r0, r3
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	212c      	movs	r1, #44	; 0x2c
 8003e8a:	fb01 f303 	mul.w	r3, r1, r3
 8003e8e:	4413      	add	r3, r2
 8003e90:	3354      	adds	r3, #84	; 0x54
 8003e92:	4602      	mov	r2, r0
 8003e94:	701a      	strb	r2, [r3, #0]
}
 8003e96:	e193      	b.n	80041c0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	015a      	lsls	r2, r3, #5
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	f040 8106 	bne.w	80040bc <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	015a      	lsls	r2, r3, #5
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	0151      	lsls	r1, r2, #5
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	440a      	add	r2, r1
 8003ec6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003eca:	f023 0302 	bic.w	r3, r3, #2
 8003ece:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	212c      	movs	r1, #44	; 0x2c
 8003ed6:	fb01 f303 	mul.w	r3, r1, r3
 8003eda:	4413      	add	r3, r2
 8003edc:	3361      	adds	r3, #97	; 0x61
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d109      	bne.n	8003ef8 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	212c      	movs	r1, #44	; 0x2c
 8003eea:	fb01 f303 	mul.w	r3, r1, r3
 8003eee:	4413      	add	r3, r2
 8003ef0:	3360      	adds	r3, #96	; 0x60
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	701a      	strb	r2, [r3, #0]
 8003ef6:	e0c9      	b.n	800408c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	212c      	movs	r1, #44	; 0x2c
 8003efe:	fb01 f303 	mul.w	r3, r1, r3
 8003f02:	4413      	add	r3, r2
 8003f04:	3361      	adds	r3, #97	; 0x61
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	2b05      	cmp	r3, #5
 8003f0a:	d109      	bne.n	8003f20 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	212c      	movs	r1, #44	; 0x2c
 8003f12:	fb01 f303 	mul.w	r3, r1, r3
 8003f16:	4413      	add	r3, r2
 8003f18:	3360      	adds	r3, #96	; 0x60
 8003f1a:	2205      	movs	r2, #5
 8003f1c:	701a      	strb	r2, [r3, #0]
 8003f1e:	e0b5      	b.n	800408c <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	212c      	movs	r1, #44	; 0x2c
 8003f26:	fb01 f303 	mul.w	r3, r1, r3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	3361      	adds	r3, #97	; 0x61
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	2b06      	cmp	r3, #6
 8003f32:	d009      	beq.n	8003f48 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	212c      	movs	r1, #44	; 0x2c
 8003f3a:	fb01 f303 	mul.w	r3, r1, r3
 8003f3e:	4413      	add	r3, r2
 8003f40:	3361      	adds	r3, #97	; 0x61
 8003f42:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d150      	bne.n	8003fea <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	212c      	movs	r1, #44	; 0x2c
 8003f4e:	fb01 f303 	mul.w	r3, r1, r3
 8003f52:	4413      	add	r3, r2
 8003f54:	335c      	adds	r3, #92	; 0x5c
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	6879      	ldr	r1, [r7, #4]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	202c      	movs	r0, #44	; 0x2c
 8003f60:	fb00 f303 	mul.w	r3, r0, r3
 8003f64:	440b      	add	r3, r1
 8003f66:	335c      	adds	r3, #92	; 0x5c
 8003f68:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	212c      	movs	r1, #44	; 0x2c
 8003f70:	fb01 f303 	mul.w	r3, r1, r3
 8003f74:	4413      	add	r3, r2
 8003f76:	335c      	adds	r3, #92	; 0x5c
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d912      	bls.n	8003fa4 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	212c      	movs	r1, #44	; 0x2c
 8003f84:	fb01 f303 	mul.w	r3, r1, r3
 8003f88:	4413      	add	r3, r2
 8003f8a:	335c      	adds	r3, #92	; 0x5c
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	212c      	movs	r1, #44	; 0x2c
 8003f96:	fb01 f303 	mul.w	r3, r1, r3
 8003f9a:	4413      	add	r3, r2
 8003f9c:	3360      	adds	r3, #96	; 0x60
 8003f9e:	2204      	movs	r2, #4
 8003fa0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003fa2:	e073      	b.n	800408c <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	212c      	movs	r1, #44	; 0x2c
 8003faa:	fb01 f303 	mul.w	r3, r1, r3
 8003fae:	4413      	add	r3, r2
 8003fb0:	3360      	adds	r3, #96	; 0x60
 8003fb2:	2202      	movs	r2, #2
 8003fb4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	015a      	lsls	r2, r3, #5
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	4413      	add	r3, r2
 8003fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003fcc:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003fd4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	015a      	lsls	r2, r3, #5
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	4413      	add	r3, r2
 8003fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003fe8:	e050      	b.n	800408c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003fea:	687a      	ldr	r2, [r7, #4]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	212c      	movs	r1, #44	; 0x2c
 8003ff0:	fb01 f303 	mul.w	r3, r1, r3
 8003ff4:	4413      	add	r3, r2
 8003ff6:	3361      	adds	r3, #97	; 0x61
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d122      	bne.n	8004044 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	212c      	movs	r1, #44	; 0x2c
 8004004:	fb01 f303 	mul.w	r3, r1, r3
 8004008:	4413      	add	r3, r2
 800400a:	3360      	adds	r3, #96	; 0x60
 800400c:	2202      	movs	r2, #2
 800400e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	015a      	lsls	r2, r3, #5
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	4413      	add	r3, r2
 8004018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004026:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800402e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	015a      	lsls	r2, r3, #5
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	4413      	add	r3, r2
 8004038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800403c:	461a      	mov	r2, r3
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	6013      	str	r3, [r2, #0]
 8004042:	e023      	b.n	800408c <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	212c      	movs	r1, #44	; 0x2c
 800404a:	fb01 f303 	mul.w	r3, r1, r3
 800404e:	4413      	add	r3, r2
 8004050:	3361      	adds	r3, #97	; 0x61
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	2b07      	cmp	r3, #7
 8004056:	d119      	bne.n	800408c <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	212c      	movs	r1, #44	; 0x2c
 800405e:	fb01 f303 	mul.w	r3, r1, r3
 8004062:	4413      	add	r3, r2
 8004064:	335c      	adds	r3, #92	; 0x5c
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	1c5a      	adds	r2, r3, #1
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	202c      	movs	r0, #44	; 0x2c
 8004070:	fb00 f303 	mul.w	r3, r0, r3
 8004074:	440b      	add	r3, r1
 8004076:	335c      	adds	r3, #92	; 0x5c
 8004078:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	212c      	movs	r1, #44	; 0x2c
 8004080:	fb01 f303 	mul.w	r3, r1, r3
 8004084:	4413      	add	r3, r2
 8004086:	3360      	adds	r3, #96	; 0x60
 8004088:	2204      	movs	r2, #4
 800408a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	015a      	lsls	r2, r3, #5
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	4413      	add	r3, r2
 8004094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004098:	461a      	mov	r2, r3
 800409a:	2302      	movs	r3, #2
 800409c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	b2d9      	uxtb	r1, r3
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	202c      	movs	r0, #44	; 0x2c
 80040a8:	fb00 f303 	mul.w	r3, r0, r3
 80040ac:	4413      	add	r3, r2
 80040ae:	3360      	adds	r3, #96	; 0x60
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	461a      	mov	r2, r3
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7ff fc57 	bl	8003968 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80040ba:	e081      	b.n	80041c0 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	015a      	lsls	r2, r3, #5
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4413      	add	r3, r2
 80040c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f003 0310 	and.w	r3, r3, #16
 80040ce:	2b10      	cmp	r3, #16
 80040d0:	d176      	bne.n	80041c0 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	212c      	movs	r1, #44	; 0x2c
 80040d8:	fb01 f303 	mul.w	r3, r1, r3
 80040dc:	4413      	add	r3, r2
 80040de:	333f      	adds	r3, #63	; 0x3f
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	2b03      	cmp	r3, #3
 80040e4:	d121      	bne.n	800412a <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	212c      	movs	r1, #44	; 0x2c
 80040ec:	fb01 f303 	mul.w	r3, r1, r3
 80040f0:	4413      	add	r3, r2
 80040f2:	335c      	adds	r3, #92	; 0x5c
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	015a      	lsls	r2, r3, #5
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	4413      	add	r3, r2
 8004100:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	0151      	lsls	r1, r2, #5
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	440a      	add	r2, r1
 800410e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004112:	f043 0302 	orr.w	r3, r3, #2
 8004116:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	b2d2      	uxtb	r2, r2
 8004120:	4611      	mov	r1, r2
 8004122:	4618      	mov	r0, r3
 8004124:	f004 f960 	bl	80083e8 <USB_HC_Halt>
 8004128:	e041      	b.n	80041ae <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	212c      	movs	r1, #44	; 0x2c
 8004130:	fb01 f303 	mul.w	r3, r1, r3
 8004134:	4413      	add	r3, r2
 8004136:	333f      	adds	r3, #63	; 0x3f
 8004138:	781b      	ldrb	r3, [r3, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d009      	beq.n	8004152 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	212c      	movs	r1, #44	; 0x2c
 8004144:	fb01 f303 	mul.w	r3, r1, r3
 8004148:	4413      	add	r3, r2
 800414a:	333f      	adds	r3, #63	; 0x3f
 800414c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800414e:	2b02      	cmp	r3, #2
 8004150:	d12d      	bne.n	80041ae <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	212c      	movs	r1, #44	; 0x2c
 8004158:	fb01 f303 	mul.w	r3, r1, r3
 800415c:	4413      	add	r3, r2
 800415e:	335c      	adds	r3, #92	; 0x5c
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	691b      	ldr	r3, [r3, #16]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d120      	bne.n	80041ae <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	212c      	movs	r1, #44	; 0x2c
 8004172:	fb01 f303 	mul.w	r3, r1, r3
 8004176:	4413      	add	r3, r2
 8004178:	3361      	adds	r3, #97	; 0x61
 800417a:	2203      	movs	r2, #3
 800417c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	4413      	add	r3, r2
 8004186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	0151      	lsls	r1, r2, #5
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	440a      	add	r2, r1
 8004194:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004198:	f043 0302 	orr.w	r3, r3, #2
 800419c:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	b2d2      	uxtb	r2, r2
 80041a6:	4611      	mov	r1, r2
 80041a8:	4618      	mov	r0, r3
 80041aa:	f004 f91d 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	015a      	lsls	r2, r3, #5
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4413      	add	r3, r2
 80041b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041ba:	461a      	mov	r2, r3
 80041bc:	2310      	movs	r3, #16
 80041be:	6093      	str	r3, [r2, #8]
}
 80041c0:	bf00      	nop
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b088      	sub	sp, #32
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
 80041d0:	460b      	mov	r3, r1
 80041d2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80041de:	78fb      	ldrb	r3, [r7, #3]
 80041e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	015a      	lsls	r2, r3, #5
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	4413      	add	r3, r2
 80041ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f003 0304 	and.w	r3, r3, #4
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d119      	bne.n	800422c <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	015a      	lsls	r2, r3, #5
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	4413      	add	r3, r2
 8004200:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004204:	461a      	mov	r2, r3
 8004206:	2304      	movs	r3, #4
 8004208:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	015a      	lsls	r2, r3, #5
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	4413      	add	r3, r2
 8004212:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	0151      	lsls	r1, r2, #5
 800421c:	69ba      	ldr	r2, [r7, #24]
 800421e:	440a      	add	r2, r1
 8004220:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004224:	f043 0302 	orr.w	r3, r3, #2
 8004228:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 800422a:	e3c6      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	015a      	lsls	r2, r3, #5
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	4413      	add	r3, r2
 8004234:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 0320 	and.w	r3, r3, #32
 800423e:	2b20      	cmp	r3, #32
 8004240:	d13e      	bne.n	80042c0 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	015a      	lsls	r2, r3, #5
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	4413      	add	r3, r2
 800424a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800424e:	461a      	mov	r2, r3
 8004250:	2320      	movs	r3, #32
 8004252:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	212c      	movs	r1, #44	; 0x2c
 800425a:	fb01 f303 	mul.w	r3, r1, r3
 800425e:	4413      	add	r3, r2
 8004260:	333d      	adds	r3, #61	; 0x3d
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	2b01      	cmp	r3, #1
 8004266:	f040 83a8 	bne.w	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	212c      	movs	r1, #44	; 0x2c
 8004270:	fb01 f303 	mul.w	r3, r1, r3
 8004274:	4413      	add	r3, r2
 8004276:	333d      	adds	r3, #61	; 0x3d
 8004278:	2200      	movs	r2, #0
 800427a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	212c      	movs	r1, #44	; 0x2c
 8004282:	fb01 f303 	mul.w	r3, r1, r3
 8004286:	4413      	add	r3, r2
 8004288:	3360      	adds	r3, #96	; 0x60
 800428a:	2202      	movs	r2, #2
 800428c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	015a      	lsls	r2, r3, #5
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	4413      	add	r3, r2
 8004296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	0151      	lsls	r1, r2, #5
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	440a      	add	r2, r1
 80042a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80042a8:	f043 0302 	orr.w	r3, r3, #2
 80042ac:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	4611      	mov	r1, r2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f004 f895 	bl	80083e8 <USB_HC_Halt>
}
 80042be:	e37c      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	015a      	lsls	r2, r3, #5
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042d6:	d122      	bne.n	800431e <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	015a      	lsls	r2, r3, #5
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	4413      	add	r3, r2
 80042e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	0151      	lsls	r1, r2, #5
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	440a      	add	r2, r1
 80042ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80042f2:	f043 0302 	orr.w	r3, r3, #2
 80042f6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	4611      	mov	r1, r2
 8004302:	4618      	mov	r0, r3
 8004304:	f004 f870 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	015a      	lsls	r2, r3, #5
 800430c:	69bb      	ldr	r3, [r7, #24]
 800430e:	4413      	add	r3, r2
 8004310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004314:	461a      	mov	r2, r3
 8004316:	f44f 7300 	mov.w	r3, #512	; 0x200
 800431a:	6093      	str	r3, [r2, #8]
}
 800431c:	e34d      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	015a      	lsls	r2, r3, #5
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	4413      	add	r3, r2
 8004326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 0301 	and.w	r3, r3, #1
 8004330:	2b01      	cmp	r3, #1
 8004332:	d150      	bne.n	80043d6 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	212c      	movs	r1, #44	; 0x2c
 800433a:	fb01 f303 	mul.w	r3, r1, r3
 800433e:	4413      	add	r3, r2
 8004340:	335c      	adds	r3, #92	; 0x5c
 8004342:	2200      	movs	r2, #0
 8004344:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	015a      	lsls	r2, r3, #5
 800434a:	69bb      	ldr	r3, [r7, #24]
 800434c:	4413      	add	r3, r2
 800434e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004358:	2b40      	cmp	r3, #64	; 0x40
 800435a:	d111      	bne.n	8004380 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	212c      	movs	r1, #44	; 0x2c
 8004362:	fb01 f303 	mul.w	r3, r1, r3
 8004366:	4413      	add	r3, r2
 8004368:	333d      	adds	r3, #61	; 0x3d
 800436a:	2201      	movs	r2, #1
 800436c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	69bb      	ldr	r3, [r7, #24]
 8004374:	4413      	add	r3, r2
 8004376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800437a:	461a      	mov	r2, r3
 800437c:	2340      	movs	r3, #64	; 0x40
 800437e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	015a      	lsls	r2, r3, #5
 8004384:	69bb      	ldr	r3, [r7, #24]
 8004386:	4413      	add	r3, r2
 8004388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	0151      	lsls	r1, r2, #5
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	440a      	add	r2, r1
 8004396:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800439a:	f043 0302 	orr.w	r3, r3, #2
 800439e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	697a      	ldr	r2, [r7, #20]
 80043a6:	b2d2      	uxtb	r2, r2
 80043a8:	4611      	mov	r1, r2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f004 f81c 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	015a      	lsls	r2, r3, #5
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	4413      	add	r3, r2
 80043b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043bc:	461a      	mov	r2, r3
 80043be:	2301      	movs	r3, #1
 80043c0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	212c      	movs	r1, #44	; 0x2c
 80043c8:	fb01 f303 	mul.w	r3, r1, r3
 80043cc:	4413      	add	r3, r2
 80043ce:	3361      	adds	r3, #97	; 0x61
 80043d0:	2201      	movs	r2, #1
 80043d2:	701a      	strb	r2, [r3, #0]
}
 80043d4:	e2f1      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	015a      	lsls	r2, r3, #5
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	4413      	add	r3, r2
 80043de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043e8:	2b40      	cmp	r3, #64	; 0x40
 80043ea:	d13c      	bne.n	8004466 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	212c      	movs	r1, #44	; 0x2c
 80043f2:	fb01 f303 	mul.w	r3, r1, r3
 80043f6:	4413      	add	r3, r2
 80043f8:	3361      	adds	r3, #97	; 0x61
 80043fa:	2204      	movs	r2, #4
 80043fc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	212c      	movs	r1, #44	; 0x2c
 8004404:	fb01 f303 	mul.w	r3, r1, r3
 8004408:	4413      	add	r3, r2
 800440a:	333d      	adds	r3, #61	; 0x3d
 800440c:	2201      	movs	r2, #1
 800440e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	212c      	movs	r1, #44	; 0x2c
 8004416:	fb01 f303 	mul.w	r3, r1, r3
 800441a:	4413      	add	r3, r2
 800441c:	335c      	adds	r3, #92	; 0x5c
 800441e:	2200      	movs	r2, #0
 8004420:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	015a      	lsls	r2, r3, #5
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	4413      	add	r3, r2
 800442a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	0151      	lsls	r1, r2, #5
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	440a      	add	r2, r1
 8004438:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800443c:	f043 0302 	orr.w	r3, r3, #2
 8004440:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	b2d2      	uxtb	r2, r2
 800444a:	4611      	mov	r1, r2
 800444c:	4618      	mov	r0, r3
 800444e:	f003 ffcb 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	015a      	lsls	r2, r3, #5
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	4413      	add	r3, r2
 800445a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800445e:	461a      	mov	r2, r3
 8004460:	2340      	movs	r3, #64	; 0x40
 8004462:	6093      	str	r3, [r2, #8]
}
 8004464:	e2a9      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	015a      	lsls	r2, r3, #5
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	4413      	add	r3, r2
 800446e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 0308 	and.w	r3, r3, #8
 8004478:	2b08      	cmp	r3, #8
 800447a:	d12a      	bne.n	80044d2 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	015a      	lsls	r2, r3, #5
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	4413      	add	r3, r2
 8004484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004488:	461a      	mov	r2, r3
 800448a:	2308      	movs	r3, #8
 800448c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	015a      	lsls	r2, r3, #5
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	4413      	add	r3, r2
 8004496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	0151      	lsls	r1, r2, #5
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	440a      	add	r2, r1
 80044a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80044a8:	f043 0302 	orr.w	r3, r3, #2
 80044ac:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	4611      	mov	r1, r2
 80044b8:	4618      	mov	r0, r3
 80044ba:	f003 ff95 	bl	80083e8 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	212c      	movs	r1, #44	; 0x2c
 80044c4:	fb01 f303 	mul.w	r3, r1, r3
 80044c8:	4413      	add	r3, r2
 80044ca:	3361      	adds	r3, #97	; 0x61
 80044cc:	2205      	movs	r2, #5
 80044ce:	701a      	strb	r2, [r3, #0]
}
 80044d0:	e273      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	015a      	lsls	r2, r3, #5
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	4413      	add	r3, r2
 80044da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 0310 	and.w	r3, r3, #16
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d150      	bne.n	800458a <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80044e8:	687a      	ldr	r2, [r7, #4]
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	212c      	movs	r1, #44	; 0x2c
 80044ee:	fb01 f303 	mul.w	r3, r1, r3
 80044f2:	4413      	add	r3, r2
 80044f4:	335c      	adds	r3, #92	; 0x5c
 80044f6:	2200      	movs	r2, #0
 80044f8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	212c      	movs	r1, #44	; 0x2c
 8004500:	fb01 f303 	mul.w	r3, r1, r3
 8004504:	4413      	add	r3, r2
 8004506:	3361      	adds	r3, #97	; 0x61
 8004508:	2203      	movs	r2, #3
 800450a:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	212c      	movs	r1, #44	; 0x2c
 8004512:	fb01 f303 	mul.w	r3, r1, r3
 8004516:	4413      	add	r3, r2
 8004518:	333d      	adds	r3, #61	; 0x3d
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d112      	bne.n	8004546 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8004520:	687a      	ldr	r2, [r7, #4]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	212c      	movs	r1, #44	; 0x2c
 8004526:	fb01 f303 	mul.w	r3, r1, r3
 800452a:	4413      	add	r3, r2
 800452c:	333c      	adds	r3, #60	; 0x3c
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d108      	bne.n	8004546 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	212c      	movs	r1, #44	; 0x2c
 800453a:	fb01 f303 	mul.w	r3, r1, r3
 800453e:	4413      	add	r3, r2
 8004540:	333d      	adds	r3, #61	; 0x3d
 8004542:	2201      	movs	r2, #1
 8004544:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	015a      	lsls	r2, r3, #5
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	4413      	add	r3, r2
 800454e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	0151      	lsls	r1, r2, #5
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	440a      	add	r2, r1
 800455c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004560:	f043 0302 	orr.w	r3, r3, #2
 8004564:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	b2d2      	uxtb	r2, r2
 800456e:	4611      	mov	r1, r2
 8004570:	4618      	mov	r0, r3
 8004572:	f003 ff39 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	015a      	lsls	r2, r3, #5
 800457a:	69bb      	ldr	r3, [r7, #24]
 800457c:	4413      	add	r3, r2
 800457e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004582:	461a      	mov	r2, r3
 8004584:	2310      	movs	r3, #16
 8004586:	6093      	str	r3, [r2, #8]
}
 8004588:	e217      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	015a      	lsls	r2, r3, #5
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	4413      	add	r3, r2
 8004592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800459c:	2b80      	cmp	r3, #128	; 0x80
 800459e:	d174      	bne.n	800468a <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	691b      	ldr	r3, [r3, #16]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d121      	bne.n	80045ec <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	212c      	movs	r1, #44	; 0x2c
 80045ae:	fb01 f303 	mul.w	r3, r1, r3
 80045b2:	4413      	add	r3, r2
 80045b4:	3361      	adds	r3, #97	; 0x61
 80045b6:	2206      	movs	r2, #6
 80045b8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	697a      	ldr	r2, [r7, #20]
 80045ca:	0151      	lsls	r1, r2, #5
 80045cc:	69ba      	ldr	r2, [r7, #24]
 80045ce:	440a      	add	r2, r1
 80045d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80045d4:	f043 0302 	orr.w	r3, r3, #2
 80045d8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	b2d2      	uxtb	r2, r2
 80045e2:	4611      	mov	r1, r2
 80045e4:	4618      	mov	r0, r3
 80045e6:	f003 feff 	bl	80083e8 <USB_HC_Halt>
 80045ea:	e044      	b.n	8004676 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	212c      	movs	r1, #44	; 0x2c
 80045f2:	fb01 f303 	mul.w	r3, r1, r3
 80045f6:	4413      	add	r3, r2
 80045f8:	335c      	adds	r3, #92	; 0x5c
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	6879      	ldr	r1, [r7, #4]
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	202c      	movs	r0, #44	; 0x2c
 8004604:	fb00 f303 	mul.w	r3, r0, r3
 8004608:	440b      	add	r3, r1
 800460a:	335c      	adds	r3, #92	; 0x5c
 800460c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	212c      	movs	r1, #44	; 0x2c
 8004614:	fb01 f303 	mul.w	r3, r1, r3
 8004618:	4413      	add	r3, r2
 800461a:	335c      	adds	r3, #92	; 0x5c
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2b02      	cmp	r3, #2
 8004620:	d920      	bls.n	8004664 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	212c      	movs	r1, #44	; 0x2c
 8004628:	fb01 f303 	mul.w	r3, r1, r3
 800462c:	4413      	add	r3, r2
 800462e:	335c      	adds	r3, #92	; 0x5c
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	212c      	movs	r1, #44	; 0x2c
 800463a:	fb01 f303 	mul.w	r3, r1, r3
 800463e:	4413      	add	r3, r2
 8004640:	3360      	adds	r3, #96	; 0x60
 8004642:	2204      	movs	r2, #4
 8004644:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	b2d9      	uxtb	r1, r3
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	202c      	movs	r0, #44	; 0x2c
 8004650:	fb00 f303 	mul.w	r3, r0, r3
 8004654:	4413      	add	r3, r2
 8004656:	3360      	adds	r3, #96	; 0x60
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	461a      	mov	r2, r3
 800465c:	6878      	ldr	r0, [r7, #4]
 800465e:	f7ff f983 	bl	8003968 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004662:	e008      	b.n	8004676 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	212c      	movs	r1, #44	; 0x2c
 800466a:	fb01 f303 	mul.w	r3, r1, r3
 800466e:	4413      	add	r3, r2
 8004670:	3360      	adds	r3, #96	; 0x60
 8004672:	2202      	movs	r2, #2
 8004674:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	015a      	lsls	r2, r3, #5
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	4413      	add	r3, r2
 800467e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004682:	461a      	mov	r2, r3
 8004684:	2380      	movs	r3, #128	; 0x80
 8004686:	6093      	str	r3, [r2, #8]
}
 8004688:	e197      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	015a      	lsls	r2, r3, #5
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	4413      	add	r3, r2
 8004692:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800469c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046a0:	d134      	bne.n	800470c <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	015a      	lsls	r2, r3, #5
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	4413      	add	r3, r2
 80046aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	0151      	lsls	r1, r2, #5
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	440a      	add	r2, r1
 80046b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80046bc:	f043 0302 	orr.w	r3, r3, #2
 80046c0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	4611      	mov	r1, r2
 80046cc:	4618      	mov	r0, r3
 80046ce:	f003 fe8b 	bl	80083e8 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80046d2:	697b      	ldr	r3, [r7, #20]
 80046d4:	015a      	lsls	r2, r3, #5
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	4413      	add	r3, r2
 80046da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046de:	461a      	mov	r2, r3
 80046e0:	2310      	movs	r3, #16
 80046e2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	015a      	lsls	r2, r3, #5
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	4413      	add	r3, r2
 80046ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046f0:	461a      	mov	r2, r3
 80046f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80046f6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	212c      	movs	r1, #44	; 0x2c
 80046fe:	fb01 f303 	mul.w	r3, r1, r3
 8004702:	4413      	add	r3, r2
 8004704:	3361      	adds	r3, #97	; 0x61
 8004706:	2208      	movs	r2, #8
 8004708:	701a      	strb	r2, [r3, #0]
}
 800470a:	e156      	b.n	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	015a      	lsls	r2, r3, #5
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	4413      	add	r3, r2
 8004714:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b02      	cmp	r3, #2
 8004720:	f040 814b 	bne.w	80049ba <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004724:	697b      	ldr	r3, [r7, #20]
 8004726:	015a      	lsls	r2, r3, #5
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	4413      	add	r3, r2
 800472c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	697a      	ldr	r2, [r7, #20]
 8004734:	0151      	lsls	r1, r2, #5
 8004736:	69ba      	ldr	r2, [r7, #24]
 8004738:	440a      	add	r2, r1
 800473a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800473e:	f023 0302 	bic.w	r3, r3, #2
 8004742:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	212c      	movs	r1, #44	; 0x2c
 800474a:	fb01 f303 	mul.w	r3, r1, r3
 800474e:	4413      	add	r3, r2
 8004750:	3361      	adds	r3, #97	; 0x61
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	2b01      	cmp	r3, #1
 8004756:	d179      	bne.n	800484c <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	212c      	movs	r1, #44	; 0x2c
 800475e:	fb01 f303 	mul.w	r3, r1, r3
 8004762:	4413      	add	r3, r2
 8004764:	3360      	adds	r3, #96	; 0x60
 8004766:	2201      	movs	r2, #1
 8004768:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	212c      	movs	r1, #44	; 0x2c
 8004770:	fb01 f303 	mul.w	r3, r1, r3
 8004774:	4413      	add	r3, r2
 8004776:	333f      	adds	r3, #63	; 0x3f
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d00a      	beq.n	8004794 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	212c      	movs	r1, #44	; 0x2c
 8004784:	fb01 f303 	mul.w	r3, r1, r3
 8004788:	4413      	add	r3, r2
 800478a:	333f      	adds	r3, #63	; 0x3f
 800478c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800478e:	2b03      	cmp	r3, #3
 8004790:	f040 80fc 	bne.w	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d142      	bne.n	8004822 <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	212c      	movs	r1, #44	; 0x2c
 80047a2:	fb01 f303 	mul.w	r3, r1, r3
 80047a6:	4413      	add	r3, r2
 80047a8:	334c      	adds	r3, #76	; 0x4c
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 80ed 	beq.w	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	212c      	movs	r1, #44	; 0x2c
 80047b8:	fb01 f303 	mul.w	r3, r1, r3
 80047bc:	4413      	add	r3, r2
 80047be:	334c      	adds	r3, #76	; 0x4c
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6879      	ldr	r1, [r7, #4]
 80047c4:	697a      	ldr	r2, [r7, #20]
 80047c6:	202c      	movs	r0, #44	; 0x2c
 80047c8:	fb00 f202 	mul.w	r2, r0, r2
 80047cc:	440a      	add	r2, r1
 80047ce:	3240      	adds	r2, #64	; 0x40
 80047d0:	8812      	ldrh	r2, [r2, #0]
 80047d2:	4413      	add	r3, r2
 80047d4:	3b01      	subs	r3, #1
 80047d6:	6879      	ldr	r1, [r7, #4]
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	202c      	movs	r0, #44	; 0x2c
 80047dc:	fb00 f202 	mul.w	r2, r0, r2
 80047e0:	440a      	add	r2, r1
 80047e2:	3240      	adds	r2, #64	; 0x40
 80047e4:	8812      	ldrh	r2, [r2, #0]
 80047e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80047ea:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 80ca 	beq.w	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	212c      	movs	r1, #44	; 0x2c
 80047fe:	fb01 f303 	mul.w	r3, r1, r3
 8004802:	4413      	add	r3, r2
 8004804:	3355      	adds	r3, #85	; 0x55
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	f083 0301 	eor.w	r3, r3, #1
 800480c:	b2d8      	uxtb	r0, r3
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	212c      	movs	r1, #44	; 0x2c
 8004814:	fb01 f303 	mul.w	r3, r1, r3
 8004818:	4413      	add	r3, r2
 800481a:	3355      	adds	r3, #85	; 0x55
 800481c:	4602      	mov	r2, r0
 800481e:	701a      	strb	r2, [r3, #0]
 8004820:	e0b4      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	212c      	movs	r1, #44	; 0x2c
 8004828:	fb01 f303 	mul.w	r3, r1, r3
 800482c:	4413      	add	r3, r2
 800482e:	3355      	adds	r3, #85	; 0x55
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	f083 0301 	eor.w	r3, r3, #1
 8004836:	b2d8      	uxtb	r0, r3
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	212c      	movs	r1, #44	; 0x2c
 800483e:	fb01 f303 	mul.w	r3, r1, r3
 8004842:	4413      	add	r3, r2
 8004844:	3355      	adds	r3, #85	; 0x55
 8004846:	4602      	mov	r2, r0
 8004848:	701a      	strb	r2, [r3, #0]
 800484a:	e09f      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	212c      	movs	r1, #44	; 0x2c
 8004852:	fb01 f303 	mul.w	r3, r1, r3
 8004856:	4413      	add	r3, r2
 8004858:	3361      	adds	r3, #97	; 0x61
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2b03      	cmp	r3, #3
 800485e:	d109      	bne.n	8004874 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	212c      	movs	r1, #44	; 0x2c
 8004866:	fb01 f303 	mul.w	r3, r1, r3
 800486a:	4413      	add	r3, r2
 800486c:	3360      	adds	r3, #96	; 0x60
 800486e:	2202      	movs	r2, #2
 8004870:	701a      	strb	r2, [r3, #0]
 8004872:	e08b      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	212c      	movs	r1, #44	; 0x2c
 800487a:	fb01 f303 	mul.w	r3, r1, r3
 800487e:	4413      	add	r3, r2
 8004880:	3361      	adds	r3, #97	; 0x61
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	2b04      	cmp	r3, #4
 8004886:	d109      	bne.n	800489c <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	212c      	movs	r1, #44	; 0x2c
 800488e:	fb01 f303 	mul.w	r3, r1, r3
 8004892:	4413      	add	r3, r2
 8004894:	3360      	adds	r3, #96	; 0x60
 8004896:	2202      	movs	r2, #2
 8004898:	701a      	strb	r2, [r3, #0]
 800489a:	e077      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	212c      	movs	r1, #44	; 0x2c
 80048a2:	fb01 f303 	mul.w	r3, r1, r3
 80048a6:	4413      	add	r3, r2
 80048a8:	3361      	adds	r3, #97	; 0x61
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	2b05      	cmp	r3, #5
 80048ae:	d109      	bne.n	80048c4 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	212c      	movs	r1, #44	; 0x2c
 80048b6:	fb01 f303 	mul.w	r3, r1, r3
 80048ba:	4413      	add	r3, r2
 80048bc:	3360      	adds	r3, #96	; 0x60
 80048be:	2205      	movs	r2, #5
 80048c0:	701a      	strb	r2, [r3, #0]
 80048c2:	e063      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	212c      	movs	r1, #44	; 0x2c
 80048ca:	fb01 f303 	mul.w	r3, r1, r3
 80048ce:	4413      	add	r3, r2
 80048d0:	3361      	adds	r3, #97	; 0x61
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	2b06      	cmp	r3, #6
 80048d6:	d009      	beq.n	80048ec <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	212c      	movs	r1, #44	; 0x2c
 80048de:	fb01 f303 	mul.w	r3, r1, r3
 80048e2:	4413      	add	r3, r2
 80048e4:	3361      	adds	r3, #97	; 0x61
 80048e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d14f      	bne.n	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	212c      	movs	r1, #44	; 0x2c
 80048f2:	fb01 f303 	mul.w	r3, r1, r3
 80048f6:	4413      	add	r3, r2
 80048f8:	335c      	adds	r3, #92	; 0x5c
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	1c5a      	adds	r2, r3, #1
 80048fe:	6879      	ldr	r1, [r7, #4]
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	202c      	movs	r0, #44	; 0x2c
 8004904:	fb00 f303 	mul.w	r3, r0, r3
 8004908:	440b      	add	r3, r1
 800490a:	335c      	adds	r3, #92	; 0x5c
 800490c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	212c      	movs	r1, #44	; 0x2c
 8004914:	fb01 f303 	mul.w	r3, r1, r3
 8004918:	4413      	add	r3, r2
 800491a:	335c      	adds	r3, #92	; 0x5c
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2b02      	cmp	r3, #2
 8004920:	d912      	bls.n	8004948 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	212c      	movs	r1, #44	; 0x2c
 8004928:	fb01 f303 	mul.w	r3, r1, r3
 800492c:	4413      	add	r3, r2
 800492e:	335c      	adds	r3, #92	; 0x5c
 8004930:	2200      	movs	r2, #0
 8004932:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	212c      	movs	r1, #44	; 0x2c
 800493a:	fb01 f303 	mul.w	r3, r1, r3
 800493e:	4413      	add	r3, r2
 8004940:	3360      	adds	r3, #96	; 0x60
 8004942:	2204      	movs	r2, #4
 8004944:	701a      	strb	r2, [r3, #0]
 8004946:	e021      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004948:	687a      	ldr	r2, [r7, #4]
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	212c      	movs	r1, #44	; 0x2c
 800494e:	fb01 f303 	mul.w	r3, r1, r3
 8004952:	4413      	add	r3, r2
 8004954:	3360      	adds	r3, #96	; 0x60
 8004956:	2202      	movs	r2, #2
 8004958:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	015a      	lsls	r2, r3, #5
 800495e:	69bb      	ldr	r3, [r7, #24]
 8004960:	4413      	add	r3, r2
 8004962:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004970:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004978:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	015a      	lsls	r2, r3, #5
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	4413      	add	r3, r2
 8004982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004986:	461a      	mov	r2, r3
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	015a      	lsls	r2, r3, #5
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	4413      	add	r3, r2
 8004994:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004998:	461a      	mov	r2, r3
 800499a:	2302      	movs	r3, #2
 800499c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	b2d9      	uxtb	r1, r3
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	202c      	movs	r0, #44	; 0x2c
 80049a8:	fb00 f303 	mul.w	r3, r0, r3
 80049ac:	4413      	add	r3, r2
 80049ae:	3360      	adds	r3, #96	; 0x60
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	461a      	mov	r2, r3
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7fe ffd7 	bl	8003968 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80049ba:	bf00      	nop
 80049bc:	3720      	adds	r7, #32
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b08a      	sub	sp, #40	; 0x28
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	6a1b      	ldr	r3, [r3, #32]
 80049da:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	f003 030f 	and.w	r3, r3, #15
 80049e2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	0c5b      	lsrs	r3, r3, #17
 80049e8:	f003 030f 	and.w	r3, r3, #15
 80049ec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	091b      	lsrs	r3, r3, #4
 80049f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049f6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d004      	beq.n	8004a08 <HCD_RXQLVL_IRQHandler+0x46>
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2b05      	cmp	r3, #5
 8004a02:	f000 80a9 	beq.w	8004b58 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004a06:	e0aa      	b.n	8004b5e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	f000 80a6 	beq.w	8004b5c <HCD_RXQLVL_IRQHandler+0x19a>
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	212c      	movs	r1, #44	; 0x2c
 8004a16:	fb01 f303 	mul.w	r3, r1, r3
 8004a1a:	4413      	add	r3, r2
 8004a1c:	3344      	adds	r3, #68	; 0x44
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 809b 	beq.w	8004b5c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	212c      	movs	r1, #44	; 0x2c
 8004a2c:	fb01 f303 	mul.w	r3, r1, r3
 8004a30:	4413      	add	r3, r2
 8004a32:	3350      	adds	r3, #80	; 0x50
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	441a      	add	r2, r3
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	202c      	movs	r0, #44	; 0x2c
 8004a40:	fb00 f303 	mul.w	r3, r0, r3
 8004a44:	440b      	add	r3, r1
 8004a46:	334c      	adds	r3, #76	; 0x4c
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d87a      	bhi.n	8004b44 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6818      	ldr	r0, [r3, #0]
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	212c      	movs	r1, #44	; 0x2c
 8004a58:	fb01 f303 	mul.w	r3, r1, r3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	3344      	adds	r3, #68	; 0x44
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	b292      	uxth	r2, r2
 8004a66:	4619      	mov	r1, r3
 8004a68:	f003 fb00 	bl	800806c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	212c      	movs	r1, #44	; 0x2c
 8004a72:	fb01 f303 	mul.w	r3, r1, r3
 8004a76:	4413      	add	r3, r2
 8004a78:	3344      	adds	r3, #68	; 0x44
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	441a      	add	r2, r3
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	202c      	movs	r0, #44	; 0x2c
 8004a86:	fb00 f303 	mul.w	r3, r0, r3
 8004a8a:	440b      	add	r3, r1
 8004a8c:	3344      	adds	r3, #68	; 0x44
 8004a8e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	212c      	movs	r1, #44	; 0x2c
 8004a96:	fb01 f303 	mul.w	r3, r1, r3
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3350      	adds	r3, #80	; 0x50
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	441a      	add	r2, r3
 8004aa4:	6879      	ldr	r1, [r7, #4]
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	202c      	movs	r0, #44	; 0x2c
 8004aaa:	fb00 f303 	mul.w	r3, r0, r3
 8004aae:	440b      	add	r3, r1
 8004ab0:	3350      	adds	r3, #80	; 0x50
 8004ab2:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	015a      	lsls	r2, r3, #5
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	4413      	add	r3, r2
 8004abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	0cdb      	lsrs	r3, r3, #19
 8004ac4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ac8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004aca:	687a      	ldr	r2, [r7, #4]
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	212c      	movs	r1, #44	; 0x2c
 8004ad0:	fb01 f303 	mul.w	r3, r1, r3
 8004ad4:	4413      	add	r3, r2
 8004ad6:	3340      	adds	r3, #64	; 0x40
 8004ad8:	881b      	ldrh	r3, [r3, #0]
 8004ada:	461a      	mov	r2, r3
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d13c      	bne.n	8004b5c <HCD_RXQLVL_IRQHandler+0x19a>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d039      	beq.n	8004b5c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	015a      	lsls	r2, r3, #5
 8004aec:	6a3b      	ldr	r3, [r7, #32]
 8004aee:	4413      	add	r3, r2
 8004af0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004afe:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b06:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	015a      	lsls	r2, r3, #5
 8004b0c:	6a3b      	ldr	r3, [r7, #32]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b14:	461a      	mov	r2, r3
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	212c      	movs	r1, #44	; 0x2c
 8004b20:	fb01 f303 	mul.w	r3, r1, r3
 8004b24:	4413      	add	r3, r2
 8004b26:	3354      	adds	r3, #84	; 0x54
 8004b28:	781b      	ldrb	r3, [r3, #0]
 8004b2a:	f083 0301 	eor.w	r3, r3, #1
 8004b2e:	b2d8      	uxtb	r0, r3
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	212c      	movs	r1, #44	; 0x2c
 8004b36:	fb01 f303 	mul.w	r3, r1, r3
 8004b3a:	4413      	add	r3, r2
 8004b3c:	3354      	adds	r3, #84	; 0x54
 8004b3e:	4602      	mov	r2, r0
 8004b40:	701a      	strb	r2, [r3, #0]
      break;
 8004b42:	e00b      	b.n	8004b5c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	212c      	movs	r1, #44	; 0x2c
 8004b4a:	fb01 f303 	mul.w	r3, r1, r3
 8004b4e:	4413      	add	r3, r2
 8004b50:	3360      	adds	r3, #96	; 0x60
 8004b52:	2204      	movs	r2, #4
 8004b54:	701a      	strb	r2, [r3, #0]
      break;
 8004b56:	e001      	b.n	8004b5c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004b58:	bf00      	nop
 8004b5a:	e000      	b.n	8004b5e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004b5c:	bf00      	nop
  }
}
 8004b5e:	bf00      	nop
 8004b60:	3728      	adds	r7, #40	; 0x28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004b66:	b580      	push	{r7, lr}
 8004b68:	b086      	sub	sp, #24
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004b92:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b02      	cmp	r3, #2
 8004b9c:	d10b      	bne.n	8004bb6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f003 0301 	and.w	r3, r3, #1
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	d102      	bne.n	8004bae <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f7fe feb5 	bl	8003918 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	f043 0302 	orr.w	r3, r3, #2
 8004bb4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f003 0308 	and.w	r3, r3, #8
 8004bbc:	2b08      	cmp	r3, #8
 8004bbe:	d132      	bne.n	8004c26 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f043 0308 	orr.w	r3, r3, #8
 8004bc6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f003 0304 	and.w	r3, r3, #4
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	d126      	bne.n	8004c20 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d113      	bne.n	8004c02 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004be0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004be4:	d106      	bne.n	8004bf4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2102      	movs	r1, #2
 8004bec:	4618      	mov	r0, r3
 8004bee:	f003 fb77 	bl	80082e0 <USB_InitFSLSPClkSel>
 8004bf2:	e011      	b.n	8004c18 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2101      	movs	r1, #1
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f003 fb70 	bl	80082e0 <USB_InitFSLSPClkSel>
 8004c00:	e00a      	b.n	8004c18 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	68db      	ldr	r3, [r3, #12]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d106      	bne.n	8004c18 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c10:	461a      	mov	r2, r3
 8004c12:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004c16:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7fe fe91 	bl	8003940 <HAL_HCD_PortEnabled_Callback>
 8004c1e:	e002      	b.n	8004c26 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	f7fe fe97 	bl	8003954 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f003 0320 	and.w	r3, r3, #32
 8004c2c:	2b20      	cmp	r3, #32
 8004c2e:	d103      	bne.n	8004c38 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f043 0320 	orr.w	r3, r3, #32
 8004c36:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c3e:	461a      	mov	r2, r3
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	6013      	str	r3, [r2, #0]
}
 8004c44:	bf00      	nop
 8004c46:	3718      	adds	r7, #24
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e12b      	b.n	8004eb6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d106      	bne.n	8004c78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f7fc fc20 	bl	80014b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2224      	movs	r2, #36	; 0x24
 8004c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0201 	bic.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004cb0:	f001 f940 	bl	8005f34 <HAL_RCC_GetPCLK1Freq>
 8004cb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	4a81      	ldr	r2, [pc, #516]	; (8004ec0 <HAL_I2C_Init+0x274>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d807      	bhi.n	8004cd0 <HAL_I2C_Init+0x84>
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4a80      	ldr	r2, [pc, #512]	; (8004ec4 <HAL_I2C_Init+0x278>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	bf94      	ite	ls
 8004cc8:	2301      	movls	r3, #1
 8004cca:	2300      	movhi	r3, #0
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	e006      	b.n	8004cde <HAL_I2C_Init+0x92>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4a7d      	ldr	r2, [pc, #500]	; (8004ec8 <HAL_I2C_Init+0x27c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	bf94      	ite	ls
 8004cd8:	2301      	movls	r3, #1
 8004cda:	2300      	movhi	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d001      	beq.n	8004ce6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e0e7      	b.n	8004eb6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	4a78      	ldr	r2, [pc, #480]	; (8004ecc <HAL_I2C_Init+0x280>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	0c9b      	lsrs	r3, r3, #18
 8004cf0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	430a      	orrs	r2, r1
 8004d04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	4a6a      	ldr	r2, [pc, #424]	; (8004ec0 <HAL_I2C_Init+0x274>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d802      	bhi.n	8004d20 <HAL_I2C_Init+0xd4>
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	e009      	b.n	8004d34 <HAL_I2C_Init+0xe8>
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004d26:	fb02 f303 	mul.w	r3, r2, r3
 8004d2a:	4a69      	ldr	r2, [pc, #420]	; (8004ed0 <HAL_I2C_Init+0x284>)
 8004d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d30:	099b      	lsrs	r3, r3, #6
 8004d32:	3301      	adds	r3, #1
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6812      	ldr	r2, [r2, #0]
 8004d38:	430b      	orrs	r3, r1
 8004d3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004d46:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	495c      	ldr	r1, [pc, #368]	; (8004ec0 <HAL_I2C_Init+0x274>)
 8004d50:	428b      	cmp	r3, r1
 8004d52:	d819      	bhi.n	8004d88 <HAL_I2C_Init+0x13c>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	1e59      	subs	r1, r3, #1
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d62:	1c59      	adds	r1, r3, #1
 8004d64:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004d68:	400b      	ands	r3, r1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00a      	beq.n	8004d84 <HAL_I2C_Init+0x138>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	1e59      	subs	r1, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	005b      	lsls	r3, r3, #1
 8004d78:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d82:	e051      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004d84:	2304      	movs	r3, #4
 8004d86:	e04f      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d111      	bne.n	8004db4 <HAL_I2C_Init+0x168>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	1e58      	subs	r0, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6859      	ldr	r1, [r3, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	440b      	add	r3, r1
 8004d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004da2:	3301      	adds	r3, #1
 8004da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	bf0c      	ite	eq
 8004dac:	2301      	moveq	r3, #1
 8004dae:	2300      	movne	r3, #0
 8004db0:	b2db      	uxtb	r3, r3
 8004db2:	e012      	b.n	8004dda <HAL_I2C_Init+0x18e>
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	1e58      	subs	r0, r3, #1
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6859      	ldr	r1, [r3, #4]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	440b      	add	r3, r1
 8004dc2:	0099      	lsls	r1, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dca:	3301      	adds	r3, #1
 8004dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	bf0c      	ite	eq
 8004dd4:	2301      	moveq	r3, #1
 8004dd6:	2300      	movne	r3, #0
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <HAL_I2C_Init+0x196>
 8004dde:	2301      	movs	r3, #1
 8004de0:	e022      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10e      	bne.n	8004e08 <HAL_I2C_Init+0x1bc>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	1e58      	subs	r0, r3, #1
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6859      	ldr	r1, [r3, #4]
 8004df2:	460b      	mov	r3, r1
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	440b      	add	r3, r1
 8004df8:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e06:	e00f      	b.n	8004e28 <HAL_I2C_Init+0x1dc>
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	1e58      	subs	r0, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6859      	ldr	r1, [r3, #4]
 8004e10:	460b      	mov	r3, r1
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	440b      	add	r3, r1
 8004e16:	0099      	lsls	r1, r3, #2
 8004e18:	440b      	add	r3, r1
 8004e1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e1e:	3301      	adds	r3, #1
 8004e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e28:	6879      	ldr	r1, [r7, #4]
 8004e2a:	6809      	ldr	r1, [r1, #0]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69da      	ldr	r2, [r3, #28]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a1b      	ldr	r3, [r3, #32]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	430a      	orrs	r2, r1
 8004e4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6911      	ldr	r1, [r2, #16]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	68d2      	ldr	r2, [r2, #12]
 8004e62:	4311      	orrs	r1, r2
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	6812      	ldr	r2, [r2, #0]
 8004e68:	430b      	orrs	r3, r1
 8004e6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	695a      	ldr	r2, [r3, #20]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	699b      	ldr	r3, [r3, #24]
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0201 	orr.w	r2, r2, #1
 8004e96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004eb4:	2300      	movs	r3, #0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
 8004ebe:	bf00      	nop
 8004ec0:	000186a0 	.word	0x000186a0
 8004ec4:	001e847f 	.word	0x001e847f
 8004ec8:	003d08ff 	.word	0x003d08ff
 8004ecc:	431bde83 	.word	0x431bde83
 8004ed0:	10624dd3 	.word	0x10624dd3

08004ed4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b20      	cmp	r3, #32
 8004ee8:	d129      	bne.n	8004f3e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2224      	movs	r2, #36	; 0x24
 8004eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681a      	ldr	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f022 0201 	bic.w	r2, r2, #1
 8004f00:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0210 	bic.w	r2, r2, #16
 8004f10:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	683a      	ldr	r2, [r7, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f042 0201 	orr.w	r2, r2, #1
 8004f30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	e000      	b.n	8004f40 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004f3e:	2302      	movs	r3, #2
  }
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004f56:	2300      	movs	r3, #0
 8004f58:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b20      	cmp	r3, #32
 8004f64:	d12a      	bne.n	8004fbc <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2224      	movs	r2, #36	; 0x24
 8004f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f022 0201 	bic.w	r2, r2, #1
 8004f7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f84:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004f86:	89fb      	ldrh	r3, [r7, #14]
 8004f88:	f023 030f 	bic.w	r3, r3, #15
 8004f8c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	89fb      	ldrh	r3, [r7, #14]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	89fa      	ldrh	r2, [r7, #14]
 8004f9e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f042 0201 	orr.w	r2, r2, #1
 8004fae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	e000      	b.n	8004fbe <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004fbc:	2302      	movs	r3, #2
  }
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3714      	adds	r7, #20
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr
	...

08004fcc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e0bf      	b.n	800515e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d106      	bne.n	8004ff8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fc fb4a 	bl	800168c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2202      	movs	r2, #2
 8004ffc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	699a      	ldr	r2, [r3, #24]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800500e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	6999      	ldr	r1, [r3, #24]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685a      	ldr	r2, [r3, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005024:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	691b      	ldr	r3, [r3, #16]
 800502a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	6899      	ldr	r1, [r3, #8]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	4b4a      	ldr	r3, [pc, #296]	; (8005168 <HAL_LTDC_Init+0x19c>)
 8005040:	400b      	ands	r3, r1
 8005042:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	695b      	ldr	r3, [r3, #20]
 8005048:	041b      	lsls	r3, r3, #16
 800504a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	6899      	ldr	r1, [r3, #8]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	699a      	ldr	r2, [r3, #24]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	431a      	orrs	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	430a      	orrs	r2, r1
 8005060:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68d9      	ldr	r1, [r3, #12]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	4b3e      	ldr	r3, [pc, #248]	; (8005168 <HAL_LTDC_Init+0x19c>)
 800506e:	400b      	ands	r3, r1
 8005070:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	041b      	lsls	r3, r3, #16
 8005078:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68d9      	ldr	r1, [r3, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a1a      	ldr	r2, [r3, #32]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	6919      	ldr	r1, [r3, #16]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	4b33      	ldr	r3, [pc, #204]	; (8005168 <HAL_LTDC_Init+0x19c>)
 800509c:	400b      	ands	r3, r1
 800509e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a4:	041b      	lsls	r3, r3, #16
 80050a6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6919      	ldr	r1, [r3, #16]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	431a      	orrs	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6959      	ldr	r1, [r3, #20]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	4b27      	ldr	r3, [pc, #156]	; (8005168 <HAL_LTDC_Init+0x19c>)
 80050ca:	400b      	ands	r3, r1
 80050cc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d2:	041b      	lsls	r3, r3, #16
 80050d4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6959      	ldr	r1, [r3, #20]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	430a      	orrs	r2, r1
 80050ea:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050f2:	021b      	lsls	r3, r3, #8
 80050f4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80050fc:	041b      	lsls	r3, r3, #16
 80050fe:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800510e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005116:	68ba      	ldr	r2, [r7, #8]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	4313      	orrs	r3, r2
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	430a      	orrs	r2, r1
 800512a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0206 	orr.w	r2, r2, #6
 800513a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	699a      	ldr	r2, [r3, #24]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f042 0201 	orr.w	r2, r2, #1
 800514a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3710      	adds	r7, #16
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	f000f800 	.word	0xf000f800

0800516c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800517a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005182:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f003 0304 	and.w	r3, r3, #4
 800518a:	2b00      	cmp	r3, #0
 800518c:	d023      	beq.n	80051d6 <HAL_LTDC_IRQHandler+0x6a>
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	f003 0304 	and.w	r3, r3, #4
 8005194:	2b00      	cmp	r3, #0
 8005196:	d01e      	beq.n	80051d6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f022 0204 	bic.w	r2, r2, #4
 80051a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2204      	movs	r2, #4
 80051ae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80051b6:	f043 0201 	orr.w	r2, r3, #1
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2204      	movs	r2, #4
 80051c4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 f86f 	bl	80052b4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	f003 0302 	and.w	r3, r3, #2
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d023      	beq.n	8005228 <HAL_LTDC_IRQHandler+0xbc>
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d01e      	beq.n	8005228 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 0202 	bic.w	r2, r2, #2
 80051f8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2202      	movs	r2, #2
 8005200:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005208:	f043 0202 	orr.w	r2, r3, #2
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2204      	movs	r2, #4
 8005216:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 f846 	bl	80052b4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f003 0301 	and.w	r3, r3, #1
 800522e:	2b00      	cmp	r3, #0
 8005230:	d01b      	beq.n	800526a <HAL_LTDC_IRQHandler+0xfe>
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	f003 0301 	and.w	r3, r3, #1
 8005238:	2b00      	cmp	r3, #0
 800523a:	d016      	beq.n	800526a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0201 	bic.w	r2, r2, #1
 800524a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2201      	movs	r2, #1
 8005252:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 f82f 	bl	80052c8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f003 0308 	and.w	r3, r3, #8
 8005270:	2b00      	cmp	r3, #0
 8005272:	d01b      	beq.n	80052ac <HAL_LTDC_IRQHandler+0x140>
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	f003 0308 	and.w	r3, r3, #8
 800527a:	2b00      	cmp	r3, #0
 800527c:	d016      	beq.n	80052ac <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f022 0208 	bic.w	r2, r2, #8
 800528c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2208      	movs	r2, #8
 8005294:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f818 	bl	80052dc <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80052ac:	bf00      	nop
 80052ae:	3710      	adds	r7, #16
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 80052e4:	bf00      	nop
 80052e6:	370c      	adds	r7, #12
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80052f0:	b5b0      	push	{r4, r5, r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005302:	2b01      	cmp	r3, #1
 8005304:	d101      	bne.n	800530a <HAL_LTDC_ConfigLayer+0x1a>
 8005306:	2302      	movs	r3, #2
 8005308:	e02c      	b.n	8005364 <HAL_LTDC_ConfigLayer+0x74>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2202      	movs	r2, #2
 8005316:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2134      	movs	r1, #52	; 0x34
 8005320:	fb01 f303 	mul.w	r3, r1, r3
 8005324:	4413      	add	r3, r2
 8005326:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	4614      	mov	r4, r2
 800532e:	461d      	mov	r5, r3
 8005330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005334:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005336:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800533a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800533c:	682b      	ldr	r3, [r5, #0]
 800533e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	68b9      	ldr	r1, [r7, #8]
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 f811 	bl	800536c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2201      	movs	r2, #1
 8005350:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005362:	2300      	movs	r3, #0
}
 8005364:	4618      	mov	r0, r3
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bdb0      	pop	{r4, r5, r7, pc}

0800536c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800536c:	b480      	push	{r7}
 800536e:	b089      	sub	sp, #36	; 0x24
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	0c1b      	lsrs	r3, r3, #16
 8005384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005388:	4413      	add	r3, r2
 800538a:	041b      	lsls	r3, r3, #16
 800538c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	461a      	mov	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	01db      	lsls	r3, r3, #7
 8005398:	4413      	add	r3, r2
 800539a:	3384      	adds	r3, #132	; 0x84
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	6812      	ldr	r2, [r2, #0]
 80053a2:	4611      	mov	r1, r2
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	01d2      	lsls	r2, r2, #7
 80053a8:	440a      	add	r2, r1
 80053aa:	3284      	adds	r2, #132	; 0x84
 80053ac:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80053b0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	0c1b      	lsrs	r3, r3, #16
 80053be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053c2:	4413      	add	r3, r2
 80053c4:	1c5a      	adds	r2, r3, #1
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4619      	mov	r1, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	01db      	lsls	r3, r3, #7
 80053d0:	440b      	add	r3, r1
 80053d2:	3384      	adds	r3, #132	; 0x84
 80053d4:	4619      	mov	r1, r3
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	4313      	orrs	r3, r2
 80053da:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	68da      	ldr	r2, [r3, #12]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053ea:	4413      	add	r3, r2
 80053ec:	041b      	lsls	r3, r3, #16
 80053ee:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	461a      	mov	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	01db      	lsls	r3, r3, #7
 80053fa:	4413      	add	r3, r2
 80053fc:	3384      	adds	r3, #132	; 0x84
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	68fa      	ldr	r2, [r7, #12]
 8005402:	6812      	ldr	r2, [r2, #0]
 8005404:	4611      	mov	r1, r2
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	01d2      	lsls	r2, r2, #7
 800540a:	440a      	add	r2, r1
 800540c:	3284      	adds	r2, #132	; 0x84
 800540e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005412:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	689a      	ldr	r2, [r3, #8]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68db      	ldr	r3, [r3, #12]
 800541e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005422:	4413      	add	r3, r2
 8005424:	1c5a      	adds	r2, r3, #1
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4619      	mov	r1, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	01db      	lsls	r3, r3, #7
 8005430:	440b      	add	r3, r1
 8005432:	3384      	adds	r3, #132	; 0x84
 8005434:	4619      	mov	r1, r3
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	4313      	orrs	r3, r2
 800543a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	461a      	mov	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	01db      	lsls	r3, r3, #7
 8005446:	4413      	add	r3, r2
 8005448:	3384      	adds	r3, #132	; 0x84
 800544a:	691b      	ldr	r3, [r3, #16]
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	6812      	ldr	r2, [r2, #0]
 8005450:	4611      	mov	r1, r2
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	01d2      	lsls	r2, r2, #7
 8005456:	440a      	add	r2, r1
 8005458:	3284      	adds	r2, #132	; 0x84
 800545a:	f023 0307 	bic.w	r3, r3, #7
 800545e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	461a      	mov	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	01db      	lsls	r3, r3, #7
 800546a:	4413      	add	r3, r2
 800546c:	3384      	adds	r3, #132	; 0x84
 800546e:	461a      	mov	r2, r3
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800547c:	021b      	lsls	r3, r3, #8
 800547e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005486:	041b      	lsls	r3, r3, #16
 8005488:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	061b      	lsls	r3, r3, #24
 8005490:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	01db      	lsls	r3, r3, #7
 800549c:	4413      	add	r3, r2
 800549e:	3384      	adds	r3, #132	; 0x84
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	461a      	mov	r2, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	01db      	lsls	r3, r3, #7
 80054ac:	4413      	add	r3, r2
 80054ae:	3384      	adds	r3, #132	; 0x84
 80054b0:	461a      	mov	r2, r3
 80054b2:	2300      	movs	r3, #0
 80054b4:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80054bc:	461a      	mov	r2, r3
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	431a      	orrs	r2, r3
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	431a      	orrs	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4619      	mov	r1, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	01db      	lsls	r3, r3, #7
 80054d0:	440b      	add	r3, r1
 80054d2:	3384      	adds	r3, #132	; 0x84
 80054d4:	4619      	mov	r1, r3
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	4313      	orrs	r3, r2
 80054da:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	461a      	mov	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	01db      	lsls	r3, r3, #7
 80054e6:	4413      	add	r3, r2
 80054e8:	3384      	adds	r3, #132	; 0x84
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	68fa      	ldr	r2, [r7, #12]
 80054ee:	6812      	ldr	r2, [r2, #0]
 80054f0:	4611      	mov	r1, r2
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	01d2      	lsls	r2, r2, #7
 80054f6:	440a      	add	r2, r1
 80054f8:	3284      	adds	r2, #132	; 0x84
 80054fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80054fe:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	461a      	mov	r2, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	01db      	lsls	r3, r3, #7
 800550a:	4413      	add	r3, r2
 800550c:	3384      	adds	r3, #132	; 0x84
 800550e:	461a      	mov	r2, r3
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	695b      	ldr	r3, [r3, #20]
 8005514:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	461a      	mov	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	01db      	lsls	r3, r3, #7
 8005520:	4413      	add	r3, r2
 8005522:	3384      	adds	r3, #132	; 0x84
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	68fa      	ldr	r2, [r7, #12]
 8005528:	6812      	ldr	r2, [r2, #0]
 800552a:	4611      	mov	r1, r2
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	01d2      	lsls	r2, r2, #7
 8005530:	440a      	add	r2, r1
 8005532:	3284      	adds	r2, #132	; 0x84
 8005534:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005538:	f023 0307 	bic.w	r3, r3, #7
 800553c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	69da      	ldr	r2, [r3, #28]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	68f9      	ldr	r1, [r7, #12]
 8005548:	6809      	ldr	r1, [r1, #0]
 800554a:	4608      	mov	r0, r1
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	01c9      	lsls	r1, r1, #7
 8005550:	4401      	add	r1, r0
 8005552:	3184      	adds	r1, #132	; 0x84
 8005554:	4313      	orrs	r3, r2
 8005556:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	461a      	mov	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	01db      	lsls	r3, r3, #7
 8005562:	4413      	add	r3, r2
 8005564:	3384      	adds	r3, #132	; 0x84
 8005566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	461a      	mov	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	01db      	lsls	r3, r3, #7
 8005572:	4413      	add	r3, r2
 8005574:	3384      	adds	r3, #132	; 0x84
 8005576:	461a      	mov	r2, r3
 8005578:	2300      	movs	r3, #0
 800557a:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	461a      	mov	r2, r3
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	01db      	lsls	r3, r3, #7
 8005586:	4413      	add	r3, r2
 8005588:	3384      	adds	r3, #132	; 0x84
 800558a:	461a      	mov	r2, r3
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005590:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d102      	bne.n	80055a0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800559a:	2304      	movs	r3, #4
 800559c:	61fb      	str	r3, [r7, #28]
 800559e:	e01b      	b.n	80055d8 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d102      	bne.n	80055ae <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80055a8:	2303      	movs	r3, #3
 80055aa:	61fb      	str	r3, [r7, #28]
 80055ac:	e014      	b.n	80055d8 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	2b04      	cmp	r3, #4
 80055b4:	d00b      	beq.n	80055ce <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d007      	beq.n	80055ce <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80055c2:	2b03      	cmp	r3, #3
 80055c4:	d003      	beq.n	80055ce <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80055ca:	2b07      	cmp	r3, #7
 80055cc:	d102      	bne.n	80055d4 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80055ce:	2302      	movs	r3, #2
 80055d0:	61fb      	str	r3, [r7, #28]
 80055d2:	e001      	b.n	80055d8 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80055d4:	2301      	movs	r3, #1
 80055d6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	461a      	mov	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	01db      	lsls	r3, r3, #7
 80055e2:	4413      	add	r3, r2
 80055e4:	3384      	adds	r3, #132	; 0x84
 80055e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	6812      	ldr	r2, [r2, #0]
 80055ec:	4611      	mov	r1, r2
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	01d2      	lsls	r2, r2, #7
 80055f2:	440a      	add	r2, r1
 80055f4:	3284      	adds	r2, #132	; 0x84
 80055f6:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80055fa:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005600:	69fa      	ldr	r2, [r7, #28]
 8005602:	fb02 f303 	mul.w	r3, r2, r3
 8005606:	041a      	lsls	r2, r3, #16
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	6859      	ldr	r1, [r3, #4]
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	1acb      	subs	r3, r1, r3
 8005612:	69f9      	ldr	r1, [r7, #28]
 8005614:	fb01 f303 	mul.w	r3, r1, r3
 8005618:	3303      	adds	r3, #3
 800561a:	68f9      	ldr	r1, [r7, #12]
 800561c:	6809      	ldr	r1, [r1, #0]
 800561e:	4608      	mov	r0, r1
 8005620:	6879      	ldr	r1, [r7, #4]
 8005622:	01c9      	lsls	r1, r1, #7
 8005624:	4401      	add	r1, r0
 8005626:	3184      	adds	r1, #132	; 0x84
 8005628:	4313      	orrs	r3, r2
 800562a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	461a      	mov	r2, r3
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	01db      	lsls	r3, r3, #7
 8005636:	4413      	add	r3, r2
 8005638:	3384      	adds	r3, #132	; 0x84
 800563a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	6812      	ldr	r2, [r2, #0]
 8005640:	4611      	mov	r1, r2
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	01d2      	lsls	r2, r2, #7
 8005646:	440a      	add	r2, r1
 8005648:	3284      	adds	r2, #132	; 0x84
 800564a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800564e:	f023 0307 	bic.w	r3, r3, #7
 8005652:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	461a      	mov	r2, r3
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	01db      	lsls	r3, r3, #7
 800565e:	4413      	add	r3, r2
 8005660:	3384      	adds	r3, #132	; 0x84
 8005662:	461a      	mov	r2, r3
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005668:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	01db      	lsls	r3, r3, #7
 8005674:	4413      	add	r3, r2
 8005676:	3384      	adds	r3, #132	; 0x84
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	6812      	ldr	r2, [r2, #0]
 800567e:	4611      	mov	r1, r2
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	01d2      	lsls	r2, r2, #7
 8005684:	440a      	add	r2, r1
 8005686:	3284      	adds	r2, #132	; 0x84
 8005688:	f043 0301 	orr.w	r3, r3, #1
 800568c:	6013      	str	r3, [r2, #0]
}
 800568e:	bf00      	nop
 8005690:	3724      	adds	r7, #36	; 0x24
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
	...

0800569c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d101      	bne.n	80056ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e264      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d075      	beq.n	80057a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056ba:	4ba3      	ldr	r3, [pc, #652]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80056bc:	689b      	ldr	r3, [r3, #8]
 80056be:	f003 030c 	and.w	r3, r3, #12
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d00c      	beq.n	80056e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056c6:	4ba0      	ldr	r3, [pc, #640]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80056ce:	2b08      	cmp	r3, #8
 80056d0:	d112      	bne.n	80056f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056d2:	4b9d      	ldr	r3, [pc, #628]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056de:	d10b      	bne.n	80056f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056e0:	4b99      	ldr	r3, [pc, #612]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d05b      	beq.n	80057a4 <HAL_RCC_OscConfig+0x108>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d157      	bne.n	80057a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	e23f      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005700:	d106      	bne.n	8005710 <HAL_RCC_OscConfig+0x74>
 8005702:	4b91      	ldr	r3, [pc, #580]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a90      	ldr	r2, [pc, #576]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800570c:	6013      	str	r3, [r2, #0]
 800570e:	e01d      	b.n	800574c <HAL_RCC_OscConfig+0xb0>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005718:	d10c      	bne.n	8005734 <HAL_RCC_OscConfig+0x98>
 800571a:	4b8b      	ldr	r3, [pc, #556]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a8a      	ldr	r2, [pc, #552]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005720:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	4b88      	ldr	r3, [pc, #544]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a87      	ldr	r2, [pc, #540]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 800572c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	e00b      	b.n	800574c <HAL_RCC_OscConfig+0xb0>
 8005734:	4b84      	ldr	r3, [pc, #528]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a83      	ldr	r2, [pc, #524]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 800573a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	4b81      	ldr	r3, [pc, #516]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a80      	ldr	r2, [pc, #512]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005746:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800574a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d013      	beq.n	800577c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005754:	f7fd f9cc 	bl	8002af0 <HAL_GetTick>
 8005758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800575a:	e008      	b.n	800576e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800575c:	f7fd f9c8 	bl	8002af0 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b64      	cmp	r3, #100	; 0x64
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e204      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800576e:	4b76      	ldr	r3, [pc, #472]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0f0      	beq.n	800575c <HAL_RCC_OscConfig+0xc0>
 800577a:	e014      	b.n	80057a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800577c:	f7fd f9b8 	bl	8002af0 <HAL_GetTick>
 8005780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005782:	e008      	b.n	8005796 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005784:	f7fd f9b4 	bl	8002af0 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	693b      	ldr	r3, [r7, #16]
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	2b64      	cmp	r3, #100	; 0x64
 8005790:	d901      	bls.n	8005796 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	e1f0      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005796:	4b6c      	ldr	r3, [pc, #432]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d1f0      	bne.n	8005784 <HAL_RCC_OscConfig+0xe8>
 80057a2:	e000      	b.n	80057a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 0302 	and.w	r3, r3, #2
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d063      	beq.n	800587a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057b2:	4b65      	ldr	r3, [pc, #404]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 030c 	and.w	r3, r3, #12
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00b      	beq.n	80057d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057be:	4b62      	ldr	r3, [pc, #392]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057c6:	2b08      	cmp	r3, #8
 80057c8:	d11c      	bne.n	8005804 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057ca:	4b5f      	ldr	r3, [pc, #380]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d116      	bne.n	8005804 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057d6:	4b5c      	ldr	r3, [pc, #368]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0302 	and.w	r3, r3, #2
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d005      	beq.n	80057ee <HAL_RCC_OscConfig+0x152>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d001      	beq.n	80057ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e1c4      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ee:	4b56      	ldr	r3, [pc, #344]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	4952      	ldr	r1, [pc, #328]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80057fe:	4313      	orrs	r3, r2
 8005800:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005802:	e03a      	b.n	800587a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d020      	beq.n	800584e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800580c:	4b4f      	ldr	r3, [pc, #316]	; (800594c <HAL_RCC_OscConfig+0x2b0>)
 800580e:	2201      	movs	r2, #1
 8005810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005812:	f7fd f96d 	bl	8002af0 <HAL_GetTick>
 8005816:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005818:	e008      	b.n	800582c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800581a:	f7fd f969 	bl	8002af0 <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b02      	cmp	r3, #2
 8005826:	d901      	bls.n	800582c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e1a5      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800582c:	4b46      	ldr	r3, [pc, #280]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0302 	and.w	r3, r3, #2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d0f0      	beq.n	800581a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005838:	4b43      	ldr	r3, [pc, #268]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	00db      	lsls	r3, r3, #3
 8005846:	4940      	ldr	r1, [pc, #256]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005848:	4313      	orrs	r3, r2
 800584a:	600b      	str	r3, [r1, #0]
 800584c:	e015      	b.n	800587a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800584e:	4b3f      	ldr	r3, [pc, #252]	; (800594c <HAL_RCC_OscConfig+0x2b0>)
 8005850:	2200      	movs	r2, #0
 8005852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005854:	f7fd f94c 	bl	8002af0 <HAL_GetTick>
 8005858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800585a:	e008      	b.n	800586e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800585c:	f7fd f948 	bl	8002af0 <HAL_GetTick>
 8005860:	4602      	mov	r2, r0
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	1ad3      	subs	r3, r2, r3
 8005866:	2b02      	cmp	r3, #2
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e184      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800586e:	4b36      	ldr	r3, [pc, #216]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f003 0302 	and.w	r3, r3, #2
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1f0      	bne.n	800585c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0308 	and.w	r3, r3, #8
 8005882:	2b00      	cmp	r3, #0
 8005884:	d030      	beq.n	80058e8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	695b      	ldr	r3, [r3, #20]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d016      	beq.n	80058bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800588e:	4b30      	ldr	r3, [pc, #192]	; (8005950 <HAL_RCC_OscConfig+0x2b4>)
 8005890:	2201      	movs	r2, #1
 8005892:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005894:	f7fd f92c 	bl	8002af0 <HAL_GetTick>
 8005898:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800589a:	e008      	b.n	80058ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800589c:	f7fd f928 	bl	8002af0 <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d901      	bls.n	80058ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e164      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ae:	4b26      	ldr	r3, [pc, #152]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80058b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d0f0      	beq.n	800589c <HAL_RCC_OscConfig+0x200>
 80058ba:	e015      	b.n	80058e8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058bc:	4b24      	ldr	r3, [pc, #144]	; (8005950 <HAL_RCC_OscConfig+0x2b4>)
 80058be:	2200      	movs	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058c2:	f7fd f915 	bl	8002af0 <HAL_GetTick>
 80058c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058c8:	e008      	b.n	80058dc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058ca:	f7fd f911 	bl	8002af0 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d901      	bls.n	80058dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e14d      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058dc:	4b1a      	ldr	r3, [pc, #104]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80058de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1f0      	bne.n	80058ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	f000 80a0 	beq.w	8005a36 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058f6:	2300      	movs	r3, #0
 80058f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058fa:	4b13      	ldr	r3, [pc, #76]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 80058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10f      	bne.n	8005926 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005906:	2300      	movs	r3, #0
 8005908:	60bb      	str	r3, [r7, #8]
 800590a:	4b0f      	ldr	r3, [pc, #60]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 800590c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590e:	4a0e      	ldr	r2, [pc, #56]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005914:	6413      	str	r3, [r2, #64]	; 0x40
 8005916:	4b0c      	ldr	r3, [pc, #48]	; (8005948 <HAL_RCC_OscConfig+0x2ac>)
 8005918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800591e:	60bb      	str	r3, [r7, #8]
 8005920:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005922:	2301      	movs	r3, #1
 8005924:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005926:	4b0b      	ldr	r3, [pc, #44]	; (8005954 <HAL_RCC_OscConfig+0x2b8>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800592e:	2b00      	cmp	r3, #0
 8005930:	d121      	bne.n	8005976 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005932:	4b08      	ldr	r3, [pc, #32]	; (8005954 <HAL_RCC_OscConfig+0x2b8>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a07      	ldr	r2, [pc, #28]	; (8005954 <HAL_RCC_OscConfig+0x2b8>)
 8005938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800593c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800593e:	f7fd f8d7 	bl	8002af0 <HAL_GetTick>
 8005942:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005944:	e011      	b.n	800596a <HAL_RCC_OscConfig+0x2ce>
 8005946:	bf00      	nop
 8005948:	40023800 	.word	0x40023800
 800594c:	42470000 	.word	0x42470000
 8005950:	42470e80 	.word	0x42470e80
 8005954:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005958:	f7fd f8ca 	bl	8002af0 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e106      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800596a:	4b85      	ldr	r3, [pc, #532]	; (8005b80 <HAL_RCC_OscConfig+0x4e4>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005972:	2b00      	cmp	r3, #0
 8005974:	d0f0      	beq.n	8005958 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d106      	bne.n	800598c <HAL_RCC_OscConfig+0x2f0>
 800597e:	4b81      	ldr	r3, [pc, #516]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005982:	4a80      	ldr	r2, [pc, #512]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005984:	f043 0301 	orr.w	r3, r3, #1
 8005988:	6713      	str	r3, [r2, #112]	; 0x70
 800598a:	e01c      	b.n	80059c6 <HAL_RCC_OscConfig+0x32a>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	2b05      	cmp	r3, #5
 8005992:	d10c      	bne.n	80059ae <HAL_RCC_OscConfig+0x312>
 8005994:	4b7b      	ldr	r3, [pc, #492]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005998:	4a7a      	ldr	r2, [pc, #488]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 800599a:	f043 0304 	orr.w	r3, r3, #4
 800599e:	6713      	str	r3, [r2, #112]	; 0x70
 80059a0:	4b78      	ldr	r3, [pc, #480]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 80059a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059a4:	4a77      	ldr	r2, [pc, #476]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 80059a6:	f043 0301 	orr.w	r3, r3, #1
 80059aa:	6713      	str	r3, [r2, #112]	; 0x70
 80059ac:	e00b      	b.n	80059c6 <HAL_RCC_OscConfig+0x32a>
 80059ae:	4b75      	ldr	r3, [pc, #468]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 80059b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b2:	4a74      	ldr	r2, [pc, #464]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 80059b4:	f023 0301 	bic.w	r3, r3, #1
 80059b8:	6713      	str	r3, [r2, #112]	; 0x70
 80059ba:	4b72      	ldr	r3, [pc, #456]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 80059bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059be:	4a71      	ldr	r2, [pc, #452]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 80059c0:	f023 0304 	bic.w	r3, r3, #4
 80059c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d015      	beq.n	80059fa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ce:	f7fd f88f 	bl	8002af0 <HAL_GetTick>
 80059d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059d4:	e00a      	b.n	80059ec <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059d6:	f7fd f88b 	bl	8002af0 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d901      	bls.n	80059ec <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e0c5      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059ec:	4b65      	ldr	r3, [pc, #404]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 80059ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d0ee      	beq.n	80059d6 <HAL_RCC_OscConfig+0x33a>
 80059f8:	e014      	b.n	8005a24 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059fa:	f7fd f879 	bl	8002af0 <HAL_GetTick>
 80059fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a00:	e00a      	b.n	8005a18 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a02:	f7fd f875 	bl	8002af0 <HAL_GetTick>
 8005a06:	4602      	mov	r2, r0
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	1ad3      	subs	r3, r2, r3
 8005a0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d901      	bls.n	8005a18 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005a14:	2303      	movs	r3, #3
 8005a16:	e0af      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a18:	4b5a      	ldr	r3, [pc, #360]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005a1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1ee      	bne.n	8005a02 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a24:	7dfb      	ldrb	r3, [r7, #23]
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d105      	bne.n	8005a36 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a2a:	4b56      	ldr	r3, [pc, #344]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2e:	4a55      	ldr	r2, [pc, #340]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005a30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a34:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f000 809b 	beq.w	8005b76 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a40:	4b50      	ldr	r3, [pc, #320]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f003 030c 	and.w	r3, r3, #12
 8005a48:	2b08      	cmp	r3, #8
 8005a4a:	d05c      	beq.n	8005b06 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d141      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a54:	4b4c      	ldr	r3, [pc, #304]	; (8005b88 <HAL_RCC_OscConfig+0x4ec>)
 8005a56:	2200      	movs	r2, #0
 8005a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a5a:	f7fd f849 	bl	8002af0 <HAL_GetTick>
 8005a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a60:	e008      	b.n	8005a74 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a62:	f7fd f845 	bl	8002af0 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b02      	cmp	r3, #2
 8005a6e:	d901      	bls.n	8005a74 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e081      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a74:	4b43      	ldr	r3, [pc, #268]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d1f0      	bne.n	8005a62 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	69da      	ldr	r2, [r3, #28]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	431a      	orrs	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8e:	019b      	lsls	r3, r3, #6
 8005a90:	431a      	orrs	r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a96:	085b      	lsrs	r3, r3, #1
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	041b      	lsls	r3, r3, #16
 8005a9c:	431a      	orrs	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa2:	061b      	lsls	r3, r3, #24
 8005aa4:	4937      	ldr	r1, [pc, #220]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005aaa:	4b37      	ldr	r3, [pc, #220]	; (8005b88 <HAL_RCC_OscConfig+0x4ec>)
 8005aac:	2201      	movs	r2, #1
 8005aae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab0:	f7fd f81e 	bl	8002af0 <HAL_GetTick>
 8005ab4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ab6:	e008      	b.n	8005aca <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ab8:	f7fd f81a 	bl	8002af0 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e056      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aca:	4b2e      	ldr	r3, [pc, #184]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d0f0      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x41c>
 8005ad6:	e04e      	b.n	8005b76 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ad8:	4b2b      	ldr	r3, [pc, #172]	; (8005b88 <HAL_RCC_OscConfig+0x4ec>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ade:	f7fd f807 	bl	8002af0 <HAL_GetTick>
 8005ae2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ae4:	e008      	b.n	8005af8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ae6:	f7fd f803 	bl	8002af0 <HAL_GetTick>
 8005aea:	4602      	mov	r2, r0
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	1ad3      	subs	r3, r2, r3
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d901      	bls.n	8005af8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e03f      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005af8:	4b22      	ldr	r3, [pc, #136]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1f0      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x44a>
 8005b04:	e037      	b.n	8005b76 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d101      	bne.n	8005b12 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e032      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b12:	4b1c      	ldr	r3, [pc, #112]	; (8005b84 <HAL_RCC_OscConfig+0x4e8>)
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d028      	beq.n	8005b72 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d121      	bne.n	8005b72 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d11a      	bne.n	8005b72 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b42:	4013      	ands	r3, r2
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b48:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d111      	bne.n	8005b72 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b58:	085b      	lsrs	r3, r3, #1
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d107      	bne.n	8005b72 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d001      	beq.n	8005b76 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	e000      	b.n	8005b78 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	40007000 	.word	0x40007000
 8005b84:	40023800 	.word	0x40023800
 8005b88:	42470060 	.word	0x42470060

08005b8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d101      	bne.n	8005ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e0cc      	b.n	8005d3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ba0:	4b68      	ldr	r3, [pc, #416]	; (8005d44 <HAL_RCC_ClockConfig+0x1b8>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 030f 	and.w	r3, r3, #15
 8005ba8:	683a      	ldr	r2, [r7, #0]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d90c      	bls.n	8005bc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bae:	4b65      	ldr	r3, [pc, #404]	; (8005d44 <HAL_RCC_ClockConfig+0x1b8>)
 8005bb0:	683a      	ldr	r2, [r7, #0]
 8005bb2:	b2d2      	uxtb	r2, r2
 8005bb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bb6:	4b63      	ldr	r3, [pc, #396]	; (8005d44 <HAL_RCC_ClockConfig+0x1b8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	683a      	ldr	r2, [r7, #0]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d001      	beq.n	8005bc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0b8      	b.n	8005d3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f003 0302 	and.w	r3, r3, #2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d020      	beq.n	8005c16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0304 	and.w	r3, r3, #4
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d005      	beq.n	8005bec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005be0:	4b59      	ldr	r3, [pc, #356]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	4a58      	ldr	r2, [pc, #352]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005be6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0308 	and.w	r3, r3, #8
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bf8:	4b53      	ldr	r3, [pc, #332]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	4a52      	ldr	r2, [pc, #328]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c04:	4b50      	ldr	r3, [pc, #320]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	494d      	ldr	r1, [pc, #308]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d044      	beq.n	8005cac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d107      	bne.n	8005c3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c2a:	4b47      	ldr	r3, [pc, #284]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d119      	bne.n	8005c6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e07f      	b.n	8005d3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d003      	beq.n	8005c4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d107      	bne.n	8005c5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c4a:	4b3f      	ldr	r3, [pc, #252]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d109      	bne.n	8005c6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e06f      	b.n	8005d3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c5a:	4b3b      	ldr	r3, [pc, #236]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d101      	bne.n	8005c6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e067      	b.n	8005d3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c6a:	4b37      	ldr	r3, [pc, #220]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f023 0203 	bic.w	r2, r3, #3
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	4934      	ldr	r1, [pc, #208]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c7c:	f7fc ff38 	bl	8002af0 <HAL_GetTick>
 8005c80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c82:	e00a      	b.n	8005c9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c84:	f7fc ff34 	bl	8002af0 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d901      	bls.n	8005c9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c96:	2303      	movs	r3, #3
 8005c98:	e04f      	b.n	8005d3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9a:	4b2b      	ldr	r3, [pc, #172]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f003 020c 	and.w	r2, r3, #12
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d1eb      	bne.n	8005c84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cac:	4b25      	ldr	r3, [pc, #148]	; (8005d44 <HAL_RCC_ClockConfig+0x1b8>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 030f 	and.w	r3, r3, #15
 8005cb4:	683a      	ldr	r2, [r7, #0]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d20c      	bcs.n	8005cd4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cba:	4b22      	ldr	r3, [pc, #136]	; (8005d44 <HAL_RCC_ClockConfig+0x1b8>)
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	b2d2      	uxtb	r2, r2
 8005cc0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cc2:	4b20      	ldr	r3, [pc, #128]	; (8005d44 <HAL_RCC_ClockConfig+0x1b8>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 030f 	and.w	r3, r3, #15
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d001      	beq.n	8005cd4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e032      	b.n	8005d3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0304 	and.w	r3, r3, #4
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d008      	beq.n	8005cf2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ce0:	4b19      	ldr	r3, [pc, #100]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	4916      	ldr	r1, [pc, #88]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0308 	and.w	r3, r3, #8
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d009      	beq.n	8005d12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cfe:	4b12      	ldr	r3, [pc, #72]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	490e      	ldr	r1, [pc, #56]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d12:	f000 f821 	bl	8005d58 <HAL_RCC_GetSysClockFreq>
 8005d16:	4602      	mov	r2, r0
 8005d18:	4b0b      	ldr	r3, [pc, #44]	; (8005d48 <HAL_RCC_ClockConfig+0x1bc>)
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	091b      	lsrs	r3, r3, #4
 8005d1e:	f003 030f 	and.w	r3, r3, #15
 8005d22:	490a      	ldr	r1, [pc, #40]	; (8005d4c <HAL_RCC_ClockConfig+0x1c0>)
 8005d24:	5ccb      	ldrb	r3, [r1, r3]
 8005d26:	fa22 f303 	lsr.w	r3, r2, r3
 8005d2a:	4a09      	ldr	r2, [pc, #36]	; (8005d50 <HAL_RCC_ClockConfig+0x1c4>)
 8005d2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d2e:	4b09      	ldr	r3, [pc, #36]	; (8005d54 <HAL_RCC_ClockConfig+0x1c8>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f7fc fb00 	bl	8002338 <HAL_InitTick>

  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3710      	adds	r7, #16
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	40023c00 	.word	0x40023c00
 8005d48:	40023800 	.word	0x40023800
 8005d4c:	08009930 	.word	0x08009930
 8005d50:	20000008 	.word	0x20000008
 8005d54:	2000000c 	.word	0x2000000c

08005d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d58:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005d5c:	b084      	sub	sp, #16
 8005d5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d60:	2300      	movs	r3, #0
 8005d62:	607b      	str	r3, [r7, #4]
 8005d64:	2300      	movs	r3, #0
 8005d66:	60fb      	str	r3, [r7, #12]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d70:	4b67      	ldr	r3, [pc, #412]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f003 030c 	and.w	r3, r3, #12
 8005d78:	2b08      	cmp	r3, #8
 8005d7a:	d00d      	beq.n	8005d98 <HAL_RCC_GetSysClockFreq+0x40>
 8005d7c:	2b08      	cmp	r3, #8
 8005d7e:	f200 80bd 	bhi.w	8005efc <HAL_RCC_GetSysClockFreq+0x1a4>
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <HAL_RCC_GetSysClockFreq+0x34>
 8005d86:	2b04      	cmp	r3, #4
 8005d88:	d003      	beq.n	8005d92 <HAL_RCC_GetSysClockFreq+0x3a>
 8005d8a:	e0b7      	b.n	8005efc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d8c:	4b61      	ldr	r3, [pc, #388]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005d8e:	60bb      	str	r3, [r7, #8]
       break;
 8005d90:	e0b7      	b.n	8005f02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d92:	4b61      	ldr	r3, [pc, #388]	; (8005f18 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8005d94:	60bb      	str	r3, [r7, #8]
      break;
 8005d96:	e0b4      	b.n	8005f02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d98:	4b5d      	ldr	r3, [pc, #372]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005da0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005da2:	4b5b      	ldr	r3, [pc, #364]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d04d      	beq.n	8005e4a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dae:	4b58      	ldr	r3, [pc, #352]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	099b      	lsrs	r3, r3, #6
 8005db4:	461a      	mov	r2, r3
 8005db6:	f04f 0300 	mov.w	r3, #0
 8005dba:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005dbe:	f04f 0100 	mov.w	r1, #0
 8005dc2:	ea02 0800 	and.w	r8, r2, r0
 8005dc6:	ea03 0901 	and.w	r9, r3, r1
 8005dca:	4640      	mov	r0, r8
 8005dcc:	4649      	mov	r1, r9
 8005dce:	f04f 0200 	mov.w	r2, #0
 8005dd2:	f04f 0300 	mov.w	r3, #0
 8005dd6:	014b      	lsls	r3, r1, #5
 8005dd8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005ddc:	0142      	lsls	r2, r0, #5
 8005dde:	4610      	mov	r0, r2
 8005de0:	4619      	mov	r1, r3
 8005de2:	ebb0 0008 	subs.w	r0, r0, r8
 8005de6:	eb61 0109 	sbc.w	r1, r1, r9
 8005dea:	f04f 0200 	mov.w	r2, #0
 8005dee:	f04f 0300 	mov.w	r3, #0
 8005df2:	018b      	lsls	r3, r1, #6
 8005df4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005df8:	0182      	lsls	r2, r0, #6
 8005dfa:	1a12      	subs	r2, r2, r0
 8005dfc:	eb63 0301 	sbc.w	r3, r3, r1
 8005e00:	f04f 0000 	mov.w	r0, #0
 8005e04:	f04f 0100 	mov.w	r1, #0
 8005e08:	00d9      	lsls	r1, r3, #3
 8005e0a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e0e:	00d0      	lsls	r0, r2, #3
 8005e10:	4602      	mov	r2, r0
 8005e12:	460b      	mov	r3, r1
 8005e14:	eb12 0208 	adds.w	r2, r2, r8
 8005e18:	eb43 0309 	adc.w	r3, r3, r9
 8005e1c:	f04f 0000 	mov.w	r0, #0
 8005e20:	f04f 0100 	mov.w	r1, #0
 8005e24:	0259      	lsls	r1, r3, #9
 8005e26:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005e2a:	0250      	lsls	r0, r2, #9
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	460b      	mov	r3, r1
 8005e30:	4610      	mov	r0, r2
 8005e32:	4619      	mov	r1, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	461a      	mov	r2, r3
 8005e38:	f04f 0300 	mov.w	r3, #0
 8005e3c:	f7fa feb4 	bl	8000ba8 <__aeabi_uldivmod>
 8005e40:	4602      	mov	r2, r0
 8005e42:	460b      	mov	r3, r1
 8005e44:	4613      	mov	r3, r2
 8005e46:	60fb      	str	r3, [r7, #12]
 8005e48:	e04a      	b.n	8005ee0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e4a:	4b31      	ldr	r3, [pc, #196]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	099b      	lsrs	r3, r3, #6
 8005e50:	461a      	mov	r2, r3
 8005e52:	f04f 0300 	mov.w	r3, #0
 8005e56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005e5a:	f04f 0100 	mov.w	r1, #0
 8005e5e:	ea02 0400 	and.w	r4, r2, r0
 8005e62:	ea03 0501 	and.w	r5, r3, r1
 8005e66:	4620      	mov	r0, r4
 8005e68:	4629      	mov	r1, r5
 8005e6a:	f04f 0200 	mov.w	r2, #0
 8005e6e:	f04f 0300 	mov.w	r3, #0
 8005e72:	014b      	lsls	r3, r1, #5
 8005e74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005e78:	0142      	lsls	r2, r0, #5
 8005e7a:	4610      	mov	r0, r2
 8005e7c:	4619      	mov	r1, r3
 8005e7e:	1b00      	subs	r0, r0, r4
 8005e80:	eb61 0105 	sbc.w	r1, r1, r5
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	018b      	lsls	r3, r1, #6
 8005e8e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005e92:	0182      	lsls	r2, r0, #6
 8005e94:	1a12      	subs	r2, r2, r0
 8005e96:	eb63 0301 	sbc.w	r3, r3, r1
 8005e9a:	f04f 0000 	mov.w	r0, #0
 8005e9e:	f04f 0100 	mov.w	r1, #0
 8005ea2:	00d9      	lsls	r1, r3, #3
 8005ea4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ea8:	00d0      	lsls	r0, r2, #3
 8005eaa:	4602      	mov	r2, r0
 8005eac:	460b      	mov	r3, r1
 8005eae:	1912      	adds	r2, r2, r4
 8005eb0:	eb45 0303 	adc.w	r3, r5, r3
 8005eb4:	f04f 0000 	mov.w	r0, #0
 8005eb8:	f04f 0100 	mov.w	r1, #0
 8005ebc:	0299      	lsls	r1, r3, #10
 8005ebe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005ec2:	0290      	lsls	r0, r2, #10
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	4610      	mov	r0, r2
 8005eca:	4619      	mov	r1, r3
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	461a      	mov	r2, r3
 8005ed0:	f04f 0300 	mov.w	r3, #0
 8005ed4:	f7fa fe68 	bl	8000ba8 <__aeabi_uldivmod>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	4613      	mov	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ee0:	4b0b      	ldr	r3, [pc, #44]	; (8005f10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	0c1b      	lsrs	r3, r3, #16
 8005ee6:	f003 0303 	and.w	r3, r3, #3
 8005eea:	3301      	adds	r3, #1
 8005eec:	005b      	lsls	r3, r3, #1
 8005eee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef8:	60bb      	str	r3, [r7, #8]
      break;
 8005efa:	e002      	b.n	8005f02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005efc:	4b05      	ldr	r3, [pc, #20]	; (8005f14 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8005efe:	60bb      	str	r3, [r7, #8]
      break;
 8005f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f02:	68bb      	ldr	r3, [r7, #8]
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8005f0e:	bf00      	nop
 8005f10:	40023800 	.word	0x40023800
 8005f14:	00f42400 	.word	0x00f42400
 8005f18:	007a1200 	.word	0x007a1200

08005f1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f20:	4b03      	ldr	r3, [pc, #12]	; (8005f30 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f22:	681b      	ldr	r3, [r3, #0]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	20000008 	.word	0x20000008

08005f34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f38:	f7ff fff0 	bl	8005f1c <HAL_RCC_GetHCLKFreq>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	4b05      	ldr	r3, [pc, #20]	; (8005f54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	0a9b      	lsrs	r3, r3, #10
 8005f44:	f003 0307 	and.w	r3, r3, #7
 8005f48:	4903      	ldr	r1, [pc, #12]	; (8005f58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f4a:	5ccb      	ldrb	r3, [r1, r3]
 8005f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	40023800 	.word	0x40023800
 8005f58:	08009940 	.word	0x08009940

08005f5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f60:	f7ff ffdc 	bl	8005f1c <HAL_RCC_GetHCLKFreq>
 8005f64:	4602      	mov	r2, r0
 8005f66:	4b05      	ldr	r3, [pc, #20]	; (8005f7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	0b5b      	lsrs	r3, r3, #13
 8005f6c:	f003 0307 	and.w	r3, r3, #7
 8005f70:	4903      	ldr	r1, [pc, #12]	; (8005f80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f72:	5ccb      	ldrb	r3, [r1, r3]
 8005f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	40023800 	.word	0x40023800
 8005f80:	08009940 	.word	0x08009940

08005f84 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	220f      	movs	r2, #15
 8005f92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005f94:	4b12      	ldr	r3, [pc, #72]	; (8005fe0 <HAL_RCC_GetClockConfig+0x5c>)
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	f003 0203 	and.w	r2, r3, #3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005fa0:	4b0f      	ldr	r3, [pc, #60]	; (8005fe0 <HAL_RCC_GetClockConfig+0x5c>)
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005fac:	4b0c      	ldr	r3, [pc, #48]	; (8005fe0 <HAL_RCC_GetClockConfig+0x5c>)
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005fb8:	4b09      	ldr	r3, [pc, #36]	; (8005fe0 <HAL_RCC_GetClockConfig+0x5c>)
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	08db      	lsrs	r3, r3, #3
 8005fbe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005fc6:	4b07      	ldr	r3, [pc, #28]	; (8005fe4 <HAL_RCC_GetClockConfig+0x60>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 020f 	and.w	r2, r3, #15
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	601a      	str	r2, [r3, #0]
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr
 8005fde:	bf00      	nop
 8005fe0:	40023800 	.word	0x40023800
 8005fe4:	40023c00 	.word	0x40023c00

08005fe8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b086      	sub	sp, #24
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10b      	bne.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800600c:	2b00      	cmp	r3, #0
 800600e:	d105      	bne.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006018:	2b00      	cmp	r3, #0
 800601a:	d075      	beq.n	8006108 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800601c:	4bad      	ldr	r3, [pc, #692]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800601e:	2200      	movs	r2, #0
 8006020:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006022:	f7fc fd65 	bl	8002af0 <HAL_GetTick>
 8006026:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006028:	e008      	b.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800602a:	f7fc fd61 	bl	8002af0 <HAL_GetTick>
 800602e:	4602      	mov	r2, r0
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	1ad3      	subs	r3, r2, r3
 8006034:	2b02      	cmp	r3, #2
 8006036:	d901      	bls.n	800603c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e18b      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800603c:	4ba6      	ldr	r3, [pc, #664]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d1f0      	bne.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0301 	and.w	r3, r3, #1
 8006050:	2b00      	cmp	r3, #0
 8006052:	d009      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	019a      	lsls	r2, r3, #6
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	071b      	lsls	r3, r3, #28
 8006060:	499d      	ldr	r1, [pc, #628]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006062:	4313      	orrs	r3, r2
 8006064:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f003 0302 	and.w	r3, r3, #2
 8006070:	2b00      	cmp	r3, #0
 8006072:	d01f      	beq.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006074:	4b98      	ldr	r3, [pc, #608]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006076:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800607a:	0f1b      	lsrs	r3, r3, #28
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	685b      	ldr	r3, [r3, #4]
 8006086:	019a      	lsls	r2, r3, #6
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	061b      	lsls	r3, r3, #24
 800608e:	431a      	orrs	r2, r3
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	071b      	lsls	r3, r3, #28
 8006094:	4990      	ldr	r1, [pc, #576]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006096:	4313      	orrs	r3, r2
 8006098:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800609c:	4b8e      	ldr	r3, [pc, #568]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800609e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060a2:	f023 021f 	bic.w	r2, r3, #31
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	3b01      	subs	r3, #1
 80060ac:	498a      	ldr	r1, [pc, #552]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00d      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	019a      	lsls	r2, r3, #6
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	061b      	lsls	r3, r3, #24
 80060cc:	431a      	orrs	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	071b      	lsls	r3, r3, #28
 80060d4:	4980      	ldr	r1, [pc, #512]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80060dc:	4b7d      	ldr	r3, [pc, #500]	; (80062d4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80060de:	2201      	movs	r2, #1
 80060e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060e2:	f7fc fd05 	bl	8002af0 <HAL_GetTick>
 80060e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80060e8:	e008      	b.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80060ea:	f7fc fd01 	bl	8002af0 <HAL_GetTick>
 80060ee:	4602      	mov	r2, r0
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	1ad3      	subs	r3, r2, r3
 80060f4:	2b02      	cmp	r3, #2
 80060f6:	d901      	bls.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e12b      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80060fc:	4b76      	ldr	r3, [pc, #472]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d0f0      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f003 0304 	and.w	r3, r3, #4
 8006110:	2b00      	cmp	r3, #0
 8006112:	d105      	bne.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800611c:	2b00      	cmp	r3, #0
 800611e:	d079      	beq.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006120:	4b6e      	ldr	r3, [pc, #440]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006122:	2200      	movs	r2, #0
 8006124:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006126:	f7fc fce3 	bl	8002af0 <HAL_GetTick>
 800612a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800612c:	e008      	b.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800612e:	f7fc fcdf 	bl	8002af0 <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	2b02      	cmp	r3, #2
 800613a:	d901      	bls.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800613c:	2303      	movs	r3, #3
 800613e:	e109      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006140:	4b65      	ldr	r3, [pc, #404]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006148:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800614c:	d0ef      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0304 	and.w	r3, r3, #4
 8006156:	2b00      	cmp	r3, #0
 8006158:	d020      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800615a:	4b5f      	ldr	r3, [pc, #380]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800615c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006160:	0f1b      	lsrs	r3, r3, #28
 8006162:	f003 0307 	and.w	r3, r3, #7
 8006166:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	019a      	lsls	r2, r3, #6
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	695b      	ldr	r3, [r3, #20]
 8006172:	061b      	lsls	r3, r3, #24
 8006174:	431a      	orrs	r2, r3
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	071b      	lsls	r3, r3, #28
 800617a:	4957      	ldr	r1, [pc, #348]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800617c:	4313      	orrs	r3, r2
 800617e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006182:	4b55      	ldr	r3, [pc, #340]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006184:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006188:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a1b      	ldr	r3, [r3, #32]
 8006190:	3b01      	subs	r3, #1
 8006192:	021b      	lsls	r3, r3, #8
 8006194:	4950      	ldr	r1, [pc, #320]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006196:	4313      	orrs	r3, r2
 8006198:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 0308 	and.w	r3, r3, #8
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d01e      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80061a8:	4b4b      	ldr	r3, [pc, #300]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80061aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ae:	0e1b      	lsrs	r3, r3, #24
 80061b0:	f003 030f 	and.w	r3, r3, #15
 80061b4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	019a      	lsls	r2, r3, #6
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	061b      	lsls	r3, r3, #24
 80061c0:	431a      	orrs	r2, r3
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	071b      	lsls	r3, r3, #28
 80061c8:	4943      	ldr	r1, [pc, #268]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80061d0:	4b41      	ldr	r3, [pc, #260]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80061d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80061d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061de:	493e      	ldr	r1, [pc, #248]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80061e0:	4313      	orrs	r3, r2
 80061e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80061e6:	4b3d      	ldr	r3, [pc, #244]	; (80062dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061e8:	2201      	movs	r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80061ec:	f7fc fc80 	bl	8002af0 <HAL_GetTick>
 80061f0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80061f2:	e008      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80061f4:	f7fc fc7c 	bl	8002af0 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d901      	bls.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006202:	2303      	movs	r3, #3
 8006204:	e0a6      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006206:	4b34      	ldr	r3, [pc, #208]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800620e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006212:	d1ef      	bne.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0320 	and.w	r3, r3, #32
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 808d 	beq.w	800633c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006222:	2300      	movs	r3, #0
 8006224:	60fb      	str	r3, [r7, #12]
 8006226:	4b2c      	ldr	r3, [pc, #176]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800622a:	4a2b      	ldr	r2, [pc, #172]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800622c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006230:	6413      	str	r3, [r2, #64]	; 0x40
 8006232:	4b29      	ldr	r3, [pc, #164]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800623e:	4b28      	ldr	r3, [pc, #160]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a27      	ldr	r2, [pc, #156]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006248:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800624a:	f7fc fc51 	bl	8002af0 <HAL_GetTick>
 800624e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006250:	e008      	b.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006252:	f7fc fc4d 	bl	8002af0 <HAL_GetTick>
 8006256:	4602      	mov	r2, r0
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	2b02      	cmp	r3, #2
 800625e:	d901      	bls.n	8006264 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8006260:	2303      	movs	r3, #3
 8006262:	e077      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006264:	4b1e      	ldr	r3, [pc, #120]	; (80062e0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800626c:	2b00      	cmp	r3, #0
 800626e:	d0f0      	beq.n	8006252 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006270:	4b19      	ldr	r3, [pc, #100]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006274:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006278:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d039      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006284:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	429a      	cmp	r2, r3
 800628c:	d032      	beq.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800628e:	4b12      	ldr	r3, [pc, #72]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8006290:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006296:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006298:	4b12      	ldr	r3, [pc, #72]	; (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800629a:	2201      	movs	r2, #1
 800629c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800629e:	4b11      	ldr	r3, [pc, #68]	; (80062e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80062a4:	4a0c      	ldr	r2, [pc, #48]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80062aa:	4b0b      	ldr	r3, [pc, #44]	; (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80062ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d11e      	bne.n	80062f4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80062b6:	f7fc fc1b 	bl	8002af0 <HAL_GetTick>
 80062ba:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062bc:	e014      	b.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062be:	f7fc fc17 	bl	8002af0 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d90b      	bls.n	80062e8 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 80062d0:	2303      	movs	r3, #3
 80062d2:	e03f      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80062d4:	42470068 	.word	0x42470068
 80062d8:	40023800 	.word	0x40023800
 80062dc:	42470070 	.word	0x42470070
 80062e0:	40007000 	.word	0x40007000
 80062e4:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062e8:	4b1c      	ldr	r3, [pc, #112]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80062ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062ec:	f003 0302 	and.w	r3, r3, #2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d0e4      	beq.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006300:	d10d      	bne.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8006302:	4b16      	ldr	r3, [pc, #88]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800630e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006312:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006316:	4911      	ldr	r1, [pc, #68]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006318:	4313      	orrs	r3, r2
 800631a:	608b      	str	r3, [r1, #8]
 800631c:	e005      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x342>
 800631e:	4b0f      	ldr	r3, [pc, #60]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	4a0e      	ldr	r2, [pc, #56]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006324:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006328:	6093      	str	r3, [r2, #8]
 800632a:	4b0c      	ldr	r3, [pc, #48]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800632c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006332:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006336:	4909      	ldr	r1, [pc, #36]	; (800635c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006338:	4313      	orrs	r3, r2
 800633a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0310 	and.w	r3, r3, #16
 8006344:	2b00      	cmp	r3, #0
 8006346:	d004      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800634e:	4b04      	ldr	r3, [pc, #16]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006350:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	40023800 	.word	0x40023800
 8006360:	424711e0 	.word	0x424711e0

08006364 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
 800636c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d101      	bne.n	8006378 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e025      	b.n	80063c4 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b00      	cmp	r3, #0
 8006382:	d106      	bne.n	8006392 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f7fa fef9 	bl	8001184 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2202      	movs	r2, #2
 8006396:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	3304      	adds	r3, #4
 80063a2:	4619      	mov	r1, r3
 80063a4:	4610      	mov	r0, r2
 80063a6:	f001 fc8b 	bl	8007cc0 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6818      	ldr	r0, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	685b      	ldr	r3, [r3, #4]
 80063b2:	461a      	mov	r2, r3
 80063b4:	6839      	ldr	r1, [r7, #0]
 80063b6:	f001 fcf6 	bl	8007da6 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3708      	adds	r7, #8
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d101      	bne.n	80063de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e07b      	b.n	80064d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d108      	bne.n	80063f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063ee:	d009      	beq.n	8006404 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	61da      	str	r2, [r3, #28]
 80063f6:	e005      	b.n	8006404 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2200      	movs	r2, #0
 8006408:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006410:	b2db      	uxtb	r3, r3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d106      	bne.n	8006424 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7fb fcf4 	bl	8001e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2202      	movs	r2, #2
 8006428:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800643a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800644c:	431a      	orrs	r2, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006456:	431a      	orrs	r2, r3
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	691b      	ldr	r3, [r3, #16]
 800645c:	f003 0302 	and.w	r3, r3, #2
 8006460:	431a      	orrs	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	f003 0301 	and.w	r3, r3, #1
 800646a:	431a      	orrs	r2, r3
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	699b      	ldr	r3, [r3, #24]
 8006470:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006474:	431a      	orrs	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800647e:	431a      	orrs	r2, r3
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006488:	ea42 0103 	orr.w	r1, r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006490:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	430a      	orrs	r2, r1
 800649a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	699b      	ldr	r3, [r3, #24]
 80064a0:	0c1b      	lsrs	r3, r3, #16
 80064a2:	f003 0104 	and.w	r1, r3, #4
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	f003 0210 	and.w	r2, r3, #16
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	69da      	ldr	r2, [r3, #28]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2201      	movs	r2, #1
 80064d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3708      	adds	r7, #8
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}

080064de <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064de:	b580      	push	{r7, lr}
 80064e0:	b082      	sub	sp, #8
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e041      	b.n	8006574 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d106      	bne.n	800650a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f7fc f8ab 	bl	8002660 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2202      	movs	r2, #2
 800650e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	3304      	adds	r3, #4
 800651a:	4619      	mov	r1, r3
 800651c:	4610      	mov	r0, r2
 800651e:	f000 fac1 	bl	8006aa4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2201      	movs	r2, #1
 800652e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2201      	movs	r2, #1
 8006546:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	2201      	movs	r2, #1
 800654e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2201      	movs	r2, #1
 8006556:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3708      	adds	r7, #8
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800657c:	b480      	push	{r7}
 800657e:	b085      	sub	sp, #20
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2b01      	cmp	r3, #1
 800658e:	d001      	beq.n	8006594 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e04e      	b.n	8006632 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2202      	movs	r2, #2
 8006598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	68da      	ldr	r2, [r3, #12]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f042 0201 	orr.w	r2, r2, #1
 80065aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a23      	ldr	r2, [pc, #140]	; (8006640 <HAL_TIM_Base_Start_IT+0xc4>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d022      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x80>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065be:	d01d      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x80>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a1f      	ldr	r2, [pc, #124]	; (8006644 <HAL_TIM_Base_Start_IT+0xc8>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d018      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x80>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a1e      	ldr	r2, [pc, #120]	; (8006648 <HAL_TIM_Base_Start_IT+0xcc>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d013      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x80>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a1c      	ldr	r2, [pc, #112]	; (800664c <HAL_TIM_Base_Start_IT+0xd0>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d00e      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x80>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a1b      	ldr	r2, [pc, #108]	; (8006650 <HAL_TIM_Base_Start_IT+0xd4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d009      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x80>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a19      	ldr	r2, [pc, #100]	; (8006654 <HAL_TIM_Base_Start_IT+0xd8>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d004      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x80>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a18      	ldr	r2, [pc, #96]	; (8006658 <HAL_TIM_Base_Start_IT+0xdc>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d111      	bne.n	8006620 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f003 0307 	and.w	r3, r3, #7
 8006606:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2b06      	cmp	r3, #6
 800660c:	d010      	beq.n	8006630 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681a      	ldr	r2, [r3, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f042 0201 	orr.w	r2, r2, #1
 800661c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800661e:	e007      	b.n	8006630 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f042 0201 	orr.w	r2, r2, #1
 800662e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop
 8006640:	40010000 	.word	0x40010000
 8006644:	40000400 	.word	0x40000400
 8006648:	40000800 	.word	0x40000800
 800664c:	40000c00 	.word	0x40000c00
 8006650:	40010400 	.word	0x40010400
 8006654:	40014000 	.word	0x40014000
 8006658:	40001800 	.word	0x40001800

0800665c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800665c:	b480      	push	{r7}
 800665e:	b083      	sub	sp, #12
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68da      	ldr	r2, [r3, #12]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f022 0201 	bic.w	r2, r2, #1
 8006672:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	6a1a      	ldr	r2, [r3, #32]
 800667a:	f241 1311 	movw	r3, #4369	; 0x1111
 800667e:	4013      	ands	r3, r2
 8006680:	2b00      	cmp	r3, #0
 8006682:	d10f      	bne.n	80066a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6a1a      	ldr	r2, [r3, #32]
 800668a:	f240 4344 	movw	r3, #1092	; 0x444
 800668e:	4013      	ands	r3, r2
 8006690:	2b00      	cmp	r3, #0
 8006692:	d107      	bne.n	80066a4 <HAL_TIM_Base_Stop_IT+0x48>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f022 0201 	bic.w	r2, r2, #1
 80066a2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	370c      	adds	r7, #12
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b082      	sub	sp, #8
 80066be:	af00      	add	r7, sp, #0
 80066c0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d122      	bne.n	8006716 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	f003 0302 	and.w	r3, r3, #2
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d11b      	bne.n	8006716 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f06f 0202 	mvn.w	r2, #2
 80066e6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	699b      	ldr	r3, [r3, #24]
 80066f4:	f003 0303 	and.w	r3, r3, #3
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d003      	beq.n	8006704 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 f9b2 	bl	8006a66 <HAL_TIM_IC_CaptureCallback>
 8006702:	e005      	b.n	8006710 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f000 f9a4 	bl	8006a52 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f9b5 	bl	8006a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	f003 0304 	and.w	r3, r3, #4
 8006720:	2b04      	cmp	r3, #4
 8006722:	d122      	bne.n	800676a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b04      	cmp	r3, #4
 8006730:	d11b      	bne.n	800676a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f06f 0204 	mvn.w	r2, #4
 800673a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2202      	movs	r2, #2
 8006740:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800674c:	2b00      	cmp	r3, #0
 800674e:	d003      	beq.n	8006758 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f988 	bl	8006a66 <HAL_TIM_IC_CaptureCallback>
 8006756:	e005      	b.n	8006764 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 f97a 	bl	8006a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 f98b 	bl	8006a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	f003 0308 	and.w	r3, r3, #8
 8006774:	2b08      	cmp	r3, #8
 8006776:	d122      	bne.n	80067be <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	68db      	ldr	r3, [r3, #12]
 800677e:	f003 0308 	and.w	r3, r3, #8
 8006782:	2b08      	cmp	r3, #8
 8006784:	d11b      	bne.n	80067be <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f06f 0208 	mvn.w	r2, #8
 800678e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2204      	movs	r2, #4
 8006794:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	69db      	ldr	r3, [r3, #28]
 800679c:	f003 0303 	and.w	r3, r3, #3
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d003      	beq.n	80067ac <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f000 f95e 	bl	8006a66 <HAL_TIM_IC_CaptureCallback>
 80067aa:	e005      	b.n	80067b8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 f950 	bl	8006a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 f961 	bl	8006a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	691b      	ldr	r3, [r3, #16]
 80067c4:	f003 0310 	and.w	r3, r3, #16
 80067c8:	2b10      	cmp	r3, #16
 80067ca:	d122      	bne.n	8006812 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	f003 0310 	and.w	r3, r3, #16
 80067d6:	2b10      	cmp	r3, #16
 80067d8:	d11b      	bne.n	8006812 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f06f 0210 	mvn.w	r2, #16
 80067e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2208      	movs	r2, #8
 80067e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	69db      	ldr	r3, [r3, #28]
 80067f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d003      	beq.n	8006800 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 f934 	bl	8006a66 <HAL_TIM_IC_CaptureCallback>
 80067fe:	e005      	b.n	800680c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f000 f926 	bl	8006a52 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 f937 	bl	8006a7a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2200      	movs	r2, #0
 8006810:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	f003 0301 	and.w	r3, r3, #1
 800681c:	2b01      	cmp	r3, #1
 800681e:	d10e      	bne.n	800683e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	f003 0301 	and.w	r3, r3, #1
 800682a:	2b01      	cmp	r3, #1
 800682c:	d107      	bne.n	800683e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f06f 0201 	mvn.w	r2, #1
 8006836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7fb f959 	bl	8001af0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006848:	2b80      	cmp	r3, #128	; 0x80
 800684a:	d10e      	bne.n	800686a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006856:	2b80      	cmp	r3, #128	; 0x80
 8006858:	d107      	bne.n	800686a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f000 fadd 	bl	8006e24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	691b      	ldr	r3, [r3, #16]
 8006870:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006874:	2b40      	cmp	r3, #64	; 0x40
 8006876:	d10e      	bne.n	8006896 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006882:	2b40      	cmp	r3, #64	; 0x40
 8006884:	d107      	bne.n	8006896 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800688e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 f8fc 	bl	8006a8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	f003 0320 	and.w	r3, r3, #32
 80068a0:	2b20      	cmp	r3, #32
 80068a2:	d10e      	bne.n	80068c2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	f003 0320 	and.w	r3, r3, #32
 80068ae:	2b20      	cmp	r3, #32
 80068b0:	d107      	bne.n	80068c2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f06f 0220 	mvn.w	r2, #32
 80068ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 faa7 	bl	8006e10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068c2:	bf00      	nop
 80068c4:	3708      	adds	r7, #8
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b084      	sub	sp, #16
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
 80068d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d101      	bne.n	80068e2 <HAL_TIM_ConfigClockSource+0x18>
 80068de:	2302      	movs	r3, #2
 80068e0:	e0b3      	b.n	8006a4a <HAL_TIM_ConfigClockSource+0x180>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2202      	movs	r2, #2
 80068ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006900:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006908:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68fa      	ldr	r2, [r7, #12]
 8006910:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800691a:	d03e      	beq.n	800699a <HAL_TIM_ConfigClockSource+0xd0>
 800691c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006920:	f200 8087 	bhi.w	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 8006924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006928:	f000 8085 	beq.w	8006a36 <HAL_TIM_ConfigClockSource+0x16c>
 800692c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006930:	d87f      	bhi.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 8006932:	2b70      	cmp	r3, #112	; 0x70
 8006934:	d01a      	beq.n	800696c <HAL_TIM_ConfigClockSource+0xa2>
 8006936:	2b70      	cmp	r3, #112	; 0x70
 8006938:	d87b      	bhi.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 800693a:	2b60      	cmp	r3, #96	; 0x60
 800693c:	d050      	beq.n	80069e0 <HAL_TIM_ConfigClockSource+0x116>
 800693e:	2b60      	cmp	r3, #96	; 0x60
 8006940:	d877      	bhi.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 8006942:	2b50      	cmp	r3, #80	; 0x50
 8006944:	d03c      	beq.n	80069c0 <HAL_TIM_ConfigClockSource+0xf6>
 8006946:	2b50      	cmp	r3, #80	; 0x50
 8006948:	d873      	bhi.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 800694a:	2b40      	cmp	r3, #64	; 0x40
 800694c:	d058      	beq.n	8006a00 <HAL_TIM_ConfigClockSource+0x136>
 800694e:	2b40      	cmp	r3, #64	; 0x40
 8006950:	d86f      	bhi.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 8006952:	2b30      	cmp	r3, #48	; 0x30
 8006954:	d064      	beq.n	8006a20 <HAL_TIM_ConfigClockSource+0x156>
 8006956:	2b30      	cmp	r3, #48	; 0x30
 8006958:	d86b      	bhi.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 800695a:	2b20      	cmp	r3, #32
 800695c:	d060      	beq.n	8006a20 <HAL_TIM_ConfigClockSource+0x156>
 800695e:	2b20      	cmp	r3, #32
 8006960:	d867      	bhi.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
 8006962:	2b00      	cmp	r3, #0
 8006964:	d05c      	beq.n	8006a20 <HAL_TIM_ConfigClockSource+0x156>
 8006966:	2b10      	cmp	r3, #16
 8006968:	d05a      	beq.n	8006a20 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800696a:	e062      	b.n	8006a32 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6818      	ldr	r0, [r3, #0]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	6899      	ldr	r1, [r3, #8]
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	685a      	ldr	r2, [r3, #4]
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	68db      	ldr	r3, [r3, #12]
 800697c:	f000 f9ac 	bl	8006cd8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800698e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	609a      	str	r2, [r3, #8]
      break;
 8006998:	e04e      	b.n	8006a38 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6818      	ldr	r0, [r3, #0]
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	6899      	ldr	r1, [r3, #8]
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	685a      	ldr	r2, [r3, #4]
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	f000 f995 	bl	8006cd8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	689a      	ldr	r2, [r3, #8]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069bc:	609a      	str	r2, [r3, #8]
      break;
 80069be:	e03b      	b.n	8006a38 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6818      	ldr	r0, [r3, #0]
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	6859      	ldr	r1, [r3, #4]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	461a      	mov	r2, r3
 80069ce:	f000 f909 	bl	8006be4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2150      	movs	r1, #80	; 0x50
 80069d8:	4618      	mov	r0, r3
 80069da:	f000 f962 	bl	8006ca2 <TIM_ITRx_SetConfig>
      break;
 80069de:	e02b      	b.n	8006a38 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6818      	ldr	r0, [r3, #0]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	6859      	ldr	r1, [r3, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	68db      	ldr	r3, [r3, #12]
 80069ec:	461a      	mov	r2, r3
 80069ee:	f000 f928 	bl	8006c42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	2160      	movs	r1, #96	; 0x60
 80069f8:	4618      	mov	r0, r3
 80069fa:	f000 f952 	bl	8006ca2 <TIM_ITRx_SetConfig>
      break;
 80069fe:	e01b      	b.n	8006a38 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6818      	ldr	r0, [r3, #0]
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	6859      	ldr	r1, [r3, #4]
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	f000 f8e9 	bl	8006be4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2140      	movs	r1, #64	; 0x40
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f000 f942 	bl	8006ca2 <TIM_ITRx_SetConfig>
      break;
 8006a1e:	e00b      	b.n	8006a38 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4610      	mov	r0, r2
 8006a2c:	f000 f939 	bl	8006ca2 <TIM_ITRx_SetConfig>
        break;
 8006a30:	e002      	b.n	8006a38 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006a32:	bf00      	nop
 8006a34:	e000      	b.n	8006a38 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006a36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}

08006a52 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a52:	b480      	push	{r7}
 8006a54:	b083      	sub	sp, #12
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr

08006a66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b083      	sub	sp, #12
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a6e:	bf00      	nop
 8006a70:	370c      	adds	r7, #12
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr

08006a7a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	b083      	sub	sp, #12
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a82:	bf00      	nop
 8006a84:	370c      	adds	r7, #12
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr

08006a8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a96:	bf00      	nop
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
	...

08006aa4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b085      	sub	sp, #20
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a40      	ldr	r2, [pc, #256]	; (8006bb8 <TIM_Base_SetConfig+0x114>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d013      	beq.n	8006ae4 <TIM_Base_SetConfig+0x40>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ac2:	d00f      	beq.n	8006ae4 <TIM_Base_SetConfig+0x40>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	4a3d      	ldr	r2, [pc, #244]	; (8006bbc <TIM_Base_SetConfig+0x118>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d00b      	beq.n	8006ae4 <TIM_Base_SetConfig+0x40>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a3c      	ldr	r2, [pc, #240]	; (8006bc0 <TIM_Base_SetConfig+0x11c>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d007      	beq.n	8006ae4 <TIM_Base_SetConfig+0x40>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a3b      	ldr	r2, [pc, #236]	; (8006bc4 <TIM_Base_SetConfig+0x120>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d003      	beq.n	8006ae4 <TIM_Base_SetConfig+0x40>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a3a      	ldr	r2, [pc, #232]	; (8006bc8 <TIM_Base_SetConfig+0x124>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d108      	bne.n	8006af6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a2f      	ldr	r2, [pc, #188]	; (8006bb8 <TIM_Base_SetConfig+0x114>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d02b      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b04:	d027      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a2c      	ldr	r2, [pc, #176]	; (8006bbc <TIM_Base_SetConfig+0x118>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d023      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a2b      	ldr	r2, [pc, #172]	; (8006bc0 <TIM_Base_SetConfig+0x11c>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d01f      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a2a      	ldr	r2, [pc, #168]	; (8006bc4 <TIM_Base_SetConfig+0x120>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d01b      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a29      	ldr	r2, [pc, #164]	; (8006bc8 <TIM_Base_SetConfig+0x124>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d017      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a28      	ldr	r2, [pc, #160]	; (8006bcc <TIM_Base_SetConfig+0x128>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d013      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a27      	ldr	r2, [pc, #156]	; (8006bd0 <TIM_Base_SetConfig+0x12c>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d00f      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	4a26      	ldr	r2, [pc, #152]	; (8006bd4 <TIM_Base_SetConfig+0x130>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d00b      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a25      	ldr	r2, [pc, #148]	; (8006bd8 <TIM_Base_SetConfig+0x134>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d007      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a24      	ldr	r2, [pc, #144]	; (8006bdc <TIM_Base_SetConfig+0x138>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d003      	beq.n	8006b56 <TIM_Base_SetConfig+0xb2>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a23      	ldr	r2, [pc, #140]	; (8006be0 <TIM_Base_SetConfig+0x13c>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d108      	bne.n	8006b68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	68fa      	ldr	r2, [r7, #12]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	695b      	ldr	r3, [r3, #20]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68fa      	ldr	r2, [r7, #12]
 8006b7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	689a      	ldr	r2, [r3, #8]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a0a      	ldr	r2, [pc, #40]	; (8006bb8 <TIM_Base_SetConfig+0x114>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d003      	beq.n	8006b9c <TIM_Base_SetConfig+0xf8>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a0c      	ldr	r2, [pc, #48]	; (8006bc8 <TIM_Base_SetConfig+0x124>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d103      	bne.n	8006ba4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	691a      	ldr	r2, [r3, #16]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	615a      	str	r2, [r3, #20]
}
 8006baa:	bf00      	nop
 8006bac:	3714      	adds	r7, #20
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
 8006bb6:	bf00      	nop
 8006bb8:	40010000 	.word	0x40010000
 8006bbc:	40000400 	.word	0x40000400
 8006bc0:	40000800 	.word	0x40000800
 8006bc4:	40000c00 	.word	0x40000c00
 8006bc8:	40010400 	.word	0x40010400
 8006bcc:	40014000 	.word	0x40014000
 8006bd0:	40014400 	.word	0x40014400
 8006bd4:	40014800 	.word	0x40014800
 8006bd8:	40001800 	.word	0x40001800
 8006bdc:	40001c00 	.word	0x40001c00
 8006be0:	40002000 	.word	0x40002000

08006be4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b087      	sub	sp, #28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6a1b      	ldr	r3, [r3, #32]
 8006bf4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6a1b      	ldr	r3, [r3, #32]
 8006bfa:	f023 0201 	bic.w	r2, r3, #1
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	011b      	lsls	r3, r3, #4
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f023 030a 	bic.w	r3, r3, #10
 8006c20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c22:	697a      	ldr	r2, [r7, #20]
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	693a      	ldr	r2, [r7, #16]
 8006c2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	621a      	str	r2, [r3, #32]
}
 8006c36:	bf00      	nop
 8006c38:	371c      	adds	r7, #28
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr

08006c42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b087      	sub	sp, #28
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	60f8      	str	r0, [r7, #12]
 8006c4a:	60b9      	str	r1, [r7, #8]
 8006c4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	f023 0210 	bic.w	r2, r3, #16
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	699b      	ldr	r3, [r3, #24]
 8006c5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6a1b      	ldr	r3, [r3, #32]
 8006c64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	031b      	lsls	r3, r3, #12
 8006c72:	697a      	ldr	r2, [r7, #20]
 8006c74:	4313      	orrs	r3, r2
 8006c76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	011b      	lsls	r3, r3, #4
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	693a      	ldr	r2, [r7, #16]
 8006c94:	621a      	str	r2, [r3, #32]
}
 8006c96:	bf00      	nop
 8006c98:	371c      	adds	r7, #28
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b085      	sub	sp, #20
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
 8006caa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006cba:	683a      	ldr	r2, [r7, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	f043 0307 	orr.w	r3, r3, #7
 8006cc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	609a      	str	r2, [r3, #8]
}
 8006ccc:	bf00      	nop
 8006cce:	3714      	adds	r7, #20
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b087      	sub	sp, #28
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	607a      	str	r2, [r7, #4]
 8006ce4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	021a      	lsls	r2, r3, #8
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	697a      	ldr	r2, [r7, #20]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	609a      	str	r2, [r3, #8]
}
 8006d0c:	bf00      	nop
 8006d0e:	371c      	adds	r7, #28
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d101      	bne.n	8006d30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	e05a      	b.n	8006de6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2201      	movs	r2, #1
 8006d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2202      	movs	r2, #2
 8006d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	68fa      	ldr	r2, [r7, #12]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a21      	ldr	r2, [pc, #132]	; (8006df4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d022      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d7c:	d01d      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a1d      	ldr	r2, [pc, #116]	; (8006df8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d018      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a1b      	ldr	r2, [pc, #108]	; (8006dfc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d013      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a1a      	ldr	r2, [pc, #104]	; (8006e00 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d00e      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	4a18      	ldr	r2, [pc, #96]	; (8006e04 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d009      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a17      	ldr	r2, [pc, #92]	; (8006e08 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d004      	beq.n	8006dba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4a15      	ldr	r2, [pc, #84]	; (8006e0c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d10c      	bne.n	8006dd4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	68ba      	ldr	r2, [r7, #8]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	40010000 	.word	0x40010000
 8006df8:	40000400 	.word	0x40000400
 8006dfc:	40000800 	.word	0x40000800
 8006e00:	40000c00 	.word	0x40000c00
 8006e04:	40010400 	.word	0x40010400
 8006e08:	40014000 	.word	0x40014000
 8006e0c:	40001800 	.word	0x40001800

08006e10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e18:	bf00      	nop
 8006e1a:	370c      	adds	r7, #12
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr

08006e24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e24:	b480      	push	{r7}
 8006e26:	b083      	sub	sp, #12
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e2c:	bf00      	nop
 8006e2e:	370c      	adds	r7, #12
 8006e30:	46bd      	mov	sp, r7
 8006e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e36:	4770      	bx	lr

08006e38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b082      	sub	sp, #8
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d101      	bne.n	8006e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e03f      	b.n	8006eca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d106      	bne.n	8006e64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7fb fc90 	bl	8002784 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2224      	movs	r2, #36	; 0x24
 8006e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68da      	ldr	r2, [r3, #12]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 fd57 	bl	8007930 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	691a      	ldr	r2, [r3, #16]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	695a      	ldr	r2, [r3, #20]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ea0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68da      	ldr	r2, [r3, #12]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006eb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2220      	movs	r2, #32
 8006ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ec8:	2300      	movs	r3, #0
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b08a      	sub	sp, #40	; 0x28
 8006ed6:	af02      	add	r7, sp, #8
 8006ed8:	60f8      	str	r0, [r7, #12]
 8006eda:	60b9      	str	r1, [r7, #8]
 8006edc:	603b      	str	r3, [r7, #0]
 8006ede:	4613      	mov	r3, r2
 8006ee0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b20      	cmp	r3, #32
 8006ef0:	d17c      	bne.n	8006fec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d002      	beq.n	8006efe <HAL_UART_Transmit+0x2c>
 8006ef8:	88fb      	ldrh	r3, [r7, #6]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d101      	bne.n	8006f02 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
 8006f00:	e075      	b.n	8006fee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d101      	bne.n	8006f10 <HAL_UART_Transmit+0x3e>
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	e06e      	b.n	8006fee <HAL_UART_Transmit+0x11c>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2221      	movs	r2, #33	; 0x21
 8006f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f26:	f7fb fde3 	bl	8002af0 <HAL_GetTick>
 8006f2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	88fa      	ldrh	r2, [r7, #6]
 8006f30:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	88fa      	ldrh	r2, [r7, #6]
 8006f36:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f40:	d108      	bne.n	8006f54 <HAL_UART_Transmit+0x82>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	691b      	ldr	r3, [r3, #16]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d104      	bne.n	8006f54 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	61bb      	str	r3, [r7, #24]
 8006f52:	e003      	b.n	8006f5c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006f64:	e02a      	b.n	8006fbc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	9300      	str	r3, [sp, #0]
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	2180      	movs	r1, #128	; 0x80
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	f000 fb19 	bl	80075a8 <UART_WaitOnFlagUntilTimeout>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d001      	beq.n	8006f80 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e036      	b.n	8006fee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006f80:	69fb      	ldr	r3, [r7, #28]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d10b      	bne.n	8006f9e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f94:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	3302      	adds	r3, #2
 8006f9a:	61bb      	str	r3, [r7, #24]
 8006f9c:	e007      	b.n	8006fae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	781a      	ldrb	r2, [r3, #0]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	3301      	adds	r3, #1
 8006fac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	b29a      	uxth	r2, r3
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d1cf      	bne.n	8006f66 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	2200      	movs	r2, #0
 8006fce:	2140      	movs	r1, #64	; 0x40
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f000 fae9 	bl	80075a8 <UART_WaitOnFlagUntilTimeout>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d001      	beq.n	8006fe0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e006      	b.n	8006fee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2220      	movs	r2, #32
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	e000      	b.n	8006fee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006fec:	2302      	movs	r3, #2
  }
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3720      	adds	r7, #32
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b08a      	sub	sp, #40	; 0x28
 8006ffa:	af02      	add	r7, sp, #8
 8006ffc:	60f8      	str	r0, [r7, #12]
 8006ffe:	60b9      	str	r1, [r7, #8]
 8007000:	603b      	str	r3, [r7, #0]
 8007002:	4613      	mov	r3, r2
 8007004:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007010:	b2db      	uxtb	r3, r3
 8007012:	2b20      	cmp	r3, #32
 8007014:	f040 808c 	bne.w	8007130 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <HAL_UART_Receive+0x2e>
 800701e:	88fb      	ldrh	r3, [r7, #6]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d101      	bne.n	8007028 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007024:	2301      	movs	r3, #1
 8007026:	e084      	b.n	8007132 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800702e:	2b01      	cmp	r3, #1
 8007030:	d101      	bne.n	8007036 <HAL_UART_Receive+0x40>
 8007032:	2302      	movs	r3, #2
 8007034:	e07d      	b.n	8007132 <HAL_UART_Receive+0x13c>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2200      	movs	r2, #0
 8007042:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2222      	movs	r2, #34	; 0x22
 8007048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007052:	f7fb fd4d 	bl	8002af0 <HAL_GetTick>
 8007056:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	88fa      	ldrh	r2, [r7, #6]
 800705c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	88fa      	ldrh	r2, [r7, #6]
 8007062:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800706c:	d108      	bne.n	8007080 <HAL_UART_Receive+0x8a>
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	691b      	ldr	r3, [r3, #16]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d104      	bne.n	8007080 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8007076:	2300      	movs	r3, #0
 8007078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	61bb      	str	r3, [r7, #24]
 800707e:	e003      	b.n	8007088 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007084:	2300      	movs	r3, #0
 8007086:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007090:	e043      	b.n	800711a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	2200      	movs	r2, #0
 800709a:	2120      	movs	r1, #32
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f000 fa83 	bl	80075a8 <UART_WaitOnFlagUntilTimeout>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d001      	beq.n	80070ac <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80070a8:	2303      	movs	r3, #3
 80070aa:	e042      	b.n	8007132 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d10c      	bne.n	80070cc <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070be:	b29a      	uxth	r2, r3
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80070c4:	69bb      	ldr	r3, [r7, #24]
 80070c6:	3302      	adds	r3, #2
 80070c8:	61bb      	str	r3, [r7, #24]
 80070ca:	e01f      	b.n	800710c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d4:	d007      	beq.n	80070e6 <HAL_UART_Receive+0xf0>
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10a      	bne.n	80070f4 <HAL_UART_Receive+0xfe>
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	691b      	ldr	r3, [r3, #16]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d106      	bne.n	80070f4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	b2da      	uxtb	r2, r3
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	701a      	strb	r2, [r3, #0]
 80070f2:	e008      	b.n	8007106 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007100:	b2da      	uxtb	r2, r3
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	3301      	adds	r3, #1
 800710a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007110:	b29b      	uxth	r3, r3
 8007112:	3b01      	subs	r3, #1
 8007114:	b29a      	uxth	r2, r3
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800711e:	b29b      	uxth	r3, r3
 8007120:	2b00      	cmp	r3, #0
 8007122:	d1b6      	bne.n	8007092 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2220      	movs	r2, #32
 8007128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800712c:	2300      	movs	r3, #0
 800712e:	e000      	b.n	8007132 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007130:	2302      	movs	r3, #2
  }
}
 8007132:	4618      	mov	r0, r3
 8007134:	3720      	adds	r7, #32
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800713a:	b480      	push	{r7}
 800713c:	b085      	sub	sp, #20
 800713e:	af00      	add	r7, sp, #0
 8007140:	60f8      	str	r0, [r7, #12]
 8007142:	60b9      	str	r1, [r7, #8]
 8007144:	4613      	mov	r3, r2
 8007146:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800714e:	b2db      	uxtb	r3, r3
 8007150:	2b20      	cmp	r3, #32
 8007152:	d130      	bne.n	80071b6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d002      	beq.n	8007160 <HAL_UART_Transmit_IT+0x26>
 800715a:	88fb      	ldrh	r3, [r7, #6]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d101      	bne.n	8007164 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e029      	b.n	80071b8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800716a:	2b01      	cmp	r3, #1
 800716c:	d101      	bne.n	8007172 <HAL_UART_Transmit_IT+0x38>
 800716e:	2302      	movs	r3, #2
 8007170:	e022      	b.n	80071b8 <HAL_UART_Transmit_IT+0x7e>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	68ba      	ldr	r2, [r7, #8]
 800717e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	88fa      	ldrh	r2, [r7, #6]
 8007184:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	88fa      	ldrh	r2, [r7, #6]
 800718a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	2221      	movs	r2, #33	; 0x21
 8007196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2200      	movs	r2, #0
 800719e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68da      	ldr	r2, [r3, #12]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80071b0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80071b2:	2300      	movs	r3, #0
 80071b4:	e000      	b.n	80071b8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80071b6:	2302      	movs	r3, #2
  }
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	4613      	mov	r3, r2
 80071d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071d8:	b2db      	uxtb	r3, r3
 80071da:	2b20      	cmp	r3, #32
 80071dc:	d11d      	bne.n	800721a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d002      	beq.n	80071ea <HAL_UART_Receive_IT+0x26>
 80071e4:	88fb      	ldrh	r3, [r7, #6]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d101      	bne.n	80071ee <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	e016      	b.n	800721c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071f4:	2b01      	cmp	r3, #1
 80071f6:	d101      	bne.n	80071fc <HAL_UART_Receive_IT+0x38>
 80071f8:	2302      	movs	r3, #2
 80071fa:	e00f      	b.n	800721c <HAL_UART_Receive_IT+0x58>
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2200      	movs	r2, #0
 8007208:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800720a:	88fb      	ldrh	r3, [r7, #6]
 800720c:	461a      	mov	r2, r3
 800720e:	68b9      	ldr	r1, [r7, #8]
 8007210:	68f8      	ldr	r0, [r7, #12]
 8007212:	f000 fa13 	bl	800763c <UART_Start_Receive_IT>
 8007216:	4603      	mov	r3, r0
 8007218:	e000      	b.n	800721c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800721a:	2302      	movs	r3, #2
  }
}
 800721c:	4618      	mov	r0, r3
 800721e:	3710      	adds	r7, #16
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b08a      	sub	sp, #40	; 0x28
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007244:	2300      	movs	r3, #0
 8007246:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007248:	2300      	movs	r3, #0
 800724a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800724c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724e:	f003 030f 	and.w	r3, r3, #15
 8007252:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d10d      	bne.n	8007276 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800725a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725c:	f003 0320 	and.w	r3, r3, #32
 8007260:	2b00      	cmp	r3, #0
 8007262:	d008      	beq.n	8007276 <HAL_UART_IRQHandler+0x52>
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	f003 0320 	and.w	r3, r3, #32
 800726a:	2b00      	cmp	r3, #0
 800726c:	d003      	beq.n	8007276 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 fac7 	bl	8007802 <UART_Receive_IT>
      return;
 8007274:	e17c      	b.n	8007570 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	2b00      	cmp	r3, #0
 800727a:	f000 80b1 	beq.w	80073e0 <HAL_UART_IRQHandler+0x1bc>
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	2b00      	cmp	r3, #0
 8007286:	d105      	bne.n	8007294 <HAL_UART_IRQHandler+0x70>
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800728e:	2b00      	cmp	r3, #0
 8007290:	f000 80a6 	beq.w	80073e0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007296:	f003 0301 	and.w	r3, r3, #1
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00a      	beq.n	80072b4 <HAL_UART_IRQHandler+0x90>
 800729e:	6a3b      	ldr	r3, [r7, #32]
 80072a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ac:	f043 0201 	orr.w	r2, r3, #1
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b6:	f003 0304 	and.w	r3, r3, #4
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00a      	beq.n	80072d4 <HAL_UART_IRQHandler+0xb0>
 80072be:	69fb      	ldr	r3, [r7, #28]
 80072c0:	f003 0301 	and.w	r3, r3, #1
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d005      	beq.n	80072d4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072cc:	f043 0202 	orr.w	r2, r3, #2
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d6:	f003 0302 	and.w	r3, r3, #2
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00a      	beq.n	80072f4 <HAL_UART_IRQHandler+0xd0>
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	f003 0301 	and.w	r3, r3, #1
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d005      	beq.n	80072f4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ec:	f043 0204 	orr.w	r2, r3, #4
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80072f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072f6:	f003 0308 	and.w	r3, r3, #8
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00f      	beq.n	800731e <HAL_UART_IRQHandler+0xfa>
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	f003 0320 	and.w	r3, r3, #32
 8007304:	2b00      	cmp	r3, #0
 8007306:	d104      	bne.n	8007312 <HAL_UART_IRQHandler+0xee>
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	f003 0301 	and.w	r3, r3, #1
 800730e:	2b00      	cmp	r3, #0
 8007310:	d005      	beq.n	800731e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007316:	f043 0208 	orr.w	r2, r3, #8
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 811f 	beq.w	8007566 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	f003 0320 	and.w	r3, r3, #32
 800732e:	2b00      	cmp	r3, #0
 8007330:	d007      	beq.n	8007342 <HAL_UART_IRQHandler+0x11e>
 8007332:	6a3b      	ldr	r3, [r7, #32]
 8007334:	f003 0320 	and.w	r3, r3, #32
 8007338:	2b00      	cmp	r3, #0
 800733a:	d002      	beq.n	8007342 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 fa60 	bl	8007802 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	695b      	ldr	r3, [r3, #20]
 8007348:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734c:	2b40      	cmp	r3, #64	; 0x40
 800734e:	bf0c      	ite	eq
 8007350:	2301      	moveq	r3, #1
 8007352:	2300      	movne	r3, #0
 8007354:	b2db      	uxtb	r3, r3
 8007356:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735c:	f003 0308 	and.w	r3, r3, #8
 8007360:	2b00      	cmp	r3, #0
 8007362:	d102      	bne.n	800736a <HAL_UART_IRQHandler+0x146>
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d031      	beq.n	80073ce <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 f9a0 	bl	80076b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	695b      	ldr	r3, [r3, #20]
 8007376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800737a:	2b40      	cmp	r3, #64	; 0x40
 800737c:	d123      	bne.n	80073c6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	695a      	ldr	r2, [r3, #20]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800738c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007392:	2b00      	cmp	r3, #0
 8007394:	d013      	beq.n	80073be <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800739a:	4a77      	ldr	r2, [pc, #476]	; (8007578 <HAL_UART_IRQHandler+0x354>)
 800739c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7fb fd42 	bl	8002e2c <HAL_DMA_Abort_IT>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d016      	beq.n	80073dc <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80073b8:	4610      	mov	r0, r2
 80073ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073bc:	e00e      	b.n	80073dc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f8dc 	bl	800757c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c4:	e00a      	b.n	80073dc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f8d8 	bl	800757c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073cc:	e006      	b.n	80073dc <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f8d4 	bl	800757c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80073da:	e0c4      	b.n	8007566 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073dc:	bf00      	nop
    return;
 80073de:	e0c2      	b.n	8007566 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	f040 80a2 	bne.w	800752e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80073ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ec:	f003 0310 	and.w	r3, r3, #16
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 809c 	beq.w	800752e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80073f6:	6a3b      	ldr	r3, [r7, #32]
 80073f8:	f003 0310 	and.w	r3, r3, #16
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	f000 8096 	beq.w	800752e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007402:	2300      	movs	r3, #0
 8007404:	60fb      	str	r3, [r7, #12]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	60fb      	str	r3, [r7, #12]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	685b      	ldr	r3, [r3, #4]
 8007414:	60fb      	str	r3, [r7, #12]
 8007416:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007422:	2b40      	cmp	r3, #64	; 0x40
 8007424:	d14f      	bne.n	80074c6 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007430:	8a3b      	ldrh	r3, [r7, #16]
 8007432:	2b00      	cmp	r3, #0
 8007434:	f000 8099 	beq.w	800756a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800743c:	8a3a      	ldrh	r2, [r7, #16]
 800743e:	429a      	cmp	r2, r3
 8007440:	f080 8093 	bcs.w	800756a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	8a3a      	ldrh	r2, [r7, #16]
 8007448:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800744e:	69db      	ldr	r3, [r3, #28]
 8007450:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007454:	d02b      	beq.n	80074ae <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	68da      	ldr	r2, [r3, #12]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007464:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	695a      	ldr	r2, [r3, #20]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 0201 	bic.w	r2, r2, #1
 8007474:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	695a      	ldr	r2, [r3, #20]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007484:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2220      	movs	r2, #32
 800748a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68da      	ldr	r2, [r3, #12]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f022 0210 	bic.w	r2, r2, #16
 80074a2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a8:	4618      	mov	r0, r3
 80074aa:	f7fb fc4f 	bl	8002d4c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	4619      	mov	r1, r3
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f866 	bl	8007590 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80074c4:	e051      	b.n	800756a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80074d8:	b29b      	uxth	r3, r3
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d047      	beq.n	800756e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80074de:	8a7b      	ldrh	r3, [r7, #18]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d044      	beq.n	800756e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68da      	ldr	r2, [r3, #12]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80074f2:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	695a      	ldr	r2, [r3, #20]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f022 0201 	bic.w	r2, r2, #1
 8007502:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2220      	movs	r2, #32
 8007508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68da      	ldr	r2, [r3, #12]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f022 0210 	bic.w	r2, r2, #16
 8007520:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007522:	8a7b      	ldrh	r3, [r7, #18]
 8007524:	4619      	mov	r1, r3
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 f832 	bl	8007590 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800752c:	e01f      	b.n	800756e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800752e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007530:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007534:	2b00      	cmp	r3, #0
 8007536:	d008      	beq.n	800754a <HAL_UART_IRQHandler+0x326>
 8007538:	6a3b      	ldr	r3, [r7, #32]
 800753a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800753e:	2b00      	cmp	r3, #0
 8007540:	d003      	beq.n	800754a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 f8f5 	bl	8007732 <UART_Transmit_IT>
    return;
 8007548:	e012      	b.n	8007570 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800754a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007550:	2b00      	cmp	r3, #0
 8007552:	d00d      	beq.n	8007570 <HAL_UART_IRQHandler+0x34c>
 8007554:	6a3b      	ldr	r3, [r7, #32]
 8007556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755a:	2b00      	cmp	r3, #0
 800755c:	d008      	beq.n	8007570 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f937 	bl	80077d2 <UART_EndTransmit_IT>
    return;
 8007564:	e004      	b.n	8007570 <HAL_UART_IRQHandler+0x34c>
    return;
 8007566:	bf00      	nop
 8007568:	e002      	b.n	8007570 <HAL_UART_IRQHandler+0x34c>
      return;
 800756a:	bf00      	nop
 800756c:	e000      	b.n	8007570 <HAL_UART_IRQHandler+0x34c>
      return;
 800756e:	bf00      	nop
  }
}
 8007570:	3728      	adds	r7, #40	; 0x28
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	0800770b 	.word	0x0800770b

0800757c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	460b      	mov	r3, r1
 800759a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	603b      	str	r3, [r7, #0]
 80075b4:	4613      	mov	r3, r2
 80075b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075b8:	e02c      	b.n	8007614 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ba:	69bb      	ldr	r3, [r7, #24]
 80075bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075c0:	d028      	beq.n	8007614 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d007      	beq.n	80075d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80075c8:	f7fb fa92 	bl	8002af0 <HAL_GetTick>
 80075cc:	4602      	mov	r2, r0
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	1ad3      	subs	r3, r2, r3
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d21d      	bcs.n	8007614 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68da      	ldr	r2, [r3, #12]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80075e6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	695a      	ldr	r2, [r3, #20]
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f022 0201 	bic.w	r2, r2, #1
 80075f6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2220      	movs	r2, #32
 80075fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2220      	movs	r2, #32
 8007604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2200      	movs	r2, #0
 800760c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007610:	2303      	movs	r3, #3
 8007612:	e00f      	b.n	8007634 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	4013      	ands	r3, r2
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	429a      	cmp	r2, r3
 8007622:	bf0c      	ite	eq
 8007624:	2301      	moveq	r3, #1
 8007626:	2300      	movne	r3, #0
 8007628:	b2db      	uxtb	r3, r3
 800762a:	461a      	mov	r2, r3
 800762c:	79fb      	ldrb	r3, [r7, #7]
 800762e:	429a      	cmp	r2, r3
 8007630:	d0c3      	beq.n	80075ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	3710      	adds	r7, #16
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800763c:	b480      	push	{r7}
 800763e:	b085      	sub	sp, #20
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	4613      	mov	r3, r2
 8007648:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	88fa      	ldrh	r2, [r7, #6]
 8007654:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	88fa      	ldrh	r2, [r7, #6]
 800765a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2200      	movs	r2, #0
 8007660:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2222      	movs	r2, #34	; 0x22
 8007666:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68da      	ldr	r2, [r3, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007680:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	695a      	ldr	r2, [r3, #20]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f042 0201 	orr.w	r2, r2, #1
 8007690:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	68da      	ldr	r2, [r3, #12]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f042 0220 	orr.w	r2, r2, #32
 80076a0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3714      	adds	r7, #20
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68da      	ldr	r2, [r3, #12]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80076c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	695a      	ldr	r2, [r3, #20]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f022 0201 	bic.w	r2, r2, #1
 80076d6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d107      	bne.n	80076f0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68da      	ldr	r2, [r3, #12]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f022 0210 	bic.w	r2, r2, #16
 80076ee:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2220      	movs	r2, #32
 80076f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2200      	movs	r2, #0
 80076fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80076fe:	bf00      	nop
 8007700:	370c      	adds	r7, #12
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr

0800770a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800770a:	b580      	push	{r7, lr}
 800770c:	b084      	sub	sp, #16
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007716:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	f7ff ff29 	bl	800757c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800772a:	bf00      	nop
 800772c:	3710      	adds	r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007732:	b480      	push	{r7}
 8007734:	b085      	sub	sp, #20
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007740:	b2db      	uxtb	r3, r3
 8007742:	2b21      	cmp	r3, #33	; 0x21
 8007744:	d13e      	bne.n	80077c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800774e:	d114      	bne.n	800777a <UART_Transmit_IT+0x48>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	691b      	ldr	r3, [r3, #16]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d110      	bne.n	800777a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6a1b      	ldr	r3, [r3, #32]
 800775c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	881b      	ldrh	r3, [r3, #0]
 8007762:	461a      	mov	r2, r3
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800776c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a1b      	ldr	r3, [r3, #32]
 8007772:	1c9a      	adds	r2, r3, #2
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	621a      	str	r2, [r3, #32]
 8007778:	e008      	b.n	800778c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6a1b      	ldr	r3, [r3, #32]
 800777e:	1c59      	adds	r1, r3, #1
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	6211      	str	r1, [r2, #32]
 8007784:	781a      	ldrb	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007790:	b29b      	uxth	r3, r3
 8007792:	3b01      	subs	r3, #1
 8007794:	b29b      	uxth	r3, r3
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	4619      	mov	r1, r3
 800779a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800779c:	2b00      	cmp	r3, #0
 800779e:	d10f      	bne.n	80077c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	68da      	ldr	r2, [r3, #12]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68da      	ldr	r2, [r3, #12]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80077c0:	2300      	movs	r3, #0
 80077c2:	e000      	b.n	80077c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80077c4:	2302      	movs	r3, #2
  }
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3714      	adds	r7, #20
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr

080077d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077d2:	b580      	push	{r7, lr}
 80077d4:	b082      	sub	sp, #8
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68da      	ldr	r2, [r3, #12]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2220      	movs	r2, #32
 80077ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7fb f86e 	bl	80028d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80077f8:	2300      	movs	r3, #0
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3708      	adds	r7, #8
 80077fe:	46bd      	mov	sp, r7
 8007800:	bd80      	pop	{r7, pc}

08007802 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007802:	b580      	push	{r7, lr}
 8007804:	b084      	sub	sp, #16
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b22      	cmp	r3, #34	; 0x22
 8007814:	f040 8087 	bne.w	8007926 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007820:	d117      	bne.n	8007852 <UART_Receive_IT+0x50>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d113      	bne.n	8007852 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800782a:	2300      	movs	r3, #0
 800782c:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007832:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	b29b      	uxth	r3, r3
 800783c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007840:	b29a      	uxth	r2, r3
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800784a:	1c9a      	adds	r2, r3, #2
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	629a      	str	r2, [r3, #40]	; 0x28
 8007850:	e026      	b.n	80078a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007856:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8007858:	2300      	movs	r3, #0
 800785a:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007864:	d007      	beq.n	8007876 <UART_Receive_IT+0x74>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d10a      	bne.n	8007884 <UART_Receive_IT+0x82>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d106      	bne.n	8007884 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	b2da      	uxtb	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	e008      	b.n	8007896 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	b2db      	uxtb	r3, r3
 800788c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007890:	b2da      	uxtb	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800789a:	1c5a      	adds	r2, r3, #1
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	3b01      	subs	r3, #1
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	4619      	mov	r1, r3
 80078ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d136      	bne.n	8007922 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68da      	ldr	r2, [r3, #12]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	f022 0220 	bic.w	r2, r2, #32
 80078c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68da      	ldr	r2, [r3, #12]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80078d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	695a      	ldr	r2, [r3, #20]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f022 0201 	bic.w	r2, r2, #1
 80078e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2220      	movs	r2, #32
 80078e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d10e      	bne.n	8007912 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68da      	ldr	r2, [r3, #12]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f022 0210 	bic.w	r2, r2, #16
 8007902:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007908:	4619      	mov	r1, r3
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f7ff fe40 	bl	8007590 <HAL_UARTEx_RxEventCallback>
 8007910:	e002      	b.n	8007918 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7fa ffe8 	bl	80028e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800791e:	2300      	movs	r3, #0
 8007920:	e002      	b.n	8007928 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 8007922:	2300      	movs	r3, #0
 8007924:	e000      	b.n	8007928 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007926:	2302      	movs	r3, #2
  }
}
 8007928:	4618      	mov	r0, r3
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007934:	b09f      	sub	sp, #124	; 0x7c
 8007936:	af00      	add	r7, sp, #0
 8007938:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800793a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	691b      	ldr	r3, [r3, #16]
 8007940:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007944:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007946:	68d9      	ldr	r1, [r3, #12]
 8007948:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	ea40 0301 	orr.w	r3, r0, r1
 8007950:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007954:	689a      	ldr	r2, [r3, #8]
 8007956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	431a      	orrs	r2, r3
 800795c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800795e:	695b      	ldr	r3, [r3, #20]
 8007960:	431a      	orrs	r2, r3
 8007962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007964:	69db      	ldr	r3, [r3, #28]
 8007966:	4313      	orrs	r3, r2
 8007968:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800796a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007974:	f021 010c 	bic.w	r1, r1, #12
 8007978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800797e:	430b      	orrs	r3, r1
 8007980:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800798c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800798e:	6999      	ldr	r1, [r3, #24]
 8007990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007992:	681a      	ldr	r2, [r3, #0]
 8007994:	ea40 0301 	orr.w	r3, r0, r1
 8007998:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800799a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	4bc5      	ldr	r3, [pc, #788]	; (8007cb4 <UART_SetConfig+0x384>)
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d004      	beq.n	80079ae <UART_SetConfig+0x7e>
 80079a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	4bc3      	ldr	r3, [pc, #780]	; (8007cb8 <UART_SetConfig+0x388>)
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d103      	bne.n	80079b6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80079ae:	f7fe fad5 	bl	8005f5c <HAL_RCC_GetPCLK2Freq>
 80079b2:	6778      	str	r0, [r7, #116]	; 0x74
 80079b4:	e002      	b.n	80079bc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80079b6:	f7fe fabd 	bl	8005f34 <HAL_RCC_GetPCLK1Freq>
 80079ba:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80079be:	69db      	ldr	r3, [r3, #28]
 80079c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079c4:	f040 80b6 	bne.w	8007b34 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80079c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079ca:	461c      	mov	r4, r3
 80079cc:	f04f 0500 	mov.w	r5, #0
 80079d0:	4622      	mov	r2, r4
 80079d2:	462b      	mov	r3, r5
 80079d4:	1891      	adds	r1, r2, r2
 80079d6:	6439      	str	r1, [r7, #64]	; 0x40
 80079d8:	415b      	adcs	r3, r3
 80079da:	647b      	str	r3, [r7, #68]	; 0x44
 80079dc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80079e0:	1912      	adds	r2, r2, r4
 80079e2:	eb45 0303 	adc.w	r3, r5, r3
 80079e6:	f04f 0000 	mov.w	r0, #0
 80079ea:	f04f 0100 	mov.w	r1, #0
 80079ee:	00d9      	lsls	r1, r3, #3
 80079f0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80079f4:	00d0      	lsls	r0, r2, #3
 80079f6:	4602      	mov	r2, r0
 80079f8:	460b      	mov	r3, r1
 80079fa:	1911      	adds	r1, r2, r4
 80079fc:	6639      	str	r1, [r7, #96]	; 0x60
 80079fe:	416b      	adcs	r3, r5
 8007a00:	667b      	str	r3, [r7, #100]	; 0x64
 8007a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	461a      	mov	r2, r3
 8007a08:	f04f 0300 	mov.w	r3, #0
 8007a0c:	1891      	adds	r1, r2, r2
 8007a0e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007a10:	415b      	adcs	r3, r3
 8007a12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007a18:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8007a1c:	f7f9 f8c4 	bl	8000ba8 <__aeabi_uldivmod>
 8007a20:	4602      	mov	r2, r0
 8007a22:	460b      	mov	r3, r1
 8007a24:	4ba5      	ldr	r3, [pc, #660]	; (8007cbc <UART_SetConfig+0x38c>)
 8007a26:	fba3 2302 	umull	r2, r3, r3, r2
 8007a2a:	095b      	lsrs	r3, r3, #5
 8007a2c:	011e      	lsls	r6, r3, #4
 8007a2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a30:	461c      	mov	r4, r3
 8007a32:	f04f 0500 	mov.w	r5, #0
 8007a36:	4622      	mov	r2, r4
 8007a38:	462b      	mov	r3, r5
 8007a3a:	1891      	adds	r1, r2, r2
 8007a3c:	6339      	str	r1, [r7, #48]	; 0x30
 8007a3e:	415b      	adcs	r3, r3
 8007a40:	637b      	str	r3, [r7, #52]	; 0x34
 8007a42:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007a46:	1912      	adds	r2, r2, r4
 8007a48:	eb45 0303 	adc.w	r3, r5, r3
 8007a4c:	f04f 0000 	mov.w	r0, #0
 8007a50:	f04f 0100 	mov.w	r1, #0
 8007a54:	00d9      	lsls	r1, r3, #3
 8007a56:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007a5a:	00d0      	lsls	r0, r2, #3
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	1911      	adds	r1, r2, r4
 8007a62:	65b9      	str	r1, [r7, #88]	; 0x58
 8007a64:	416b      	adcs	r3, r5
 8007a66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007a68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	f04f 0300 	mov.w	r3, #0
 8007a72:	1891      	adds	r1, r2, r2
 8007a74:	62b9      	str	r1, [r7, #40]	; 0x28
 8007a76:	415b      	adcs	r3, r3
 8007a78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a7e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8007a82:	f7f9 f891 	bl	8000ba8 <__aeabi_uldivmod>
 8007a86:	4602      	mov	r2, r0
 8007a88:	460b      	mov	r3, r1
 8007a8a:	4b8c      	ldr	r3, [pc, #560]	; (8007cbc <UART_SetConfig+0x38c>)
 8007a8c:	fba3 1302 	umull	r1, r3, r3, r2
 8007a90:	095b      	lsrs	r3, r3, #5
 8007a92:	2164      	movs	r1, #100	; 0x64
 8007a94:	fb01 f303 	mul.w	r3, r1, r3
 8007a98:	1ad3      	subs	r3, r2, r3
 8007a9a:	00db      	lsls	r3, r3, #3
 8007a9c:	3332      	adds	r3, #50	; 0x32
 8007a9e:	4a87      	ldr	r2, [pc, #540]	; (8007cbc <UART_SetConfig+0x38c>)
 8007aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8007aa4:	095b      	lsrs	r3, r3, #5
 8007aa6:	005b      	lsls	r3, r3, #1
 8007aa8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007aac:	441e      	add	r6, r3
 8007aae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f04f 0100 	mov.w	r1, #0
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	460b      	mov	r3, r1
 8007aba:	1894      	adds	r4, r2, r2
 8007abc:	623c      	str	r4, [r7, #32]
 8007abe:	415b      	adcs	r3, r3
 8007ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8007ac2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ac6:	1812      	adds	r2, r2, r0
 8007ac8:	eb41 0303 	adc.w	r3, r1, r3
 8007acc:	f04f 0400 	mov.w	r4, #0
 8007ad0:	f04f 0500 	mov.w	r5, #0
 8007ad4:	00dd      	lsls	r5, r3, #3
 8007ad6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007ada:	00d4      	lsls	r4, r2, #3
 8007adc:	4622      	mov	r2, r4
 8007ade:	462b      	mov	r3, r5
 8007ae0:	1814      	adds	r4, r2, r0
 8007ae2:	653c      	str	r4, [r7, #80]	; 0x50
 8007ae4:	414b      	adcs	r3, r1
 8007ae6:	657b      	str	r3, [r7, #84]	; 0x54
 8007ae8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	461a      	mov	r2, r3
 8007aee:	f04f 0300 	mov.w	r3, #0
 8007af2:	1891      	adds	r1, r2, r2
 8007af4:	61b9      	str	r1, [r7, #24]
 8007af6:	415b      	adcs	r3, r3
 8007af8:	61fb      	str	r3, [r7, #28]
 8007afa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007afe:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8007b02:	f7f9 f851 	bl	8000ba8 <__aeabi_uldivmod>
 8007b06:	4602      	mov	r2, r0
 8007b08:	460b      	mov	r3, r1
 8007b0a:	4b6c      	ldr	r3, [pc, #432]	; (8007cbc <UART_SetConfig+0x38c>)
 8007b0c:	fba3 1302 	umull	r1, r3, r3, r2
 8007b10:	095b      	lsrs	r3, r3, #5
 8007b12:	2164      	movs	r1, #100	; 0x64
 8007b14:	fb01 f303 	mul.w	r3, r1, r3
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	00db      	lsls	r3, r3, #3
 8007b1c:	3332      	adds	r3, #50	; 0x32
 8007b1e:	4a67      	ldr	r2, [pc, #412]	; (8007cbc <UART_SetConfig+0x38c>)
 8007b20:	fba2 2303 	umull	r2, r3, r2, r3
 8007b24:	095b      	lsrs	r3, r3, #5
 8007b26:	f003 0207 	and.w	r2, r3, #7
 8007b2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4432      	add	r2, r6
 8007b30:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007b32:	e0b9      	b.n	8007ca8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007b36:	461c      	mov	r4, r3
 8007b38:	f04f 0500 	mov.w	r5, #0
 8007b3c:	4622      	mov	r2, r4
 8007b3e:	462b      	mov	r3, r5
 8007b40:	1891      	adds	r1, r2, r2
 8007b42:	6139      	str	r1, [r7, #16]
 8007b44:	415b      	adcs	r3, r3
 8007b46:	617b      	str	r3, [r7, #20]
 8007b48:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007b4c:	1912      	adds	r2, r2, r4
 8007b4e:	eb45 0303 	adc.w	r3, r5, r3
 8007b52:	f04f 0000 	mov.w	r0, #0
 8007b56:	f04f 0100 	mov.w	r1, #0
 8007b5a:	00d9      	lsls	r1, r3, #3
 8007b5c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007b60:	00d0      	lsls	r0, r2, #3
 8007b62:	4602      	mov	r2, r0
 8007b64:	460b      	mov	r3, r1
 8007b66:	eb12 0804 	adds.w	r8, r2, r4
 8007b6a:	eb43 0905 	adc.w	r9, r3, r5
 8007b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f04f 0100 	mov.w	r1, #0
 8007b78:	f04f 0200 	mov.w	r2, #0
 8007b7c:	f04f 0300 	mov.w	r3, #0
 8007b80:	008b      	lsls	r3, r1, #2
 8007b82:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007b86:	0082      	lsls	r2, r0, #2
 8007b88:	4640      	mov	r0, r8
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	f7f9 f80c 	bl	8000ba8 <__aeabi_uldivmod>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	4b49      	ldr	r3, [pc, #292]	; (8007cbc <UART_SetConfig+0x38c>)
 8007b96:	fba3 2302 	umull	r2, r3, r3, r2
 8007b9a:	095b      	lsrs	r3, r3, #5
 8007b9c:	011e      	lsls	r6, r3, #4
 8007b9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	f04f 0100 	mov.w	r1, #0
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	460b      	mov	r3, r1
 8007baa:	1894      	adds	r4, r2, r2
 8007bac:	60bc      	str	r4, [r7, #8]
 8007bae:	415b      	adcs	r3, r3
 8007bb0:	60fb      	str	r3, [r7, #12]
 8007bb2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007bb6:	1812      	adds	r2, r2, r0
 8007bb8:	eb41 0303 	adc.w	r3, r1, r3
 8007bbc:	f04f 0400 	mov.w	r4, #0
 8007bc0:	f04f 0500 	mov.w	r5, #0
 8007bc4:	00dd      	lsls	r5, r3, #3
 8007bc6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007bca:	00d4      	lsls	r4, r2, #3
 8007bcc:	4622      	mov	r2, r4
 8007bce:	462b      	mov	r3, r5
 8007bd0:	1814      	adds	r4, r2, r0
 8007bd2:	64bc      	str	r4, [r7, #72]	; 0x48
 8007bd4:	414b      	adcs	r3, r1
 8007bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bda:	685b      	ldr	r3, [r3, #4]
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f04f 0100 	mov.w	r1, #0
 8007be2:	f04f 0200 	mov.w	r2, #0
 8007be6:	f04f 0300 	mov.w	r3, #0
 8007bea:	008b      	lsls	r3, r1, #2
 8007bec:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007bf0:	0082      	lsls	r2, r0, #2
 8007bf2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007bf6:	f7f8 ffd7 	bl	8000ba8 <__aeabi_uldivmod>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	4b2f      	ldr	r3, [pc, #188]	; (8007cbc <UART_SetConfig+0x38c>)
 8007c00:	fba3 1302 	umull	r1, r3, r3, r2
 8007c04:	095b      	lsrs	r3, r3, #5
 8007c06:	2164      	movs	r1, #100	; 0x64
 8007c08:	fb01 f303 	mul.w	r3, r1, r3
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	011b      	lsls	r3, r3, #4
 8007c10:	3332      	adds	r3, #50	; 0x32
 8007c12:	4a2a      	ldr	r2, [pc, #168]	; (8007cbc <UART_SetConfig+0x38c>)
 8007c14:	fba2 2303 	umull	r2, r3, r2, r3
 8007c18:	095b      	lsrs	r3, r3, #5
 8007c1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007c1e:	441e      	add	r6, r3
 8007c20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007c22:	4618      	mov	r0, r3
 8007c24:	f04f 0100 	mov.w	r1, #0
 8007c28:	4602      	mov	r2, r0
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	1894      	adds	r4, r2, r2
 8007c2e:	603c      	str	r4, [r7, #0]
 8007c30:	415b      	adcs	r3, r3
 8007c32:	607b      	str	r3, [r7, #4]
 8007c34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c38:	1812      	adds	r2, r2, r0
 8007c3a:	eb41 0303 	adc.w	r3, r1, r3
 8007c3e:	f04f 0400 	mov.w	r4, #0
 8007c42:	f04f 0500 	mov.w	r5, #0
 8007c46:	00dd      	lsls	r5, r3, #3
 8007c48:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007c4c:	00d4      	lsls	r4, r2, #3
 8007c4e:	4622      	mov	r2, r4
 8007c50:	462b      	mov	r3, r5
 8007c52:	eb12 0a00 	adds.w	sl, r2, r0
 8007c56:	eb43 0b01 	adc.w	fp, r3, r1
 8007c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c5c:	685b      	ldr	r3, [r3, #4]
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f04f 0100 	mov.w	r1, #0
 8007c64:	f04f 0200 	mov.w	r2, #0
 8007c68:	f04f 0300 	mov.w	r3, #0
 8007c6c:	008b      	lsls	r3, r1, #2
 8007c6e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007c72:	0082      	lsls	r2, r0, #2
 8007c74:	4650      	mov	r0, sl
 8007c76:	4659      	mov	r1, fp
 8007c78:	f7f8 ff96 	bl	8000ba8 <__aeabi_uldivmod>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	460b      	mov	r3, r1
 8007c80:	4b0e      	ldr	r3, [pc, #56]	; (8007cbc <UART_SetConfig+0x38c>)
 8007c82:	fba3 1302 	umull	r1, r3, r3, r2
 8007c86:	095b      	lsrs	r3, r3, #5
 8007c88:	2164      	movs	r1, #100	; 0x64
 8007c8a:	fb01 f303 	mul.w	r3, r1, r3
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	011b      	lsls	r3, r3, #4
 8007c92:	3332      	adds	r3, #50	; 0x32
 8007c94:	4a09      	ldr	r2, [pc, #36]	; (8007cbc <UART_SetConfig+0x38c>)
 8007c96:	fba2 2303 	umull	r2, r3, r2, r3
 8007c9a:	095b      	lsrs	r3, r3, #5
 8007c9c:	f003 020f 	and.w	r2, r3, #15
 8007ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4432      	add	r2, r6
 8007ca6:	609a      	str	r2, [r3, #8]
}
 8007ca8:	bf00      	nop
 8007caa:	377c      	adds	r7, #124	; 0x7c
 8007cac:	46bd      	mov	sp, r7
 8007cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb2:	bf00      	nop
 8007cb4:	40011000 	.word	0x40011000
 8007cb8:	40011400 	.word	0x40011400
 8007cbc:	51eb851f 	.word	0x51eb851f

08007cc0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b085      	sub	sp, #20
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d029      	beq.n	8007d2e <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007ce6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007cea:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007cf4:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8007cfa:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8007d00:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8007d06:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8007d0c:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8007d12:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8007d18:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8007d1e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007d20:	68fa      	ldr	r2, [r7, #12]
 8007d22:	4313      	orrs	r3, r2
 8007d24:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	601a      	str	r2, [r3, #0]
 8007d2c:	e034      	b.n	8007d98 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007d3a:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007d44:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8007d4a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007d5e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007d62:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007d6c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8007d72:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8007d78:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8007d7e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8007d84:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8007d86:	68ba      	ldr	r2, [r7, #8]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	68fa      	ldr	r2, [r7, #12]
 8007d90:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3714      	adds	r7, #20
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007da6:	b480      	push	{r7}
 8007da8:	b087      	sub	sp, #28
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	60f8      	str	r0, [r7, #12]
 8007dae:	60b9      	str	r1, [r7, #8]
 8007db0:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8007db2:	2300      	movs	r3, #0
 8007db4:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8007db6:	2300      	movs	r3, #0
 8007db8:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d02e      	beq.n	8007e1e <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007dc6:	697b      	ldr	r3, [r7, #20]
 8007dc8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007dcc:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007ddc:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	3b01      	subs	r3, #1
 8007de4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8007de6:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	3b01      	subs	r3, #1
 8007dee:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8007df0:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	691b      	ldr	r3, [r3, #16]
 8007df6:	3b01      	subs	r3, #1
 8007df8:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007dfa:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	695b      	ldr	r3, [r3, #20]
 8007e00:	3b01      	subs	r3, #1
 8007e02:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8007e04:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	699b      	ldr	r3, [r3, #24]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	697a      	ldr	r2, [r7, #20]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	609a      	str	r2, [r3, #8]
 8007e1c:	e03b      	b.n	8007e96 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007e2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e2e:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	3b01      	subs	r3, #1
 8007e36:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	695b      	ldr	r3, [r3, #20]
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8007e40:	4313      	orrs	r3, r2
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	68db      	ldr	r3, [r3, #12]
 8007e4c:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007e54:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	3b01      	subs	r3, #1
 8007e62:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007e64:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8007e6e:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	691b      	ldr	r3, [r3, #16]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8007e78:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	699b      	ldr	r3, [r3, #24]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8007e82:	4313      	orrs	r3, r2
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	4313      	orrs	r3, r2
 8007e88:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	697a      	ldr	r2, [r7, #20]
 8007e8e:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	371c      	adds	r7, #28
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ea4:	b084      	sub	sp, #16
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b084      	sub	sp, #16
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
 8007eae:	f107 001c 	add.w	r0, r7, #28
 8007eb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d122      	bne.n	8007f02 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ec0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007ed0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ee4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d105      	bne.n	8007ef6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f902 	bl	8008100 <USB_CoreReset>
 8007efc:	4603      	mov	r3, r0
 8007efe:	73fb      	strb	r3, [r7, #15]
 8007f00:	e01a      	b.n	8007f38 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	68db      	ldr	r3, [r3, #12]
 8007f06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f8f6 	bl	8008100 <USB_CoreReset>
 8007f14:	4603      	mov	r3, r0
 8007f16:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007f18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d106      	bne.n	8007f2c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	639a      	str	r2, [r3, #56]	; 0x38
 8007f2a:	e005      	b.n	8007f38 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f30:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d10b      	bne.n	8007f56 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	f043 0206 	orr.w	r2, r3, #6
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f043 0220 	orr.w	r2, r3, #32
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3710      	adds	r7, #16
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f62:	b004      	add	sp, #16
 8007f64:	4770      	bx	lr

08007f66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b083      	sub	sp, #12
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	f023 0201 	bic.w	r2, r3, #1
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b082      	sub	sp, #8
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	460b      	mov	r3, r1
 8007f92:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007fa0:	78fb      	ldrb	r3, [r7, #3]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d106      	bne.n	8007fb4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	60da      	str	r2, [r3, #12]
 8007fb2:	e00b      	b.n	8007fcc <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007fb4:	78fb      	ldrb	r3, [r7, #3]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d106      	bne.n	8007fc8 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	60da      	str	r2, [r3, #12]
 8007fc6:	e001      	b.n	8007fcc <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e003      	b.n	8007fd4 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007fcc:	2032      	movs	r0, #50	; 0x32
 8007fce:	f7fa fd9b 	bl	8002b08 <HAL_Delay>

  return HAL_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}

08007fdc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	019b      	lsls	r3, r3, #6
 8007fee:	f043 0220 	orr.w	r2, r3, #32
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	3301      	adds	r3, #1
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4a09      	ldr	r2, [pc, #36]	; (8008024 <USB_FlushTxFifo+0x48>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d901      	bls.n	8008008 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008004:	2303      	movs	r3, #3
 8008006:	e006      	b.n	8008016 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	f003 0320 	and.w	r3, r3, #32
 8008010:	2b20      	cmp	r3, #32
 8008012:	d0f0      	beq.n	8007ff6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008014:	2300      	movs	r3, #0
}
 8008016:	4618      	mov	r0, r3
 8008018:	3714      	adds	r7, #20
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr
 8008022:	bf00      	nop
 8008024:	00030d40 	.word	0x00030d40

08008028 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008030:	2300      	movs	r3, #0
 8008032:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2210      	movs	r2, #16
 8008038:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	3301      	adds	r3, #1
 800803e:	60fb      	str	r3, [r7, #12]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	4a09      	ldr	r2, [pc, #36]	; (8008068 <USB_FlushRxFifo+0x40>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d901      	bls.n	800804c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008048:	2303      	movs	r3, #3
 800804a:	e006      	b.n	800805a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	691b      	ldr	r3, [r3, #16]
 8008050:	f003 0310 	and.w	r3, r3, #16
 8008054:	2b10      	cmp	r3, #16
 8008056:	d0f0      	beq.n	800803a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3714      	adds	r7, #20
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr
 8008066:	bf00      	nop
 8008068:	00030d40 	.word	0x00030d40

0800806c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800806c:	b480      	push	{r7}
 800806e:	b089      	sub	sp, #36	; 0x24
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	4613      	mov	r3, r2
 8008078:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008082:	88fb      	ldrh	r3, [r7, #6]
 8008084:	3303      	adds	r3, #3
 8008086:	089b      	lsrs	r3, r3, #2
 8008088:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800808a:	2300      	movs	r3, #0
 800808c:	61bb      	str	r3, [r7, #24]
 800808e:	e00b      	b.n	80080a8 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	601a      	str	r2, [r3, #0]
    pDest++;
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	3304      	adds	r3, #4
 80080a0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80080a2:	69bb      	ldr	r3, [r7, #24]
 80080a4:	3301      	adds	r3, #1
 80080a6:	61bb      	str	r3, [r7, #24]
 80080a8:	69ba      	ldr	r2, [r7, #24]
 80080aa:	693b      	ldr	r3, [r7, #16]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d3ef      	bcc.n	8008090 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80080b0:	69fb      	ldr	r3, [r7, #28]
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	3724      	adds	r7, #36	; 0x24
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr

080080be <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80080be:	b480      	push	{r7}
 80080c0:	b085      	sub	sp, #20
 80080c2:	af00      	add	r7, sp, #0
 80080c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	695b      	ldr	r3, [r3, #20]
 80080ca:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	699b      	ldr	r3, [r3, #24]
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	4013      	ands	r3, r2
 80080d4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80080d6:	68fb      	ldr	r3, [r7, #12]
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3714      	adds	r7, #20
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	695b      	ldr	r3, [r3, #20]
 80080f0:	f003 0301 	and.w	r3, r3, #1
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	370c      	adds	r7, #12
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008108:	2300      	movs	r3, #0
 800810a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	3301      	adds	r3, #1
 8008110:	60fb      	str	r3, [r7, #12]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4a13      	ldr	r2, [pc, #76]	; (8008164 <USB_CoreReset+0x64>)
 8008116:	4293      	cmp	r3, r2
 8008118:	d901      	bls.n	800811e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800811a:	2303      	movs	r3, #3
 800811c:	e01b      	b.n	8008156 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	2b00      	cmp	r3, #0
 8008124:	daf2      	bge.n	800810c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008126:	2300      	movs	r3, #0
 8008128:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	f043 0201 	orr.w	r2, r3, #1
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	3301      	adds	r3, #1
 800813a:	60fb      	str	r3, [r7, #12]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	4a09      	ldr	r2, [pc, #36]	; (8008164 <USB_CoreReset+0x64>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d901      	bls.n	8008148 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008144:	2303      	movs	r3, #3
 8008146:	e006      	b.n	8008156 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	691b      	ldr	r3, [r3, #16]
 800814c:	f003 0301 	and.w	r3, r3, #1
 8008150:	2b01      	cmp	r3, #1
 8008152:	d0f0      	beq.n	8008136 <USB_CoreReset+0x36>

  return HAL_OK;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	3714      	adds	r7, #20
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	00030d40 	.word	0x00030d40

08008168 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008168:	b084      	sub	sp, #16
 800816a:	b580      	push	{r7, lr}
 800816c:	b084      	sub	sp, #16
 800816e:	af00      	add	r7, sp, #0
 8008170:	6078      	str	r0, [r7, #4]
 8008172:	f107 001c 	add.w	r0, r7, #28
 8008176:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008184:	461a      	mov	r2, r3
 8008186:	2300      	movs	r3, #0
 8008188:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800818e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800819a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d018      	beq.n	80081ec <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80081ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d10a      	bne.n	80081d6 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	68ba      	ldr	r2, [r7, #8]
 80081ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80081ce:	f043 0304 	orr.w	r3, r3, #4
 80081d2:	6013      	str	r3, [r2, #0]
 80081d4:	e014      	b.n	8008200 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68ba      	ldr	r2, [r7, #8]
 80081e0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80081e4:	f023 0304 	bic.w	r3, r3, #4
 80081e8:	6013      	str	r3, [r2, #0]
 80081ea:	e009      	b.n	8008200 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80081fa:	f023 0304 	bic.w	r3, r3, #4
 80081fe:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8008200:	2110      	movs	r1, #16
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f7ff feea 	bl	8007fdc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7ff ff0d 	bl	8008028 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800820e:	2300      	movs	r3, #0
 8008210:	60fb      	str	r3, [r7, #12]
 8008212:	e015      	b.n	8008240 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	015a      	lsls	r2, r3, #5
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	4413      	add	r3, r2
 800821c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008220:	461a      	mov	r2, r3
 8008222:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008226:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	4413      	add	r3, r2
 8008230:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008234:	461a      	mov	r2, r3
 8008236:	2300      	movs	r3, #0
 8008238:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	3301      	adds	r3, #1
 800823e:	60fb      	str	r3, [r7, #12]
 8008240:	6a3b      	ldr	r3, [r7, #32]
 8008242:	68fa      	ldr	r2, [r7, #12]
 8008244:	429a      	cmp	r2, r3
 8008246:	d3e5      	bcc.n	8008214 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8008248:	2101      	movs	r1, #1
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 f882 	bl	8008354 <USB_DriveVbus>

  HAL_Delay(200U);
 8008250:	20c8      	movs	r0, #200	; 0xc8
 8008252:	f7fa fc59 	bl	8002b08 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008262:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00b      	beq.n	8008288 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008276:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	4a14      	ldr	r2, [pc, #80]	; (80082cc <USB_HostInit+0x164>)
 800827c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a13      	ldr	r2, [pc, #76]	; (80082d0 <USB_HostInit+0x168>)
 8008282:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008286:	e009      	b.n	800829c <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2280      	movs	r2, #128	; 0x80
 800828c:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a10      	ldr	r2, [pc, #64]	; (80082d4 <USB_HostInit+0x16c>)
 8008292:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a10      	ldr	r2, [pc, #64]	; (80082d8 <USB_HostInit+0x170>)
 8008298:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800829c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d105      	bne.n	80082ae <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	699b      	ldr	r3, [r3, #24]
 80082a6:	f043 0210 	orr.w	r2, r3, #16
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	699a      	ldr	r2, [r3, #24]
 80082b2:	4b0a      	ldr	r3, [pc, #40]	; (80082dc <USB_HostInit+0x174>)
 80082b4:	4313      	orrs	r3, r2
 80082b6:	687a      	ldr	r2, [r7, #4]
 80082b8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80082ba:	2300      	movs	r3, #0
}
 80082bc:	4618      	mov	r0, r3
 80082be:	3710      	adds	r7, #16
 80082c0:	46bd      	mov	sp, r7
 80082c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082c6:	b004      	add	sp, #16
 80082c8:	4770      	bx	lr
 80082ca:	bf00      	nop
 80082cc:	01000200 	.word	0x01000200
 80082d0:	00e00300 	.word	0x00e00300
 80082d4:	00600080 	.word	0x00600080
 80082d8:	004000e0 	.word	0x004000e0
 80082dc:	a3200008 	.word	0xa3200008

080082e0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b085      	sub	sp, #20
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	460b      	mov	r3, r1
 80082ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80082fe:	f023 0303 	bic.w	r3, r3, #3
 8008302:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	78fb      	ldrb	r3, [r7, #3]
 800830e:	f003 0303 	and.w	r3, r3, #3
 8008312:	68f9      	ldr	r1, [r7, #12]
 8008314:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008318:	4313      	orrs	r3, r2
 800831a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800831c:	78fb      	ldrb	r3, [r7, #3]
 800831e:	2b01      	cmp	r3, #1
 8008320:	d107      	bne.n	8008332 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008328:	461a      	mov	r2, r3
 800832a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800832e:	6053      	str	r3, [r2, #4]
 8008330:	e009      	b.n	8008346 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8008332:	78fb      	ldrb	r3, [r7, #3]
 8008334:	2b02      	cmp	r3, #2
 8008336:	d106      	bne.n	8008346 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800833e:	461a      	mov	r2, r3
 8008340:	f241 7370 	movw	r3, #6000	; 0x1770
 8008344:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3714      	adds	r7, #20
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008354:	b480      	push	{r7}
 8008356:	b085      	sub	sp, #20
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	460b      	mov	r3, r1
 800835e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008364:	2300      	movs	r3, #0
 8008366:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008378:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008380:	2b00      	cmp	r3, #0
 8008382:	d109      	bne.n	8008398 <USB_DriveVbus+0x44>
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	2b01      	cmp	r3, #1
 8008388:	d106      	bne.n	8008398 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	68fa      	ldr	r2, [r7, #12]
 800838e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008392:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008396:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800839e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083a2:	d109      	bne.n	80083b8 <USB_DriveVbus+0x64>
 80083a4:	78fb      	ldrb	r3, [r7, #3]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d106      	bne.n	80083b8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	68fa      	ldr	r2, [r7, #12]
 80083ae:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80083b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80083b6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80083b8:	2300      	movs	r3, #0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3714      	adds	r7, #20
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr

080083c6 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b085      	sub	sp, #20
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80083d8:	695b      	ldr	r3, [r3, #20]
 80083da:	b29b      	uxth	r3, r3
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3714      	adds	r7, #20
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr

080083e8 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b089      	sub	sp, #36	; 0x24
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	460b      	mov	r3, r1
 80083f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 80083f8:	78fb      	ldrb	r3, [r7, #3]
 80083fa:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 80083fc:	2300      	movs	r3, #0
 80083fe:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	015a      	lsls	r2, r3, #5
 8008404:	69bb      	ldr	r3, [r7, #24]
 8008406:	4413      	add	r3, r2
 8008408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	0c9b      	lsrs	r3, r3, #18
 8008410:	f003 0303 	and.w	r3, r3, #3
 8008414:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	015a      	lsls	r2, r3, #5
 800841a:	69bb      	ldr	r3, [r7, #24]
 800841c:	4413      	add	r3, r2
 800841e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	0fdb      	lsrs	r3, r3, #31
 8008426:	f003 0301 	and.w	r3, r3, #1
 800842a:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f003 0320 	and.w	r3, r3, #32
 8008434:	2b20      	cmp	r3, #32
 8008436:	d104      	bne.n	8008442 <USB_HC_Halt+0x5a>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d101      	bne.n	8008442 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800843e:	2300      	movs	r3, #0
 8008440:	e0e8      	b.n	8008614 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d002      	beq.n	800844e <USB_HC_Halt+0x66>
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	2b02      	cmp	r3, #2
 800844c:	d173      	bne.n	8008536 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	015a      	lsls	r2, r3, #5
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	4413      	add	r3, r2
 8008456:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	697a      	ldr	r2, [r7, #20]
 800845e:	0151      	lsls	r1, r2, #5
 8008460:	69ba      	ldr	r2, [r7, #24]
 8008462:	440a      	add	r2, r1
 8008464:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008468:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800846c:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	f003 0320 	and.w	r3, r3, #32
 8008476:	2b00      	cmp	r3, #0
 8008478:	f040 80cb 	bne.w	8008612 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008480:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d143      	bne.n	8008510 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	015a      	lsls	r2, r3, #5
 800848c:	69bb      	ldr	r3, [r7, #24]
 800848e:	4413      	add	r3, r2
 8008490:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	0151      	lsls	r1, r2, #5
 800849a:	69ba      	ldr	r2, [r7, #24]
 800849c:	440a      	add	r2, r1
 800849e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80084a6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	015a      	lsls	r2, r3, #5
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	4413      	add	r3, r2
 80084b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	697a      	ldr	r2, [r7, #20]
 80084b8:	0151      	lsls	r1, r2, #5
 80084ba:	69ba      	ldr	r2, [r7, #24]
 80084bc:	440a      	add	r2, r1
 80084be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80084c6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	69ba      	ldr	r2, [r7, #24]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084e2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80084e6:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 80084e8:	69fb      	ldr	r3, [r7, #28]
 80084ea:	3301      	adds	r3, #1
 80084ec:	61fb      	str	r3, [r7, #28]
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80084f4:	d81d      	bhi.n	8008532 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	015a      	lsls	r2, r3, #5
 80084fa:	69bb      	ldr	r3, [r7, #24]
 80084fc:	4413      	add	r3, r2
 80084fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008508:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800850c:	d0ec      	beq.n	80084e8 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800850e:	e080      	b.n	8008612 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	015a      	lsls	r2, r3, #5
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	4413      	add	r3, r2
 8008518:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	697a      	ldr	r2, [r7, #20]
 8008520:	0151      	lsls	r1, r2, #5
 8008522:	69ba      	ldr	r2, [r7, #24]
 8008524:	440a      	add	r2, r1
 8008526:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800852a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800852e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008530:	e06f      	b.n	8008612 <USB_HC_Halt+0x22a>
            break;
 8008532:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008534:	e06d      	b.n	8008612 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	69bb      	ldr	r3, [r7, #24]
 800853c:	4413      	add	r3, r2
 800853e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	697a      	ldr	r2, [r7, #20]
 8008546:	0151      	lsls	r1, r2, #5
 8008548:	69ba      	ldr	r2, [r7, #24]
 800854a:	440a      	add	r2, r1
 800854c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008550:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008554:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008556:	69bb      	ldr	r3, [r7, #24]
 8008558:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800855c:	691b      	ldr	r3, [r3, #16]
 800855e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008562:	2b00      	cmp	r3, #0
 8008564:	d143      	bne.n	80085ee <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	015a      	lsls	r2, r3, #5
 800856a:	69bb      	ldr	r3, [r7, #24]
 800856c:	4413      	add	r3, r2
 800856e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	0151      	lsls	r1, r2, #5
 8008578:	69ba      	ldr	r2, [r7, #24]
 800857a:	440a      	add	r2, r1
 800857c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008580:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008584:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	015a      	lsls	r2, r3, #5
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	4413      	add	r3, r2
 800858e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	697a      	ldr	r2, [r7, #20]
 8008596:	0151      	lsls	r1, r2, #5
 8008598:	69ba      	ldr	r2, [r7, #24]
 800859a:	440a      	add	r2, r1
 800859c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80085a4:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	015a      	lsls	r2, r3, #5
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	4413      	add	r3, r2
 80085ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	0151      	lsls	r1, r2, #5
 80085b8:	69ba      	ldr	r2, [r7, #24]
 80085ba:	440a      	add	r2, r1
 80085bc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80085c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085c4:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	3301      	adds	r3, #1
 80085ca:	61fb      	str	r3, [r7, #28]
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80085d2:	d81d      	bhi.n	8008610 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	015a      	lsls	r2, r3, #5
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	4413      	add	r3, r2
 80085dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085ea:	d0ec      	beq.n	80085c6 <USB_HC_Halt+0x1de>
 80085ec:	e011      	b.n	8008612 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	015a      	lsls	r2, r3, #5
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	4413      	add	r3, r2
 80085f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	697a      	ldr	r2, [r7, #20]
 80085fe:	0151      	lsls	r1, r2, #5
 8008600:	69ba      	ldr	r2, [r7, #24]
 8008602:	440a      	add	r2, r1
 8008604:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008608:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800860c:	6013      	str	r3, [r2, #0]
 800860e:	e000      	b.n	8008612 <USB_HC_Halt+0x22a>
          break;
 8008610:	bf00      	nop
    }
  }

  return HAL_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3724      	adds	r7, #36	; 0x24
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr

08008620 <__errno>:
 8008620:	4b01      	ldr	r3, [pc, #4]	; (8008628 <__errno+0x8>)
 8008622:	6818      	ldr	r0, [r3, #0]
 8008624:	4770      	bx	lr
 8008626:	bf00      	nop
 8008628:	20000014 	.word	0x20000014

0800862c <__libc_init_array>:
 800862c:	b570      	push	{r4, r5, r6, lr}
 800862e:	4d0d      	ldr	r5, [pc, #52]	; (8008664 <__libc_init_array+0x38>)
 8008630:	4c0d      	ldr	r4, [pc, #52]	; (8008668 <__libc_init_array+0x3c>)
 8008632:	1b64      	subs	r4, r4, r5
 8008634:	10a4      	asrs	r4, r4, #2
 8008636:	2600      	movs	r6, #0
 8008638:	42a6      	cmp	r6, r4
 800863a:	d109      	bne.n	8008650 <__libc_init_array+0x24>
 800863c:	4d0b      	ldr	r5, [pc, #44]	; (800866c <__libc_init_array+0x40>)
 800863e:	4c0c      	ldr	r4, [pc, #48]	; (8008670 <__libc_init_array+0x44>)
 8008640:	f001 f92c 	bl	800989c <_init>
 8008644:	1b64      	subs	r4, r4, r5
 8008646:	10a4      	asrs	r4, r4, #2
 8008648:	2600      	movs	r6, #0
 800864a:	42a6      	cmp	r6, r4
 800864c:	d105      	bne.n	800865a <__libc_init_array+0x2e>
 800864e:	bd70      	pop	{r4, r5, r6, pc}
 8008650:	f855 3b04 	ldr.w	r3, [r5], #4
 8008654:	4798      	blx	r3
 8008656:	3601      	adds	r6, #1
 8008658:	e7ee      	b.n	8008638 <__libc_init_array+0xc>
 800865a:	f855 3b04 	ldr.w	r3, [r5], #4
 800865e:	4798      	blx	r3
 8008660:	3601      	adds	r6, #1
 8008662:	e7f2      	b.n	800864a <__libc_init_array+0x1e>
 8008664:	080099e8 	.word	0x080099e8
 8008668:	080099e8 	.word	0x080099e8
 800866c:	080099e8 	.word	0x080099e8
 8008670:	080099ec 	.word	0x080099ec

08008674 <memset>:
 8008674:	4402      	add	r2, r0
 8008676:	4603      	mov	r3, r0
 8008678:	4293      	cmp	r3, r2
 800867a:	d100      	bne.n	800867e <memset+0xa>
 800867c:	4770      	bx	lr
 800867e:	f803 1b01 	strb.w	r1, [r3], #1
 8008682:	e7f9      	b.n	8008678 <memset+0x4>

08008684 <iprintf>:
 8008684:	b40f      	push	{r0, r1, r2, r3}
 8008686:	4b0a      	ldr	r3, [pc, #40]	; (80086b0 <iprintf+0x2c>)
 8008688:	b513      	push	{r0, r1, r4, lr}
 800868a:	681c      	ldr	r4, [r3, #0]
 800868c:	b124      	cbz	r4, 8008698 <iprintf+0x14>
 800868e:	69a3      	ldr	r3, [r4, #24]
 8008690:	b913      	cbnz	r3, 8008698 <iprintf+0x14>
 8008692:	4620      	mov	r0, r4
 8008694:	f000 f9ee 	bl	8008a74 <__sinit>
 8008698:	ab05      	add	r3, sp, #20
 800869a:	9a04      	ldr	r2, [sp, #16]
 800869c:	68a1      	ldr	r1, [r4, #8]
 800869e:	9301      	str	r3, [sp, #4]
 80086a0:	4620      	mov	r0, r4
 80086a2:	f000 fbc7 	bl	8008e34 <_vfiprintf_r>
 80086a6:	b002      	add	sp, #8
 80086a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086ac:	b004      	add	sp, #16
 80086ae:	4770      	bx	lr
 80086b0:	20000014 	.word	0x20000014

080086b4 <setvbuf>:
 80086b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086b8:	461d      	mov	r5, r3
 80086ba:	4b5d      	ldr	r3, [pc, #372]	; (8008830 <setvbuf+0x17c>)
 80086bc:	681f      	ldr	r7, [r3, #0]
 80086be:	4604      	mov	r4, r0
 80086c0:	460e      	mov	r6, r1
 80086c2:	4690      	mov	r8, r2
 80086c4:	b127      	cbz	r7, 80086d0 <setvbuf+0x1c>
 80086c6:	69bb      	ldr	r3, [r7, #24]
 80086c8:	b913      	cbnz	r3, 80086d0 <setvbuf+0x1c>
 80086ca:	4638      	mov	r0, r7
 80086cc:	f000 f9d2 	bl	8008a74 <__sinit>
 80086d0:	4b58      	ldr	r3, [pc, #352]	; (8008834 <setvbuf+0x180>)
 80086d2:	429c      	cmp	r4, r3
 80086d4:	d167      	bne.n	80087a6 <setvbuf+0xf2>
 80086d6:	687c      	ldr	r4, [r7, #4]
 80086d8:	f1b8 0f02 	cmp.w	r8, #2
 80086dc:	d006      	beq.n	80086ec <setvbuf+0x38>
 80086de:	f1b8 0f01 	cmp.w	r8, #1
 80086e2:	f200 809f 	bhi.w	8008824 <setvbuf+0x170>
 80086e6:	2d00      	cmp	r5, #0
 80086e8:	f2c0 809c 	blt.w	8008824 <setvbuf+0x170>
 80086ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086ee:	07db      	lsls	r3, r3, #31
 80086f0:	d405      	bmi.n	80086fe <setvbuf+0x4a>
 80086f2:	89a3      	ldrh	r3, [r4, #12]
 80086f4:	0598      	lsls	r0, r3, #22
 80086f6:	d402      	bmi.n	80086fe <setvbuf+0x4a>
 80086f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086fa:	f000 fa59 	bl	8008bb0 <__retarget_lock_acquire_recursive>
 80086fe:	4621      	mov	r1, r4
 8008700:	4638      	mov	r0, r7
 8008702:	f000 f923 	bl	800894c <_fflush_r>
 8008706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008708:	b141      	cbz	r1, 800871c <setvbuf+0x68>
 800870a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800870e:	4299      	cmp	r1, r3
 8008710:	d002      	beq.n	8008718 <setvbuf+0x64>
 8008712:	4638      	mov	r0, r7
 8008714:	f000 faba 	bl	8008c8c <_free_r>
 8008718:	2300      	movs	r3, #0
 800871a:	6363      	str	r3, [r4, #52]	; 0x34
 800871c:	2300      	movs	r3, #0
 800871e:	61a3      	str	r3, [r4, #24]
 8008720:	6063      	str	r3, [r4, #4]
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	0619      	lsls	r1, r3, #24
 8008726:	d503      	bpl.n	8008730 <setvbuf+0x7c>
 8008728:	6921      	ldr	r1, [r4, #16]
 800872a:	4638      	mov	r0, r7
 800872c:	f000 faae 	bl	8008c8c <_free_r>
 8008730:	89a3      	ldrh	r3, [r4, #12]
 8008732:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8008736:	f023 0303 	bic.w	r3, r3, #3
 800873a:	f1b8 0f02 	cmp.w	r8, #2
 800873e:	81a3      	strh	r3, [r4, #12]
 8008740:	d06c      	beq.n	800881c <setvbuf+0x168>
 8008742:	ab01      	add	r3, sp, #4
 8008744:	466a      	mov	r2, sp
 8008746:	4621      	mov	r1, r4
 8008748:	4638      	mov	r0, r7
 800874a:	f000 fa33 	bl	8008bb4 <__swhatbuf_r>
 800874e:	89a3      	ldrh	r3, [r4, #12]
 8008750:	4318      	orrs	r0, r3
 8008752:	81a0      	strh	r0, [r4, #12]
 8008754:	2d00      	cmp	r5, #0
 8008756:	d130      	bne.n	80087ba <setvbuf+0x106>
 8008758:	9d00      	ldr	r5, [sp, #0]
 800875a:	4628      	mov	r0, r5
 800875c:	f000 fa8e 	bl	8008c7c <malloc>
 8008760:	4606      	mov	r6, r0
 8008762:	2800      	cmp	r0, #0
 8008764:	d155      	bne.n	8008812 <setvbuf+0x15e>
 8008766:	f8dd 9000 	ldr.w	r9, [sp]
 800876a:	45a9      	cmp	r9, r5
 800876c:	d14a      	bne.n	8008804 <setvbuf+0x150>
 800876e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008772:	2200      	movs	r2, #0
 8008774:	60a2      	str	r2, [r4, #8]
 8008776:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800877a:	6022      	str	r2, [r4, #0]
 800877c:	6122      	str	r2, [r4, #16]
 800877e:	2201      	movs	r2, #1
 8008780:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008784:	6162      	str	r2, [r4, #20]
 8008786:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008788:	f043 0302 	orr.w	r3, r3, #2
 800878c:	07d2      	lsls	r2, r2, #31
 800878e:	81a3      	strh	r3, [r4, #12]
 8008790:	d405      	bmi.n	800879e <setvbuf+0xea>
 8008792:	f413 7f00 	tst.w	r3, #512	; 0x200
 8008796:	d102      	bne.n	800879e <setvbuf+0xea>
 8008798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800879a:	f000 fa0a 	bl	8008bb2 <__retarget_lock_release_recursive>
 800879e:	4628      	mov	r0, r5
 80087a0:	b003      	add	sp, #12
 80087a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80087a6:	4b24      	ldr	r3, [pc, #144]	; (8008838 <setvbuf+0x184>)
 80087a8:	429c      	cmp	r4, r3
 80087aa:	d101      	bne.n	80087b0 <setvbuf+0xfc>
 80087ac:	68bc      	ldr	r4, [r7, #8]
 80087ae:	e793      	b.n	80086d8 <setvbuf+0x24>
 80087b0:	4b22      	ldr	r3, [pc, #136]	; (800883c <setvbuf+0x188>)
 80087b2:	429c      	cmp	r4, r3
 80087b4:	bf08      	it	eq
 80087b6:	68fc      	ldreq	r4, [r7, #12]
 80087b8:	e78e      	b.n	80086d8 <setvbuf+0x24>
 80087ba:	2e00      	cmp	r6, #0
 80087bc:	d0cd      	beq.n	800875a <setvbuf+0xa6>
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	b913      	cbnz	r3, 80087c8 <setvbuf+0x114>
 80087c2:	4638      	mov	r0, r7
 80087c4:	f000 f956 	bl	8008a74 <__sinit>
 80087c8:	f1b8 0f01 	cmp.w	r8, #1
 80087cc:	bf08      	it	eq
 80087ce:	89a3      	ldrheq	r3, [r4, #12]
 80087d0:	6026      	str	r6, [r4, #0]
 80087d2:	bf04      	itt	eq
 80087d4:	f043 0301 	orreq.w	r3, r3, #1
 80087d8:	81a3      	strheq	r3, [r4, #12]
 80087da:	89a2      	ldrh	r2, [r4, #12]
 80087dc:	f012 0308 	ands.w	r3, r2, #8
 80087e0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80087e4:	d01c      	beq.n	8008820 <setvbuf+0x16c>
 80087e6:	07d3      	lsls	r3, r2, #31
 80087e8:	bf41      	itttt	mi
 80087ea:	2300      	movmi	r3, #0
 80087ec:	426d      	negmi	r5, r5
 80087ee:	60a3      	strmi	r3, [r4, #8]
 80087f0:	61a5      	strmi	r5, [r4, #24]
 80087f2:	bf58      	it	pl
 80087f4:	60a5      	strpl	r5, [r4, #8]
 80087f6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80087f8:	f015 0501 	ands.w	r5, r5, #1
 80087fc:	d115      	bne.n	800882a <setvbuf+0x176>
 80087fe:	f412 7f00 	tst.w	r2, #512	; 0x200
 8008802:	e7c8      	b.n	8008796 <setvbuf+0xe2>
 8008804:	4648      	mov	r0, r9
 8008806:	f000 fa39 	bl	8008c7c <malloc>
 800880a:	4606      	mov	r6, r0
 800880c:	2800      	cmp	r0, #0
 800880e:	d0ae      	beq.n	800876e <setvbuf+0xba>
 8008810:	464d      	mov	r5, r9
 8008812:	89a3      	ldrh	r3, [r4, #12]
 8008814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008818:	81a3      	strh	r3, [r4, #12]
 800881a:	e7d0      	b.n	80087be <setvbuf+0x10a>
 800881c:	2500      	movs	r5, #0
 800881e:	e7a8      	b.n	8008772 <setvbuf+0xbe>
 8008820:	60a3      	str	r3, [r4, #8]
 8008822:	e7e8      	b.n	80087f6 <setvbuf+0x142>
 8008824:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008828:	e7b9      	b.n	800879e <setvbuf+0xea>
 800882a:	2500      	movs	r5, #0
 800882c:	e7b7      	b.n	800879e <setvbuf+0xea>
 800882e:	bf00      	nop
 8008830:	20000014 	.word	0x20000014
 8008834:	0800996c 	.word	0x0800996c
 8008838:	0800998c 	.word	0x0800998c
 800883c:	0800994c 	.word	0x0800994c

08008840 <__sflush_r>:
 8008840:	898a      	ldrh	r2, [r1, #12]
 8008842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008846:	4605      	mov	r5, r0
 8008848:	0710      	lsls	r0, r2, #28
 800884a:	460c      	mov	r4, r1
 800884c:	d458      	bmi.n	8008900 <__sflush_r+0xc0>
 800884e:	684b      	ldr	r3, [r1, #4]
 8008850:	2b00      	cmp	r3, #0
 8008852:	dc05      	bgt.n	8008860 <__sflush_r+0x20>
 8008854:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008856:	2b00      	cmp	r3, #0
 8008858:	dc02      	bgt.n	8008860 <__sflush_r+0x20>
 800885a:	2000      	movs	r0, #0
 800885c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008860:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008862:	2e00      	cmp	r6, #0
 8008864:	d0f9      	beq.n	800885a <__sflush_r+0x1a>
 8008866:	2300      	movs	r3, #0
 8008868:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800886c:	682f      	ldr	r7, [r5, #0]
 800886e:	602b      	str	r3, [r5, #0]
 8008870:	d032      	beq.n	80088d8 <__sflush_r+0x98>
 8008872:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008874:	89a3      	ldrh	r3, [r4, #12]
 8008876:	075a      	lsls	r2, r3, #29
 8008878:	d505      	bpl.n	8008886 <__sflush_r+0x46>
 800887a:	6863      	ldr	r3, [r4, #4]
 800887c:	1ac0      	subs	r0, r0, r3
 800887e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008880:	b10b      	cbz	r3, 8008886 <__sflush_r+0x46>
 8008882:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008884:	1ac0      	subs	r0, r0, r3
 8008886:	2300      	movs	r3, #0
 8008888:	4602      	mov	r2, r0
 800888a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800888c:	6a21      	ldr	r1, [r4, #32]
 800888e:	4628      	mov	r0, r5
 8008890:	47b0      	blx	r6
 8008892:	1c43      	adds	r3, r0, #1
 8008894:	89a3      	ldrh	r3, [r4, #12]
 8008896:	d106      	bne.n	80088a6 <__sflush_r+0x66>
 8008898:	6829      	ldr	r1, [r5, #0]
 800889a:	291d      	cmp	r1, #29
 800889c:	d82c      	bhi.n	80088f8 <__sflush_r+0xb8>
 800889e:	4a2a      	ldr	r2, [pc, #168]	; (8008948 <__sflush_r+0x108>)
 80088a0:	40ca      	lsrs	r2, r1
 80088a2:	07d6      	lsls	r6, r2, #31
 80088a4:	d528      	bpl.n	80088f8 <__sflush_r+0xb8>
 80088a6:	2200      	movs	r2, #0
 80088a8:	6062      	str	r2, [r4, #4]
 80088aa:	04d9      	lsls	r1, r3, #19
 80088ac:	6922      	ldr	r2, [r4, #16]
 80088ae:	6022      	str	r2, [r4, #0]
 80088b0:	d504      	bpl.n	80088bc <__sflush_r+0x7c>
 80088b2:	1c42      	adds	r2, r0, #1
 80088b4:	d101      	bne.n	80088ba <__sflush_r+0x7a>
 80088b6:	682b      	ldr	r3, [r5, #0]
 80088b8:	b903      	cbnz	r3, 80088bc <__sflush_r+0x7c>
 80088ba:	6560      	str	r0, [r4, #84]	; 0x54
 80088bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088be:	602f      	str	r7, [r5, #0]
 80088c0:	2900      	cmp	r1, #0
 80088c2:	d0ca      	beq.n	800885a <__sflush_r+0x1a>
 80088c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088c8:	4299      	cmp	r1, r3
 80088ca:	d002      	beq.n	80088d2 <__sflush_r+0x92>
 80088cc:	4628      	mov	r0, r5
 80088ce:	f000 f9dd 	bl	8008c8c <_free_r>
 80088d2:	2000      	movs	r0, #0
 80088d4:	6360      	str	r0, [r4, #52]	; 0x34
 80088d6:	e7c1      	b.n	800885c <__sflush_r+0x1c>
 80088d8:	6a21      	ldr	r1, [r4, #32]
 80088da:	2301      	movs	r3, #1
 80088dc:	4628      	mov	r0, r5
 80088de:	47b0      	blx	r6
 80088e0:	1c41      	adds	r1, r0, #1
 80088e2:	d1c7      	bne.n	8008874 <__sflush_r+0x34>
 80088e4:	682b      	ldr	r3, [r5, #0]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d0c4      	beq.n	8008874 <__sflush_r+0x34>
 80088ea:	2b1d      	cmp	r3, #29
 80088ec:	d001      	beq.n	80088f2 <__sflush_r+0xb2>
 80088ee:	2b16      	cmp	r3, #22
 80088f0:	d101      	bne.n	80088f6 <__sflush_r+0xb6>
 80088f2:	602f      	str	r7, [r5, #0]
 80088f4:	e7b1      	b.n	800885a <__sflush_r+0x1a>
 80088f6:	89a3      	ldrh	r3, [r4, #12]
 80088f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80088fc:	81a3      	strh	r3, [r4, #12]
 80088fe:	e7ad      	b.n	800885c <__sflush_r+0x1c>
 8008900:	690f      	ldr	r7, [r1, #16]
 8008902:	2f00      	cmp	r7, #0
 8008904:	d0a9      	beq.n	800885a <__sflush_r+0x1a>
 8008906:	0793      	lsls	r3, r2, #30
 8008908:	680e      	ldr	r6, [r1, #0]
 800890a:	bf08      	it	eq
 800890c:	694b      	ldreq	r3, [r1, #20]
 800890e:	600f      	str	r7, [r1, #0]
 8008910:	bf18      	it	ne
 8008912:	2300      	movne	r3, #0
 8008914:	eba6 0807 	sub.w	r8, r6, r7
 8008918:	608b      	str	r3, [r1, #8]
 800891a:	f1b8 0f00 	cmp.w	r8, #0
 800891e:	dd9c      	ble.n	800885a <__sflush_r+0x1a>
 8008920:	6a21      	ldr	r1, [r4, #32]
 8008922:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008924:	4643      	mov	r3, r8
 8008926:	463a      	mov	r2, r7
 8008928:	4628      	mov	r0, r5
 800892a:	47b0      	blx	r6
 800892c:	2800      	cmp	r0, #0
 800892e:	dc06      	bgt.n	800893e <__sflush_r+0xfe>
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008936:	81a3      	strh	r3, [r4, #12]
 8008938:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800893c:	e78e      	b.n	800885c <__sflush_r+0x1c>
 800893e:	4407      	add	r7, r0
 8008940:	eba8 0800 	sub.w	r8, r8, r0
 8008944:	e7e9      	b.n	800891a <__sflush_r+0xda>
 8008946:	bf00      	nop
 8008948:	20400001 	.word	0x20400001

0800894c <_fflush_r>:
 800894c:	b538      	push	{r3, r4, r5, lr}
 800894e:	690b      	ldr	r3, [r1, #16]
 8008950:	4605      	mov	r5, r0
 8008952:	460c      	mov	r4, r1
 8008954:	b913      	cbnz	r3, 800895c <_fflush_r+0x10>
 8008956:	2500      	movs	r5, #0
 8008958:	4628      	mov	r0, r5
 800895a:	bd38      	pop	{r3, r4, r5, pc}
 800895c:	b118      	cbz	r0, 8008966 <_fflush_r+0x1a>
 800895e:	6983      	ldr	r3, [r0, #24]
 8008960:	b90b      	cbnz	r3, 8008966 <_fflush_r+0x1a>
 8008962:	f000 f887 	bl	8008a74 <__sinit>
 8008966:	4b14      	ldr	r3, [pc, #80]	; (80089b8 <_fflush_r+0x6c>)
 8008968:	429c      	cmp	r4, r3
 800896a:	d11b      	bne.n	80089a4 <_fflush_r+0x58>
 800896c:	686c      	ldr	r4, [r5, #4]
 800896e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d0ef      	beq.n	8008956 <_fflush_r+0xa>
 8008976:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008978:	07d0      	lsls	r0, r2, #31
 800897a:	d404      	bmi.n	8008986 <_fflush_r+0x3a>
 800897c:	0599      	lsls	r1, r3, #22
 800897e:	d402      	bmi.n	8008986 <_fflush_r+0x3a>
 8008980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008982:	f000 f915 	bl	8008bb0 <__retarget_lock_acquire_recursive>
 8008986:	4628      	mov	r0, r5
 8008988:	4621      	mov	r1, r4
 800898a:	f7ff ff59 	bl	8008840 <__sflush_r>
 800898e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008990:	07da      	lsls	r2, r3, #31
 8008992:	4605      	mov	r5, r0
 8008994:	d4e0      	bmi.n	8008958 <_fflush_r+0xc>
 8008996:	89a3      	ldrh	r3, [r4, #12]
 8008998:	059b      	lsls	r3, r3, #22
 800899a:	d4dd      	bmi.n	8008958 <_fflush_r+0xc>
 800899c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800899e:	f000 f908 	bl	8008bb2 <__retarget_lock_release_recursive>
 80089a2:	e7d9      	b.n	8008958 <_fflush_r+0xc>
 80089a4:	4b05      	ldr	r3, [pc, #20]	; (80089bc <_fflush_r+0x70>)
 80089a6:	429c      	cmp	r4, r3
 80089a8:	d101      	bne.n	80089ae <_fflush_r+0x62>
 80089aa:	68ac      	ldr	r4, [r5, #8]
 80089ac:	e7df      	b.n	800896e <_fflush_r+0x22>
 80089ae:	4b04      	ldr	r3, [pc, #16]	; (80089c0 <_fflush_r+0x74>)
 80089b0:	429c      	cmp	r4, r3
 80089b2:	bf08      	it	eq
 80089b4:	68ec      	ldreq	r4, [r5, #12]
 80089b6:	e7da      	b.n	800896e <_fflush_r+0x22>
 80089b8:	0800996c 	.word	0x0800996c
 80089bc:	0800998c 	.word	0x0800998c
 80089c0:	0800994c 	.word	0x0800994c

080089c4 <std>:
 80089c4:	2300      	movs	r3, #0
 80089c6:	b510      	push	{r4, lr}
 80089c8:	4604      	mov	r4, r0
 80089ca:	e9c0 3300 	strd	r3, r3, [r0]
 80089ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089d2:	6083      	str	r3, [r0, #8]
 80089d4:	8181      	strh	r1, [r0, #12]
 80089d6:	6643      	str	r3, [r0, #100]	; 0x64
 80089d8:	81c2      	strh	r2, [r0, #14]
 80089da:	6183      	str	r3, [r0, #24]
 80089dc:	4619      	mov	r1, r3
 80089de:	2208      	movs	r2, #8
 80089e0:	305c      	adds	r0, #92	; 0x5c
 80089e2:	f7ff fe47 	bl	8008674 <memset>
 80089e6:	4b05      	ldr	r3, [pc, #20]	; (80089fc <std+0x38>)
 80089e8:	6263      	str	r3, [r4, #36]	; 0x24
 80089ea:	4b05      	ldr	r3, [pc, #20]	; (8008a00 <std+0x3c>)
 80089ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80089ee:	4b05      	ldr	r3, [pc, #20]	; (8008a04 <std+0x40>)
 80089f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80089f2:	4b05      	ldr	r3, [pc, #20]	; (8008a08 <std+0x44>)
 80089f4:	6224      	str	r4, [r4, #32]
 80089f6:	6323      	str	r3, [r4, #48]	; 0x30
 80089f8:	bd10      	pop	{r4, pc}
 80089fa:	bf00      	nop
 80089fc:	080093dd 	.word	0x080093dd
 8008a00:	080093ff 	.word	0x080093ff
 8008a04:	08009437 	.word	0x08009437
 8008a08:	0800945b 	.word	0x0800945b

08008a0c <_cleanup_r>:
 8008a0c:	4901      	ldr	r1, [pc, #4]	; (8008a14 <_cleanup_r+0x8>)
 8008a0e:	f000 b8af 	b.w	8008b70 <_fwalk_reent>
 8008a12:	bf00      	nop
 8008a14:	0800894d 	.word	0x0800894d

08008a18 <__sfmoreglue>:
 8008a18:	b570      	push	{r4, r5, r6, lr}
 8008a1a:	1e4a      	subs	r2, r1, #1
 8008a1c:	2568      	movs	r5, #104	; 0x68
 8008a1e:	4355      	muls	r5, r2
 8008a20:	460e      	mov	r6, r1
 8008a22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a26:	f000 f981 	bl	8008d2c <_malloc_r>
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	b140      	cbz	r0, 8008a40 <__sfmoreglue+0x28>
 8008a2e:	2100      	movs	r1, #0
 8008a30:	e9c0 1600 	strd	r1, r6, [r0]
 8008a34:	300c      	adds	r0, #12
 8008a36:	60a0      	str	r0, [r4, #8]
 8008a38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008a3c:	f7ff fe1a 	bl	8008674 <memset>
 8008a40:	4620      	mov	r0, r4
 8008a42:	bd70      	pop	{r4, r5, r6, pc}

08008a44 <__sfp_lock_acquire>:
 8008a44:	4801      	ldr	r0, [pc, #4]	; (8008a4c <__sfp_lock_acquire+0x8>)
 8008a46:	f000 b8b3 	b.w	8008bb0 <__retarget_lock_acquire_recursive>
 8008a4a:	bf00      	nop
 8008a4c:	20000824 	.word	0x20000824

08008a50 <__sfp_lock_release>:
 8008a50:	4801      	ldr	r0, [pc, #4]	; (8008a58 <__sfp_lock_release+0x8>)
 8008a52:	f000 b8ae 	b.w	8008bb2 <__retarget_lock_release_recursive>
 8008a56:	bf00      	nop
 8008a58:	20000824 	.word	0x20000824

08008a5c <__sinit_lock_acquire>:
 8008a5c:	4801      	ldr	r0, [pc, #4]	; (8008a64 <__sinit_lock_acquire+0x8>)
 8008a5e:	f000 b8a7 	b.w	8008bb0 <__retarget_lock_acquire_recursive>
 8008a62:	bf00      	nop
 8008a64:	2000081f 	.word	0x2000081f

08008a68 <__sinit_lock_release>:
 8008a68:	4801      	ldr	r0, [pc, #4]	; (8008a70 <__sinit_lock_release+0x8>)
 8008a6a:	f000 b8a2 	b.w	8008bb2 <__retarget_lock_release_recursive>
 8008a6e:	bf00      	nop
 8008a70:	2000081f 	.word	0x2000081f

08008a74 <__sinit>:
 8008a74:	b510      	push	{r4, lr}
 8008a76:	4604      	mov	r4, r0
 8008a78:	f7ff fff0 	bl	8008a5c <__sinit_lock_acquire>
 8008a7c:	69a3      	ldr	r3, [r4, #24]
 8008a7e:	b11b      	cbz	r3, 8008a88 <__sinit+0x14>
 8008a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a84:	f7ff bff0 	b.w	8008a68 <__sinit_lock_release>
 8008a88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008a8c:	6523      	str	r3, [r4, #80]	; 0x50
 8008a8e:	4b13      	ldr	r3, [pc, #76]	; (8008adc <__sinit+0x68>)
 8008a90:	4a13      	ldr	r2, [pc, #76]	; (8008ae0 <__sinit+0x6c>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	62a2      	str	r2, [r4, #40]	; 0x28
 8008a96:	42a3      	cmp	r3, r4
 8008a98:	bf04      	itt	eq
 8008a9a:	2301      	moveq	r3, #1
 8008a9c:	61a3      	streq	r3, [r4, #24]
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 f820 	bl	8008ae4 <__sfp>
 8008aa4:	6060      	str	r0, [r4, #4]
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	f000 f81c 	bl	8008ae4 <__sfp>
 8008aac:	60a0      	str	r0, [r4, #8]
 8008aae:	4620      	mov	r0, r4
 8008ab0:	f000 f818 	bl	8008ae4 <__sfp>
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	60e0      	str	r0, [r4, #12]
 8008ab8:	2104      	movs	r1, #4
 8008aba:	6860      	ldr	r0, [r4, #4]
 8008abc:	f7ff ff82 	bl	80089c4 <std>
 8008ac0:	68a0      	ldr	r0, [r4, #8]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	2109      	movs	r1, #9
 8008ac6:	f7ff ff7d 	bl	80089c4 <std>
 8008aca:	68e0      	ldr	r0, [r4, #12]
 8008acc:	2202      	movs	r2, #2
 8008ace:	2112      	movs	r1, #18
 8008ad0:	f7ff ff78 	bl	80089c4 <std>
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	61a3      	str	r3, [r4, #24]
 8008ad8:	e7d2      	b.n	8008a80 <__sinit+0xc>
 8008ada:	bf00      	nop
 8008adc:	08009948 	.word	0x08009948
 8008ae0:	08008a0d 	.word	0x08008a0d

08008ae4 <__sfp>:
 8008ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ae6:	4607      	mov	r7, r0
 8008ae8:	f7ff ffac 	bl	8008a44 <__sfp_lock_acquire>
 8008aec:	4b1e      	ldr	r3, [pc, #120]	; (8008b68 <__sfp+0x84>)
 8008aee:	681e      	ldr	r6, [r3, #0]
 8008af0:	69b3      	ldr	r3, [r6, #24]
 8008af2:	b913      	cbnz	r3, 8008afa <__sfp+0x16>
 8008af4:	4630      	mov	r0, r6
 8008af6:	f7ff ffbd 	bl	8008a74 <__sinit>
 8008afa:	3648      	adds	r6, #72	; 0x48
 8008afc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b00:	3b01      	subs	r3, #1
 8008b02:	d503      	bpl.n	8008b0c <__sfp+0x28>
 8008b04:	6833      	ldr	r3, [r6, #0]
 8008b06:	b30b      	cbz	r3, 8008b4c <__sfp+0x68>
 8008b08:	6836      	ldr	r6, [r6, #0]
 8008b0a:	e7f7      	b.n	8008afc <__sfp+0x18>
 8008b0c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b10:	b9d5      	cbnz	r5, 8008b48 <__sfp+0x64>
 8008b12:	4b16      	ldr	r3, [pc, #88]	; (8008b6c <__sfp+0x88>)
 8008b14:	60e3      	str	r3, [r4, #12]
 8008b16:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b1a:	6665      	str	r5, [r4, #100]	; 0x64
 8008b1c:	f000 f847 	bl	8008bae <__retarget_lock_init_recursive>
 8008b20:	f7ff ff96 	bl	8008a50 <__sfp_lock_release>
 8008b24:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b28:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b2c:	6025      	str	r5, [r4, #0]
 8008b2e:	61a5      	str	r5, [r4, #24]
 8008b30:	2208      	movs	r2, #8
 8008b32:	4629      	mov	r1, r5
 8008b34:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008b38:	f7ff fd9c 	bl	8008674 <memset>
 8008b3c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008b40:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008b44:	4620      	mov	r0, r4
 8008b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b48:	3468      	adds	r4, #104	; 0x68
 8008b4a:	e7d9      	b.n	8008b00 <__sfp+0x1c>
 8008b4c:	2104      	movs	r1, #4
 8008b4e:	4638      	mov	r0, r7
 8008b50:	f7ff ff62 	bl	8008a18 <__sfmoreglue>
 8008b54:	4604      	mov	r4, r0
 8008b56:	6030      	str	r0, [r6, #0]
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	d1d5      	bne.n	8008b08 <__sfp+0x24>
 8008b5c:	f7ff ff78 	bl	8008a50 <__sfp_lock_release>
 8008b60:	230c      	movs	r3, #12
 8008b62:	603b      	str	r3, [r7, #0]
 8008b64:	e7ee      	b.n	8008b44 <__sfp+0x60>
 8008b66:	bf00      	nop
 8008b68:	08009948 	.word	0x08009948
 8008b6c:	ffff0001 	.word	0xffff0001

08008b70 <_fwalk_reent>:
 8008b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b74:	4606      	mov	r6, r0
 8008b76:	4688      	mov	r8, r1
 8008b78:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008b7c:	2700      	movs	r7, #0
 8008b7e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b82:	f1b9 0901 	subs.w	r9, r9, #1
 8008b86:	d505      	bpl.n	8008b94 <_fwalk_reent+0x24>
 8008b88:	6824      	ldr	r4, [r4, #0]
 8008b8a:	2c00      	cmp	r4, #0
 8008b8c:	d1f7      	bne.n	8008b7e <_fwalk_reent+0xe>
 8008b8e:	4638      	mov	r0, r7
 8008b90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b94:	89ab      	ldrh	r3, [r5, #12]
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d907      	bls.n	8008baa <_fwalk_reent+0x3a>
 8008b9a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	d003      	beq.n	8008baa <_fwalk_reent+0x3a>
 8008ba2:	4629      	mov	r1, r5
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	47c0      	blx	r8
 8008ba8:	4307      	orrs	r7, r0
 8008baa:	3568      	adds	r5, #104	; 0x68
 8008bac:	e7e9      	b.n	8008b82 <_fwalk_reent+0x12>

08008bae <__retarget_lock_init_recursive>:
 8008bae:	4770      	bx	lr

08008bb0 <__retarget_lock_acquire_recursive>:
 8008bb0:	4770      	bx	lr

08008bb2 <__retarget_lock_release_recursive>:
 8008bb2:	4770      	bx	lr

08008bb4 <__swhatbuf_r>:
 8008bb4:	b570      	push	{r4, r5, r6, lr}
 8008bb6:	460e      	mov	r6, r1
 8008bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bbc:	2900      	cmp	r1, #0
 8008bbe:	b096      	sub	sp, #88	; 0x58
 8008bc0:	4614      	mov	r4, r2
 8008bc2:	461d      	mov	r5, r3
 8008bc4:	da07      	bge.n	8008bd6 <__swhatbuf_r+0x22>
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	602b      	str	r3, [r5, #0]
 8008bca:	89b3      	ldrh	r3, [r6, #12]
 8008bcc:	061a      	lsls	r2, r3, #24
 8008bce:	d410      	bmi.n	8008bf2 <__swhatbuf_r+0x3e>
 8008bd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bd4:	e00e      	b.n	8008bf4 <__swhatbuf_r+0x40>
 8008bd6:	466a      	mov	r2, sp
 8008bd8:	f000 fd26 	bl	8009628 <_fstat_r>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	dbf2      	blt.n	8008bc6 <__swhatbuf_r+0x12>
 8008be0:	9a01      	ldr	r2, [sp, #4]
 8008be2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008be6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008bea:	425a      	negs	r2, r3
 8008bec:	415a      	adcs	r2, r3
 8008bee:	602a      	str	r2, [r5, #0]
 8008bf0:	e7ee      	b.n	8008bd0 <__swhatbuf_r+0x1c>
 8008bf2:	2340      	movs	r3, #64	; 0x40
 8008bf4:	2000      	movs	r0, #0
 8008bf6:	6023      	str	r3, [r4, #0]
 8008bf8:	b016      	add	sp, #88	; 0x58
 8008bfa:	bd70      	pop	{r4, r5, r6, pc}

08008bfc <__smakebuf_r>:
 8008bfc:	898b      	ldrh	r3, [r1, #12]
 8008bfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c00:	079d      	lsls	r5, r3, #30
 8008c02:	4606      	mov	r6, r0
 8008c04:	460c      	mov	r4, r1
 8008c06:	d507      	bpl.n	8008c18 <__smakebuf_r+0x1c>
 8008c08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	6123      	str	r3, [r4, #16]
 8008c10:	2301      	movs	r3, #1
 8008c12:	6163      	str	r3, [r4, #20]
 8008c14:	b002      	add	sp, #8
 8008c16:	bd70      	pop	{r4, r5, r6, pc}
 8008c18:	ab01      	add	r3, sp, #4
 8008c1a:	466a      	mov	r2, sp
 8008c1c:	f7ff ffca 	bl	8008bb4 <__swhatbuf_r>
 8008c20:	9900      	ldr	r1, [sp, #0]
 8008c22:	4605      	mov	r5, r0
 8008c24:	4630      	mov	r0, r6
 8008c26:	f000 f881 	bl	8008d2c <_malloc_r>
 8008c2a:	b948      	cbnz	r0, 8008c40 <__smakebuf_r+0x44>
 8008c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c30:	059a      	lsls	r2, r3, #22
 8008c32:	d4ef      	bmi.n	8008c14 <__smakebuf_r+0x18>
 8008c34:	f023 0303 	bic.w	r3, r3, #3
 8008c38:	f043 0302 	orr.w	r3, r3, #2
 8008c3c:	81a3      	strh	r3, [r4, #12]
 8008c3e:	e7e3      	b.n	8008c08 <__smakebuf_r+0xc>
 8008c40:	4b0d      	ldr	r3, [pc, #52]	; (8008c78 <__smakebuf_r+0x7c>)
 8008c42:	62b3      	str	r3, [r6, #40]	; 0x28
 8008c44:	89a3      	ldrh	r3, [r4, #12]
 8008c46:	6020      	str	r0, [r4, #0]
 8008c48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c4c:	81a3      	strh	r3, [r4, #12]
 8008c4e:	9b00      	ldr	r3, [sp, #0]
 8008c50:	6163      	str	r3, [r4, #20]
 8008c52:	9b01      	ldr	r3, [sp, #4]
 8008c54:	6120      	str	r0, [r4, #16]
 8008c56:	b15b      	cbz	r3, 8008c70 <__smakebuf_r+0x74>
 8008c58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c5c:	4630      	mov	r0, r6
 8008c5e:	f000 fcf5 	bl	800964c <_isatty_r>
 8008c62:	b128      	cbz	r0, 8008c70 <__smakebuf_r+0x74>
 8008c64:	89a3      	ldrh	r3, [r4, #12]
 8008c66:	f023 0303 	bic.w	r3, r3, #3
 8008c6a:	f043 0301 	orr.w	r3, r3, #1
 8008c6e:	81a3      	strh	r3, [r4, #12]
 8008c70:	89a0      	ldrh	r0, [r4, #12]
 8008c72:	4305      	orrs	r5, r0
 8008c74:	81a5      	strh	r5, [r4, #12]
 8008c76:	e7cd      	b.n	8008c14 <__smakebuf_r+0x18>
 8008c78:	08008a0d 	.word	0x08008a0d

08008c7c <malloc>:
 8008c7c:	4b02      	ldr	r3, [pc, #8]	; (8008c88 <malloc+0xc>)
 8008c7e:	4601      	mov	r1, r0
 8008c80:	6818      	ldr	r0, [r3, #0]
 8008c82:	f000 b853 	b.w	8008d2c <_malloc_r>
 8008c86:	bf00      	nop
 8008c88:	20000014 	.word	0x20000014

08008c8c <_free_r>:
 8008c8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c8e:	2900      	cmp	r1, #0
 8008c90:	d048      	beq.n	8008d24 <_free_r+0x98>
 8008c92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c96:	9001      	str	r0, [sp, #4]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	f1a1 0404 	sub.w	r4, r1, #4
 8008c9e:	bfb8      	it	lt
 8008ca0:	18e4      	addlt	r4, r4, r3
 8008ca2:	f000 fcf5 	bl	8009690 <__malloc_lock>
 8008ca6:	4a20      	ldr	r2, [pc, #128]	; (8008d28 <_free_r+0x9c>)
 8008ca8:	9801      	ldr	r0, [sp, #4]
 8008caa:	6813      	ldr	r3, [r2, #0]
 8008cac:	4615      	mov	r5, r2
 8008cae:	b933      	cbnz	r3, 8008cbe <_free_r+0x32>
 8008cb0:	6063      	str	r3, [r4, #4]
 8008cb2:	6014      	str	r4, [r2, #0]
 8008cb4:	b003      	add	sp, #12
 8008cb6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cba:	f000 bcef 	b.w	800969c <__malloc_unlock>
 8008cbe:	42a3      	cmp	r3, r4
 8008cc0:	d90b      	bls.n	8008cda <_free_r+0x4e>
 8008cc2:	6821      	ldr	r1, [r4, #0]
 8008cc4:	1862      	adds	r2, r4, r1
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	bf04      	itt	eq
 8008cca:	681a      	ldreq	r2, [r3, #0]
 8008ccc:	685b      	ldreq	r3, [r3, #4]
 8008cce:	6063      	str	r3, [r4, #4]
 8008cd0:	bf04      	itt	eq
 8008cd2:	1852      	addeq	r2, r2, r1
 8008cd4:	6022      	streq	r2, [r4, #0]
 8008cd6:	602c      	str	r4, [r5, #0]
 8008cd8:	e7ec      	b.n	8008cb4 <_free_r+0x28>
 8008cda:	461a      	mov	r2, r3
 8008cdc:	685b      	ldr	r3, [r3, #4]
 8008cde:	b10b      	cbz	r3, 8008ce4 <_free_r+0x58>
 8008ce0:	42a3      	cmp	r3, r4
 8008ce2:	d9fa      	bls.n	8008cda <_free_r+0x4e>
 8008ce4:	6811      	ldr	r1, [r2, #0]
 8008ce6:	1855      	adds	r5, r2, r1
 8008ce8:	42a5      	cmp	r5, r4
 8008cea:	d10b      	bne.n	8008d04 <_free_r+0x78>
 8008cec:	6824      	ldr	r4, [r4, #0]
 8008cee:	4421      	add	r1, r4
 8008cf0:	1854      	adds	r4, r2, r1
 8008cf2:	42a3      	cmp	r3, r4
 8008cf4:	6011      	str	r1, [r2, #0]
 8008cf6:	d1dd      	bne.n	8008cb4 <_free_r+0x28>
 8008cf8:	681c      	ldr	r4, [r3, #0]
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	6053      	str	r3, [r2, #4]
 8008cfe:	4421      	add	r1, r4
 8008d00:	6011      	str	r1, [r2, #0]
 8008d02:	e7d7      	b.n	8008cb4 <_free_r+0x28>
 8008d04:	d902      	bls.n	8008d0c <_free_r+0x80>
 8008d06:	230c      	movs	r3, #12
 8008d08:	6003      	str	r3, [r0, #0]
 8008d0a:	e7d3      	b.n	8008cb4 <_free_r+0x28>
 8008d0c:	6825      	ldr	r5, [r4, #0]
 8008d0e:	1961      	adds	r1, r4, r5
 8008d10:	428b      	cmp	r3, r1
 8008d12:	bf04      	itt	eq
 8008d14:	6819      	ldreq	r1, [r3, #0]
 8008d16:	685b      	ldreq	r3, [r3, #4]
 8008d18:	6063      	str	r3, [r4, #4]
 8008d1a:	bf04      	itt	eq
 8008d1c:	1949      	addeq	r1, r1, r5
 8008d1e:	6021      	streq	r1, [r4, #0]
 8008d20:	6054      	str	r4, [r2, #4]
 8008d22:	e7c7      	b.n	8008cb4 <_free_r+0x28>
 8008d24:	b003      	add	sp, #12
 8008d26:	bd30      	pop	{r4, r5, pc}
 8008d28:	200000c0 	.word	0x200000c0

08008d2c <_malloc_r>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	1ccd      	adds	r5, r1, #3
 8008d30:	f025 0503 	bic.w	r5, r5, #3
 8008d34:	3508      	adds	r5, #8
 8008d36:	2d0c      	cmp	r5, #12
 8008d38:	bf38      	it	cc
 8008d3a:	250c      	movcc	r5, #12
 8008d3c:	2d00      	cmp	r5, #0
 8008d3e:	4606      	mov	r6, r0
 8008d40:	db01      	blt.n	8008d46 <_malloc_r+0x1a>
 8008d42:	42a9      	cmp	r1, r5
 8008d44:	d903      	bls.n	8008d4e <_malloc_r+0x22>
 8008d46:	230c      	movs	r3, #12
 8008d48:	6033      	str	r3, [r6, #0]
 8008d4a:	2000      	movs	r0, #0
 8008d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d4e:	f000 fc9f 	bl	8009690 <__malloc_lock>
 8008d52:	4921      	ldr	r1, [pc, #132]	; (8008dd8 <_malloc_r+0xac>)
 8008d54:	680a      	ldr	r2, [r1, #0]
 8008d56:	4614      	mov	r4, r2
 8008d58:	b99c      	cbnz	r4, 8008d82 <_malloc_r+0x56>
 8008d5a:	4f20      	ldr	r7, [pc, #128]	; (8008ddc <_malloc_r+0xb0>)
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	b923      	cbnz	r3, 8008d6a <_malloc_r+0x3e>
 8008d60:	4621      	mov	r1, r4
 8008d62:	4630      	mov	r0, r6
 8008d64:	f000 fb2a 	bl	80093bc <_sbrk_r>
 8008d68:	6038      	str	r0, [r7, #0]
 8008d6a:	4629      	mov	r1, r5
 8008d6c:	4630      	mov	r0, r6
 8008d6e:	f000 fb25 	bl	80093bc <_sbrk_r>
 8008d72:	1c43      	adds	r3, r0, #1
 8008d74:	d123      	bne.n	8008dbe <_malloc_r+0x92>
 8008d76:	230c      	movs	r3, #12
 8008d78:	6033      	str	r3, [r6, #0]
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	f000 fc8e 	bl	800969c <__malloc_unlock>
 8008d80:	e7e3      	b.n	8008d4a <_malloc_r+0x1e>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	1b5b      	subs	r3, r3, r5
 8008d86:	d417      	bmi.n	8008db8 <_malloc_r+0x8c>
 8008d88:	2b0b      	cmp	r3, #11
 8008d8a:	d903      	bls.n	8008d94 <_malloc_r+0x68>
 8008d8c:	6023      	str	r3, [r4, #0]
 8008d8e:	441c      	add	r4, r3
 8008d90:	6025      	str	r5, [r4, #0]
 8008d92:	e004      	b.n	8008d9e <_malloc_r+0x72>
 8008d94:	6863      	ldr	r3, [r4, #4]
 8008d96:	42a2      	cmp	r2, r4
 8008d98:	bf0c      	ite	eq
 8008d9a:	600b      	streq	r3, [r1, #0]
 8008d9c:	6053      	strne	r3, [r2, #4]
 8008d9e:	4630      	mov	r0, r6
 8008da0:	f000 fc7c 	bl	800969c <__malloc_unlock>
 8008da4:	f104 000b 	add.w	r0, r4, #11
 8008da8:	1d23      	adds	r3, r4, #4
 8008daa:	f020 0007 	bic.w	r0, r0, #7
 8008dae:	1ac2      	subs	r2, r0, r3
 8008db0:	d0cc      	beq.n	8008d4c <_malloc_r+0x20>
 8008db2:	1a1b      	subs	r3, r3, r0
 8008db4:	50a3      	str	r3, [r4, r2]
 8008db6:	e7c9      	b.n	8008d4c <_malloc_r+0x20>
 8008db8:	4622      	mov	r2, r4
 8008dba:	6864      	ldr	r4, [r4, #4]
 8008dbc:	e7cc      	b.n	8008d58 <_malloc_r+0x2c>
 8008dbe:	1cc4      	adds	r4, r0, #3
 8008dc0:	f024 0403 	bic.w	r4, r4, #3
 8008dc4:	42a0      	cmp	r0, r4
 8008dc6:	d0e3      	beq.n	8008d90 <_malloc_r+0x64>
 8008dc8:	1a21      	subs	r1, r4, r0
 8008dca:	4630      	mov	r0, r6
 8008dcc:	f000 faf6 	bl	80093bc <_sbrk_r>
 8008dd0:	3001      	adds	r0, #1
 8008dd2:	d1dd      	bne.n	8008d90 <_malloc_r+0x64>
 8008dd4:	e7cf      	b.n	8008d76 <_malloc_r+0x4a>
 8008dd6:	bf00      	nop
 8008dd8:	200000c0 	.word	0x200000c0
 8008ddc:	200000c4 	.word	0x200000c4

08008de0 <__sfputc_r>:
 8008de0:	6893      	ldr	r3, [r2, #8]
 8008de2:	3b01      	subs	r3, #1
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	b410      	push	{r4}
 8008de8:	6093      	str	r3, [r2, #8]
 8008dea:	da08      	bge.n	8008dfe <__sfputc_r+0x1e>
 8008dec:	6994      	ldr	r4, [r2, #24]
 8008dee:	42a3      	cmp	r3, r4
 8008df0:	db01      	blt.n	8008df6 <__sfputc_r+0x16>
 8008df2:	290a      	cmp	r1, #10
 8008df4:	d103      	bne.n	8008dfe <__sfputc_r+0x1e>
 8008df6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008dfa:	f000 bb33 	b.w	8009464 <__swbuf_r>
 8008dfe:	6813      	ldr	r3, [r2, #0]
 8008e00:	1c58      	adds	r0, r3, #1
 8008e02:	6010      	str	r0, [r2, #0]
 8008e04:	7019      	strb	r1, [r3, #0]
 8008e06:	4608      	mov	r0, r1
 8008e08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e0c:	4770      	bx	lr

08008e0e <__sfputs_r>:
 8008e0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e10:	4606      	mov	r6, r0
 8008e12:	460f      	mov	r7, r1
 8008e14:	4614      	mov	r4, r2
 8008e16:	18d5      	adds	r5, r2, r3
 8008e18:	42ac      	cmp	r4, r5
 8008e1a:	d101      	bne.n	8008e20 <__sfputs_r+0x12>
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	e007      	b.n	8008e30 <__sfputs_r+0x22>
 8008e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e24:	463a      	mov	r2, r7
 8008e26:	4630      	mov	r0, r6
 8008e28:	f7ff ffda 	bl	8008de0 <__sfputc_r>
 8008e2c:	1c43      	adds	r3, r0, #1
 8008e2e:	d1f3      	bne.n	8008e18 <__sfputs_r+0xa>
 8008e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e34 <_vfiprintf_r>:
 8008e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e38:	460d      	mov	r5, r1
 8008e3a:	b09d      	sub	sp, #116	; 0x74
 8008e3c:	4614      	mov	r4, r2
 8008e3e:	4698      	mov	r8, r3
 8008e40:	4606      	mov	r6, r0
 8008e42:	b118      	cbz	r0, 8008e4c <_vfiprintf_r+0x18>
 8008e44:	6983      	ldr	r3, [r0, #24]
 8008e46:	b90b      	cbnz	r3, 8008e4c <_vfiprintf_r+0x18>
 8008e48:	f7ff fe14 	bl	8008a74 <__sinit>
 8008e4c:	4b89      	ldr	r3, [pc, #548]	; (8009074 <_vfiprintf_r+0x240>)
 8008e4e:	429d      	cmp	r5, r3
 8008e50:	d11b      	bne.n	8008e8a <_vfiprintf_r+0x56>
 8008e52:	6875      	ldr	r5, [r6, #4]
 8008e54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e56:	07d9      	lsls	r1, r3, #31
 8008e58:	d405      	bmi.n	8008e66 <_vfiprintf_r+0x32>
 8008e5a:	89ab      	ldrh	r3, [r5, #12]
 8008e5c:	059a      	lsls	r2, r3, #22
 8008e5e:	d402      	bmi.n	8008e66 <_vfiprintf_r+0x32>
 8008e60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e62:	f7ff fea5 	bl	8008bb0 <__retarget_lock_acquire_recursive>
 8008e66:	89ab      	ldrh	r3, [r5, #12]
 8008e68:	071b      	lsls	r3, r3, #28
 8008e6a:	d501      	bpl.n	8008e70 <_vfiprintf_r+0x3c>
 8008e6c:	692b      	ldr	r3, [r5, #16]
 8008e6e:	b9eb      	cbnz	r3, 8008eac <_vfiprintf_r+0x78>
 8008e70:	4629      	mov	r1, r5
 8008e72:	4630      	mov	r0, r6
 8008e74:	f000 fb5a 	bl	800952c <__swsetup_r>
 8008e78:	b1c0      	cbz	r0, 8008eac <_vfiprintf_r+0x78>
 8008e7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e7c:	07dc      	lsls	r4, r3, #31
 8008e7e:	d50e      	bpl.n	8008e9e <_vfiprintf_r+0x6a>
 8008e80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008e84:	b01d      	add	sp, #116	; 0x74
 8008e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e8a:	4b7b      	ldr	r3, [pc, #492]	; (8009078 <_vfiprintf_r+0x244>)
 8008e8c:	429d      	cmp	r5, r3
 8008e8e:	d101      	bne.n	8008e94 <_vfiprintf_r+0x60>
 8008e90:	68b5      	ldr	r5, [r6, #8]
 8008e92:	e7df      	b.n	8008e54 <_vfiprintf_r+0x20>
 8008e94:	4b79      	ldr	r3, [pc, #484]	; (800907c <_vfiprintf_r+0x248>)
 8008e96:	429d      	cmp	r5, r3
 8008e98:	bf08      	it	eq
 8008e9a:	68f5      	ldreq	r5, [r6, #12]
 8008e9c:	e7da      	b.n	8008e54 <_vfiprintf_r+0x20>
 8008e9e:	89ab      	ldrh	r3, [r5, #12]
 8008ea0:	0598      	lsls	r0, r3, #22
 8008ea2:	d4ed      	bmi.n	8008e80 <_vfiprintf_r+0x4c>
 8008ea4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ea6:	f7ff fe84 	bl	8008bb2 <__retarget_lock_release_recursive>
 8008eaa:	e7e9      	b.n	8008e80 <_vfiprintf_r+0x4c>
 8008eac:	2300      	movs	r3, #0
 8008eae:	9309      	str	r3, [sp, #36]	; 0x24
 8008eb0:	2320      	movs	r3, #32
 8008eb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008eb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eba:	2330      	movs	r3, #48	; 0x30
 8008ebc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009080 <_vfiprintf_r+0x24c>
 8008ec0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ec4:	f04f 0901 	mov.w	r9, #1
 8008ec8:	4623      	mov	r3, r4
 8008eca:	469a      	mov	sl, r3
 8008ecc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ed0:	b10a      	cbz	r2, 8008ed6 <_vfiprintf_r+0xa2>
 8008ed2:	2a25      	cmp	r2, #37	; 0x25
 8008ed4:	d1f9      	bne.n	8008eca <_vfiprintf_r+0x96>
 8008ed6:	ebba 0b04 	subs.w	fp, sl, r4
 8008eda:	d00b      	beq.n	8008ef4 <_vfiprintf_r+0xc0>
 8008edc:	465b      	mov	r3, fp
 8008ede:	4622      	mov	r2, r4
 8008ee0:	4629      	mov	r1, r5
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	f7ff ff93 	bl	8008e0e <__sfputs_r>
 8008ee8:	3001      	adds	r0, #1
 8008eea:	f000 80aa 	beq.w	8009042 <_vfiprintf_r+0x20e>
 8008eee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ef0:	445a      	add	r2, fp
 8008ef2:	9209      	str	r2, [sp, #36]	; 0x24
 8008ef4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 80a2 	beq.w	8009042 <_vfiprintf_r+0x20e>
 8008efe:	2300      	movs	r3, #0
 8008f00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008f04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f08:	f10a 0a01 	add.w	sl, sl, #1
 8008f0c:	9304      	str	r3, [sp, #16]
 8008f0e:	9307      	str	r3, [sp, #28]
 8008f10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f14:	931a      	str	r3, [sp, #104]	; 0x68
 8008f16:	4654      	mov	r4, sl
 8008f18:	2205      	movs	r2, #5
 8008f1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f1e:	4858      	ldr	r0, [pc, #352]	; (8009080 <_vfiprintf_r+0x24c>)
 8008f20:	f7f7 f966 	bl	80001f0 <memchr>
 8008f24:	9a04      	ldr	r2, [sp, #16]
 8008f26:	b9d8      	cbnz	r0, 8008f60 <_vfiprintf_r+0x12c>
 8008f28:	06d1      	lsls	r1, r2, #27
 8008f2a:	bf44      	itt	mi
 8008f2c:	2320      	movmi	r3, #32
 8008f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f32:	0713      	lsls	r3, r2, #28
 8008f34:	bf44      	itt	mi
 8008f36:	232b      	movmi	r3, #43	; 0x2b
 8008f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f3c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f40:	2b2a      	cmp	r3, #42	; 0x2a
 8008f42:	d015      	beq.n	8008f70 <_vfiprintf_r+0x13c>
 8008f44:	9a07      	ldr	r2, [sp, #28]
 8008f46:	4654      	mov	r4, sl
 8008f48:	2000      	movs	r0, #0
 8008f4a:	f04f 0c0a 	mov.w	ip, #10
 8008f4e:	4621      	mov	r1, r4
 8008f50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f54:	3b30      	subs	r3, #48	; 0x30
 8008f56:	2b09      	cmp	r3, #9
 8008f58:	d94e      	bls.n	8008ff8 <_vfiprintf_r+0x1c4>
 8008f5a:	b1b0      	cbz	r0, 8008f8a <_vfiprintf_r+0x156>
 8008f5c:	9207      	str	r2, [sp, #28]
 8008f5e:	e014      	b.n	8008f8a <_vfiprintf_r+0x156>
 8008f60:	eba0 0308 	sub.w	r3, r0, r8
 8008f64:	fa09 f303 	lsl.w	r3, r9, r3
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	9304      	str	r3, [sp, #16]
 8008f6c:	46a2      	mov	sl, r4
 8008f6e:	e7d2      	b.n	8008f16 <_vfiprintf_r+0xe2>
 8008f70:	9b03      	ldr	r3, [sp, #12]
 8008f72:	1d19      	adds	r1, r3, #4
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	9103      	str	r1, [sp, #12]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	bfbb      	ittet	lt
 8008f7c:	425b      	neglt	r3, r3
 8008f7e:	f042 0202 	orrlt.w	r2, r2, #2
 8008f82:	9307      	strge	r3, [sp, #28]
 8008f84:	9307      	strlt	r3, [sp, #28]
 8008f86:	bfb8      	it	lt
 8008f88:	9204      	strlt	r2, [sp, #16]
 8008f8a:	7823      	ldrb	r3, [r4, #0]
 8008f8c:	2b2e      	cmp	r3, #46	; 0x2e
 8008f8e:	d10c      	bne.n	8008faa <_vfiprintf_r+0x176>
 8008f90:	7863      	ldrb	r3, [r4, #1]
 8008f92:	2b2a      	cmp	r3, #42	; 0x2a
 8008f94:	d135      	bne.n	8009002 <_vfiprintf_r+0x1ce>
 8008f96:	9b03      	ldr	r3, [sp, #12]
 8008f98:	1d1a      	adds	r2, r3, #4
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	9203      	str	r2, [sp, #12]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	bfb8      	it	lt
 8008fa2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008fa6:	3402      	adds	r4, #2
 8008fa8:	9305      	str	r3, [sp, #20]
 8008faa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009090 <_vfiprintf_r+0x25c>
 8008fae:	7821      	ldrb	r1, [r4, #0]
 8008fb0:	2203      	movs	r2, #3
 8008fb2:	4650      	mov	r0, sl
 8008fb4:	f7f7 f91c 	bl	80001f0 <memchr>
 8008fb8:	b140      	cbz	r0, 8008fcc <_vfiprintf_r+0x198>
 8008fba:	2340      	movs	r3, #64	; 0x40
 8008fbc:	eba0 000a 	sub.w	r0, r0, sl
 8008fc0:	fa03 f000 	lsl.w	r0, r3, r0
 8008fc4:	9b04      	ldr	r3, [sp, #16]
 8008fc6:	4303      	orrs	r3, r0
 8008fc8:	3401      	adds	r4, #1
 8008fca:	9304      	str	r3, [sp, #16]
 8008fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd0:	482c      	ldr	r0, [pc, #176]	; (8009084 <_vfiprintf_r+0x250>)
 8008fd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fd6:	2206      	movs	r2, #6
 8008fd8:	f7f7 f90a 	bl	80001f0 <memchr>
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	d03f      	beq.n	8009060 <_vfiprintf_r+0x22c>
 8008fe0:	4b29      	ldr	r3, [pc, #164]	; (8009088 <_vfiprintf_r+0x254>)
 8008fe2:	bb1b      	cbnz	r3, 800902c <_vfiprintf_r+0x1f8>
 8008fe4:	9b03      	ldr	r3, [sp, #12]
 8008fe6:	3307      	adds	r3, #7
 8008fe8:	f023 0307 	bic.w	r3, r3, #7
 8008fec:	3308      	adds	r3, #8
 8008fee:	9303      	str	r3, [sp, #12]
 8008ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ff2:	443b      	add	r3, r7
 8008ff4:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff6:	e767      	b.n	8008ec8 <_vfiprintf_r+0x94>
 8008ff8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ffc:	460c      	mov	r4, r1
 8008ffe:	2001      	movs	r0, #1
 8009000:	e7a5      	b.n	8008f4e <_vfiprintf_r+0x11a>
 8009002:	2300      	movs	r3, #0
 8009004:	3401      	adds	r4, #1
 8009006:	9305      	str	r3, [sp, #20]
 8009008:	4619      	mov	r1, r3
 800900a:	f04f 0c0a 	mov.w	ip, #10
 800900e:	4620      	mov	r0, r4
 8009010:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009014:	3a30      	subs	r2, #48	; 0x30
 8009016:	2a09      	cmp	r2, #9
 8009018:	d903      	bls.n	8009022 <_vfiprintf_r+0x1ee>
 800901a:	2b00      	cmp	r3, #0
 800901c:	d0c5      	beq.n	8008faa <_vfiprintf_r+0x176>
 800901e:	9105      	str	r1, [sp, #20]
 8009020:	e7c3      	b.n	8008faa <_vfiprintf_r+0x176>
 8009022:	fb0c 2101 	mla	r1, ip, r1, r2
 8009026:	4604      	mov	r4, r0
 8009028:	2301      	movs	r3, #1
 800902a:	e7f0      	b.n	800900e <_vfiprintf_r+0x1da>
 800902c:	ab03      	add	r3, sp, #12
 800902e:	9300      	str	r3, [sp, #0]
 8009030:	462a      	mov	r2, r5
 8009032:	4b16      	ldr	r3, [pc, #88]	; (800908c <_vfiprintf_r+0x258>)
 8009034:	a904      	add	r1, sp, #16
 8009036:	4630      	mov	r0, r6
 8009038:	f3af 8000 	nop.w
 800903c:	4607      	mov	r7, r0
 800903e:	1c78      	adds	r0, r7, #1
 8009040:	d1d6      	bne.n	8008ff0 <_vfiprintf_r+0x1bc>
 8009042:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009044:	07d9      	lsls	r1, r3, #31
 8009046:	d405      	bmi.n	8009054 <_vfiprintf_r+0x220>
 8009048:	89ab      	ldrh	r3, [r5, #12]
 800904a:	059a      	lsls	r2, r3, #22
 800904c:	d402      	bmi.n	8009054 <_vfiprintf_r+0x220>
 800904e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009050:	f7ff fdaf 	bl	8008bb2 <__retarget_lock_release_recursive>
 8009054:	89ab      	ldrh	r3, [r5, #12]
 8009056:	065b      	lsls	r3, r3, #25
 8009058:	f53f af12 	bmi.w	8008e80 <_vfiprintf_r+0x4c>
 800905c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800905e:	e711      	b.n	8008e84 <_vfiprintf_r+0x50>
 8009060:	ab03      	add	r3, sp, #12
 8009062:	9300      	str	r3, [sp, #0]
 8009064:	462a      	mov	r2, r5
 8009066:	4b09      	ldr	r3, [pc, #36]	; (800908c <_vfiprintf_r+0x258>)
 8009068:	a904      	add	r1, sp, #16
 800906a:	4630      	mov	r0, r6
 800906c:	f000 f880 	bl	8009170 <_printf_i>
 8009070:	e7e4      	b.n	800903c <_vfiprintf_r+0x208>
 8009072:	bf00      	nop
 8009074:	0800996c 	.word	0x0800996c
 8009078:	0800998c 	.word	0x0800998c
 800907c:	0800994c 	.word	0x0800994c
 8009080:	080099ac 	.word	0x080099ac
 8009084:	080099b6 	.word	0x080099b6
 8009088:	00000000 	.word	0x00000000
 800908c:	08008e0f 	.word	0x08008e0f
 8009090:	080099b2 	.word	0x080099b2

08009094 <_printf_common>:
 8009094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009098:	4616      	mov	r6, r2
 800909a:	4699      	mov	r9, r3
 800909c:	688a      	ldr	r2, [r1, #8]
 800909e:	690b      	ldr	r3, [r1, #16]
 80090a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80090a4:	4293      	cmp	r3, r2
 80090a6:	bfb8      	it	lt
 80090a8:	4613      	movlt	r3, r2
 80090aa:	6033      	str	r3, [r6, #0]
 80090ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80090b0:	4607      	mov	r7, r0
 80090b2:	460c      	mov	r4, r1
 80090b4:	b10a      	cbz	r2, 80090ba <_printf_common+0x26>
 80090b6:	3301      	adds	r3, #1
 80090b8:	6033      	str	r3, [r6, #0]
 80090ba:	6823      	ldr	r3, [r4, #0]
 80090bc:	0699      	lsls	r1, r3, #26
 80090be:	bf42      	ittt	mi
 80090c0:	6833      	ldrmi	r3, [r6, #0]
 80090c2:	3302      	addmi	r3, #2
 80090c4:	6033      	strmi	r3, [r6, #0]
 80090c6:	6825      	ldr	r5, [r4, #0]
 80090c8:	f015 0506 	ands.w	r5, r5, #6
 80090cc:	d106      	bne.n	80090dc <_printf_common+0x48>
 80090ce:	f104 0a19 	add.w	sl, r4, #25
 80090d2:	68e3      	ldr	r3, [r4, #12]
 80090d4:	6832      	ldr	r2, [r6, #0]
 80090d6:	1a9b      	subs	r3, r3, r2
 80090d8:	42ab      	cmp	r3, r5
 80090da:	dc26      	bgt.n	800912a <_printf_common+0x96>
 80090dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80090e0:	1e13      	subs	r3, r2, #0
 80090e2:	6822      	ldr	r2, [r4, #0]
 80090e4:	bf18      	it	ne
 80090e6:	2301      	movne	r3, #1
 80090e8:	0692      	lsls	r2, r2, #26
 80090ea:	d42b      	bmi.n	8009144 <_printf_common+0xb0>
 80090ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090f0:	4649      	mov	r1, r9
 80090f2:	4638      	mov	r0, r7
 80090f4:	47c0      	blx	r8
 80090f6:	3001      	adds	r0, #1
 80090f8:	d01e      	beq.n	8009138 <_printf_common+0xa4>
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	68e5      	ldr	r5, [r4, #12]
 80090fe:	6832      	ldr	r2, [r6, #0]
 8009100:	f003 0306 	and.w	r3, r3, #6
 8009104:	2b04      	cmp	r3, #4
 8009106:	bf08      	it	eq
 8009108:	1aad      	subeq	r5, r5, r2
 800910a:	68a3      	ldr	r3, [r4, #8]
 800910c:	6922      	ldr	r2, [r4, #16]
 800910e:	bf0c      	ite	eq
 8009110:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009114:	2500      	movne	r5, #0
 8009116:	4293      	cmp	r3, r2
 8009118:	bfc4      	itt	gt
 800911a:	1a9b      	subgt	r3, r3, r2
 800911c:	18ed      	addgt	r5, r5, r3
 800911e:	2600      	movs	r6, #0
 8009120:	341a      	adds	r4, #26
 8009122:	42b5      	cmp	r5, r6
 8009124:	d11a      	bne.n	800915c <_printf_common+0xc8>
 8009126:	2000      	movs	r0, #0
 8009128:	e008      	b.n	800913c <_printf_common+0xa8>
 800912a:	2301      	movs	r3, #1
 800912c:	4652      	mov	r2, sl
 800912e:	4649      	mov	r1, r9
 8009130:	4638      	mov	r0, r7
 8009132:	47c0      	blx	r8
 8009134:	3001      	adds	r0, #1
 8009136:	d103      	bne.n	8009140 <_printf_common+0xac>
 8009138:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800913c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009140:	3501      	adds	r5, #1
 8009142:	e7c6      	b.n	80090d2 <_printf_common+0x3e>
 8009144:	18e1      	adds	r1, r4, r3
 8009146:	1c5a      	adds	r2, r3, #1
 8009148:	2030      	movs	r0, #48	; 0x30
 800914a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800914e:	4422      	add	r2, r4
 8009150:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009154:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009158:	3302      	adds	r3, #2
 800915a:	e7c7      	b.n	80090ec <_printf_common+0x58>
 800915c:	2301      	movs	r3, #1
 800915e:	4622      	mov	r2, r4
 8009160:	4649      	mov	r1, r9
 8009162:	4638      	mov	r0, r7
 8009164:	47c0      	blx	r8
 8009166:	3001      	adds	r0, #1
 8009168:	d0e6      	beq.n	8009138 <_printf_common+0xa4>
 800916a:	3601      	adds	r6, #1
 800916c:	e7d9      	b.n	8009122 <_printf_common+0x8e>
	...

08009170 <_printf_i>:
 8009170:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009174:	460c      	mov	r4, r1
 8009176:	4691      	mov	r9, r2
 8009178:	7e27      	ldrb	r7, [r4, #24]
 800917a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800917c:	2f78      	cmp	r7, #120	; 0x78
 800917e:	4680      	mov	r8, r0
 8009180:	469a      	mov	sl, r3
 8009182:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009186:	d807      	bhi.n	8009198 <_printf_i+0x28>
 8009188:	2f62      	cmp	r7, #98	; 0x62
 800918a:	d80a      	bhi.n	80091a2 <_printf_i+0x32>
 800918c:	2f00      	cmp	r7, #0
 800918e:	f000 80d8 	beq.w	8009342 <_printf_i+0x1d2>
 8009192:	2f58      	cmp	r7, #88	; 0x58
 8009194:	f000 80a3 	beq.w	80092de <_printf_i+0x16e>
 8009198:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800919c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80091a0:	e03a      	b.n	8009218 <_printf_i+0xa8>
 80091a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80091a6:	2b15      	cmp	r3, #21
 80091a8:	d8f6      	bhi.n	8009198 <_printf_i+0x28>
 80091aa:	a001      	add	r0, pc, #4	; (adr r0, 80091b0 <_printf_i+0x40>)
 80091ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80091b0:	08009209 	.word	0x08009209
 80091b4:	0800921d 	.word	0x0800921d
 80091b8:	08009199 	.word	0x08009199
 80091bc:	08009199 	.word	0x08009199
 80091c0:	08009199 	.word	0x08009199
 80091c4:	08009199 	.word	0x08009199
 80091c8:	0800921d 	.word	0x0800921d
 80091cc:	08009199 	.word	0x08009199
 80091d0:	08009199 	.word	0x08009199
 80091d4:	08009199 	.word	0x08009199
 80091d8:	08009199 	.word	0x08009199
 80091dc:	08009329 	.word	0x08009329
 80091e0:	0800924d 	.word	0x0800924d
 80091e4:	0800930b 	.word	0x0800930b
 80091e8:	08009199 	.word	0x08009199
 80091ec:	08009199 	.word	0x08009199
 80091f0:	0800934b 	.word	0x0800934b
 80091f4:	08009199 	.word	0x08009199
 80091f8:	0800924d 	.word	0x0800924d
 80091fc:	08009199 	.word	0x08009199
 8009200:	08009199 	.word	0x08009199
 8009204:	08009313 	.word	0x08009313
 8009208:	680b      	ldr	r3, [r1, #0]
 800920a:	1d1a      	adds	r2, r3, #4
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	600a      	str	r2, [r1, #0]
 8009210:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009214:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009218:	2301      	movs	r3, #1
 800921a:	e0a3      	b.n	8009364 <_printf_i+0x1f4>
 800921c:	6825      	ldr	r5, [r4, #0]
 800921e:	6808      	ldr	r0, [r1, #0]
 8009220:	062e      	lsls	r6, r5, #24
 8009222:	f100 0304 	add.w	r3, r0, #4
 8009226:	d50a      	bpl.n	800923e <_printf_i+0xce>
 8009228:	6805      	ldr	r5, [r0, #0]
 800922a:	600b      	str	r3, [r1, #0]
 800922c:	2d00      	cmp	r5, #0
 800922e:	da03      	bge.n	8009238 <_printf_i+0xc8>
 8009230:	232d      	movs	r3, #45	; 0x2d
 8009232:	426d      	negs	r5, r5
 8009234:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009238:	485e      	ldr	r0, [pc, #376]	; (80093b4 <_printf_i+0x244>)
 800923a:	230a      	movs	r3, #10
 800923c:	e019      	b.n	8009272 <_printf_i+0x102>
 800923e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009242:	6805      	ldr	r5, [r0, #0]
 8009244:	600b      	str	r3, [r1, #0]
 8009246:	bf18      	it	ne
 8009248:	b22d      	sxthne	r5, r5
 800924a:	e7ef      	b.n	800922c <_printf_i+0xbc>
 800924c:	680b      	ldr	r3, [r1, #0]
 800924e:	6825      	ldr	r5, [r4, #0]
 8009250:	1d18      	adds	r0, r3, #4
 8009252:	6008      	str	r0, [r1, #0]
 8009254:	0628      	lsls	r0, r5, #24
 8009256:	d501      	bpl.n	800925c <_printf_i+0xec>
 8009258:	681d      	ldr	r5, [r3, #0]
 800925a:	e002      	b.n	8009262 <_printf_i+0xf2>
 800925c:	0669      	lsls	r1, r5, #25
 800925e:	d5fb      	bpl.n	8009258 <_printf_i+0xe8>
 8009260:	881d      	ldrh	r5, [r3, #0]
 8009262:	4854      	ldr	r0, [pc, #336]	; (80093b4 <_printf_i+0x244>)
 8009264:	2f6f      	cmp	r7, #111	; 0x6f
 8009266:	bf0c      	ite	eq
 8009268:	2308      	moveq	r3, #8
 800926a:	230a      	movne	r3, #10
 800926c:	2100      	movs	r1, #0
 800926e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009272:	6866      	ldr	r6, [r4, #4]
 8009274:	60a6      	str	r6, [r4, #8]
 8009276:	2e00      	cmp	r6, #0
 8009278:	bfa2      	ittt	ge
 800927a:	6821      	ldrge	r1, [r4, #0]
 800927c:	f021 0104 	bicge.w	r1, r1, #4
 8009280:	6021      	strge	r1, [r4, #0]
 8009282:	b90d      	cbnz	r5, 8009288 <_printf_i+0x118>
 8009284:	2e00      	cmp	r6, #0
 8009286:	d04d      	beq.n	8009324 <_printf_i+0x1b4>
 8009288:	4616      	mov	r6, r2
 800928a:	fbb5 f1f3 	udiv	r1, r5, r3
 800928e:	fb03 5711 	mls	r7, r3, r1, r5
 8009292:	5dc7      	ldrb	r7, [r0, r7]
 8009294:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009298:	462f      	mov	r7, r5
 800929a:	42bb      	cmp	r3, r7
 800929c:	460d      	mov	r5, r1
 800929e:	d9f4      	bls.n	800928a <_printf_i+0x11a>
 80092a0:	2b08      	cmp	r3, #8
 80092a2:	d10b      	bne.n	80092bc <_printf_i+0x14c>
 80092a4:	6823      	ldr	r3, [r4, #0]
 80092a6:	07df      	lsls	r7, r3, #31
 80092a8:	d508      	bpl.n	80092bc <_printf_i+0x14c>
 80092aa:	6923      	ldr	r3, [r4, #16]
 80092ac:	6861      	ldr	r1, [r4, #4]
 80092ae:	4299      	cmp	r1, r3
 80092b0:	bfde      	ittt	le
 80092b2:	2330      	movle	r3, #48	; 0x30
 80092b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092b8:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80092bc:	1b92      	subs	r2, r2, r6
 80092be:	6122      	str	r2, [r4, #16]
 80092c0:	f8cd a000 	str.w	sl, [sp]
 80092c4:	464b      	mov	r3, r9
 80092c6:	aa03      	add	r2, sp, #12
 80092c8:	4621      	mov	r1, r4
 80092ca:	4640      	mov	r0, r8
 80092cc:	f7ff fee2 	bl	8009094 <_printf_common>
 80092d0:	3001      	adds	r0, #1
 80092d2:	d14c      	bne.n	800936e <_printf_i+0x1fe>
 80092d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092d8:	b004      	add	sp, #16
 80092da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092de:	4835      	ldr	r0, [pc, #212]	; (80093b4 <_printf_i+0x244>)
 80092e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80092e4:	6823      	ldr	r3, [r4, #0]
 80092e6:	680e      	ldr	r6, [r1, #0]
 80092e8:	061f      	lsls	r7, r3, #24
 80092ea:	f856 5b04 	ldr.w	r5, [r6], #4
 80092ee:	600e      	str	r6, [r1, #0]
 80092f0:	d514      	bpl.n	800931c <_printf_i+0x1ac>
 80092f2:	07d9      	lsls	r1, r3, #31
 80092f4:	bf44      	itt	mi
 80092f6:	f043 0320 	orrmi.w	r3, r3, #32
 80092fa:	6023      	strmi	r3, [r4, #0]
 80092fc:	b91d      	cbnz	r5, 8009306 <_printf_i+0x196>
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	f023 0320 	bic.w	r3, r3, #32
 8009304:	6023      	str	r3, [r4, #0]
 8009306:	2310      	movs	r3, #16
 8009308:	e7b0      	b.n	800926c <_printf_i+0xfc>
 800930a:	6823      	ldr	r3, [r4, #0]
 800930c:	f043 0320 	orr.w	r3, r3, #32
 8009310:	6023      	str	r3, [r4, #0]
 8009312:	2378      	movs	r3, #120	; 0x78
 8009314:	4828      	ldr	r0, [pc, #160]	; (80093b8 <_printf_i+0x248>)
 8009316:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800931a:	e7e3      	b.n	80092e4 <_printf_i+0x174>
 800931c:	065e      	lsls	r6, r3, #25
 800931e:	bf48      	it	mi
 8009320:	b2ad      	uxthmi	r5, r5
 8009322:	e7e6      	b.n	80092f2 <_printf_i+0x182>
 8009324:	4616      	mov	r6, r2
 8009326:	e7bb      	b.n	80092a0 <_printf_i+0x130>
 8009328:	680b      	ldr	r3, [r1, #0]
 800932a:	6826      	ldr	r6, [r4, #0]
 800932c:	6960      	ldr	r0, [r4, #20]
 800932e:	1d1d      	adds	r5, r3, #4
 8009330:	600d      	str	r5, [r1, #0]
 8009332:	0635      	lsls	r5, r6, #24
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	d501      	bpl.n	800933c <_printf_i+0x1cc>
 8009338:	6018      	str	r0, [r3, #0]
 800933a:	e002      	b.n	8009342 <_printf_i+0x1d2>
 800933c:	0671      	lsls	r1, r6, #25
 800933e:	d5fb      	bpl.n	8009338 <_printf_i+0x1c8>
 8009340:	8018      	strh	r0, [r3, #0]
 8009342:	2300      	movs	r3, #0
 8009344:	6123      	str	r3, [r4, #16]
 8009346:	4616      	mov	r6, r2
 8009348:	e7ba      	b.n	80092c0 <_printf_i+0x150>
 800934a:	680b      	ldr	r3, [r1, #0]
 800934c:	1d1a      	adds	r2, r3, #4
 800934e:	600a      	str	r2, [r1, #0]
 8009350:	681e      	ldr	r6, [r3, #0]
 8009352:	6862      	ldr	r2, [r4, #4]
 8009354:	2100      	movs	r1, #0
 8009356:	4630      	mov	r0, r6
 8009358:	f7f6 ff4a 	bl	80001f0 <memchr>
 800935c:	b108      	cbz	r0, 8009362 <_printf_i+0x1f2>
 800935e:	1b80      	subs	r0, r0, r6
 8009360:	6060      	str	r0, [r4, #4]
 8009362:	6863      	ldr	r3, [r4, #4]
 8009364:	6123      	str	r3, [r4, #16]
 8009366:	2300      	movs	r3, #0
 8009368:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800936c:	e7a8      	b.n	80092c0 <_printf_i+0x150>
 800936e:	6923      	ldr	r3, [r4, #16]
 8009370:	4632      	mov	r2, r6
 8009372:	4649      	mov	r1, r9
 8009374:	4640      	mov	r0, r8
 8009376:	47d0      	blx	sl
 8009378:	3001      	adds	r0, #1
 800937a:	d0ab      	beq.n	80092d4 <_printf_i+0x164>
 800937c:	6823      	ldr	r3, [r4, #0]
 800937e:	079b      	lsls	r3, r3, #30
 8009380:	d413      	bmi.n	80093aa <_printf_i+0x23a>
 8009382:	68e0      	ldr	r0, [r4, #12]
 8009384:	9b03      	ldr	r3, [sp, #12]
 8009386:	4298      	cmp	r0, r3
 8009388:	bfb8      	it	lt
 800938a:	4618      	movlt	r0, r3
 800938c:	e7a4      	b.n	80092d8 <_printf_i+0x168>
 800938e:	2301      	movs	r3, #1
 8009390:	4632      	mov	r2, r6
 8009392:	4649      	mov	r1, r9
 8009394:	4640      	mov	r0, r8
 8009396:	47d0      	blx	sl
 8009398:	3001      	adds	r0, #1
 800939a:	d09b      	beq.n	80092d4 <_printf_i+0x164>
 800939c:	3501      	adds	r5, #1
 800939e:	68e3      	ldr	r3, [r4, #12]
 80093a0:	9903      	ldr	r1, [sp, #12]
 80093a2:	1a5b      	subs	r3, r3, r1
 80093a4:	42ab      	cmp	r3, r5
 80093a6:	dcf2      	bgt.n	800938e <_printf_i+0x21e>
 80093a8:	e7eb      	b.n	8009382 <_printf_i+0x212>
 80093aa:	2500      	movs	r5, #0
 80093ac:	f104 0619 	add.w	r6, r4, #25
 80093b0:	e7f5      	b.n	800939e <_printf_i+0x22e>
 80093b2:	bf00      	nop
 80093b4:	080099bd 	.word	0x080099bd
 80093b8:	080099ce 	.word	0x080099ce

080093bc <_sbrk_r>:
 80093bc:	b538      	push	{r3, r4, r5, lr}
 80093be:	4d06      	ldr	r5, [pc, #24]	; (80093d8 <_sbrk_r+0x1c>)
 80093c0:	2300      	movs	r3, #0
 80093c2:	4604      	mov	r4, r0
 80093c4:	4608      	mov	r0, r1
 80093c6:	602b      	str	r3, [r5, #0]
 80093c8:	f7f9 f87e 	bl	80024c8 <_sbrk>
 80093cc:	1c43      	adds	r3, r0, #1
 80093ce:	d102      	bne.n	80093d6 <_sbrk_r+0x1a>
 80093d0:	682b      	ldr	r3, [r5, #0]
 80093d2:	b103      	cbz	r3, 80093d6 <_sbrk_r+0x1a>
 80093d4:	6023      	str	r3, [r4, #0]
 80093d6:	bd38      	pop	{r3, r4, r5, pc}
 80093d8:	20000828 	.word	0x20000828

080093dc <__sread>:
 80093dc:	b510      	push	{r4, lr}
 80093de:	460c      	mov	r4, r1
 80093e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093e4:	f000 f960 	bl	80096a8 <_read_r>
 80093e8:	2800      	cmp	r0, #0
 80093ea:	bfab      	itete	ge
 80093ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80093ee:	89a3      	ldrhlt	r3, [r4, #12]
 80093f0:	181b      	addge	r3, r3, r0
 80093f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80093f6:	bfac      	ite	ge
 80093f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80093fa:	81a3      	strhlt	r3, [r4, #12]
 80093fc:	bd10      	pop	{r4, pc}

080093fe <__swrite>:
 80093fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009402:	461f      	mov	r7, r3
 8009404:	898b      	ldrh	r3, [r1, #12]
 8009406:	05db      	lsls	r3, r3, #23
 8009408:	4605      	mov	r5, r0
 800940a:	460c      	mov	r4, r1
 800940c:	4616      	mov	r6, r2
 800940e:	d505      	bpl.n	800941c <__swrite+0x1e>
 8009410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009414:	2302      	movs	r3, #2
 8009416:	2200      	movs	r2, #0
 8009418:	f000 f928 	bl	800966c <_lseek_r>
 800941c:	89a3      	ldrh	r3, [r4, #12]
 800941e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009422:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009426:	81a3      	strh	r3, [r4, #12]
 8009428:	4632      	mov	r2, r6
 800942a:	463b      	mov	r3, r7
 800942c:	4628      	mov	r0, r5
 800942e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009432:	f000 b869 	b.w	8009508 <_write_r>

08009436 <__sseek>:
 8009436:	b510      	push	{r4, lr}
 8009438:	460c      	mov	r4, r1
 800943a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800943e:	f000 f915 	bl	800966c <_lseek_r>
 8009442:	1c43      	adds	r3, r0, #1
 8009444:	89a3      	ldrh	r3, [r4, #12]
 8009446:	bf15      	itete	ne
 8009448:	6560      	strne	r0, [r4, #84]	; 0x54
 800944a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800944e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009452:	81a3      	strheq	r3, [r4, #12]
 8009454:	bf18      	it	ne
 8009456:	81a3      	strhne	r3, [r4, #12]
 8009458:	bd10      	pop	{r4, pc}

0800945a <__sclose>:
 800945a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800945e:	f000 b8d3 	b.w	8009608 <_close_r>
	...

08009464 <__swbuf_r>:
 8009464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009466:	460e      	mov	r6, r1
 8009468:	4614      	mov	r4, r2
 800946a:	4605      	mov	r5, r0
 800946c:	b118      	cbz	r0, 8009476 <__swbuf_r+0x12>
 800946e:	6983      	ldr	r3, [r0, #24]
 8009470:	b90b      	cbnz	r3, 8009476 <__swbuf_r+0x12>
 8009472:	f7ff faff 	bl	8008a74 <__sinit>
 8009476:	4b21      	ldr	r3, [pc, #132]	; (80094fc <__swbuf_r+0x98>)
 8009478:	429c      	cmp	r4, r3
 800947a:	d12b      	bne.n	80094d4 <__swbuf_r+0x70>
 800947c:	686c      	ldr	r4, [r5, #4]
 800947e:	69a3      	ldr	r3, [r4, #24]
 8009480:	60a3      	str	r3, [r4, #8]
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	071a      	lsls	r2, r3, #28
 8009486:	d52f      	bpl.n	80094e8 <__swbuf_r+0x84>
 8009488:	6923      	ldr	r3, [r4, #16]
 800948a:	b36b      	cbz	r3, 80094e8 <__swbuf_r+0x84>
 800948c:	6923      	ldr	r3, [r4, #16]
 800948e:	6820      	ldr	r0, [r4, #0]
 8009490:	1ac0      	subs	r0, r0, r3
 8009492:	6963      	ldr	r3, [r4, #20]
 8009494:	b2f6      	uxtb	r6, r6
 8009496:	4283      	cmp	r3, r0
 8009498:	4637      	mov	r7, r6
 800949a:	dc04      	bgt.n	80094a6 <__swbuf_r+0x42>
 800949c:	4621      	mov	r1, r4
 800949e:	4628      	mov	r0, r5
 80094a0:	f7ff fa54 	bl	800894c <_fflush_r>
 80094a4:	bb30      	cbnz	r0, 80094f4 <__swbuf_r+0x90>
 80094a6:	68a3      	ldr	r3, [r4, #8]
 80094a8:	3b01      	subs	r3, #1
 80094aa:	60a3      	str	r3, [r4, #8]
 80094ac:	6823      	ldr	r3, [r4, #0]
 80094ae:	1c5a      	adds	r2, r3, #1
 80094b0:	6022      	str	r2, [r4, #0]
 80094b2:	701e      	strb	r6, [r3, #0]
 80094b4:	6963      	ldr	r3, [r4, #20]
 80094b6:	3001      	adds	r0, #1
 80094b8:	4283      	cmp	r3, r0
 80094ba:	d004      	beq.n	80094c6 <__swbuf_r+0x62>
 80094bc:	89a3      	ldrh	r3, [r4, #12]
 80094be:	07db      	lsls	r3, r3, #31
 80094c0:	d506      	bpl.n	80094d0 <__swbuf_r+0x6c>
 80094c2:	2e0a      	cmp	r6, #10
 80094c4:	d104      	bne.n	80094d0 <__swbuf_r+0x6c>
 80094c6:	4621      	mov	r1, r4
 80094c8:	4628      	mov	r0, r5
 80094ca:	f7ff fa3f 	bl	800894c <_fflush_r>
 80094ce:	b988      	cbnz	r0, 80094f4 <__swbuf_r+0x90>
 80094d0:	4638      	mov	r0, r7
 80094d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094d4:	4b0a      	ldr	r3, [pc, #40]	; (8009500 <__swbuf_r+0x9c>)
 80094d6:	429c      	cmp	r4, r3
 80094d8:	d101      	bne.n	80094de <__swbuf_r+0x7a>
 80094da:	68ac      	ldr	r4, [r5, #8]
 80094dc:	e7cf      	b.n	800947e <__swbuf_r+0x1a>
 80094de:	4b09      	ldr	r3, [pc, #36]	; (8009504 <__swbuf_r+0xa0>)
 80094e0:	429c      	cmp	r4, r3
 80094e2:	bf08      	it	eq
 80094e4:	68ec      	ldreq	r4, [r5, #12]
 80094e6:	e7ca      	b.n	800947e <__swbuf_r+0x1a>
 80094e8:	4621      	mov	r1, r4
 80094ea:	4628      	mov	r0, r5
 80094ec:	f000 f81e 	bl	800952c <__swsetup_r>
 80094f0:	2800      	cmp	r0, #0
 80094f2:	d0cb      	beq.n	800948c <__swbuf_r+0x28>
 80094f4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80094f8:	e7ea      	b.n	80094d0 <__swbuf_r+0x6c>
 80094fa:	bf00      	nop
 80094fc:	0800996c 	.word	0x0800996c
 8009500:	0800998c 	.word	0x0800998c
 8009504:	0800994c 	.word	0x0800994c

08009508 <_write_r>:
 8009508:	b538      	push	{r3, r4, r5, lr}
 800950a:	4d07      	ldr	r5, [pc, #28]	; (8009528 <_write_r+0x20>)
 800950c:	4604      	mov	r4, r0
 800950e:	4608      	mov	r0, r1
 8009510:	4611      	mov	r1, r2
 8009512:	2200      	movs	r2, #0
 8009514:	602a      	str	r2, [r5, #0]
 8009516:	461a      	mov	r2, r3
 8009518:	f7f8 fbaa 	bl	8001c70 <_write>
 800951c:	1c43      	adds	r3, r0, #1
 800951e:	d102      	bne.n	8009526 <_write_r+0x1e>
 8009520:	682b      	ldr	r3, [r5, #0]
 8009522:	b103      	cbz	r3, 8009526 <_write_r+0x1e>
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	bd38      	pop	{r3, r4, r5, pc}
 8009528:	20000828 	.word	0x20000828

0800952c <__swsetup_r>:
 800952c:	4b32      	ldr	r3, [pc, #200]	; (80095f8 <__swsetup_r+0xcc>)
 800952e:	b570      	push	{r4, r5, r6, lr}
 8009530:	681d      	ldr	r5, [r3, #0]
 8009532:	4606      	mov	r6, r0
 8009534:	460c      	mov	r4, r1
 8009536:	b125      	cbz	r5, 8009542 <__swsetup_r+0x16>
 8009538:	69ab      	ldr	r3, [r5, #24]
 800953a:	b913      	cbnz	r3, 8009542 <__swsetup_r+0x16>
 800953c:	4628      	mov	r0, r5
 800953e:	f7ff fa99 	bl	8008a74 <__sinit>
 8009542:	4b2e      	ldr	r3, [pc, #184]	; (80095fc <__swsetup_r+0xd0>)
 8009544:	429c      	cmp	r4, r3
 8009546:	d10f      	bne.n	8009568 <__swsetup_r+0x3c>
 8009548:	686c      	ldr	r4, [r5, #4]
 800954a:	89a3      	ldrh	r3, [r4, #12]
 800954c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009550:	0719      	lsls	r1, r3, #28
 8009552:	d42c      	bmi.n	80095ae <__swsetup_r+0x82>
 8009554:	06dd      	lsls	r5, r3, #27
 8009556:	d411      	bmi.n	800957c <__swsetup_r+0x50>
 8009558:	2309      	movs	r3, #9
 800955a:	6033      	str	r3, [r6, #0]
 800955c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009560:	81a3      	strh	r3, [r4, #12]
 8009562:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009566:	e03e      	b.n	80095e6 <__swsetup_r+0xba>
 8009568:	4b25      	ldr	r3, [pc, #148]	; (8009600 <__swsetup_r+0xd4>)
 800956a:	429c      	cmp	r4, r3
 800956c:	d101      	bne.n	8009572 <__swsetup_r+0x46>
 800956e:	68ac      	ldr	r4, [r5, #8]
 8009570:	e7eb      	b.n	800954a <__swsetup_r+0x1e>
 8009572:	4b24      	ldr	r3, [pc, #144]	; (8009604 <__swsetup_r+0xd8>)
 8009574:	429c      	cmp	r4, r3
 8009576:	bf08      	it	eq
 8009578:	68ec      	ldreq	r4, [r5, #12]
 800957a:	e7e6      	b.n	800954a <__swsetup_r+0x1e>
 800957c:	0758      	lsls	r0, r3, #29
 800957e:	d512      	bpl.n	80095a6 <__swsetup_r+0x7a>
 8009580:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009582:	b141      	cbz	r1, 8009596 <__swsetup_r+0x6a>
 8009584:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009588:	4299      	cmp	r1, r3
 800958a:	d002      	beq.n	8009592 <__swsetup_r+0x66>
 800958c:	4630      	mov	r0, r6
 800958e:	f7ff fb7d 	bl	8008c8c <_free_r>
 8009592:	2300      	movs	r3, #0
 8009594:	6363      	str	r3, [r4, #52]	; 0x34
 8009596:	89a3      	ldrh	r3, [r4, #12]
 8009598:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800959c:	81a3      	strh	r3, [r4, #12]
 800959e:	2300      	movs	r3, #0
 80095a0:	6063      	str	r3, [r4, #4]
 80095a2:	6923      	ldr	r3, [r4, #16]
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	89a3      	ldrh	r3, [r4, #12]
 80095a8:	f043 0308 	orr.w	r3, r3, #8
 80095ac:	81a3      	strh	r3, [r4, #12]
 80095ae:	6923      	ldr	r3, [r4, #16]
 80095b0:	b94b      	cbnz	r3, 80095c6 <__swsetup_r+0x9a>
 80095b2:	89a3      	ldrh	r3, [r4, #12]
 80095b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80095b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095bc:	d003      	beq.n	80095c6 <__swsetup_r+0x9a>
 80095be:	4621      	mov	r1, r4
 80095c0:	4630      	mov	r0, r6
 80095c2:	f7ff fb1b 	bl	8008bfc <__smakebuf_r>
 80095c6:	89a0      	ldrh	r0, [r4, #12]
 80095c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80095cc:	f010 0301 	ands.w	r3, r0, #1
 80095d0:	d00a      	beq.n	80095e8 <__swsetup_r+0xbc>
 80095d2:	2300      	movs	r3, #0
 80095d4:	60a3      	str	r3, [r4, #8]
 80095d6:	6963      	ldr	r3, [r4, #20]
 80095d8:	425b      	negs	r3, r3
 80095da:	61a3      	str	r3, [r4, #24]
 80095dc:	6923      	ldr	r3, [r4, #16]
 80095de:	b943      	cbnz	r3, 80095f2 <__swsetup_r+0xc6>
 80095e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80095e4:	d1ba      	bne.n	800955c <__swsetup_r+0x30>
 80095e6:	bd70      	pop	{r4, r5, r6, pc}
 80095e8:	0781      	lsls	r1, r0, #30
 80095ea:	bf58      	it	pl
 80095ec:	6963      	ldrpl	r3, [r4, #20]
 80095ee:	60a3      	str	r3, [r4, #8]
 80095f0:	e7f4      	b.n	80095dc <__swsetup_r+0xb0>
 80095f2:	2000      	movs	r0, #0
 80095f4:	e7f7      	b.n	80095e6 <__swsetup_r+0xba>
 80095f6:	bf00      	nop
 80095f8:	20000014 	.word	0x20000014
 80095fc:	0800996c 	.word	0x0800996c
 8009600:	0800998c 	.word	0x0800998c
 8009604:	0800994c 	.word	0x0800994c

08009608 <_close_r>:
 8009608:	b538      	push	{r3, r4, r5, lr}
 800960a:	4d06      	ldr	r5, [pc, #24]	; (8009624 <_close_r+0x1c>)
 800960c:	2300      	movs	r3, #0
 800960e:	4604      	mov	r4, r0
 8009610:	4608      	mov	r0, r1
 8009612:	602b      	str	r3, [r5, #0]
 8009614:	f7f8 fb58 	bl	8001cc8 <_close>
 8009618:	1c43      	adds	r3, r0, #1
 800961a:	d102      	bne.n	8009622 <_close_r+0x1a>
 800961c:	682b      	ldr	r3, [r5, #0]
 800961e:	b103      	cbz	r3, 8009622 <_close_r+0x1a>
 8009620:	6023      	str	r3, [r4, #0]
 8009622:	bd38      	pop	{r3, r4, r5, pc}
 8009624:	20000828 	.word	0x20000828

08009628 <_fstat_r>:
 8009628:	b538      	push	{r3, r4, r5, lr}
 800962a:	4d07      	ldr	r5, [pc, #28]	; (8009648 <_fstat_r+0x20>)
 800962c:	2300      	movs	r3, #0
 800962e:	4604      	mov	r4, r0
 8009630:	4608      	mov	r0, r1
 8009632:	4611      	mov	r1, r2
 8009634:	602b      	str	r3, [r5, #0]
 8009636:	f7f8 fb97 	bl	8001d68 <_fstat>
 800963a:	1c43      	adds	r3, r0, #1
 800963c:	d102      	bne.n	8009644 <_fstat_r+0x1c>
 800963e:	682b      	ldr	r3, [r5, #0]
 8009640:	b103      	cbz	r3, 8009644 <_fstat_r+0x1c>
 8009642:	6023      	str	r3, [r4, #0]
 8009644:	bd38      	pop	{r3, r4, r5, pc}
 8009646:	bf00      	nop
 8009648:	20000828 	.word	0x20000828

0800964c <_isatty_r>:
 800964c:	b538      	push	{r3, r4, r5, lr}
 800964e:	4d06      	ldr	r5, [pc, #24]	; (8009668 <_isatty_r+0x1c>)
 8009650:	2300      	movs	r3, #0
 8009652:	4604      	mov	r4, r0
 8009654:	4608      	mov	r0, r1
 8009656:	602b      	str	r3, [r5, #0]
 8009658:	f7f8 faf4 	bl	8001c44 <_isatty>
 800965c:	1c43      	adds	r3, r0, #1
 800965e:	d102      	bne.n	8009666 <_isatty_r+0x1a>
 8009660:	682b      	ldr	r3, [r5, #0]
 8009662:	b103      	cbz	r3, 8009666 <_isatty_r+0x1a>
 8009664:	6023      	str	r3, [r4, #0]
 8009666:	bd38      	pop	{r3, r4, r5, pc}
 8009668:	20000828 	.word	0x20000828

0800966c <_lseek_r>:
 800966c:	b538      	push	{r3, r4, r5, lr}
 800966e:	4d07      	ldr	r5, [pc, #28]	; (800968c <_lseek_r+0x20>)
 8009670:	4604      	mov	r4, r0
 8009672:	4608      	mov	r0, r1
 8009674:	4611      	mov	r1, r2
 8009676:	2200      	movs	r2, #0
 8009678:	602a      	str	r2, [r5, #0]
 800967a:	461a      	mov	r2, r3
 800967c:	f7f8 fb3b 	bl	8001cf6 <_lseek>
 8009680:	1c43      	adds	r3, r0, #1
 8009682:	d102      	bne.n	800968a <_lseek_r+0x1e>
 8009684:	682b      	ldr	r3, [r5, #0]
 8009686:	b103      	cbz	r3, 800968a <_lseek_r+0x1e>
 8009688:	6023      	str	r3, [r4, #0]
 800968a:	bd38      	pop	{r3, r4, r5, pc}
 800968c:	20000828 	.word	0x20000828

08009690 <__malloc_lock>:
 8009690:	4801      	ldr	r0, [pc, #4]	; (8009698 <__malloc_lock+0x8>)
 8009692:	f7ff ba8d 	b.w	8008bb0 <__retarget_lock_acquire_recursive>
 8009696:	bf00      	nop
 8009698:	20000820 	.word	0x20000820

0800969c <__malloc_unlock>:
 800969c:	4801      	ldr	r0, [pc, #4]	; (80096a4 <__malloc_unlock+0x8>)
 800969e:	f7ff ba88 	b.w	8008bb2 <__retarget_lock_release_recursive>
 80096a2:	bf00      	nop
 80096a4:	20000820 	.word	0x20000820

080096a8 <_read_r>:
 80096a8:	b538      	push	{r3, r4, r5, lr}
 80096aa:	4d07      	ldr	r5, [pc, #28]	; (80096c8 <_read_r+0x20>)
 80096ac:	4604      	mov	r4, r0
 80096ae:	4608      	mov	r0, r1
 80096b0:	4611      	mov	r1, r2
 80096b2:	2200      	movs	r2, #0
 80096b4:	602a      	str	r2, [r5, #0]
 80096b6:	461a      	mov	r2, r3
 80096b8:	f7f8 fb2e 	bl	8001d18 <_read>
 80096bc:	1c43      	adds	r3, r0, #1
 80096be:	d102      	bne.n	80096c6 <_read_r+0x1e>
 80096c0:	682b      	ldr	r3, [r5, #0]
 80096c2:	b103      	cbz	r3, 80096c6 <_read_r+0x1e>
 80096c4:	6023      	str	r3, [r4, #0]
 80096c6:	bd38      	pop	{r3, r4, r5, pc}
 80096c8:	20000828 	.word	0x20000828

080096cc <sqrt>:
 80096cc:	b538      	push	{r3, r4, r5, lr}
 80096ce:	ed2d 8b02 	vpush	{d8}
 80096d2:	ec55 4b10 	vmov	r4, r5, d0
 80096d6:	f000 f82d 	bl	8009734 <__ieee754_sqrt>
 80096da:	4b15      	ldr	r3, [pc, #84]	; (8009730 <sqrt+0x64>)
 80096dc:	eeb0 8a40 	vmov.f32	s16, s0
 80096e0:	eef0 8a60 	vmov.f32	s17, s1
 80096e4:	f993 3000 	ldrsb.w	r3, [r3]
 80096e8:	3301      	adds	r3, #1
 80096ea:	d019      	beq.n	8009720 <sqrt+0x54>
 80096ec:	4622      	mov	r2, r4
 80096ee:	462b      	mov	r3, r5
 80096f0:	4620      	mov	r0, r4
 80096f2:	4629      	mov	r1, r5
 80096f4:	f7f7 fa22 	bl	8000b3c <__aeabi_dcmpun>
 80096f8:	b990      	cbnz	r0, 8009720 <sqrt+0x54>
 80096fa:	2200      	movs	r2, #0
 80096fc:	2300      	movs	r3, #0
 80096fe:	4620      	mov	r0, r4
 8009700:	4629      	mov	r1, r5
 8009702:	f7f7 f9f3 	bl	8000aec <__aeabi_dcmplt>
 8009706:	b158      	cbz	r0, 8009720 <sqrt+0x54>
 8009708:	f7fe ff8a 	bl	8008620 <__errno>
 800970c:	2321      	movs	r3, #33	; 0x21
 800970e:	6003      	str	r3, [r0, #0]
 8009710:	2200      	movs	r2, #0
 8009712:	2300      	movs	r3, #0
 8009714:	4610      	mov	r0, r2
 8009716:	4619      	mov	r1, r3
 8009718:	f7f7 f8a0 	bl	800085c <__aeabi_ddiv>
 800971c:	ec41 0b18 	vmov	d8, r0, r1
 8009720:	eeb0 0a48 	vmov.f32	s0, s16
 8009724:	eef0 0a68 	vmov.f32	s1, s17
 8009728:	ecbd 8b02 	vpop	{d8}
 800972c:	bd38      	pop	{r3, r4, r5, pc}
 800972e:	bf00      	nop
 8009730:	20000078 	.word	0x20000078

08009734 <__ieee754_sqrt>:
 8009734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009738:	ec55 4b10 	vmov	r4, r5, d0
 800973c:	4e56      	ldr	r6, [pc, #344]	; (8009898 <__ieee754_sqrt+0x164>)
 800973e:	43ae      	bics	r6, r5
 8009740:	ee10 0a10 	vmov	r0, s0
 8009744:	ee10 3a10 	vmov	r3, s0
 8009748:	4629      	mov	r1, r5
 800974a:	462a      	mov	r2, r5
 800974c:	d110      	bne.n	8009770 <__ieee754_sqrt+0x3c>
 800974e:	ee10 2a10 	vmov	r2, s0
 8009752:	462b      	mov	r3, r5
 8009754:	f7f6 ff58 	bl	8000608 <__aeabi_dmul>
 8009758:	4602      	mov	r2, r0
 800975a:	460b      	mov	r3, r1
 800975c:	4620      	mov	r0, r4
 800975e:	4629      	mov	r1, r5
 8009760:	f7f6 fd9c 	bl	800029c <__adddf3>
 8009764:	4604      	mov	r4, r0
 8009766:	460d      	mov	r5, r1
 8009768:	ec45 4b10 	vmov	d0, r4, r5
 800976c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009770:	2d00      	cmp	r5, #0
 8009772:	dc10      	bgt.n	8009796 <__ieee754_sqrt+0x62>
 8009774:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009778:	4330      	orrs	r0, r6
 800977a:	d0f5      	beq.n	8009768 <__ieee754_sqrt+0x34>
 800977c:	b15d      	cbz	r5, 8009796 <__ieee754_sqrt+0x62>
 800977e:	ee10 2a10 	vmov	r2, s0
 8009782:	462b      	mov	r3, r5
 8009784:	ee10 0a10 	vmov	r0, s0
 8009788:	f7f6 fd86 	bl	8000298 <__aeabi_dsub>
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	f7f7 f864 	bl	800085c <__aeabi_ddiv>
 8009794:	e7e6      	b.n	8009764 <__ieee754_sqrt+0x30>
 8009796:	1509      	asrs	r1, r1, #20
 8009798:	d076      	beq.n	8009888 <__ieee754_sqrt+0x154>
 800979a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800979e:	07ce      	lsls	r6, r1, #31
 80097a0:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80097a4:	bf5e      	ittt	pl
 80097a6:	0fda      	lsrpl	r2, r3, #31
 80097a8:	005b      	lslpl	r3, r3, #1
 80097aa:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80097ae:	0fda      	lsrs	r2, r3, #31
 80097b0:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80097b4:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80097b8:	2000      	movs	r0, #0
 80097ba:	106d      	asrs	r5, r5, #1
 80097bc:	005b      	lsls	r3, r3, #1
 80097be:	f04f 0e16 	mov.w	lr, #22
 80097c2:	4684      	mov	ip, r0
 80097c4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80097c8:	eb0c 0401 	add.w	r4, ip, r1
 80097cc:	4294      	cmp	r4, r2
 80097ce:	bfde      	ittt	le
 80097d0:	1b12      	suble	r2, r2, r4
 80097d2:	eb04 0c01 	addle.w	ip, r4, r1
 80097d6:	1840      	addle	r0, r0, r1
 80097d8:	0052      	lsls	r2, r2, #1
 80097da:	f1be 0e01 	subs.w	lr, lr, #1
 80097de:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80097e2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80097e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80097ea:	d1ed      	bne.n	80097c8 <__ieee754_sqrt+0x94>
 80097ec:	4671      	mov	r1, lr
 80097ee:	2720      	movs	r7, #32
 80097f0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80097f4:	4562      	cmp	r2, ip
 80097f6:	eb04 060e 	add.w	r6, r4, lr
 80097fa:	dc02      	bgt.n	8009802 <__ieee754_sqrt+0xce>
 80097fc:	d113      	bne.n	8009826 <__ieee754_sqrt+0xf2>
 80097fe:	429e      	cmp	r6, r3
 8009800:	d811      	bhi.n	8009826 <__ieee754_sqrt+0xf2>
 8009802:	2e00      	cmp	r6, #0
 8009804:	eb06 0e04 	add.w	lr, r6, r4
 8009808:	da43      	bge.n	8009892 <__ieee754_sqrt+0x15e>
 800980a:	f1be 0f00 	cmp.w	lr, #0
 800980e:	db40      	blt.n	8009892 <__ieee754_sqrt+0x15e>
 8009810:	f10c 0801 	add.w	r8, ip, #1
 8009814:	eba2 020c 	sub.w	r2, r2, ip
 8009818:	429e      	cmp	r6, r3
 800981a:	bf88      	it	hi
 800981c:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8009820:	1b9b      	subs	r3, r3, r6
 8009822:	4421      	add	r1, r4
 8009824:	46c4      	mov	ip, r8
 8009826:	0052      	lsls	r2, r2, #1
 8009828:	3f01      	subs	r7, #1
 800982a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800982e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009832:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009836:	d1dd      	bne.n	80097f4 <__ieee754_sqrt+0xc0>
 8009838:	4313      	orrs	r3, r2
 800983a:	d006      	beq.n	800984a <__ieee754_sqrt+0x116>
 800983c:	1c4c      	adds	r4, r1, #1
 800983e:	bf13      	iteet	ne
 8009840:	3101      	addne	r1, #1
 8009842:	3001      	addeq	r0, #1
 8009844:	4639      	moveq	r1, r7
 8009846:	f021 0101 	bicne.w	r1, r1, #1
 800984a:	1043      	asrs	r3, r0, #1
 800984c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009850:	0849      	lsrs	r1, r1, #1
 8009852:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009856:	07c2      	lsls	r2, r0, #31
 8009858:	bf48      	it	mi
 800985a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800985e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8009862:	460c      	mov	r4, r1
 8009864:	463d      	mov	r5, r7
 8009866:	e77f      	b.n	8009768 <__ieee754_sqrt+0x34>
 8009868:	0ada      	lsrs	r2, r3, #11
 800986a:	3815      	subs	r0, #21
 800986c:	055b      	lsls	r3, r3, #21
 800986e:	2a00      	cmp	r2, #0
 8009870:	d0fa      	beq.n	8009868 <__ieee754_sqrt+0x134>
 8009872:	02d7      	lsls	r7, r2, #11
 8009874:	d50a      	bpl.n	800988c <__ieee754_sqrt+0x158>
 8009876:	f1c1 0420 	rsb	r4, r1, #32
 800987a:	fa23 f404 	lsr.w	r4, r3, r4
 800987e:	1e4d      	subs	r5, r1, #1
 8009880:	408b      	lsls	r3, r1
 8009882:	4322      	orrs	r2, r4
 8009884:	1b41      	subs	r1, r0, r5
 8009886:	e788      	b.n	800979a <__ieee754_sqrt+0x66>
 8009888:	4608      	mov	r0, r1
 800988a:	e7f0      	b.n	800986e <__ieee754_sqrt+0x13a>
 800988c:	0052      	lsls	r2, r2, #1
 800988e:	3101      	adds	r1, #1
 8009890:	e7ef      	b.n	8009872 <__ieee754_sqrt+0x13e>
 8009892:	46e0      	mov	r8, ip
 8009894:	e7be      	b.n	8009814 <__ieee754_sqrt+0xe0>
 8009896:	bf00      	nop
 8009898:	7ff00000 	.word	0x7ff00000

0800989c <_init>:
 800989c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800989e:	bf00      	nop
 80098a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098a2:	bc08      	pop	{r3}
 80098a4:	469e      	mov	lr, r3
 80098a6:	4770      	bx	lr

080098a8 <_fini>:
 80098a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098aa:	bf00      	nop
 80098ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098ae:	bc08      	pop	{r3}
 80098b0:	469e      	mov	lr, r3
 80098b2:	4770      	bx	lr
