set ::env(PROJECT_NAME) simple_spi
set ::env(DESIGN_TOP) simple_spi_top
set ::env(DESIGN_DIR) RTL_Benchmark/interface/simple_spi/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/interface/simple_spi/rtl/verilog/simple_spi_top.v
set ::env(CLOCK_PORT) clk_i
