# SETTINGS ../simusched tareas.tsk 3 1 2 SchedRR 3 2 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
UNBLOCK 4 1
CPU 4 0 0
CPU 4 3 1
CPU 4 2 2
BLOCK 5 0
# CONTEXT CPU 0 5
CPU 5 3 1
CPU 5 2 2
BLOCK 6 3
UNBLOCK 6 0
CPU 6 4 0
# CONTEXT CPU 1 6
CPU 6 2 2
UNBLOCK 7 3
# CONTEXT CPU 0 7
CPU 7 5 1
CPU 7 2 2
CPU 8 6 0
# CONTEXT CPU 1 8
CPU 8 2 2
BLOCK 9 2
CPU 9 6 0
CPU 9 7 1
# CONTEXT CPU 2 9
UNBLOCK 10 2
CPU 10 6 0
CPU 10 7 1
CPU 10 8 2
CPU 11 6 0
CPU 11 7 1
# CONTEXT CPU 2 11
BLOCK 12 7
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
CPU 12 9 2
UNBLOCK 13 7
CPU 13 10 0
CPU 13 11 1
CPU 13 9 2
BLOCK 14 10
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14 9 2
UNBLOCK 15 10
CPU 15 12 0
CPU 15 13 1
CPU 15 9 2
CPU 16 12 0
CPU 16 13 1
CPU 16 9 2
BLOCK 17 12
BLOCK 17 9
# CONTEXT CPU 0 17
CPU 17 13 1
# CONTEXT CPU 2 17
BLOCK 18 13
UNBLOCK 18 9
UNBLOCK 18 12
CPU 18 14 0
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
BLOCK 19 14
UNBLOCK 19 13
# CONTEXT CPU 0 19
# CONTEXT CPU 1 19
# CONTEXT CPU 2 19
UNBLOCK 20 14
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 1 2
# CONTEXT CPU 0 21
CPU 21 0 1
CPU 21 1 2
CPU 22 3 0
# CONTEXT CPU 1 22
CPU 22 1 2
CPU 23 3 0
# CONTEXT CPU 1 23
CPU 23 1 2
CPU 24 3 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
# CONTEXT CPU 0 25
CPU 25 4 1
# CONTEXT CPU 2 25
# CONTEXT CPU 0 26
CPU 26 4 1
# CONTEXT CPU 2 26
# CONTEXT CPU 0 27
CPU 27 4 1
CPU 27 5 2
CPU 28 2 0
# CONTEXT CPU 1 28
CPU 28 5 2
EXIT 29 2 0
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 5 2
CPU 30 6 0
# CONTEXT CPU 1 30
CPU 30 5 2
BLOCK 31 6
# CONTEXT CPU 0 31
CPU 31 8 1
CPU 31 5 2
BLOCK 32 8
UNBLOCK 32 6
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 5 2
BLOCK 33 5
UNBLOCK 33 8
# CONTEXT CPU 0 33
CPU 33 11 1
# CONTEXT CPU 2 33
UNBLOCK 34 5
CPU 34 7 0
CPU 34 11 1
# CONTEXT CPU 2 34
BLOCK 35 11
CPU 35 7 0
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
UNBLOCK 36 11
CPU 36 7 0
# CONTEXT CPU 1 36
CPU 36 10 2
CPU 37 7 0
# CONTEXT CPU 1 37
CPU 37 10 2
# CONTEXT CPU 0 38
CPU 38 9 1
CPU 38 10 2
BLOCK 39 10
CPU 39 12 0
CPU 39 9 1
# CONTEXT CPU 2 39
BLOCK 40 9
UNBLOCK 40 10
CPU 40 12 0
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
UNBLOCK 41 9
CPU 41 12 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
BLOCK 42 12
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42 13 2
UNBLOCK 43 12
# CONTEXT CPU 0 43
CPU 43 14 1
# CONTEXT CPU 2 43
BLOCK 44 14
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
CPU 44 1 2
UNBLOCK 45 14
CPU 45 0 0
# CONTEXT CPU 1 45
CPU 45 1 2
CPU 46 0 0
# CONTEXT CPU 1 46
CPU 46 1 2
EXIT 47 1 2
# CONTEXT CPU 0 47
CPU 47 3 1
# CONTEXT CPU 2 47
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 0 49
CPU 49 8 1
# CONTEXT CPU 2 49
CPU 50 4 0
CPU 50 8 1
CPU 50 6 2
BLOCK 51 4
BLOCK 51 8
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 6 2
UNBLOCK 52 4
UNBLOCK 52 8
# CONTEXT CPU 0 52
CPU 52 11 1
CPU 52 6 2
BLOCK 53 11
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
CPU 53 6 2
EXIT 54 6 2
UNBLOCK 54 11
CPU 54 5 0
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
CPU 55 5 0
# CONTEXT CPU 1 55
CPU 55 10 2
EXIT 56 5 0
# CONTEXT CPU 0 56
CPU 56 7 1
CPU 56 10 2
# CONTEXT CPU 0 57
CPU 57 7 1
CPU 57 10 2
EXIT 58 7 1
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
CPU 58 10 2
CPU 59 9 0
# CONTEXT CPU 1 59
CPU 59 10 2
EXIT 60 10 2
CPU 60 9 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
EXIT 61 9 0
# CONTEXT CPU 0 61
CPU 61 12 1
CPU 61 13 2
BLOCK 62 13
# CONTEXT CPU 0 62
CPU 62 12 1
# CONTEXT CPU 2 62
BLOCK 63 12
UNBLOCK 63 13
# CONTEXT CPU 0 63
# CONTEXT CPU 1 63
# CONTEXT CPU 2 63
UNBLOCK 64 12
CPU 64 14 0
CPU 64 3 1
# CONTEXT CPU 2 64
BLOCK 65 14
# CONTEXT CPU 0 65
CPU 65 3 1
CPU 65 0 2
UNBLOCK 66 14
CPU 66 4 0
# CONTEXT CPU 1 66
CPU 66 0 2
EXIT 67 0 2
CPU 67 4 0
CPU 67 8 1
# CONTEXT CPU 2 67
CPU 68 4 0
CPU 68 8 1
# CONTEXT CPU 2 68
CPU 69 4 0
CPU 69 8 1
# CONTEXT CPU 2 69
EXIT 70 4 0
# CONTEXT CPU 0 70
# CONTEXT CPU 1 70
CPU 70 11 2
# CONTEXT CPU 0 71
CPU 71 12 1
CPU 71 11 2
BLOCK 72 12
# CONTEXT CPU 0 72
# CONTEXT CPU 1 72
CPU 72 11 2
UNBLOCK 73 12
CPU 73 13 0
# CONTEXT CPU 1 73
CPU 73 11 2
BLOCK 74 13
# CONTEXT CPU 0 74
# CONTEXT CPU 1 74
CPU 74 11 2
EXIT 75 11 2
UNBLOCK 75 13
# CONTEXT CPU 0 75
CPU 75 14 1
# CONTEXT CPU 2 75
BLOCK 76 14
# CONTEXT CPU 0 76
# CONTEXT CPU 1 76
# CONTEXT CPU 2 76
UNBLOCK 77 14
CPU 77 3 0
CPU 77 12 1
# CONTEXT CPU 2 77
EXIT 78 3 0
EXIT 78 12 1
# CONTEXT CPU 0 78
# CONTEXT CPU 1 78
CPU 78 8 2
CPU 79 13 0
CPU 79 14 1
CPU 79 8 2
BLOCK 80 14
EXIT 80 8 2
CPU 80 13 0
CPU 80 -1 1
CPU 80 -1 2
BLOCK 81 13
UNBLOCK 81 14
# CONTEXT CPU 0 81
CPU 81 -1 1
CPU 81 -1 2
UNBLOCK 82 13
# CONTEXT CPU 0 82
# CONTEXT CPU 1 82
CPU 82 -1 2
# CONTEXT CPU 0 83
# CONTEXT CPU 1 83
CPU 83 -1 2
CPU 84 14 0
# CONTEXT CPU 1 84
CPU 84 -1 2
BLOCK 85 14
CPU 85 -1 0
CPU 85 13 1
CPU 85 -1 2
EXIT 86 13 1
UNBLOCK 86 14
# CONTEXT CPU 0 86
CPU 86 -1 1
CPU 86 -1 2
CPU 87 14 0
CPU 87 -1 1
CPU 87 -1 2
BLOCK 88 14
CPU 88 -1 0
CPU 88 -1 1
CPU 88 -1 2
UNBLOCK 89 14
# CONTEXT CPU 0 89
CPU 89 -1 1
CPU 89 -1 2
CPU 90 14 0
CPU 90 -1 1
CPU 90 -1 2
BLOCK 91 14
CPU 91 -1 0
CPU 91 -1 1
CPU 91 -1 2
UNBLOCK 92 14
# CONTEXT CPU 0 92
CPU 92 -1 1
CPU 92 -1 2
CPU 93 14 0
CPU 93 -1 1
CPU 93 -1 2
EXIT 94 14 0
CPU 94 -1 0
CPU 94 -1 1
CPU 94 -1 2
