
---------- Begin Simulation Statistics ----------
final_tick                               313963894500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 381815                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830796                       # Number of bytes of host memory used
host_op_rate                                   445117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   261.91                       # Real time elapsed on the host
host_tick_rate                             1198758927                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     116579386                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.313964                       # Number of seconds simulated
sim_ticks                                313963894500                       # Number of ticks simulated
system.cpu.Branches                            617665                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     116579386                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    26379852                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13521299                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         47937                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   150327625                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            44                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        627927789                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  627927789                       # Number of busy cycles
system.cpu.num_cc_register_reads              3088203                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            50308801                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       616804                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    853                       # Number of float alu accesses
system.cpu.num_fp_insts                           853                       # number of float instructions
system.cpu.num_fp_register_reads                 1341                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 586                       # number of times the floating registers were written
system.cpu.num_func_calls                         650                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             116602674                       # Number of integer alu accesses
system.cpu.num_int_insts                    116602674                       # number of integer instructions
system.cpu.num_int_register_reads           235090702                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102463889                       # number of times the integer registers were written
system.cpu.num_load_insts                    26379843                       # Number of load instructions
system.cpu.num_mem_refs                      39901141                       # number of memory refs
system.cpu.num_store_insts                   13521298                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   159      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  76701431     65.78%     65.78% # Class of executed instruction
system.cpu.op_class::IntMult                       26      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                      150      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      146      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                     208      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     65.78% # Class of executed instruction
system.cpu.op_class::MemRead                 26379750     22.62%     88.40% # Class of executed instruction
system.cpu.op_class::MemWrite                13521127     11.60%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  93      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                171      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  116603352                       # Class of executed instruction
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1500915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3035073                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1531639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          475                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3065800                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            475                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                572                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1500845                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1533586                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1533586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           572                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4569231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4569231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4569231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    194240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    194240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194240192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1534158                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1534158    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1534158                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9038455500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8077809750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3032413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1533586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1533586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           481                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           94                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4598992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4599961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    196175872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196207104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1501390                       # Total snoops (count)
system.tol2bus.snoopTraffic                  96054080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3035551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012521                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3035075     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    476      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3035551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3064475000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2300520000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            721500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.demand_misses::.cpu.inst                480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1533678                       # number of demand (read+write) misses
system.l2.demand_misses::total                1534158                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               480                       # number of overall misses
system.l2.overall_misses::.cpu.data           1533678                       # number of overall misses
system.l2.overall_misses::total               1534158                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36437000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 121421381500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     121457818500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36437000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 121421381500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    121457818500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1533680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1534161                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1533680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1534161                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75910.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79170.061447                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79169.041585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75910.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79170.061447                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79169.041585                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1500845                       # number of writebacks
system.l2.writebacks::total                   1500845                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1533678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1534158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1533678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1534158                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31637000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 106084601500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106116238500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31637000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 106084601500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 106116238500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65910.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69170.061447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69169.041585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65910.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69170.061447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69169.041585                       # average overall mshr miss latency
system.l2.replacements                        1501390                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1531568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1531568                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1531568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1531568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1533586                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1533586                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 121413707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  121413707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1533586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1533586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79169.806584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79169.806584                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1533586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1533586                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 106077847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 106077847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69169.806584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69169.806584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36437000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36437000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75910.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75910.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31637000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31637000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65910.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65910.416667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7674500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7674500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            94                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.978723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83418.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83418.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6754500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6754500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.978723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73418.478261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73418.478261                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32428.849423                       # Cycle average of tags in use
system.l2.tags.total_refs                     3065799                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1534158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998359                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.930361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32421.919062                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989650                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4599957                       # Number of tag accesses
system.l2.tags.data_accesses                  4599957                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          30720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       98155392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           98186112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     96054080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        96054080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1533678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1534158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1500845                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1500845                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             97846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         312632738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             312730584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        97846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            97846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305939892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305939892                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305939892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            97846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        312632738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            618670476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1500845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1533678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000157280500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        83446                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        83446                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4585189                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1421873                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1534158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1500845                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1534158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1500845                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             95953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             95892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             95935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             95896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             95889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             95874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             95930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             95909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             95943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            95833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            95871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            95840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            95816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93824                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14810354750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7670790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43575817250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9653.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28403.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1354480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1332426                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1534158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1500845                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1534158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  82652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  82654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  83834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  83446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       348081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    558.028459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   371.735915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.765904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17680      5.08%      5.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124095     35.65%     40.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15288      4.39%     45.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14537      4.18%     49.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12827      3.69%     52.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13153      3.78%     56.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13539      3.89%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13543      3.89%     64.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       123419     35.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       348081                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        83446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.385039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.988380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.062990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        83445    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         83446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        83446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.985643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.984385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.205992                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              792      0.95%      0.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%      0.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            82264     98.58%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              388      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         83446                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               98186112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                96053120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                98186112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             96054080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       312.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       305.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    312.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    305.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  313963791500                       # Total gap between requests
system.mem_ctrls.avgGap                     103447.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     98155392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     96053120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 97845.645751473494                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 312632738.093392431736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 305936834.402466595173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1533678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1500845                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12040000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  43563777250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7318824312000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25083.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28404.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4876469.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1243016880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            660671550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5475551760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3916012680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24783514080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      73430124600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      58726241280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       168235132830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.842292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 150579230750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10483720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 152900943750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1242288600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            660292050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5478336360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3918304260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24783514080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      73284291240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      58849048320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168216074910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.781591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 150891301000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10483720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 152588873500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    150327144                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        150327144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    150327144                       # number of overall hits
system.cpu.icache.overall_hits::total       150327144                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          481                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            481                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          481                       # number of overall misses
system.cpu.icache.overall_misses::total           481                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37651500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37651500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37651500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37651500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    150327625                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    150327625                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    150327625                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    150327625                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78277.546778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78277.546778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78277.546778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78277.546778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          481                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          481                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37170500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37170500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77277.546778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77277.546778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77277.546778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77277.546778                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    150327144                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       150327144                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          481                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           481                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37651500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37651500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    150327625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    150327625                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78277.546778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78277.546778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37170500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37170500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77277.546778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77277.546778                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           473.942064                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           150327625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               481                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          312531.444906                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   473.942064                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.231417                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.231417                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.231445                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         300655731                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        300655731                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     38343505                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         38343505                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     38343505                       # number of overall hits
system.cpu.dcache.overall_hits::total        38343505                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1533680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1533680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1533680                       # number of overall misses
system.cpu.dcache.overall_misses::total       1533680                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 125255602500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 125255602500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 125255602500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 125255602500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39877185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39877185                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39877185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39877185                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038460                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038460                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038460                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038460                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81669.971898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81669.971898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81669.971898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81669.971898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1531568                       # number of writebacks
system.cpu.dcache.writebacks::total           1531568                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      1533680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1533680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1533680                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1533680                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 123721922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 123721922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 123721922500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 123721922500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.038460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038460                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80669.971898                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80669.971898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80669.971898                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80669.971898                       # average overall mshr miss latency
system.cpu.dcache.replacements                1531632                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26379758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26379758                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7930500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7930500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26379852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26379852                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84367.021277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84367.021277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7836500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7836500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83367.021277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83367.021277                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11963747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11963747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1533586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1533586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 125247672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 125247672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13497333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13497333                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113621                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81669.806584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81669.806584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1533586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1533586                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 123714086000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 123714086000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113621                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80669.806584                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80669.806584                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.334385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            39877185                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1533680                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.000981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.334385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999187                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999187                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1558                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          81288050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         81288050                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 313963894500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 313963894500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
