<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<part_info part_name="xcvu19p-fsvb3824-2-e">
	<pins>

		<!-- clocks -->
		<pin index="0" name="CLK_DDRB_F2_N" loc="BW44"/>
		<pin index="1" name="CLK_DDRB_F2_P" loc="BV44"/>
		<pin index="2" name="CLK_DDRA_F2_N" loc="C48"/>
		<pin index="3" name="CLK_DDRA_F2_P" loc="C47"/>

		<pin index="4" name="CLK_QSFPA1_N" loc="AU14"/>
		<pin index="5" name="CLK_QSFPA1_P" loc="AU15"/>
		<pin index="6" name="CLK_QSFPA2_N" loc="BJ15"/>
		<pin index="7" name="CLK_QSFPA2_P" loc="AU15"/>

		<pin index="8" name="CLK0_FPGA2_N" loc="R17" iostandard="LVDS_25"/>
		<pin index="9" name="CLK0_FPGA2_P" loc="R18" iostandard="LVDS_25"/>
		<pin index="10" name="CLK1_FPGA2_N" loc="T58" iostandard="LVDS"/>
		<pin index="11" name="CLK1_FPGA2_P" loc="T57" iostandard="LVDS"/>
		<pin index="12" name="CLK2_FPGA2_N" loc="BY35" iostandard="LVDS"/>
		<pin index="13" name="CLK2_FPGA2_P" loc="BW35" iostandard="LVDS"/>
		<pin index="14" name="CLK3_FPGA2_N" loc="BR58" iostandard="LVDS"/>
		<pin index="15" name="CLK3_FPGA2_P" loc="BR57" iostandard="LVDS"/>
		<pin index="16" name="CLK4_FPGA2_N" loc="T17" iostandard="LVDS_25"/>
		<pin index="17" name="CLK4_FPGA2_P" loc="T18" iostandard="LVDS_25"/>
		<pin index="18" name="CLK5_FPGA2_N" loc="R59" iostandard="LVDS"/>
		<pin index="19" name="CLK5_FPGA2_P" loc="R58" iostandard="LVDS"/>
		<pin index="20" name="CLK6_FPGA2_N" loc="AP61" iostandard="LVDS"/>
		<pin index="21" name="CLK6_FPGA2_P" loc="AP60" iostandard="LVDS"/>
		<pin index="22" name="CLK7_FPGA2_N" loc="BU55" iostandard="LVDS"/>
		<pin index="23" name="CLK7_FPGA2_P" loc="BT55" iostandard="LVDS"/>
		<pin index="24" name="CLK8_FPGA2_N" loc="BL17" iostandard="LVDS_25"/>
		<pin index="25" name="CLK8_FPGA2_P" loc="BK18" iostandard="LVDS_25"/>
		<pin index="26" name="CLK9_FPGA2_N" loc="AN61" iostandard="LVDS"/>
		<pin index="27" name="CLK9_FPGA2_P" loc="AM61" iostandard="LVDS"/>
		<pin index="28" name="CLK10_FPGA2_N" loc="BM23" iostandard="LVDS"/>
		<pin index="29" name="CLK10_FPGA2_P" loc="BL23" iostandard="LVDS"/>
		<pin index="30" name="CLK11_FPGA2_N" loc="BL22" iostandard="LVDS"/>
		<pin index="31" name="CLK11_FPGA2_P" loc="BK22" iostandard="LVDS"/>

		<pin index="36" name="CLK_BP_REF2_N" loc="K12"/>
		<pin index="37" name="CLK_BP_REF2_P" loc="K13"/>
		<pin index="38" name="CLK_BP_REF3_N" loc="AB12"/>
		<pin index="39" name="CLK_BP_REF3_P" loc="AB13"/>

		<pin index="40" name="CLK_GT5_N" loc="BL14"/>
		<pin index="41" name="CLK_GT5_P" loc="BL15"/>
		<pin index="42" name="CLK_GT6_N" loc="BN14"/>
		<pin index="43" name="CLK_GT6_P" loc="BN15"/>
		<pin index="44" name="CLK_GT7_N" loc="BT12"/>
		<pin index="45" name="CLK_GT7_P" loc="BT13"/>
		<pin index="46" name="CLK_GT8_N" loc="CB12"/>
		<pin index="47" name="CLK_GT8_P" loc="CB13"/>

		<pin index="48" name="CLK_REF2_N" loc="BB18"/>
		<pin index="49" name="CLK_REF2_P" loc="BA18"/>

		<!-- DDR A -->
		<pin index="50" name="FPGA2_SODIMMA_A00" loc="B41"/>
		<pin index="51" name="FPGA2_SODIMMA_A01" loc="C42"/>
		<pin index="52" name="FPGA2_SODIMMA_A02" loc="B40"/>
		<pin index="53" name="FPGA2_SODIMMA_A03" loc="A40"/>
		<pin index="54" name="FPGA2_SODIMMA_A04" loc="F46"/>
		<pin index="55" name="FPGA2_SODIMMA_A05" loc="C46"/>
		<pin index="56" name="FPGA2_SODIMMA_A06" loc="C43"/>
		<pin index="57" name="FPGA2_SODIMMA_A07" loc="B46"/>
		<pin index="58" name="FPGA2_SODIMMA_A08" loc="A41"/>
		<pin index="59" name="FPGA2_SODIMMA_A09" loc="A42"/>
		<pin index="60" name="FPGA2_SODIMMA_A10" loc="D40"/>
		<pin index="61" name="FPGA2_SODIMMA_A11" loc="A46"/>
		<pin index="62" name="FPGA2_SODIMMA_A12" loc="A43"/>
		<pin index="63" name="FPGA2_SODIMMA_A13" loc="F48"/>
		<pin index="64" name="FPGA2_SODIMMA_A14" loc="E42"/>
		<pin index="65" name="FPGA2_SODIMMA_A15" loc="E45"/>
		<pin index="66" name="FPGA2_SODIMMA_A16" loc="D41"/>
		<pin index="67" name="FPGA2_SODIMMA_ACT_N" loc="A48"/>
		<pin index="68" name="FPGA2_SODIMMA_ALERT_N" loc="J49"/>
		<pin index="69" name="FPGA2_SODIMMA_BA0" loc="E43"/>
		<pin index="70" name="FPGA2_SODIMMA_BA1" loc="D42"/>
		<pin index="71" name="FPGA2_SODIMMA_BG0" loc="B44"/>
		<pin index="72" name="FPGA2_SODIMMA_BG1" loc="B43"/>
		<pin index="73" name="FPGA2_SODIMMA_CB0" loc="D50"/>
		<pin index="74" name="FPGA2_SODIMMA_CB1" loc="D51"/>
		<pin index="75" name="FPGA2_SODIMMA_CB2" loc="A50"/>
		<pin index="76" name="FPGA2_SODIMMA_CB3" loc="B50"/>
		<pin index="77" name="FPGA2_SODIMMA_CB4" loc="F51"/>
		<pin index="78" name="FPGA2_SODIMMA_CB5" loc="C51"/>
		<pin index="79" name="FPGA2_SODIMMA_CB6" loc="D49"/>
		<pin index="80" name="FPGA2_SODIMMA_CB7" loc="F50"/>
		<pin index="81" name="FPGA2_SODIMMA_CK0" loc="D44"/>
		<pin index="82" name="FPGA2_SODIMMA_CK1" loc="B45"/>
		<pin index="83" name="FPGA2_SODIMMA_CKE0" loc="C44"/>
		<pin index="84" name="FPGA2_SODIMMA_CKE1" loc="A47"/>
		<pin index="85" name="FPGA2_SODIMMA_CK_N0" loc="D45"/>
		<pin index="86" name="FPGA2_SODIMMA_CK_N1" loc="A45"/>
		<pin index="87" name="FPGA2_SODIMMA_CS0" loc="C41"/>
		<pin index="88" name="FPGA2_SODIMMA_CS1" loc="E44"/>
		<pin index="89" name="FPGA2_SODIMMA_CS2" loc="F47"/>
		<pin index="90" name="FPGA2_SODIMMA_CS3" loc="B49"/>
		<pin index="91" name="FPGA2_SODIMMA_DM0" loc="V51"/>
		<pin index="92" name="FPGA2_SODIMMA_DM1" loc="P51"/>
		<pin index="93" name="FPGA2_SODIMMA_DM2" loc="N49"/>
		<pin index="94" name="FPGA2_SODIMMA_DM3" loc="G48"/>
		<pin index="95" name="FPGA2_SODIMMA_DM4" loc="G45"/>
		<pin index="96" name="FPGA2_SODIMMA_DM5" loc="L42"/>
		<pin index="97" name="FPGA2_SODIMMA_DM6" loc="M45"/>
		<pin index="98" name="FPGA2_SODIMMA_DM7" loc="R45"/>
		<pin index="99" name="FPGA2_SODIMMA_DM8" loc="B51"/>
		<pin index="100" name="FPGA2_SODIMMA_DQ00" loc="V46"/>
		<pin index="101" name="FPGA2_SODIMMA_DQ01" loc="T51"/>
		<pin index="102" name="FPGA2_SODIMMA_DQ02" loc="U48"/>
		<pin index="103" name="FPGA2_SODIMMA_DQ03" loc="T48"/>
		<pin index="104" name="FPGA2_SODIMMA_DQ04" loc="V49"/>
		<pin index="105" name="FPGA2_SODIMMA_DQ05" loc="U50"/>
		<pin index="106" name="FPGA2_SODIMMA_DQ06" loc="U46"/>
		<pin index="107" name="FPGA2_SODIMMA_DQ07" loc="U49"/>
		<pin index="108" name="FPGA2_SODIMMA_DQ08" loc="R48"/>
		<pin index="109" name="FPGA2_SODIMMA_DQ09" loc="R50"/>
		<pin index="110" name="FPGA2_SODIMMA_DQ10" loc="P49"/>
		<pin index="111" name="FPGA2_SODIMMA_DQ11" loc="N47"/>
		<pin index="112" name="FPGA2_SODIMMA_DQ12" loc="P47"/>
		<pin index="113" name="FPGA2_SODIMMA_DQ13" loc="T50"/>
		<pin index="114" name="FPGA2_SODIMMA_DQ14" loc="R49"/>
		<pin index="115" name="FPGA2_SODIMMA_DQ15" loc="P50"/>
		<pin index="116" name="FPGA2_SODIMMA_DQ16" loc="M48"/>
		<pin index="117" name="FPGA2_SODIMMA_DQ17" loc="L51"/>
		<pin index="118" name="FPGA2_SODIMMA_DQ18" loc="K47"/>
		<pin index="119" name="FPGA2_SODIMMA_DQ19" loc="K48"/>
		<pin index="120" name="FPGA2_SODIMMA_DQ20" loc="N48"/>
		<pin index="121" name="FPGA2_SODIMMA_DQ21" loc="L50"/>
		<pin index="122" name="FPGA2_SODIMMA_DQ22" loc="L47"/>
		<pin index="123" name="FPGA2_SODIMMA_DQ23" loc="L48"/>
		<pin index="124" name="FPGA2_SODIMMA_DQ24" loc="J50"/>
		<pin index="125" name="FPGA2_SODIMMA_DQ25" loc="G50"/>
		<pin index="126" name="FPGA2_SODIMMA_DQ26" loc="H47"/>
		<pin index="127" name="FPGA2_SODIMMA_DQ27" loc="J47"/>
		<pin index="128" name="FPGA2_SODIMMA_DQ28" loc="K50"/>
		<pin index="129" name="FPGA2_SODIMMA_DQ29" loc="G51"/>
		<pin index="130" name="FPGA2_SODIMMA_DQ30" loc="H49"/>
		<pin index="131" name="FPGA2_SODIMMA_DQ31" loc="H48"/>
		<pin index="132" name="FPGA2_SODIMMA_DQ32" loc="G43"/>
		<pin index="133" name="FPGA2_SODIMMA_DQ33" loc="H41"/>
		<pin index="134" name="FPGA2_SODIMMA_DQ34" loc="F42"/>
		<pin index="135" name="FPGA2_SODIMMA_DQ35" loc="H44"/>
		<pin index="136" name="FPGA2_SODIMMA_DQ36" loc="F43"/>
		<pin index="137" name="FPGA2_SODIMMA_DQ37" loc="H42"/>
		<pin index="138" name="FPGA2_SODIMMA_DQ38" loc="H43"/>
		<pin index="139" name="FPGA2_SODIMMA_DQ39" loc="G44"/>
		<pin index="140" name="FPGA2_SODIMMA_DQ40" loc="J42"/>
		<pin index="141" name="FPGA2_SODIMMA_DQ41" loc="J46"/>
		<pin index="142" name="FPGA2_SODIMMA_DQ42" loc="K44"/>
		<pin index="143" name="FPGA2_SODIMMA_DQ43" loc="L46"/>
		<pin index="144" name="FPGA2_SODIMMA_DQ44" loc="K42"/>
		<pin index="145" name="FPGA2_SODIMMA_DQ45" loc="H46"/>
		<pin index="146" name="FPGA2_SODIMMA_DQ46" loc="K43"/>
		<pin index="147" name="FPGA2_SODIMMA_DQ47" loc="L45"/>
		<pin index="148" name="FPGA2_SODIMMA_DQ48" loc="P42"/>
		<pin index="149" name="FPGA2_SODIMMA_DQ49" loc="N42"/>
		<pin index="150" name="FPGA2_SODIMMA_DQ50" loc="N44"/>
		<pin index="151" name="FPGA2_SODIMMA_DQ51" loc="P41"/>
		<pin index="152" name="FPGA2_SODIMMA_DQ52" loc="M43"/>
		<pin index="153" name="FPGA2_SODIMMA_DQ53" loc="M44"/>
		<pin index="154" name="FPGA2_SODIMMA_DQ54" loc="N43"/>
		<pin index="155" name="FPGA2_SODIMMA_DQ55" loc="N41"/>
		<pin index="156" name="FPGA2_SODIMMA_DQ56" loc="T42"/>
		<pin index="157" name="FPGA2_SODIMMA_DQ57" loc="R43"/>
		<pin index="158" name="FPGA2_SODIMMA_DQ58" loc="U43"/>
		<pin index="159" name="FPGA2_SODIMMA_DQ59" loc="U45"/>
		<pin index="160" name="FPGA2_SODIMMA_DQ60" loc="T45"/>
		<pin index="161" name="FPGA2_SODIMMA_DQ61" loc="R42"/>
		<pin index="162" name="FPGA2_SODIMMA_DQ62" loc="T43"/>
		<pin index="163" name="FPGA2_SODIMMA_DQ63" loc="U44"/>
		<pin index="164" name="FPGA2_SODIMMA_DQS_N0" loc="V48"/>
		<pin index="165" name="FPGA2_SODIMMA_DQS_N1" loc="N46"/>
		<pin index="166" name="FPGA2_SODIMMA_DQS_N2" loc="M51"/>
		<pin index="167" name="FPGA2_SODIMMA_DQS_N3" loc="H51"/>
		<pin index="168" name="FPGA2_SODIMMA_DQS_N4" loc="F41"/>
		<pin index="169" name="FPGA2_SODIMMA_DQS_N5" loc="J45"/>
		<pin index="170" name="FPGA2_SODIMMA_DQS_N6" loc="L41"/>
		<pin index="171" name="FPGA2_SODIMMA_DQS_N7" loc="T41"/>
		<pin index="172" name="FPGA2_SODIMMA_DQS_N8" loc="E50"/>
		<pin index="173" name="FPGA2_SODIMMA_DQS_P0" loc="V47"/>
		<pin index="174" name="FPGA2_SODIMMA_DQS_P1" loc="P46"/>
		<pin index="175" name="FPGA2_SODIMMA_DQS_P2" loc="M50"/>
		<pin index="176" name="FPGA2_SODIMMA_DQS_P3" loc="J51"/>
		<pin index="177" name="FPGA2_SODIMMA_DQS_P4" loc="G41"/>
		<pin index="178" name="FPGA2_SODIMMA_DQS_P5" loc="J44"/>
		<pin index="179" name="FPGA2_SODIMMA_DQS_P6" loc="M41"/>
		<pin index="180" name="FPGA2_SODIMMA_DQS_P7" loc="U41"/>
		<pin index="181" name="FPGA2_SODIMMA_DQS_P8" loc="E49"/>
		<pin index="182" name="FPGA2_SODIMMA_EVENT_N" loc="K49"/>
		<pin index="183" name="FPGA2_SODIMMA_ODT0" loc="E47"/>
		<pin index="184" name="FPGA2_SODIMMA_ODT1" loc="E48"/>
		<pin index="185" name="FPGA2_SODIMMA_PARITY" loc="B48"/>
		<pin index="186" name="FPGA2_SODIMMA_RST_N" loc="A51"/>
		<!--pin index="187" name="FPGA2_SODIMMA_SA0" loc=""/-->
		<!--pin index="188" name="FPGA2_SODIMMA_SA1" loc=""/-->
		<!--pin index="189" name="FPGA2_SODIMMA_SA2" loc=""/-->
		<pin index="190" name="FPGA2_SODIMMA_SCL" loc="U20"/>
		<pin index="191" name="FPGA2_SODIMMA_SDA" loc="U21"/>

		<!-- DDR B -->
		<pin index="192" name="FPGA2_SODIMMB_A00" loc="CA48"/>
		<pin index="193" name="FPGA2_SODIMMB_A01" loc="CB44"/>
		<pin index="194" name="FPGA2_SODIMMB_A02" loc="CA43"/>
		<pin index="195" name="FPGA2_SODIMMB_A03" loc="CB45"/>
		<pin index="196" name="FPGA2_SODIMMB_A04" loc="CA42"/>
		<pin index="197" name="FPGA2_SODIMMB_A05" loc="CA41"/>
		<pin index="198" name="FPGA2_SODIMMB_A06" loc="CB43"/>
		<pin index="199" name="FPGA2_SODIMMB_A07" loc="CB41"/>
		<pin index="200" name="FPGA2_SODIMMB_A08" loc="CA45"/>
		<pin index="201" name="FPGA2_SODIMMB_A09" loc="CA46"/>
		<pin index="202" name="FPGA2_SODIMMB_A10" loc="BU44"/>
		<pin index="203" name="FPGA2_SODIMMB_A11" loc="BW42"/>
		<pin index="204" name="FPGA2_SODIMMB_A12" loc="BY47"/>
		<pin index="205" name="FPGA2_SODIMMB_A13" loc="BV42"/>
		<pin index="206" name="FPGA2_SODIMMB_A14" loc="CC46"/>
		<pin index="207" name="FPGA2_SODIMMB_A15" loc="BU43"/>
		<pin index="208" name="FPGA2_SODIMMB_A16" loc="BT42"/>
		<pin index="209" name="FPGA2_SODIMMB_ACT_N" loc="BV41"/>
		<pin index="210" name="FPGA2_SODIMMB_ALERT_N" loc="CB58"/>
		<pin index="211" name="FPGA2_SODIMMB_BA0" loc="CA47"/>
		<pin index="212" name="FPGA2_SODIMMB_BA1" loc="CC44"/>
		<pin index="213" name="FPGA2_SODIMMB_BG0" loc="BY42"/>
		<pin index="214" name="FPGA2_SODIMMB_BG1" loc="BY48"/>
		<pin index="215" name="FPGA2_SODIMMB_CB0" loc="BU49"/>
		<pin index="216" name="FPGA2_SODIMMB_CB1" loc="BU48"/>
		<pin index="217" name="FPGA2_SODIMMB_CB2" loc="BU46"/>
		<pin index="218" name="FPGA2_SODIMMB_CB3" loc="BV46"/>
		<pin index="219" name="FPGA2_SODIMMB_CB4" loc="BT47"/>
		<pin index="220" name="FPGA2_SODIMMB_CB5" loc="BT48"/>
		<pin index="221" name="FPGA2_SODIMMB_CB6" loc="BW46"/>
		<pin index="222" name="FPGA2_SODIMMB_CB7" loc="BW47"/>
		<pin index="223" name="FPGA2_SODIMMB_CK0" loc="BY43"/>
		<pin index="224" name="FPGA2_SODIMMB_CK1" loc="CC41"/>
		<pin index="225" name="FPGA2_SODIMMB_CKE0" loc="BW41"/>
		<pin index="226" name="FPGA2_SODIMMB_CKE1" loc="BU41"/>
		<pin index="227" name="FPGA2_SODIMMB_CK_N0" loc="BY44"/>
		<pin index="228" name="FPGA2_SODIMMB_CK_N1" loc="CC42"/>
		<pin index="229" name="FPGA2_SODIMMB_CS0" loc="CB48"/>
		<pin index="230" name="FPGA2_SODIMMB_CS1" loc="CB46"/>
		<pin index="231" name="FPGA2_SODIMMB_CS2" loc="BV43"/>
		<pin index="232" name="FPGA2_SODIMMB_CS3" loc="CC47"/>
		<pin index="233" name="FPGA2_SODIMMB_DM0" loc="BR42"/>
		<pin index="234" name="FPGA2_SODIMMB_DM1" loc="BG43"/>
		<pin index="235" name="FPGA2_SODIMMB_DM2" loc="BR44"/>
		<pin index="236" name="FPGA2_SODIMMB_DM3" loc="BL45"/>
		<pin index="237" name="FPGA2_SODIMMB_DM4" loc="CA50"/>
		<pin index="238" name="FPGA2_SODIMMB_DM5" loc="CB54"/>
		<pin index="239" name="FPGA2_SODIMMB_DM6" loc="CA56"/>
		<pin index="240" name="FPGA2_SODIMMB_DM7" loc="CC58"/>
		<pin index="241" name="FPGA2_SODIMMB_DM8" loc="BT45"/>
		<pin index="242" name="FPGA2_SODIMMB_DQ00" loc="BP41"/>
		<pin index="243" name="FPGA2_SODIMMB_DQ01" loc="BN42"/>
		<pin index="244" name="FPGA2_SODIMMB_DQ02" loc="BP42"/>
		<pin index="245" name="FPGA2_SODIMMB_DQ03" loc="BN41"/>
		<pin index="246" name="FPGA2_SODIMMB_DQ04" loc="BM44"/>
		<pin index="247" name="FPGA2_SODIMMB_DQ05" loc="BL42"/>
		<pin index="248" name="FPGA2_SODIMMB_DQ06" loc="BM43"/>
		<pin index="249" name="FPGA2_SODIMMB_DQ07" loc="BL41"/>
		<pin index="250" name="FPGA2_SODIMMB_DQ08" loc="BK44"/>
		<pin index="251" name="FPGA2_SODIMMB_DQ09" loc="BJ44"/>
		<pin index="252" name="FPGA2_SODIMMB_DQ10" loc="BH41"/>
		<pin index="253" name="FPGA2_SODIMMB_DQ11" loc="BK43"/>
		<pin index="254" name="FPGA2_SODIMMB_DQ12" loc="BL43"/>
		<pin index="255" name="FPGA2_SODIMMB_DQ13" loc="BH44"/>
		<pin index="256" name="FPGA2_SODIMMB_DQ14" loc="BJ41"/>
		<pin index="257" name="FPGA2_SODIMMB_DQ15" loc="BH43"/>
		<pin index="258" name="FPGA2_SODIMMB_DQ16" loc="BP44"/>
		<pin index="259" name="FPGA2_SODIMMB_DQ17" loc="BR47"/>
		<pin index="260" name="FPGA2_SODIMMB_DQ18" loc="BR48"/>
		<pin index="261" name="FPGA2_SODIMMB_DQ19" loc="BP45"/>
		<pin index="262" name="FPGA2_SODIMMB_DQ20" loc="BM45"/>
		<pin index="263" name="FPGA2_SODIMMB_DQ21" loc="BM46"/>
		<pin index="264" name="FPGA2_SODIMMB_DQ22" loc="BN47"/>
		<pin index="265" name="FPGA2_SODIMMB_DQ23" loc="BN46"/>
		<pin index="266" name="FPGA2_SODIMMB_DQ24" loc="BH47"/>
		<pin index="267" name="FPGA2_SODIMMB_DQ25" loc="BK45"/>
		<pin index="268" name="FPGA2_SODIMMB_DQ26" loc="BJ45"/>
		<pin index="269" name="FPGA2_SODIMMB_DQ27" loc="BJ47"/>
		<pin index="270" name="FPGA2_SODIMMB_DQ28" loc="BH46"/>
		<pin index="271" name="FPGA2_SODIMMB_DQ29" loc="BK47"/>
		<pin index="272" name="FPGA2_SODIMMB_DQ30" loc="BL47"/>
		<pin index="273" name="FPGA2_SODIMMB_DQ31" loc="BJ46"/>
		<pin index="274" name="FPGA2_SODIMMB_DQ32" loc="BW49"/>
		<pin index="275" name="FPGA2_SODIMMB_DQ33" loc="BY49"/>
		<pin index="276" name="FPGA2_SODIMMB_DQ34" loc="CC51"/>
		<pin index="277" name="FPGA2_SODIMMB_DQ35" loc="CC52"/>
		<pin index="278" name="FPGA2_SODIMMB_DQ36" loc="BW50"/>
		<pin index="279" name="FPGA2_SODIMMB_DQ37" loc="BY50"/>
		<pin index="280" name="FPGA2_SODIMMB_DQ38" loc="CB51"/>
		<pin index="281" name="FPGA2_SODIMMB_DQ39" loc="CA51"/>
		<pin index="282" name="FPGA2_SODIMMB_DQ40" loc="BW52"/>
		<pin index="283" name="FPGA2_SODIMMB_DQ41" loc="BY52"/>
		<pin index="284" name="FPGA2_SODIMMB_DQ42" loc="BY55"/>
		<pin index="285" name="FPGA2_SODIMMB_DQ43" loc="BW55"/>
		<pin index="286" name="FPGA2_SODIMMB_DQ44" loc="BW54"/>
		<pin index="287" name="FPGA2_SODIMMB_DQ45" loc="CA53"/>
		<pin index="288" name="FPGA2_SODIMMB_DQ46" loc="BY53"/>
		<pin index="289" name="FPGA2_SODIMMB_DQ47" loc="BY54"/>
		<pin index="290" name="FPGA2_SODIMMB_DQ48" loc="BW56"/>
		<pin index="291" name="FPGA2_SODIMMB_DQ49" loc="BY58"/>
		<pin index="292" name="FPGA2_SODIMMB_DQ50" loc="BW57"/>
		<pin index="293" name="FPGA2_SODIMMB_DQ51" loc="BY57"/>
		<pin index="294" name="FPGA2_SODIMMB_DQ52" loc="CB55"/>
		<pin index="295" name="FPGA2_SODIMMB_DQ53" loc="CC56"/>
		<pin index="296" name="FPGA2_SODIMMB_DQ54" loc="CA55"/>
		<pin index="297" name="FPGA2_SODIMMB_DQ55" loc="CC57"/>
		<pin index="298" name="FPGA2_SODIMMB_DQ56" loc="CB60"/>
		<pin index="299" name="FPGA2_SODIMMB_DQ57" loc="BY60"/>
		<pin index="300" name="FPGA2_SODIMMB_DQ58" loc="BW61"/>
		<pin index="301" name="FPGA2_SODIMMB_DQ59" loc="BW60"/>
		<pin index="302" name="FPGA2_SODIMMB_DQ60" loc="BW59"/>
		<pin index="303" name="FPGA2_SODIMMB_DQ61" loc="CB59"/>
		<pin index="304" name="FPGA2_SODIMMB_DQ62" loc="BY59"/>
		<pin index="305" name="FPGA2_SODIMMB_DQ63" loc="BW62"/>
		<pin index="306" name="FPGA2_SODIMMB_DQS_N0" loc="BN44"/>
		<pin index="307" name="FPGA2_SODIMMB_DQS_N1" loc="BJ42"/>
		<pin index="308" name="FPGA2_SODIMMB_DQS_N2" loc="BN48"/>
		<pin index="309" name="FPGA2_SODIMMB_DQS_N3" loc="BL48"/>
		<pin index="310" name="FPGA2_SODIMMB_DQS_N4" loc="CC49"/>
		<pin index="311" name="FPGA2_SODIMMB_DQS_N5" loc="CC53"/>
		<pin index="312" name="FPGA2_SODIMMB_DQS_N6" loc="CA58"/>
		<pin index="313" name="FPGA2_SODIMMB_DQS_N7" loc="CA61"/>
		<pin index="314" name="FPGA2_SODIMMB_DQS_N8" loc="BV48"/>
		<pin index="315" name="FPGA2_SODIMMB_DQS_P0" loc="BN43"/>
		<pin index="316" name="FPGA2_SODIMMB_DQS_P1" loc="BH42"/>
		<pin index="317" name="FPGA2_SODIMMB_DQS_P2" loc="BM48"/>
		<pin index="318" name="FPGA2_SODIMMB_DQS_P3" loc="BK48"/>
		<pin index="319" name="FPGA2_SODIMMB_DQS_P4" loc="CB49"/>
		<pin index="320" name="FPGA2_SODIMMB_DQS_P5" loc="CB53"/>
		<pin index="321" name="FPGA2_SODIMMB_DQS_P6" loc="CA57"/>
		<pin index="322" name="FPGA2_SODIMMB_DQS_P7" loc="CA60"/>
		<pin index="323" name="FPGA2_SODIMMB_DQS_P8" loc="BV47"/>
		<pin index="324" name="FPGA2_SODIMMB_EVENT_N" loc="BY62"/>
		<pin index="325" name="FPGA2_SODIMMB_ODT0" loc="BY45"/>
		<pin index="326" name="FPGA2_SODIMMB_ODT1" loc="CC48"/>
		<pin index="327" name="FPGA2_SODIMMB_PARITY" loc="CC43"/>
		<pin index="328" name="FPGA2_SODIMMB_RST_N" loc="BT41"/>
		<!--pin index="329" name="FPGA2_SODIMMB_SA0" loc=""/-->
		<!--pin index="330" name="FPGA2_SODIMMB_SA1" loc=""/-->
		<!--pin index="331" name="FPGA2_SODIMMB_SA2" loc=""/-->
		<pin index="332" name="FPGA2_SODIMMB_SCL" loc="BN17"/>
		<pin index="333" name="FPGA2_SODIMMB_SDA" loc="BN18"/>

		<!-- FMC -->
		<pin index="334" name="FMC_PG_C2M" loc="AT18"/>
		<pin index="335" name="FMC_PG_M2C" loc="AU18"/>
		<!--pin index="336" name="FMC_POWER_EN#" loc=""/-->
		<pin index="337" name="FMC_PRSNT" loc="AU19"/>
		<pin index="338" name="FMC_SCL_3.3V" loc="AV18"/>
		<pin index="339" name="FMC_SDA_3.3V" loc="AV17"/>
		<pin index="340" name="FMC_CLK0_N" loc="BL22"/>
		<pin index="341" name="FMC_CLK0_P" loc="BK22"/>
		<pin index="342" name="FMC_CLK1_N" loc="BJ24"/>
		<pin index="343" name="FMC_CLK1_P" loc="BJ25"/>
		<pin index="344" name="FMC_CLK2_N" loc="BK23"/>
		<pin index="345" name="FMC_CLK2_P" loc="BK24"/>
		<pin index="346" name="FMC_CLK3_N" loc="BL37"/>
		<pin index="347" name="FMC_CLK3_P" loc="BK37"/>
		<pin index="348" name="FMC_CLK_DIR" loc="AV19"/>
		<pin index="349" name="FMC_GBT_CLK0_C_N" loc="AG14"/>                                             
		<pin index="350" name="FMC_GBT_CLK0_C_P" loc="AG15"/>
		<pin index="351" name="FMC_GBT_CLK1_C_N" loc="AN14"/>
		<pin index="352" name="FMC_GBT_CLK1_C_P" loc="AN15"/>
		<pin index="353" name="FMC_LA00_CC_N" loc="BW24"/>
		<pin index="354" name="FMC_LA00_CC_P" loc="BW25"/>
		<pin index="355" name="FMC_LA01_CC_N" loc="CB25"/>
		<pin index="356" name="FMC_LA01_CC_P" loc="CB26"/>
		<pin index="357" name="FMC_LA02_N" loc="BN28"/>
		<pin index="358" name="FMC_LA02_P" loc="BM28"/>
		<pin index="359" name="FMC_LA03_N" loc="BL27"/>
		<pin index="360" name="FMC_LA03_P" loc="BL28"/>
		<pin index="361" name="FMC_LA04_N" loc="BN26"/>
		<pin index="362" name="FMC_LA04_P" loc="BN27"/>
		<pin index="363" name="FMC_LA05_N" loc="BP24"/>
		<pin index="364" name="FMC_LA05_P" loc="BP25"/>
		<pin index="365" name="FMC_LA06_N" loc="BM25"/>
		<pin index="366" name="FMC_LA06_P" loc="BM26"/>
		<pin index="367" name="FMC_LA07_N" loc="BU25"/>
		<pin index="368" name="FMC_LA07_P" loc="BT25"/>
		<pin index="369" name="FMC_LA08_N" loc="BN24"/>
		<pin index="370" name="FMC_LA08_P" loc="BM24"/>
		<pin index="371" name="FMC_LA09_N" loc="CC23"/>
		<pin index="372" name="FMC_LA09_P" loc="CB23"/>
		<pin index="373" name="FMC_LA10_N" loc="BM21"/>
		<pin index="374" name="FMC_LA10_P" loc="BL21"/>
		<pin index="375" name="FMC_LA11_N" loc="BP21"/>
		<pin index="376" name="FMC_LA11_P" loc="BP22"/>
		<pin index="377" name="FMC_LA12_N" loc="BN21"/>
		<pin index="378" name="FMC_LA12_P" loc="BN22"/>
		<pin index="379" name="FMC_LA13_N" loc="BR22"/>
		<pin index="380" name="FMC_LA13_P" loc="BR23"/>
		<pin index="381" name="FMC_LA14_N" loc="BT22"/>
		<pin index="382" name="FMC_LA14_P" loc="BT23"/>
		<pin index="383" name="FMC_LA15_N" loc="BV23"/>
		<pin index="384" name="FMC_LA15_P" loc="BV24"/>
		<pin index="385" name="FMC_LA16_N" loc="BU23"/>
		<pin index="386" name="FMC_LA16_P" loc="BU24"/>
		<pin index="387" name="FMC_LA17_CC_N" loc="CA25"/>
		<pin index="388" name="FMC_LA17_CC_P" loc="CA26"/>
		<pin index="389" name="FMC_LA18_CC_N" loc="BY24"/>
		<pin index="390" name="FMC_LA18_CC_P" loc="BY25"/>
		<pin index="391" name="FMC_LA19_N" loc="BY22"/>
		<pin index="392" name="FMC_LA19_P" loc="BY23"/>
		<pin index="393" name="FMC_LA20_N" loc="BW22"/>
		<pin index="394" name="FMC_LA20_P" loc="BV22"/>
		<pin index="395" name="FMC_LA21_N" loc="CA27"/><!--loc="CC26"/-->
		<pin index="396" name="FMC_LA21_P" loc="BY27"/><!--loc="CC27"/-->
		<pin index="397" name="FMC_LA22_N" loc="CC24"/>
		<pin index="398" name="FMC_LA22_P" loc="CB24"/>
		<pin index="399" name="FMC_LA23_N" loc="CA22"/>
		<pin index="400" name="FMC_LA23_P" loc="CA23"/>
		<pin index="401" name="FMC_LA24_N" loc="BV26"/>
		<pin index="402" name="FMC_LA24_P" loc="BV27"/>
		<pin index="403" name="FMC_LA25_N" loc="BW26"/>
		<pin index="404" name="FMC_LA25_P" loc="BW27"/>
		<pin index="405" name="FMC_LA26_N" loc="CC28"/>
		<pin index="406" name="FMC_LA26_P" loc="CC29"/>
		<pin index="407" name="FMC_LA27_N" loc="CB28"/>
		<pin index="408" name="FMC_LA27_P" loc="CA28"/>
		<pin index="409" name="FMC_LA28_N" loc="BT27"/>
		<pin index="410" name="FMC_LA28_P" loc="BT28"/>
		<pin index="411" name="FMC_LA29_N" loc="BU26"/>
		<pin index="412" name="FMC_LA29_P" loc="BT26"/>
		<pin index="413" name="FMC_LA30_N" loc="BP26"/>
		<pin index="414" name="FMC_LA30_P" loc="BP27"/>
		<pin index="415" name="FMC_LA31_N" loc="BR27"/>
		<pin index="416" name="FMC_LA31_P" loc="BR28"/>
		<pin index="417" name="FMC_LA32_N" loc="BV28"/>
		<pin index="418" name="FMC_LA32_P" loc="BU28"/>
		<pin index="419" name="FMC_LA33_N" loc="CC26"/><!--loc="CA27"/-->
		<pin index="420" name="FMC_LA33_P" loc="CC27"/><!--loc="BY27"/-->
		<pin index="421" name="FMC_DP0_C2M_N" loc="AH12"/>
		<pin index="422" name="FMC_DP0_C2M_P" loc="AH13"/>
		<pin index="423" name="FMC_DP1_C2M_N" loc="AH8"/>
		<pin index="424" name="FMC_DP1_C2M_P" loc="AH9"/>
		<pin index="425" name="FMC_DP2_C2M_N" loc="AG10"/>
		<pin index="426" name="FMC_DP2_C2M_P" loc="AG11"/>
		<pin index="427" name="FMC_DP3_C2M_N" loc="AF12"/>
		<pin index="428" name="FMC_DP3_C2M_P" loc="AF13"/>
		<pin index="429" name="FMC_DP4_C2M_N" loc="AL10"/>
		<pin index="430" name="FMC_DP4_C2M_P" loc="AL11"/>
		<pin index="431" name="FMC_DP5_C2M_N" loc="AK12"/>
		<pin index="432" name="FMC_DP5_C2M_P" loc="AK13"/>
		<pin index="433" name="FMC_DP6_C2M_N" loc="AK8"/>
		<pin index="434" name="FMC_DP6_C2M_P" loc="AK9"/>
		<pin index="435" name="FMC_DP7_C2M_N" loc="AJ10"/>
		<pin index="436" name="FMC_DP7_C2M_P" loc="AJ11"/>
		<pin index="437" name="FMC_DP0_M2C_N" loc="AJ5"/>
		<pin index="438" name="FMC_DP0_M2C_P" loc="AJ6"/>
		<pin index="439" name="FMC_DP1_M2C_N" loc="AJ1"/>
		<pin index="440" name="FMC_DP1_M2C_P" loc="AJ2"/>
		<pin index="441" name="FMC_DP2_M2C_N" loc="AH3"/>
		<pin index="442" name="FMC_DP2_M2C_P" loc="AH4"/>
		<pin index="443" name="FMC_DP3_M2C_N" loc="AG5"/>
		<pin index="444" name="FMC_DP3_M2C_P" loc="AG6"/>
		<pin index="445" name="FMC_DP4_M2C_N" loc="AM3"/>
		<pin index="446" name="FMC_DP4_M2C_P" loc="AM4"/>
		<pin index="447" name="FMC_DP5_M2C_N" loc="AL5"/>
		<pin index="448" name="FMC_DP5_M2C_P" loc="AL6"/>
		<pin index="449" name="FMC_DP6_M2C_N" loc="AL1"/>
		<pin index="450" name="FMC_DP6_M2C_P" loc="AL2"/>
		<pin index="451" name="FMC_DP7_M2C_N" loc="AK3"/>
		<pin index="452" name="FMC_DP7_M2C_P" loc="AK4"/>

		<!-- QSFP -->
		<pin index="453" name="QSFPA_INITMODE" loc="BC18"/>
		<pin index="454" name="QSFPA_INTL" loc="BE17"/>
		<pin index="455" name="QSFPA_MODPRSL" loc="BD17"/>
		<pin index="456" name="QSFPA_MODSELL" loc="BE18"/>
		<pin index="457" name="QSFPA_RESETL" loc="BF17"/>
		<pin index="458" name="QSFPA_RX1N" loc="AR1"/>
		<pin index="459" name="QSFPA_RX1P" loc="AR2"/>
		<pin index="460" name="QSFPA_RX2N" loc="AP3"/>
		<pin index="461" name="QSFPA_RX2P" loc="AP4"/>
		<pin index="462" name="QSFPA_RX3N" loc="AN5"/>
		<pin index="463" name="QSFPA_RX3P" loc="AN6"/>
		<pin index="464" name="QSFPA_RX4N" loc="AN1"/>
		<pin index="465" name="QSFPA_RX4P" loc="AN2"/>
		<pin index="466" name="QSFPA_RX5N" loc="BJ5"/>
		<pin index="467" name="QSFPA_RX5P" loc="BJ6"/>
		<pin index="468" name="QSFPA_RX6N" loc="BJ1"/>
		<pin index="469" name="QSFPA_RX6P" loc="BJ2"/>
		<pin index="470" name="QSFPA_RX7N" loc="BH3"/>
		<pin index="471" name="QSFPA_RX7P" loc="BH4"/>
		<pin index="472" name="QSFPA_RX8N" loc="BG1"/>
		<pin index="473" name="QSFPA_RX8P" loc="BG2"/>
		<pin index="474" name="QSFPA_SCL" loc="BE19"/>
		<pin index="475" name="QSFPA_SDA" loc="BD19"/>
		<pin index="476" name="QSFPA_TX1N" loc="AP8"/>
		<pin index="477" name="QSFPA_TX1P" loc="AP9"/>
		<pin index="478" name="QSFPA_TX2N" loc="AN10"/>
		<pin index="479" name="QSFPA_TX2P" loc="AN11"/>
		<pin index="480" name="QSFPA_TX3N" loc="AM12"/>
		<pin index="481" name="QSFPA_TX3P" loc="AM13"/>
		<pin index="482" name="QSFPA_TX4N" loc="AM8"/>
		<pin index="483" name="QSFPA_TX4P" loc="AM9"/>
		<pin index="484" name="QSFPA_TX5N" loc="BJ10"/>
		<pin index="485" name="QSFPA_TX5P" loc="BJ11"/>
		<pin index="486" name="QSFPA_TX6N" loc="BH8"/>
		<pin index="487" name="QSFPA_TX6P" loc="BH9"/>
		<pin index="488" name="QSFPA_TX7N" loc="BG10"/>
		<pin index="489" name="QSFPA_TX7P" loc="BG11"/>
		<pin index="490" name="QSFPA_TX8N" loc="BG6"/>
		<pin index="491" name="QSFPA_TX8P" loc="BG7"/>

		<!-- PCIE -->
		<pin index="492" name="PCIE_RXC0_N" loc="AR5"/>
		<pin index="493" name="PCIE_RXC0_P" loc="AR6"/>
		<pin index="494" name="PCIE_RXC1_N" loc="AT3"/>
		<pin index="495" name="PCIE_RXC1_P" loc="AT4"/>
		<pin index="496" name="PCIE_RXC10_N" loc="BB3"/>
		<pin index="497" name="PCIE_RXC10_P" loc="BB4"/>
		<pin index="498" name="PCIE_RXC11_N" loc="BC1"/>
		<pin index="499" name="PCIE_RXC11_P" loc="BC2"/>
		<pin index="500" name="PCIE_RXC12_N" loc="BC5"/>
		<pin index="501" name="PCIE_RXC12_P" loc="BC6"/>
		<pin index="502" name="PCIE_RXC13_N" loc="BD3"/>
		<pin index="503" name="PCIE_RXC13_P" loc="BD4"/>
		<pin index="504" name="PCIE_RXC14_N" loc="BE1"/>
		<pin index="505" name="PCIE_RXC14_P" loc="BE2"/>
		<pin index="506" name="PCIE_RXC15_N" loc="BF3"/>
		<pin index="507" name="PCIE_RXC15_P" loc="BF4"/>
		<pin index="508" name="PCIE_RXC2_N" loc="AU1"/>
		<pin index="509" name="PCIE_RXC2_P" loc="AU2"/>
		<pin index="510" name="PCIE_RXC3_N" loc="AU5"/>
		<pin index="511" name="PCIE_RXC3_P" loc="AU6"/>
		<pin index="512" name="PCIE_RXC4_N" loc="AV3"/>
		<pin index="513" name="PCIE_RXC4_P" loc="AV4"/>
		<pin index="514" name="PCIE_RXC5_N" loc="AW1"/>
		<pin index="515" name="PCIE_RXC5_P" loc="AW2"/>
		<pin index="516" name="PCIE_RXC6_N" loc="AW5"/>
		<pin index="517" name="PCIE_RXC6_P" loc="AW6"/>
		<pin index="518" name="PCIE_RXC7_N" loc="AY3"/>
		<pin index="519" name="PCIE_RXC7_P" loc="AY4"/>
		<pin index="520" name="PCIE_RXC8_N" loc="BA1"/>
		<pin index="521" name="PCIE_RXC8_P" loc="BA2"/>
		<pin index="522" name="PCIE_RXC9_N" loc="BA5"/>
		<pin index="523" name="PCIE_RXC9_P" loc="BA6"/>
		<pin index="524" name="PCIE_TXC0_N" loc="AP12"/>
		<pin index="525" name="PCIE_TXC0_P" loc="AP13"/>
		<pin index="526" name="PCIE_TXC1_N" loc="AR10"/>
		<pin index="527" name="PCIE_TXC1_P" loc="AR11"/>
		<pin index="528" name="PCIE_TXC10_N" loc="BB8"/>
		<pin index="529" name="PCIE_TXC10_P" loc="BB9"/>
		<pin index="530" name="PCIE_TXC11_N" loc="BC10"/>
		<pin index="531" name="PCIE_TXC11_P" loc="BC11"/>
		<pin index="532" name="PCIE_TXC12_N" loc="BD8"/>
		<pin index="533" name="PCIE_TXC12_P" loc="BD9"/>
		<pin index="534" name="PCIE_TXC13_N" loc="BE6"/>
		<pin index="535" name="PCIE_TXC13_P" loc="BE7"/>
		<pin index="536" name="PCIE_TXC14_N" loc="BE10"/>
		<pin index="537" name="PCIE_TXC14_P" loc="BE11"/>
		<pin index="538" name="PCIE_TXC15_N" loc="BF8"/>
		<pin index="539" name="PCIE_TXC15_P" loc="BF9"/>
		<pin index="540" name="PCIE_TXC2_N" loc="AT8"/>
		<pin index="541" name="PCIE_TXC2_P" loc="AT9"/>
		<pin index="542" name="PCIE_TXC3_N" loc="AT12"/>
		<pin index="543" name="PCIE_TXC3_P" loc="AT13"/>
		<pin index="544" name="PCIE_TXC4_N" loc="AU10"/>
		<pin index="545" name="PCIE_TXC4_P" loc="AU11"/>
		<pin index="546" name="PCIE_TXC5_N" loc="AV8"/>
		<pin index="547" name="PCIE_TXC5_P" loc="AV9"/>
		<pin index="548" name="PCIE_TXC6_N" loc="AV12"/>
		<pin index="549" name="PCIE_TXC6_P" loc="AV13"/>
		<pin index="550" name="PCIE_TXC7_N" loc="AW10"/>
		<pin index="551" name="PCIE_TXC7_P" loc="AW11"/>
		<pin index="552" name="PCIE_TXC8_N" loc="AY8"/>
		<pin index="553" name="PCIE_TXC8_P" loc="AY9"/>
		<pin index="554" name="PCIE_TXC9_N" loc="BA10"/>
		<pin index="555" name="PCIE_TXC9_P" loc="BA11"/>
		<pin index="556" name="PCIE_PERST_N" loc="BK34" iostandard="LVCMOS18"/>
		<pin index="557" name="PCIE_REFCLK_N" loc="BB12"/>
		<pin index="558" name="PCIE_REFCLK_P" loc="BB13"/>

		<!-- global nreset -->
		<pin index="559" name="GLOBAL_RESET1" iostandard="LVCMOS33" loc ="AD19"/>
		<pin index="560" name="GLOBAL_RESET2" iostandard="LVCMOS33" loc ="AC18"/>

		<!-- UART -->
		<pin index="561" name="UART_RX" iostandard="LVCMOS18" loc="BN29"/>
		<pin index="562" name="UART_TX" iostandard="LVCMOS18" loc="CC38"/>

	</pins>
</part_info>
