

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Product'
================================================================
* Date:           Sat Jul 19 17:12:29 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ProductPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Product  |        6|        6|         5|          1|          1|     3|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      46|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      92|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      92|     132|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U1  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_126_p2    |         +|   0|  0|   9|           2|           1|
    |add_ln26_1_fu_161_p2  |         +|   0|  0|   7|           4|           4|
    |add_ln26_fu_136_p2    |         +|   0|  0|  12|           4|           4|
    |sub_ln26_fu_155_p2    |         -|   0|  0|   7|           4|           4|
    |icmp_ln24_fu_120_p2   |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  46|          17|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1       |   9|          2|    2|          4|
    |ap_sig_allocacmp_tmp_load  |   9|          2|   16|         32|
    |k_fu_54                    |   9|          2|    2|          4|
    |tmp_fu_50                  |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   38|         76|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_220                 |   1|   0|    1|          0|
    |k_fu_54                           |   2|   0|    2|          0|
    |tmp_fu_50                         |  16|   0|   16|          0|
    |icmp_ln24_reg_220                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  92|  32|   29|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------+-----+-----+------------+----------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Product|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Product|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Product|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Product|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Product|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Product|  return value|
|mul_ln26_1      |   in|    4|     ap_none|                  mul_ln26_1|        scalar|
|a_address0      |  out|    4|   ap_memory|                           a|         array|
|a_ce0           |  out|    1|   ap_memory|                           a|         array|
|a_q0            |   in|    8|   ap_memory|                           a|         array|
|zext_ln21       |   in|    2|     ap_none|                   zext_ln21|        scalar|
|b_address0      |  out|    4|   ap_memory|                           b|         array|
|b_ce0           |  out|    1|   ap_memory|                           b|         array|
|b_q0            |   in|    8|   ap_memory|                           b|         array|
|tmp_out         |  out|   16|      ap_vld|                     tmp_out|       pointer|
|tmp_out_ap_vld  |  out|    1|      ap_vld|                     tmp_out|       pointer|
+----------------+-----+-----+------------+----------------------------+--------------+

