// Seed: 3385492041
module module_0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input wire id_4,
    input wire id_5,
    output wire id_6,
    output wire id_7,
    output logic id_8,
    input uwire id_9,
    output tri0 id_10
    , id_13,
    input wor id_11
);
  generate
    always @(*) id_8 <= id_4 * 1'b0;
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout uwire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  wire id_8, id_9, id_10;
  assign id_6 = -1'b0;
endmodule
