/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/test/mem.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/test/pipeline_test.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/ISA.svh
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/cdb.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/decoder.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/icache.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/mult.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/mult_stage.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/pipeline.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/regfile.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/rob.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/rs.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/stage_ex.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/stage_id.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/stage_if.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/stage_ls.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/stage_mem.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/stage_wb.sv
/homes/user/stud/spring24/im2703/Downloads/Ilgar/github_merge/compressed/verilog/sys_defs.svh
