{
  "nAius": 2,
  "engVerId": 0,
  "implVerId": 0,
  "wRpn": 8,
  "wNrri": 4,
  "wAddr": 48,
  "wCacheLineOffset": 6,
  "wFPortId": 2,
  "wFUnitId": 3,
  "FUnitId": 4,
  "wNUnitId": 1,
  "strRtlNamePrefix": "dmi0",
  "assertOn": 0,
  "wData": 128,
  "fnNativeInterface": "AXI",
  "nAddrTransRegisters": 1,
  "useAddrTranslation": 0,
  "useWayPartitioning": 0,
  "nWayPartitioningRegisters": 2,
  "useAtomic": 1,
  "useCmc": 1,
  "useResiliency": 0,
  "usePma": 0,
  "ccpParams": {
    "num_ports": 1,
    "wCacheLineOffset": 6,
    "wData": 128,
    "wAddr": 48,
    "wSecurity": 1,
    "wStateBits": 2,
    "nClkDiv": 1,
    "nSets": 2048,
    "nWays": 8,
    "nTableEntries": 16,
    "useScratchpad": 0,
    "nBeatsPerBank": 1,
    "nTagBanks": 1,
    "nDataBanks": 1,
    "TagErrInfo": "NONE",
    "DataErrInfo": "NONE",
    "useDinBuffer": 0,
    "useDoutBuffer": 1,
    "nRPPorts": 1,
    "RepPolicy": "NRU",
    "PriSubDiagAddrBits": [6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16],
    "SecSubRows": ["'h0", "'h0", "'h0", "'h0", "'h0", "'h0", "'h0", "'h0", "'h0", "'h0", "'h0"],
    "PortPriSubDiagAddrBits": [],
    "PortSecSubRows": {},
    "TagBankSelBits": [],
    "DataBankSelBits": []
  },
  "ResilienceInfo": {
    "enableUnitDuplication": 0,
    "enableNativeIntfProtection": 0,
    "nResiliencyDelay": 1,
    "fnResiliencyProtectionType": "none"
  },
  "PmaInfo": {"fnPmaInterfaceType": "Q", "wActive": 1},
  "cmType": {
    "CmdRdCln": "8'h01",
    "CmdRdNshDty": "8'h02",
    "CmdRdVld": "8'h03",
    "CmdRdUnq": "8'h04",
    "CmdClnUnq": "8'h05",
    "CmdMkUnq": "8'h06",
    "CmdRdNitc": "8'h07",
    "CmdClnVld": "8'h08",
    "CmdClnInv": "8'h09",
    "CmdMkInv": "8'h0A",
    "CmdRdNC": "8'h0B",
    "CmdDvmMsg": "8'h0F",
    "CmdWrUnqPtl": "8'h10",
    "CmdWrUnqFull": "8'h11",
    "CmdWrAtm": "8'h12",
    "CmdRdAtm": "8'h13",
    "CmdWrBkFull": "8'h14",
    "CmdWrClnFull": "8'h15",
    "CmdWrEvict": "8'h16",
    "CmdEvict": "8'h17",
    "CmdWrBkPtl": "8'h18",
    "CmdWrClnPtl": "8'h19",
    "CmdWrNCPtl": "8'h20",
    "CmdWrNCFull": "8'h21",
    "CmdWrStshFull": "8'h22",
    "CmdWrStshPtl": "8'h23",
    "CmdLdCchShd": "8'h24",
    "CmdLdCchUnq": "8'h25",
    "CmdRdNitcCI": "8'h26",
    "CmdRdNitcMI": "8'h27",
    "CmdClnShPsist": "8'h28",
    "CmdSwapAtm": "8'h29",
    "CmdCompAtm": "8'h2A",
    "CmdPref": "8'h2B",
    "SnpClnDtr": "8'h41",
    "SnpNitc": "8'h42",
    "SnpVldDtr": "8'h43",
    "SnpInvDtr": "8'h44",
    "SnpInvDtw": "8'h45",
    "SnpInv": "8'h46",
    "SnpClnDtw": "8'h48",
    "SnpNoSDInt": "8'h4A",
    "SnpInvStsh": "8'h4B",
    "SnpUnqStsh": "8'h4C",
    "SnpStshShd": "8'h4D",
    "SnpStshUnq": "8'h4E",
    "SnpDvmMsg": "8'h4F",
    "SnpNitcCI": "8'h50",
    "SnpNitcMI": "8'h51",
    "MrdRdCln": "8'h60",
    "MrdRdWSCln": "8'h61",
    "MrdRdWUCln": "8'h62",
    "MrdRdWU": "8'h63",
    "MrdRdWInv": "8'h64",
    "MrdPref": "8'h65",
    "MrdCln": "8'h66",
    "MrdInv": "8'h67",
    "MrdFlush": "8'h68",
    "UpdInv": "8'h70",
    "UpdSCln": "8'h71",
    "HntRead": "8'h78",
    "StrReq": "8'h7A",
    "TunReq": "8'h7B",
    "RbrReq": "8'h7C",
    "RbUReq": "8'h7D",
    "DtrDataInv": "8'h80",
    "DtrDataSCln": "8'h81",
    "DtrDataSDty": "8'h82",
    "DtrDataUCln": "8'h83",
    "DtrDataUDty": "8'h84",
    "DtwNullData": "8'h90",
    "DtwDataFullCln": "8'h91",
    "DtwDataPtlDty": "8'h92",
    "DtwDataFullDty": "8'h93",
    "DtwMrgMrdInv": "8'h98",
    "DtwMrgMrdSCln": "8'h99",
    "DtwMrgMrdSDty": "8'h9A",
    "DtwMrgMrdUCln": "8'h9B",
    "DtwMrgMrdUDty": "8'h9C",
    "CCmdRsp": "8'hF0",
    "NCCmdRsp": "8'hF1",
    "SnpRsp": "8'hF2",
    "DtwRsp": "8'hF3",
    "DtrReq": "8'h80",
    "DtrRsp": "8'hF4",
    "HntRsp": "8'hF5",
    "MrdRsp": "8'hF6",
    "StrRsp": "8'hF7",
    "UpdRsp": "8'hF8",
    "RbrRsp": "8'hF9",
    "RbuRsp": "8'hFA",
    "TunRsp": "8'hFB",
    "CmpRsp": "8'hFC",
    "CmeRsp": "8'hFD",
    "TreRsp": "8'hFE"
  },
  "concParams": {
    "hdrParams": {
      "wTargetId": 5,
      "wInitiatorId": 5,
      "wCmType": 8,
      "wMsgId": 7,
      "wHProt": 0,
      "wTTier": 0,
      "wSteering": 0,
      "wPriority": 0,
      "wQl": 0
    },
    "cmdReqParams": {
      "wNdpAux": 0,
      "wQos": 0,
      "wTof": 3,
      "wDId": 3,
      "wIntfSize": 2,
      "wSize": 3,
      "wMpf2": 7,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wLK": 2,
      "wOR": 2,
      "wPR": 1,
      "wNS": 1,
      "wES": 1,
      "wEN": 1,
      "wST": 1,
      "wCH": 1,
      "wCA": 1,
      "wAC": 1,
      "wVZ": 1,
      "wAddr": 48,
      "wCmStatus": 8,
      "wMProt": 0
    },
    "dtrReqParams": {
      "wNdpAux": 0,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wEO": 0,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wData": 128,
      "wBE": 16,
      "wDwId": 6,
      "wDBad": 2,
      "wDProt": 0,
      "wUser": 0,
      "wMProt": 0
    },
    "cmdRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "dtrRspParams": {"wRL": 2, "wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "snpReqParams": {
      "wNdpAux": 0,
      "wRBID": 6,
      "wQos": 0,
      "wTof": 3,
      "wDId": 3,
      "wIntfSize": 2,
      "wMpf3": 5,
      "wMpf2": 7,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wUP": 2,
      "wPR": 1,
      "wNS": 1,
      "wAC": 1,
      "wCA": 1,
      "wVZ": 1,
      "wAddr": 48,
      "wCmStatus": 8,
      "wMProt": 0
    },
    "snpRspParams": {"wIntfSize": 2, "wMpf1": 8, "wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "cmpRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "strRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "dtwReqParams": {
      "wNdpAux": 0,
      "wIntfSize": 2,
      "wMpf2": 7,
      "wMpf1": 8,
      "wPrimary": 1,
      "wTM": 1,
      "wRL": 2,
      "wCmStatus": 8,
      "wRBID": 6,
      "wDwId": 6,
      "wDBad": 2,
      "wBE": 16,
      "wData": 128,
      "wDProt": 0,
      "wUser": 0,
      "wMProt": 0
    },
    "ncCmdRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "dtwRspParams": {"wRL": 2, "wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "strReqParams": {
      "wIntfSize": 2,
      "wMpf2": 7,
      "wMpf1": 8,
      "wRBID": 6,
      "wCmStatus": 8,
      "wMsgId": 7,
      "wMProt": 0
    },
    "updReqParams": {"wNS": 1, "wAddr": 48, "wCmStatus": 8, "wQos": 0, "wMProt": 0},
    "rbuReqParams": {"wCmStatus": 8, "wRBID": 6, "wRL": 2, "wMProt": 0, "wQos": 0},
    "mrdRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "rbrRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "updRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "rbuRspParams": {"wCmStatus": 8, "wMsgId": 7, "wMProt": 0},
    "rbrReqParams": {
      "wRL": 2,
      "wMW": 1,
      "wPR": 1,
      "wNS": 1,
      "wCA": 1,
      "wAC": 1,
      "wVZ": 1,
      "wIntfSize": 2,
      "wSize": 3,
      "wAddr": 48,
      "wRType": 1,
      "wCmStatus": 8,
      "wRBID": 6,
      "wQos": 0,
      "wMProt": 0,
      "wNdpAux": 0
    },
    "mrdReqParams": {
      "wNdpAux": 0,
      "wIntfSize": 2,
      "wSize": 3,
      "wMpf2": 7,
      "wMpf1": 8,
      "wTM": 1,
      "wRL": 2,
      "wPR": 1,
      "wNS": 1,
      "wAC": 1,
      "wAddr": 48,
      "wCmStatus": 8,
      "wQos": 0,
      "wMProt": 0
    }
  },
  "concMuxMsgParams": {
    "tx": {
      "rbrRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "strReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 38,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "ncCmdRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtwRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 17,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "rbuReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 16,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "mrdRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtrReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 1,
        "wNdpBits": 26,
        "wDpBits": 128,
        "protection": "none",
        "dpProtection": "none"
      }
    },
    "rx": {
      "cmdReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 98,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "strRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtwReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 1,
        "wNdpBits": 35,
        "wDpBits": 128,
        "protection": "none",
        "dpProtection": "none"
      },
      "mrdReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 82,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "rbrReq": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 87,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "rbuRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 15,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      },
      "dtrRsp": {
        "enablePipe": 0,
        "pipeDepth": 2,
        "dpPresent": 0,
        "wNdpBits": 17,
        "wDpBits": 0,
        "protection": "none",
        "dpProtection": "none"
      }
    }
  },
  "cmpInfo": {
    "nMrdInFlight": 8,
    "nNcCmdInFlightToDmi": 12,
    "nRttCtrlEntries": 16,
    "useMemRspIntrlv": 0,
    "nWttCtrlEntries": 16,
    "nDceRbEntries": 24,
    "nDmiRbEntries": 16
  },
  "smiPortParams": {
    "tx": [
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["str_req_"],
          "fPortId": ["2'd0"],
          "fnMsgCmType": ["8'b0111_1010"]
        },
        "name": "smi_tx0_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["nc_cmd_rsp_", "dtw_rsp_"],
          "fPortId": ["2'd1", "2'd1"],
          "fnMsgCmType": ["8'b1111_0001", "8'b1111_0011"]
        },
        "name": "smi_tx1_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["rbu_req_", "mrd_rsp_", "rbr_rsp_"],
          "fPortId": ["2'd2", "2'd2", "2'd2"],
          "fnMsgCmType": ["8'b0111_1101", "8'b1111_0110", "8'b1111_1001"]
        },
        "name": "smi_tx2_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["dtr_req_"],
          "fPortId": ["2'd0"],
          "fnMsgCmType": ["8'b1000_????"]
        },
        "name": "smi_tx3_"
      }
    ],
    "rx": [
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["cmd_req_"],
          "fPortId": ["2'd0"],
          "fnMsgCmType": ["8'b00??_????"]
        },
        "name": "smi_rx0_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["dtr_rsp_", "str_rsp_"],
          "fPortId": ["2'd1", "2'd1"],
          "fnMsgCmType": ["8'b1111_0100", "8'b1111_0111"]
        },
        "name": "smi_rx1_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["mrd_req_", "rbr_req_", "rbu_rsp_"],
          "fPortId": ["2'd2", "2'd2", "2'd2"],
          "fnMsgCmType": ["8'b0110_????", "8'b0111_1100", "8'b1111_1010"]
        },
        "name": "smi_rx2_"
      },
      {
        "params": {
          "enablePipe": false,
          "pipeDepth": 1,
          "protection": "none",
          "fnMsgClass": ["dtw_req_"],
          "fPortId": ["2'd0"],
          "fnMsgCmType": ["8'b1001_????"]
        },
        "name": "smi_rx3_"
      }
    ]
  },
  "MemoryGeneration": {
    "tagMem": {
      "Signals": [
        {"Name": "TEST1", "Direction": "IN", "Width": 1},
        {"Name": "TEST_RNM", "Direction": "IN", "Width": 1},
        {"Name": "RME", "Direction": "IN", "Width": 1},
        {"Name": "RM", "Direction": "IN", "Width": 4},
        {"Name": "LS", "Direction": "IN", "Width": 1},
        {"Name": "BC1", "Direction": "IN", "Width": 1},
        {"Name": "BC2", "Direction": "IN", "Width": 1}
      ],
      "rtlPrefixString": "SMC_tag",
      "MemType": "SYNOPSYS"
    },
    "rpMem": {"Signals": [], "rtlPrefixString": "DMI_rpMem", "MemType": "NONE"},
    "dataMem": {
      "Signals": [
        {"Name": "TEST1", "Direction": "IN", "Width": 1},
        {"Name": "TEST_RNM", "Direction": "IN", "Width": 1},
        {"Name": "RME", "Direction": "IN", "Width": 1},
        {"Name": "RM", "Direction": "IN", "Width": 4},
        {"Name": "LS", "Direction": "IN", "Width": 1},
        {"Name": "BC1", "Direction": "IN", "Width": 1},
        {"Name": "BC2", "Direction": "IN", "Width": 1}
      ],
      "rtlPrefixString": "SMC_data",
      "MemType": "SYNOPSYS"
    }
  },
  "interfaces": {
    "axiInt": {
      "params": {
        "wAddr": 48,
        "wArUser": 0,
        "wArId": 12,
        "wAwUser": 0,
        "wAwId": 12,
        "wWUser": 0,
        "wData": 128,
        "wRUser": 0,
        "wBUser": 0,
        "wLen": 8,
        "wSize": 3,
        "wLock": 1,
        "wProt": 3,
        "wQos": 0,
        "wRegion": 0,
        "wResp": 2,
        "wUser": 0
      },
      "name": "axi_mst_",
      "interface": "InterfaceAXI",
      "direction": "master"
    },
    "clkInt": {
      "params": {"wTestEn": 0, "wClkEn": 0, "wEdgeEn": 0, "wPreEdgeEn": 0, "wRetRst": 0},
      "name": "clk1_6_clk1_6_domain_clk1_6_subdomain_",
      "interface": "InterfaceCLK",
      "blkClkGateOn": false,
      "direction": "slave"
    },
    "uIdInt": {
      "params": {"wFUnitId": 3, "wNUnitId": 1, "wRpn": 8, "wNrri": 4},
      "name": "uId_",
      "interface": "InterfaceUnitId",
      "direction": "slave"
    },
    "uSysIdInt": {
      "params": {"wFUnitIdV": [3, 3]},
      "name": "uSysId_",
      "interface": "InterfaceSysUnitId",
      "direction": "slave"
    },
    "irqInt": {"name": "irq_", "interface": "InterfaceIRQ", "direction": "master"},
    "apbInt": {
      "params": {"wAddr": 12, "wData": 32, "wPSlverr": 1},
      "_SKIP_": false,
      "name": "apb_",
      "interface": "InterfaceAPB",
      "direction": "slave"
    },
    "qInt": {
      "params": {"channelType": "Q", "wActive": 1},
      "_SKIP_": true,
      "name": "q_",
      "interface": "InterfacePQChannel",
      "direction": "slave"
    },
    "bistInt": {
      "name": "bist_",
      "_SKIP_": true,
      "interface": "InterfaceBIST",
      "direction": "slave"
    },
    "faultInt": {
      "params": {"wLateClk": 1},
      "name": "fault_",
      "_SKIP_": true,
      "interface": "InterfaceFault",
      "direction": "master"
    },
    "smiTxInt": [
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 100,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_tx0_",
        "interface": "InterfaceSMI",
        "direction": "master"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 100,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_tx1_",
        "interface": "InterfaceSMI",
        "direction": "master"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 100,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_tx2_",
        "interface": "InterfaceSMI",
        "direction": "master"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 35,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 0,
          "wSmiDPuser": 24,
          "wSmiDPresp": 0,
          "wSmiDPlast": 1,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 128,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 1
        },
        "name": "smi_tx3_",
        "interface": "InterfaceSMI",
        "direction": "master"
      }
    ],
    "smiRxInt": [
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 100,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_rx0_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 100,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_rx1_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 100,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 0,
          "wSmiDPresp": 0,
          "wSmiDPlast": 0,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 0,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 0
        },
        "name": "smi_rx2_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      },
      {
        "params": {
          "wSmiVNid": 0,
          "wSmiUser": 0,
          "wSmiTypeAttr": 0,
          "wSmiType": 8,
          "wSmiTxnResp": 0,
          "wSmiTxnHdrRegion": 0,
          "wSmiTxnHdrMemAttr": 0,
          "wSmiTxnHdrMaxBsize": 0,
          "wSmiTxnHdrBtype": 0,
          "wSmiTxnHdrBsize": 0,
          "wSmiTxnHdrAtomic": 0,
          "wSmiTier": 0,
          "wSmiTid": 5,
          "wSmiSteer": 0,
          "wSmiSid": 5,
          "wSmiSeqnum": 0,
          "wSmiSec": 0,
          "wSmiRoute": 0,
          "wSmiQos": 0,
          "wSmiProtFail": 0,
          "wSmiPri": 0,
          "wSmiPoison": 0,
          "wSmiPktType": 0,
          "wSmiPktId": 0,
          "wSmiOrderingModel": 0,
          "wSmiOrderingId": 0,
          "wSmiNDPLen": 8,
          "wSmiNDP": 35,
          "wSmiMultiMask": 0,
          "wSmiMultiLabel": 0,
          "wSmiMsgSec": 0,
          "wSmiMsgQos": 0,
          "wSmiLen": 0,
          "wSmiId": 7,
          "wSmiErr": 1,
          "wSmiDPuser": 24,
          "wSmiDPresp": 0,
          "wSmiDPlast": 1,
          "wSmiDPid": 0,
          "wSmiDPdummy": 0,
          "wSmiDPdata": 128,
          "wSmiDPbe": 0,
          "wSmiDPErr": 0,
          "wSmiChlId": 0,
          "wSmiAddr": 0,
          "nSmiVC": 1,
          "nSmiDPvc": 1
        },
        "name": "smi_rx3_",
        "interface": "InterfaceSMI",
        "direction": "slave"
      }
    ]
  },
  "QosInfo": {"qosMap": [], "qosCredits": [], "qosCreditsRsv": [], "qosEventThreshold": 0},
  "fnEnableQos": 0,
  "fnEnableTimeOutRef": 0,
  "timeOutThreshold": 0,
  "csr": {
    "addressWidth": 12,
    "width": 32,
    "spaceBlock": [
      {
        "baseAddress": 0,
        "registers": [
          {
            "name": "DMIUIDR",
            "description": "DMIU Identification Register ",
            "csrDescription": "DMIU Identification Register ",
            "addressOffset": 0,
            "fields": [
              {
                "name": "RPN",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Distributed Memory Interface Unit Register Page Number (within its NRR)",
                "scope": "All"
              },
              {
                "name": "NRRI",
                "bitOffset": 8,
                "bitWidth": 4,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Identifier of the Ncore 3 Register Region in which this DMIU resides",
                "scope": "All"
              },
              {
                "name": "NUnitId",
                "bitOffset": 12,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Ncore 3 Unit identifier",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 13,
                "bitWidth": 18,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 1,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Value of 1 validates this register. This bit is set to 1 if the DMIU is implemented",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUFUIDR",
            "description": "DMIU Fabric Unit Identification Register",
            "csrDescription": "DMIU Fabric Unit Identification Register",
            "addressOffset": 4,
            "fields": [
              {
                "name": "FUnitId",
                "bitOffset": 0,
                "bitWidth": 3,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Fabric Unit Identifier of the unit",
                "scope": "Engg"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 3,
                "bitWidth": 29,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUTAR",
            "description": "DMIU Transaction Activity Register",
            "csrDescription": "DMIU Transaction Activity Register",
            "addressOffset": 68,
            "fields": [
              {
                "name": "TransActv",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This bit is set when there is one or more active transactions inside the DMIU"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 31,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUUEDR",
            "description": "DMIU Uncorrectable Error Detect Register",
            "csrDescription": "DMIU Uncorrectable Error Detect Register",
            "addressOffset": 256,
            "fields": [
              {
                "name": "ProtErrDetEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "AXI downstream protocol error detect enable: When set, errors will be detected from the downstream AXI interface.",
                "scope": "All"
              },
              {
                "name": "TransErrDetEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Concerto Transport error detect enable: When set, errors will be detected from the Concerto Transport."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 2,
                "bitWidth": 30,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUUEIR",
            "description": "DMIU Uncorrectable Error Interrupt Register",
            "csrDescription": "DMIU Uncorrectable Error Interrupt Register",
            "addressOffset": 260,
            "fields": [
              {
                "name": "ProtErrIntEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "Downstream AXI uncorrectable error interrupt enable.",
                "scope": "All"
              },
              {
                "name": "TransErrIntEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "Concerto Transport uncorrectable error interrupt enable."
              },
              {
                "name": "MemErrIntEn",
                "bitOffset": 2,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "RAM memory uncorrectable error interrupt enable."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 3,
                "bitWidth": 29,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUUESR",
            "description": "DMIU Uncorrectable Error Status Register",
            "csrDescription": "DMIU Uncorrectable Error Status Register",
            "addressOffset": 264,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "W1C",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, Error information is logged in status and location registers. Writing a one to the Correctable Error Valid bit clears the Correctable Error Valid bit."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 3,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 4,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates the logged error type"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 9,
                "bitWidth": 7,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates additional information about logged error"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUUELR0",
            "description": "DMIU Uncorrectable Error Location Registers 0",
            "csrDescription": "DMIU Uncorrectable Error Location Registers 0",
            "addressOffset": 268,
            "fields": [
              {
                "name": "ErrEntry",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the entry or the set in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWay",
                "bitOffset": 20,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the way in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWord",
                "bitOffset": 26,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the data word in which the logged error was detected",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUUELR1",
            "description": "DMIU Uncorrectable Error Location Registers 1",
            "csrDescription": "DMIU Uncorrectable Error Location Registers 1",
            "addressOffset": 272,
            "fields": [
              {
                "name": "ErrAddr",
                "bitOffset": 0,
                "bitWidth": 12,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field contains the high-order address bits of the transaction that encountered the error",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 12,
                "bitWidth": 20,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUUESAR",
            "description": "DMIU Uncorrectable Error Status Alias Register",
            "csrDescription": "DMIU Uncorrectable Error Status Alias Register",
            "addressOffset": 276,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrVld",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error valid filed of xUESR",
                "bitWidth": 1
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 3,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 4,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrType",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error type field of xUESR ",
                "bitWidth": 5
              },
              {
                "name": "Rsvd2",
                "bitOffset": 9,
                "bitWidth": 7,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrInfo",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting errro info field of xUESR",
                "bitWidth": 16
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUCECR",
            "description": "DMIU Correctable Error Control Register",
            "csrDescription": "DMIU Correctable Error Control Register",
            "addressOffset": 320,
            "fields": [
              {
                "name": "ErrDetEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, then correctable error detection and logging is enabled; otherwise, correctable error detection and logging is disabled."
              },
              {
                "name": "ErrIntEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, the Correctable Error Interrupt output signal is asserted when the number of correctable errors corrected equals the value in ErrThreshold field; otherwise, the correctable error interrupt signal is never asserted."
              },
              {
                "name": "Rsvd1",
                "bitOffset": 2,
                "bitWidth": 2,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrThreshold",
                "bitOffset": 4,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field determines the number of correctable errors that must be corrected before the Correctable Error Interrupt output signal is asserted."
              },
              {
                "name": "Rsvd2",
                "bitOffset": 12,
                "bitWidth": 20,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUCESR",
            "description": "DMIU Correctable Error Status Register",
            "csrDescription": "DMIU Correctable Error Status Register",
            "addressOffset": 324,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "W1C",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "If this bit is set, Error information is logged in status and location registers. Writing a one to the Correctable Error Valid bit clears the Correctable Error Valid bit."
              },
              {
                "name": "ErrCountOverflow",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This bit indicates that the number of correctable errors detected by the unit overflowed the Correctable Error Count field"
              },
              {
                "name": "ErrCount",
                "bitOffset": 2,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates the number of correctable errors detected by the unit. The field stops incrementing if the Correctable Error Count Overflow bit is set"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 10,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 11,
                "bitWidth": 5,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates the logged error type"
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "All",
                "description": "This field indicates additional information about logged error"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUCELR0",
            "description": "DMIU Correctable Error Location Registers 0",
            "csrDescription": "DMIU Correctable Error Location Registers 0",
            "addressOffset": 328,
            "fields": [
              {
                "name": "ErrEntry",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the entry or the set in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWay",
                "bitOffset": 20,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the way in which the logged error was detected",
                "scope": "All"
              },
              {
                "name": "ErrWord",
                "bitOffset": 26,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the data word in which the logged error was detected",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUCELR1",
            "description": "DMIU Correctable Error Location Registers 1",
            "csrDescription": "DMIU Correctable Error Location Registers 1",
            "addressOffset": 332,
            "fields": [
              {
                "name": "ErrAddr",
                "bitOffset": 0,
                "bitWidth": 12,
                "access": "RW",
                "hardware": "WO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field contains the high-order address bits of the transaction that encountered the error",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 12,
                "bitWidth": 20,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUCESAR",
            "description": "DMIU Correctable Error Status Alias Register",
            "csrDescription": "DMIU Correctable Error Status Alias Register",
            "addressOffset": 336,
            "fields": [
              {
                "name": "ErrVld",
                "bitOffset": 0,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrVld",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error valid filed of xCESR",
                "bitWidth": 1
              },
              {
                "name": "ErrCountOverflow",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrCountOverflow",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for ssetting Error Count Overflow field of xCESR"
              },
              {
                "name": "ErrCount",
                "bitOffset": 2,
                "bitWidth": 8,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrCount",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias field for setting error Count field of xCESR"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 10,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ErrType",
                "bitOffset": 11,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrType",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting error type field of xCESR ",
                "bitWidth": 5
              },
              {
                "name": "ErrInfo",
                "bitOffset": 16,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "link": "xESR.ErrInfo",
                "linkOp": "SOW",
                "opOrder": "HW",
                "scope": "All",
                "description": "Alias bit for setting errro info field of xCESR",
                "bitWidth": 16
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCTCR",
            "description": "DMIU System Memory Cache Transaction Control Register",
            "csrDescription": "DMIU System Memory Cache Transaction Control Register",
            "addressOffset": 768,
            "fields": [
              {
                "name": "LookupEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit enables system memory cache.",
                "scope": "All"
              },
              {
                "name": "AllocEn",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit enables allocation into system memory cache.",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 2,
                "bitWidth": 30,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCTAR",
            "description": "DMIU System Memory Cache Transaction Activity Register",
            "csrDescription": "DMIU System Memory Cache Transaction Activity Register",
            "addressOffset": 772,
            "fields": [
              {
                "name": "EvictActive",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit is set when the unit is performing any system memory cache eviction activity and is cleared otherwise",
                "scope": "All"
              },
              {
                "name": "AllocActive",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit is set when the unit is performing any system memory cache allocation activity and is cleared otherwise.",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 2,
                "bitWidth": 30,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCAPR",
            "description": "DMIU System Memory Cache Allocation Policy Register",
            "csrDescription": "DMIU System Memory Cache Allocation Policy Register",
            "addressOffset": 776,
            "fields": [
              {
                "name": "TOFAllocDisable",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit disables cache allocation for writeUnique from CHI/ACE processors",
                "scope": "All"
              },
              {
                "name": "ClnWrAllocDisable",
                "bitOffset": 1,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit disables cache allocation for clean writes",
                "scope": "All"
              },
              {
                "name": "DtyWrAllocDisable",
                "bitOffset": 2,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit disables cache allocation for dirty writes",
                "scope": "All"
              },
              {
                "name": "RdAllocDisable",
                "bitOffset": 3,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit disables cache allocation for reads",
                "scope": "All"
              },
              {
                "name": "WrAllocDisable",
                "bitOffset": 4,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit disables cache allocation for writes",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 5,
                "bitWidth": 27,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCMCR",
            "description": "DMIU System Memory Cache Maintenance Control Register",
            "csrDescription": "DMIU System Memory Cache Maintenance Control Register",
            "addressOffset": 832,
            "fields": [
              {
                "name": "MntOp",
                "bitOffset": 0,
                "bitWidth": 4,
                "access": "RW",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field encodes the cache maintenance operation to be performed:\n0x0: Initialize all Entries\n0x1-0x3: Reserved\n0x4: Flush All Entries\n0x5: Flush Entry at Set and Way\n0x6: Flush Entry at Address\n0x7: Flush Address Range\n0x8: Flush Set Way Range\n0x9-0xB: Reserved\n0xC: Debug Read Entry at set, way, and word\n0xD: Reserved\n0xE: Debug Write Entry at set, way, and word\n0xF: Reserved\n",
                "reset": 0,
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 4,
                "bitWidth": 12,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "ArrayID",
                "bitOffset": 16,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field selects the array on which the cache maintenance operation is to be performed:\n  0x00: Tag Array \n  0x01: Data Array\n  0x02-0x3F: Reserved",
                "scope": "All"
              },
              {
                "name": "SecAttr",
                "bitOffset": 22,
                "bitWidth": 1,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit indicates the value of the security attribute of the address for the cache maintenance operation is to be performed. \nIf the cache maintenance operation does not operate on an address, the value of this bit should be zero.\n",
                "scope": "All"
              },
              {
                "name": "Rsvd2",
                "bitOffset": 23,
                "bitWidth": 9,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCMAR",
            "description": "DMIU System Memory Cache Maintenance Activity Register",
            "csrDescription": "DMIU System Memory Cache Maintenance Activity Register",
            "addressOffset": 836,
            "fields": [
              {
                "name": "MntOpActv",
                "bitOffset": 0,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RW",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This bit is set when any cache maintenance operation is in progress and is clear otherwise",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 1,
                "bitWidth": 31,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCMLR0",
            "description": "DMIU System Memory Cache Maintenance Location Register 0",
            "csrDescription": "DMIU System Memory Cache Maintenance Location Register 0",
            "addressOffset": 840,
            "fields": [
              {
                "name": "MntSet",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "The field indicates the set on which the maintenance operation is to be performed",
                "scope": "All",
                "link": ""
              },
              {
                "name": "MntWay",
                "bitOffset": 20,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the way on which the maintenance operation is to be performed.",
                "scope": "All",
                "link": ""
              },
              {
                "name": "MntWord",
                "bitOffset": 26,
                "bitWidth": 6,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the data word on which the maintenance operation is to be performed.",
                "scope": "All",
                "link": ""
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCMLR1",
            "description": "DMIU System Memory Cache Maintenance Location Register 1",
            "csrDescription": "DMIU System Memory Cache Maintenance Location Register 1",
            "addressOffset": 844,
            "fields": [
              {
                "name": "MntAddr",
                "bitOffset": 0,
                "bitWidth": 16,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field contains the high-order address bits of the address on which the maintenance operation is to be performed",
                "scope": "All"
              },
              {
                "name": "MntRange",
                "bitOffset": 16,
                "bitWidth": 16,
                "access": "RW",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field indicates the range for flush operations in number of cache lines.\nThis field is used when doing flushes based on address or set/way range.",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCMDR",
            "description": "DMIU System Memory Cache Maintenance Data Register",
            "csrDescription": "DMIU System Memory Cache Maintenance Data Register",
            "addressOffset": 848,
            "fields": [
              {
                "name": "MntData",
                "bitOffset": 0,
                "access": "RO",
                "hardware": "RW",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "description": "This field contains the data resulting from a maintenance read operation or the data to be used for a maintenance write operation.",
                "bitWidth": 32,
                "reset": 0,
                "scope": "All"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUEVIDR",
            "description": "DMIU Engineering Version Id Register",
            "csrDescription": "DMIU Engineering Version Id Register",
            "addressOffset": 4084,
            "fields": [
              {
                "name": "EngVerId",
                "bitOffset": 0,
                "bitWidth": 32,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 0,
                "description": "Engineering Version Identifier",
                "scope": "Engg"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUSMCIFR",
            "description": "DMIU System Memory Cache Information Register",
            "csrDescription": "DMIU System Memory Cache Information Register",
            "addressOffset": 4088,
            "fields": [
              {
                "name": "NumSet",
                "bitOffset": 0,
                "bitWidth": 20,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 2047,
                "description": "This field indicates the number of sets in the system memory cache minus one in this DMIU. To determine the total number of sets in the system memory cache, this value must be multiplied by the number of DMIUs that implement the system memory cache",
                "scope": "All"
              },
              {
                "name": "NumWay",
                "bitOffset": 20,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 7,
                "description": "This field indicates the number of ways(i.e. the associativity) minus one in the system memory cache",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 26,
                "bitWidth": 6,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              }
            ],
            "specialImplementation": false
          },
          {
            "name": "DMIUINFOR",
            "description": "DMIU Information Register",
            "csrDescription": "DMIU Information Register",
            "addressOffset": 4092,
            "fields": [
              {
                "name": "ImplVer",
                "bitOffset": 0,
                "bitWidth": 8,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 0,
                "description": "Implementation Version",
                "scope": "All"
              },
              {
                "name": "UT",
                "bitOffset": 8,
                "bitWidth": 4,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 9,
                "description": "Unit Type",
                "scope": "All"
              },
              {
                "name": "AE",
                "bitOffset": 12,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 1,
                "description": "Atomic Engine Present",
                "scope": "All"
              },
              {
                "name": "SMC",
                "bitOffset": 13,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 1,
                "description": "System Memory Cache Present",
                "scope": "All"
              },
              {
                "name": "Rsvd1",
                "bitOffset": 14,
                "bitWidth": 17,
                "access": "RO",
                "hardware": "RO",
                "reset": 0,
                "linkOp": "NULL",
                "opOrder": "NULL",
                "scope": "",
                "description": "Reserved"
              },
              {
                "name": "Valid",
                "bitOffset": 31,
                "bitWidth": 1,
                "access": "RO",
                "hardware": "RO",
                "linkOp": "NULL",
                "opOrder": "NULL",
                "reset": 1,
                "description": "Implemented",
                "scope": "All"
              }
            ],
            "specialImplementation": false
          }
        ]
      }
    ]
  }
}