// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_HH_
#define _CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1.h"
#include "CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1.h"
#include "CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1.h"
#include "CNN_CNN_add_32ns_32ns_32_1_1.h"
#include "CNN_CNN_add_6ns_6ns_6_1_1.h"
#include "CNN_CNN_add_12ns_12ns_12_1_1.h"
#include "CNN_CNN_add_4ns_4ns_4_1_1.h"
#include "CNN_CNN_add_5ns_5ns_5_1_1.h"
#include "CNN_CNN_add_11ns_11ns_11_1_1.h"
#include "CNN_CNN_add_31ns_31ns_31_1_1.h"
#include "CNN_CNN_add_10ns_10ns_10_1_1.h"
#include "CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_bias_conv6.h"
#include "CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_line_buffehbi.h"
#include "CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_line_buffeibs.h"
#include "CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_kernel_conv6.h"

namespace ap_rtl {

struct CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > p_read;
    sc_out< sc_lv<64> > output_conv6;
    sc_out< sc_logic > output_conv6_ap_vld;
    sc_in< sc_lv<31> > padding;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<64> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<12> > ap_var_for_const6;
    sc_signal< sc_lv<5> > ap_var_for_const8;
    sc_signal< sc_lv<11> > ap_var_for_const9;
    sc_signal< sc_lv<11> > ap_var_for_const10;
    sc_signal< sc_lv<11> > ap_var_for_const11;
    sc_signal< sc_lv<11> > ap_var_for_const12;
    sc_signal< sc_lv<11> > ap_var_for_const13;
    sc_signal< sc_lv<11> > ap_var_for_const14;
    sc_signal< sc_lv<11> > ap_var_for_const15;
    sc_signal< sc_lv<11> > ap_var_for_const16;
    sc_signal< sc_lv<31> > ap_var_for_const17;
    sc_signal< sc_lv<4> > ap_var_for_const18;
    sc_signal< sc_lv<10> > ap_var_for_const19;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s(sc_module_name name);
    SC_HAS_PROCESS(CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s);

    ~CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s();

    sc_trace_file* mVcdFile;

    CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_bias_conv6* bias_conv6_U;
    CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_line_buffehbi* line_buffer_1_3_U;
    CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_line_buffeibs* line_buffer_0_3_U;
    CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_line_buffeibs* line_buffer_2_3_U;
    CNN_convolution_double_double_double_double_16_16_8_16_14_14_3_3_1_0_s_kernel_conv6* kernel_conv6_U;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U262;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U263;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U264;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U265;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U266;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U267;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U268;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U269;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U270;
    CNN_CNN_dadd_64ns_64ns_64_4_full_dsp_1<1,4,64,64,64>* CNN_dadd_64ns_64ns_64_4_full_dsp_1_U271;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U272;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U273;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U274;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U275;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U276;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U277;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U278;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U279;
    CNN_CNN_dmul_64ns_64ns_64_4_max_dsp_1<1,4,64,64,64>* CNN_dmul_64ns_64ns_64_4_max_dsp_1_U280;
    CNN_CNN_dcmp_64ns_64ns_1_2_no_dsp_1<1,2,64,64,1>* CNN_dcmp_64ns_64ns_1_2_no_dsp_1_U281;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U282;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U283;
    CNN_CNN_add_32ns_32ns_32_1_1<1,1,32,32,32>* CNN_add_32ns_32ns_32_1_1_U284;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U285;
    CNN_CNN_add_12ns_12ns_12_1_1<1,1,12,12,12>* CNN_add_12ns_12ns_12_1_1_U286;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U287;
    CNN_CNN_add_6ns_6ns_6_1_1<1,1,6,6,6>* CNN_add_6ns_6ns_6_1_1_U288;
    CNN_CNN_add_5ns_5ns_5_1_1<1,1,5,5,5>* CNN_add_5ns_5ns_5_1_1_U289;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U290;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U291;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U292;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U293;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U294;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U295;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U296;
    CNN_CNN_add_11ns_11ns_11_1_1<1,1,11,11,11>* CNN_add_11ns_11ns_11_1_1_U297;
    CNN_CNN_add_5ns_5ns_5_1_1<1,1,5,5,5>* CNN_add_5ns_5ns_5_1_1_U298;
    CNN_CNN_add_31ns_31ns_31_1_1<1,1,31,31,31>* CNN_add_31ns_31ns_31_1_1_U299;
    CNN_CNN_add_4ns_4ns_4_1_1<1,1,4,4,4>* CNN_add_4ns_4ns_4_1_1_U300;
    CNN_CNN_add_5ns_5ns_5_1_1<1,1,5,5,5>* CNN_add_5ns_5ns_5_1_1_U301;
    CNN_CNN_add_10ns_10ns_10_1_1<1,1,10,10,10>* CNN_add_10ns_10ns_10_1_1_U302;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > bias_conv6_address0;
    sc_signal< sc_logic > bias_conv6_ce0;
    sc_signal< sc_lv<64> > bias_conv6_q0;
    sc_signal< sc_lv<4> > line_buffer_1_3_address0;
    sc_signal< sc_logic > line_buffer_1_3_ce0;
    sc_signal< sc_lv<64> > line_buffer_1_3_q0;
    sc_signal< sc_lv<4> > line_buffer_1_3_address1;
    sc_signal< sc_logic > line_buffer_1_3_ce1;
    sc_signal< sc_logic > line_buffer_1_3_we1;
    sc_signal< sc_lv<64> > line_buffer_1_3_q1;
    sc_signal< sc_lv<4> > line_buffer_0_3_address0;
    sc_signal< sc_logic > line_buffer_0_3_ce0;
    sc_signal< sc_logic > line_buffer_0_3_we0;
    sc_signal< sc_lv<64> > line_buffer_0_3_q0;
    sc_signal< sc_lv<4> > line_buffer_0_3_address1;
    sc_signal< sc_logic > line_buffer_0_3_ce1;
    sc_signal< sc_lv<64> > line_buffer_0_3_q1;
    sc_signal< sc_lv<4> > line_buffer_2_3_address0;
    sc_signal< sc_logic > line_buffer_2_3_ce0;
    sc_signal< sc_logic > line_buffer_2_3_we0;
    sc_signal< sc_lv<64> > line_buffer_2_3_d0;
    sc_signal< sc_lv<64> > line_buffer_2_3_q0;
    sc_signal< sc_lv<4> > line_buffer_2_3_address1;
    sc_signal< sc_logic > line_buffer_2_3_ce1;
    sc_signal< sc_lv<64> > line_buffer_2_3_q1;
    sc_signal< sc_lv<11> > kernel_conv6_address0;
    sc_signal< sc_logic > kernel_conv6_ce0;
    sc_signal< sc_lv<64> > kernel_conv6_q0;
    sc_signal< sc_lv<11> > kernel_conv6_address1;
    sc_signal< sc_logic > kernel_conv6_ce1;
    sc_signal< sc_lv<64> > kernel_conv6_q1;
    sc_signal< sc_lv<11> > kernel_conv6_address2;
    sc_signal< sc_logic > kernel_conv6_ce2;
    sc_signal< sc_lv<64> > kernel_conv6_q2;
    sc_signal< sc_lv<11> > kernel_conv6_address3;
    sc_signal< sc_logic > kernel_conv6_ce3;
    sc_signal< sc_lv<64> > kernel_conv6_q3;
    sc_signal< sc_lv<11> > kernel_conv6_address4;
    sc_signal< sc_logic > kernel_conv6_ce4;
    sc_signal< sc_lv<64> > kernel_conv6_q4;
    sc_signal< sc_lv<11> > kernel_conv6_address5;
    sc_signal< sc_logic > kernel_conv6_ce5;
    sc_signal< sc_lv<64> > kernel_conv6_q5;
    sc_signal< sc_lv<11> > kernel_conv6_address6;
    sc_signal< sc_logic > kernel_conv6_ce6;
    sc_signal< sc_lv<64> > kernel_conv6_q6;
    sc_signal< sc_lv<11> > kernel_conv6_address7;
    sc_signal< sc_logic > kernel_conv6_ce7;
    sc_signal< sc_lv<64> > kernel_conv6_q7;
    sc_signal< sc_lv<11> > kernel_conv6_address8;
    sc_signal< sc_logic > kernel_conv6_ce8;
    sc_signal< sc_lv<64> > kernel_conv6_q8;
    sc_signal< sc_lv<5> > j_reg_440;
    sc_signal< sc_lv<31> > b_reg_451;
    sc_signal< sc_lv<64> > window_buffer_load_11_0_reg_462;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter22;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter23;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter24;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter25;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter26;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter27;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter28;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter29;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter30;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter31;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter32;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter33;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter34;
    sc_signal< bool > ap_block_state44_pp1_stage0_iter35;
    sc_signal< bool > ap_block_state45_pp1_stage0_iter36;
    sc_signal< bool > ap_block_state46_pp1_stage0_iter37;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter38;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter39;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter40;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter41;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter42;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter43;
    sc_signal< bool > ap_block_state53_pp1_stage0_iter44;
    sc_signal< bool > ap_block_state54_pp1_stage0_iter45;
    sc_signal< bool > ap_block_state55_pp1_stage0_iter46;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<64> > window_buffer_load_0_reg_472;
    sc_signal< sc_lv<64> > window_buffer_load_11_1_reg_483;
    sc_signal< sc_lv<64> > window_buffer_load_1_reg_493;
    sc_signal< sc_lv<64> > window_buffer_load_11_2_reg_504;
    sc_signal< sc_lv<64> > window_buffer_load_2_reg_514;
    sc_signal< sc_lv<32> > add_ln31_fu_621_p2;
    sc_signal< sc_lv<32> > add_ln31_reg_1199;
    sc_signal< sc_lv<1> > icmp_ln42_fu_627_p2;
    sc_signal< sc_lv<1> > icmp_ln42_reg_1204;
    sc_signal< sc_lv<32> > sub13_fu_633_p2;
    sc_signal< sc_lv<32> > sub13_reg_1208;
    sc_signal< sc_lv<32> > sub47_fu_639_p2;
    sc_signal< sc_lv<32> > sub47_reg_1213;
    sc_signal< sc_lv<1> > cmp4827_fu_645_p2;
    sc_signal< sc_lv<1> > cmp4827_reg_1218;
    sc_signal< sc_lv<64> > bitcast_ln49_fu_651_p1;
    sc_signal< sc_lv<64> > bitcast_ln49_reg_1222;
    sc_signal< sc_lv<4> > empty_52_fu_660_p1;
    sc_signal< sc_lv<4> > empty_52_reg_1227;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > bias_conv6_load_reg_1238;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<12> > add_ln39_fu_730_p2;
    sc_signal< sc_lv<12> > add_ln39_reg_1246;
    sc_signal< sc_lv<1> > icmp_ln40_fu_736_p2;
    sc_signal< sc_lv<1> > icmp_ln40_reg_1251;
    sc_signal< sc_lv<1> > icmp_ln39_fu_724_p2;
    sc_signal< sc_lv<1> > and_ln39_fu_814_p2;
    sc_signal< sc_lv<1> > and_ln39_reg_1258;
    sc_signal< sc_lv<4> > select_ln39_18_fu_820_p3;
    sc_signal< sc_lv<4> > select_ln39_18_reg_1264;
    sc_signal< sc_lv<5> > select_ln40_17_fu_980_p3;
    sc_signal< sc_lv<5> > select_ln40_17_reg_1319;
    sc_signal< sc_lv<5> > select_ln40_fu_998_p3;
    sc_signal< sc_lv<5> > select_ln40_reg_1324;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > select_ln40_15_fu_1006_p3;
    sc_signal< sc_lv<64> > select_ln40_15_reg_1330;
    sc_signal< sc_lv<64> > kernel_conv6_load_reg_1335;
    sc_signal< sc_lv<64> > kernel_conv6_load_1_reg_1340;
    sc_signal< sc_lv<64> > kernel_conv6_load_2_reg_1345;
    sc_signal< sc_lv<64> > kernel_conv6_load_3_reg_1350;
    sc_signal< sc_lv<64> > kernel_conv6_load_4_reg_1355;
    sc_signal< sc_lv<64> > kernel_conv6_load_5_reg_1360;
    sc_signal< sc_lv<64> > kernel_conv6_load_6_reg_1365;
    sc_signal< sc_lv<64> > kernel_conv6_load_7_reg_1370;
    sc_signal< sc_lv<64> > kernel_conv6_load_8_reg_1375;
    sc_signal< sc_lv<1> > or_ln45_fu_1029_p2;
    sc_signal< sc_lv<1> > or_ln45_reg_1380;
    sc_signal< sc_lv<1> > icmp_ln42_6_fu_1039_p2;
    sc_signal< sc_lv<1> > icmp_ln42_6_reg_1385;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > add_ln42_fu_1044_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > j_cast4_fu_1050_p1;
    sc_signal< sc_lv<64> > j_cast4_reg_1394;
    sc_signal< sc_lv<4> > line_buffer_1_3_addr_reg_1399;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1095_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > icmp_ln64_fu_1105_p2;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1444_pp1_iter45_reg;
    sc_signal< sc_lv<31> > add_ln64_fu_1110_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > p_cast_fu_1126_p1;
    sc_signal< sc_lv<64> > p_cast_reg_1453;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter1_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter2_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter3_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter4_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter5_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter6_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter7_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter8_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter9_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter10_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter11_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter12_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter13_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter14_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter15_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter16_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter17_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter18_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter19_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter20_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter21_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter22_reg;
    sc_signal< sc_lv<64> > p_cast_reg_1453_pp1_iter23_reg;
    sc_signal< sc_lv<64> > line_buffer_0_3_load_2_reg_1464;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<64> > line_buffer_0_3_load_2_reg_1464_pp1_iter2_reg;
    sc_signal< sc_lv<64> > grp_fu_566_p2;
    sc_signal< sc_lv<64> > mul_reg_1470;
    sc_signal< sc_lv<64> > grp_fu_571_p2;
    sc_signal< sc_lv<64> > mul_0_1_reg_1475;
    sc_signal< sc_lv<64> > mul_0_1_reg_1475_pp1_iter6_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1475_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_1_reg_1475_pp1_iter8_reg;
    sc_signal< sc_lv<64> > grp_fu_576_p2;
    sc_signal< sc_lv<64> > mul_0_2_reg_1480;
    sc_signal< sc_lv<64> > mul_0_2_reg_1480_pp1_iter7_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1480_pp1_iter8_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1480_pp1_iter9_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1480_pp1_iter10_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1480_pp1_iter11_reg;
    sc_signal< sc_lv<64> > mul_0_2_reg_1480_pp1_iter12_reg;
    sc_signal< sc_lv<64> > grp_fu_525_p2;
    sc_signal< sc_lv<64> > sum_s_reg_1485;
    sc_signal< sc_lv<64> > grp_fu_530_p2;
    sc_signal< sc_lv<64> > sum_22_0_1_reg_1495;
    sc_signal< sc_lv<64> > line_buffer_1_3_load_3_reg_1500;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_lv<64> > line_buffer_1_3_load_3_reg_1500_pp1_iter14_reg;
    sc_signal< sc_lv<64> > grp_fu_534_p2;
    sc_signal< sc_lv<64> > sum_22_0_2_reg_1506;
    sc_signal< sc_lv<64> > grp_fu_580_p2;
    sc_signal< sc_lv<64> > mul_1_reg_1511;
    sc_signal< sc_lv<64> > grp_fu_585_p2;
    sc_signal< sc_lv<64> > mul_1_1_reg_1516;
    sc_signal< sc_lv<64> > mul_1_1_reg_1516_pp1_iter18_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1516_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_1_reg_1516_pp1_iter20_reg;
    sc_signal< sc_lv<64> > grp_fu_590_p2;
    sc_signal< sc_lv<64> > mul_1_2_reg_1521;
    sc_signal< sc_lv<64> > mul_1_2_reg_1521_pp1_iter19_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1521_pp1_iter20_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1521_pp1_iter21_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1521_pp1_iter22_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1521_pp1_iter23_reg;
    sc_signal< sc_lv<64> > mul_1_2_reg_1521_pp1_iter24_reg;
    sc_signal< sc_lv<64> > grp_fu_538_p2;
    sc_signal< sc_lv<64> > sum_22_1_reg_1526;
    sc_signal< sc_lv<64> > grp_fu_542_p2;
    sc_signal< sc_lv<64> > sum_22_1_1_reg_1536;
    sc_signal< sc_lv<64> > line_buffer_2_3_load_3_reg_1541;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter25;
    sc_signal< sc_lv<64> > line_buffer_2_3_load_3_reg_1541_pp1_iter26_reg;
    sc_signal< sc_lv<64> > grp_fu_546_p2;
    sc_signal< sc_lv<64> > sum_22_1_2_reg_1547;
    sc_signal< sc_lv<64> > grp_fu_594_p2;
    sc_signal< sc_lv<64> > mul_2_reg_1552;
    sc_signal< sc_lv<64> > grp_fu_599_p2;
    sc_signal< sc_lv<64> > mul_2_1_reg_1557;
    sc_signal< sc_lv<64> > mul_2_1_reg_1557_pp1_iter30_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1557_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_1_reg_1557_pp1_iter32_reg;
    sc_signal< sc_lv<64> > grp_fu_604_p2;
    sc_signal< sc_lv<64> > mul_2_2_reg_1562;
    sc_signal< sc_lv<64> > mul_2_2_reg_1562_pp1_iter31_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1562_pp1_iter32_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1562_pp1_iter33_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1562_pp1_iter34_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1562_pp1_iter35_reg;
    sc_signal< sc_lv<64> > mul_2_2_reg_1562_pp1_iter36_reg;
    sc_signal< sc_lv<64> > grp_fu_550_p2;
    sc_signal< sc_lv<64> > sum_22_2_reg_1567;
    sc_signal< sc_lv<64> > grp_fu_554_p2;
    sc_signal< sc_lv<64> > sum_22_2_1_reg_1572;
    sc_signal< sc_lv<64> > grp_fu_558_p2;
    sc_signal< sc_lv<64> > sum_22_2_2_reg_1577;
    sc_signal< sc_lv<64> > grp_fu_562_p2;
    sc_signal< sc_lv<64> > sum_reg_1582;
    sc_signal< sc_lv<64> > sum_reg_1582_pp1_iter45_reg;
    sc_signal< sc_lv<5> > add_ln41_fu_1181_p2;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_lv<10> > select_ln40_18_fu_1192_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_flush_enable;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter26;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter25_state34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter46;
    sc_signal< sc_lv<5> > num_ker_reg_382;
    sc_signal< sc_lv<12> > indvar_flatten113_reg_394;
    sc_signal< sc_lv<4> > num_channel_reg_405;
    sc_signal< sc_lv<10> > indvar_flatten_reg_416;
    sc_signal< sc_lv<5> > i_reg_428;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_0_phi_fu_475_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_1_phi_fu_496_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_window_buffer_load_2_phi_fu_517_p4;
    sc_signal< sc_lv<64> > zext_ln40_fu_655_p1;
    sc_signal< sc_lv<64> > zext_ln40_38_fu_834_p1;
    sc_signal< sc_lv<64> > zext_ln83_14_fu_887_p1;
    sc_signal< sc_lv<64> > zext_ln40_39_fu_898_p1;
    sc_signal< sc_lv<64> > zext_ln40_40_fu_909_p1;
    sc_signal< sc_lv<64> > zext_ln40_41_fu_920_p1;
    sc_signal< sc_lv<64> > zext_ln40_42_fu_931_p1;
    sc_signal< sc_lv<64> > zext_ln40_43_fu_942_p1;
    sc_signal< sc_lv<64> > zext_ln40_44_fu_953_p1;
    sc_signal< sc_lv<64> > zext_ln40_45_fu_964_p1;
    sc_signal< sc_lv<64> > zext_ln40_46_fu_975_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln_fu_613_p3;
    sc_signal< sc_lv<3> > empty_fu_668_p1;
    sc_signal< sc_lv<6> > add_ln83_10_fu_680_p0;
    sc_signal< sc_lv<6> > add_ln83_10_fu_680_p1;
    sc_signal< sc_lv<6> > add_ln83_10_fu_680_p2;
    sc_signal< sc_lv<10> > p_shl1_fu_690_p3;
    sc_signal< sc_lv<7> > p_shl2_fu_701_p3;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_708_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_697_p1;
    sc_signal< sc_lv<11> > add_ln83_11_fu_712_p2;
    sc_signal< sc_lv<11> > zext_ln83_fu_686_p1;
    sc_signal< sc_lv<4> > add_ln39_13_fu_750_p2;
    sc_signal< sc_lv<3> > empty_59_fu_760_p1;
    sc_signal< sc_lv<6> > add_ln83_12_fu_772_p0;
    sc_signal< sc_lv<6> > add_ln83_12_fu_772_p1;
    sc_signal< sc_lv<6> > add_ln83_12_fu_772_p2;
    sc_signal< sc_lv<6> > select_ln39_15_fu_782_p3;
    sc_signal< sc_lv<11> > zext_ln83_13_fu_778_p1;
    sc_signal< sc_lv<11> > add_ln83_fu_718_p2;
    sc_signal< sc_lv<1> > icmp_ln41_fu_808_p2;
    sc_signal< sc_lv<1> > xor_ln39_fu_802_p2;
    sc_signal< sc_lv<5> > select_ln39_fu_742_p3;
    sc_signal< sc_lv<5> > add_ln40_fu_828_p2;
    sc_signal< sc_lv<4> > empty_60_fu_839_p1;
    sc_signal< sc_lv<10> > p_shl1_mid1_fu_843_p3;
    sc_signal< sc_lv<7> > p_shl2_mid1_fu_855_p3;
    sc_signal< sc_lv<11> > p_shl2_cast_mid1_fu_863_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_mid1_fu_851_p1;
    sc_signal< sc_lv<11> > add_ln83_13_fu_867_p2;
    sc_signal< sc_lv<11> > zext_ln40_47_fu_790_p1;
    sc_signal< sc_lv<11> > add_ln83_14_fu_873_p2;
    sc_signal< sc_lv<11> > select_ln39_17_fu_794_p3;
    sc_signal< sc_lv<11> > select_ln40_16_fu_879_p3;
    sc_signal< sc_lv<11> > add_ln40_37_fu_892_p2;
    sc_signal< sc_lv<11> > add_ln40_38_fu_903_p2;
    sc_signal< sc_lv<11> > add_ln40_39_fu_914_p2;
    sc_signal< sc_lv<11> > add_ln40_40_fu_925_p2;
    sc_signal< sc_lv<11> > add_ln40_41_fu_936_p2;
    sc_signal< sc_lv<11> > add_ln40_42_fu_947_p2;
    sc_signal< sc_lv<11> > add_ln40_43_fu_958_p2;
    sc_signal< sc_lv<11> > add_ln40_44_fu_969_p2;
    sc_signal< sc_lv<1> > or_ln40_fu_994_p2;
    sc_signal< sc_lv<64> > select_ln39_16_fu_988_p3;
    sc_signal< sc_lv<4> > empty_53_fu_1013_p1;
    sc_signal< sc_lv<1> > icmp_ln45_12_fu_1017_p2;
    sc_signal< sc_lv<1> > icmp_ln45_13_fu_1023_p2;
    sc_signal< sc_lv<32> > j_cast_fu_1035_p1;
    sc_signal< sc_lv<1> > icmp_ln45_6_fu_1062_p2;
    sc_signal< sc_lv<1> > icmp_ln45_fu_1056_p2;
    sc_signal< sc_lv<1> > or_ln45_11_fu_1067_p2;
    sc_signal< sc_lv<1> > or_ln45_12_fu_1073_p2;
    sc_signal< sc_lv<4> > tmp_5_fu_1086_p4;
    sc_signal< sc_lv<32> > b_cast_fu_1101_p1;
    sc_signal< sc_lv<4> > empty_57_fu_1120_p1;
    sc_signal< sc_lv<4> > empty_57_fu_1120_p2;
    sc_signal< sc_lv<64> > bitcast_ln11_fu_1131_p1;
    sc_signal< sc_lv<11> > tmp_fu_1134_p4;
    sc_signal< sc_lv<52> > trunc_ln11_fu_1144_p1;
    sc_signal< sc_lv<1> > icmp_ln11_6_fu_1154_p2;
    sc_signal< sc_lv<1> > icmp_ln11_fu_1148_p2;
    sc_signal< sc_lv<1> > or_ln11_fu_1160_p2;
    sc_signal< sc_lv<1> > grp_fu_608_p2;
    sc_signal< sc_lv<1> > and_ln11_fu_1166_p2;
    sc_signal< sc_lv<10> > add_ln40_45_fu_1186_p2;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_pp1_stage0;
    static const sc_lv<9> ap_ST_fsm_state56;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<12> ap_const_lv12_800;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<10> ap_const_lv10_100;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_3;
    static const sc_lv<11> ap_const_lv11_4;
    static const sc_lv<11> ap_const_lv11_5;
    static const sc_lv<11> ap_const_lv11_6;
    static const sc_lv<11> ap_const_lv11_7;
    static const sc_lv<11> ap_const_lv11_8;
    static const sc_lv<64> ap_const_lv64_BF82DC17BAD41E47;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const13();
    void thread_ap_var_for_const14();
    void thread_ap_var_for_const15();
    void thread_ap_var_for_const16();
    void thread_ap_var_for_const17();
    void thread_ap_var_for_const18();
    void thread_ap_var_for_const19();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln83_10_fu_680_p0();
    void thread_add_ln83_10_fu_680_p1();
    void thread_add_ln83_11_fu_712_p2();
    void thread_add_ln83_12_fu_772_p0();
    void thread_add_ln83_12_fu_772_p1();
    void thread_add_ln83_13_fu_867_p2();
    void thread_add_ln83_14_fu_873_p2();
    void thread_add_ln83_fu_718_p2();
    void thread_and_ln11_fu_1166_p2();
    void thread_and_ln39_fu_814_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state11_pp1_stage0_iter2();
    void thread_ap_block_state12_pp1_stage0_iter3();
    void thread_ap_block_state13_pp1_stage0_iter4();
    void thread_ap_block_state14_pp1_stage0_iter5();
    void thread_ap_block_state15_pp1_stage0_iter6();
    void thread_ap_block_state16_pp1_stage0_iter7();
    void thread_ap_block_state17_pp1_stage0_iter8();
    void thread_ap_block_state18_pp1_stage0_iter9();
    void thread_ap_block_state19_pp1_stage0_iter10();
    void thread_ap_block_state20_pp1_stage0_iter11();
    void thread_ap_block_state21_pp1_stage0_iter12();
    void thread_ap_block_state22_pp1_stage0_iter13();
    void thread_ap_block_state23_pp1_stage0_iter14();
    void thread_ap_block_state24_pp1_stage0_iter15();
    void thread_ap_block_state25_pp1_stage0_iter16();
    void thread_ap_block_state26_pp1_stage0_iter17();
    void thread_ap_block_state27_pp1_stage0_iter18();
    void thread_ap_block_state28_pp1_stage0_iter19();
    void thread_ap_block_state29_pp1_stage0_iter20();
    void thread_ap_block_state30_pp1_stage0_iter21();
    void thread_ap_block_state31_pp1_stage0_iter22();
    void thread_ap_block_state32_pp1_stage0_iter23();
    void thread_ap_block_state33_pp1_stage0_iter24();
    void thread_ap_block_state34_pp1_stage0_iter25();
    void thread_ap_block_state35_pp1_stage0_iter26();
    void thread_ap_block_state36_pp1_stage0_iter27();
    void thread_ap_block_state37_pp1_stage0_iter28();
    void thread_ap_block_state38_pp1_stage0_iter29();
    void thread_ap_block_state39_pp1_stage0_iter30();
    void thread_ap_block_state40_pp1_stage0_iter31();
    void thread_ap_block_state41_pp1_stage0_iter32();
    void thread_ap_block_state42_pp1_stage0_iter33();
    void thread_ap_block_state43_pp1_stage0_iter34();
    void thread_ap_block_state44_pp1_stage0_iter35();
    void thread_ap_block_state45_pp1_stage0_iter36();
    void thread_ap_block_state46_pp1_stage0_iter37();
    void thread_ap_block_state47_pp1_stage0_iter38();
    void thread_ap_block_state48_pp1_stage0_iter39();
    void thread_ap_block_state49_pp1_stage0_iter40();
    void thread_ap_block_state50_pp1_stage0_iter41();
    void thread_ap_block_state51_pp1_stage0_iter42();
    void thread_ap_block_state52_pp1_stage0_iter43();
    void thread_ap_block_state53_pp1_stage0_iter44();
    void thread_ap_block_state54_pp1_stage0_iter45();
    void thread_ap_block_state55_pp1_stage0_iter46();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_condition_pp1_exit_iter25_state34();
    void thread_ap_condition_pp1_flush_enable();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_window_buffer_load_0_phi_fu_475_p4();
    void thread_ap_phi_mux_window_buffer_load_1_phi_fu_496_p4();
    void thread_ap_phi_mux_window_buffer_load_2_phi_fu_517_p4();
    void thread_ap_ready();
    void thread_b_cast_fu_1101_p1();
    void thread_bias_conv6_address0();
    void thread_bias_conv6_ce0();
    void thread_bitcast_ln11_fu_1131_p1();
    void thread_bitcast_ln49_fu_651_p1();
    void thread_cmp4827_fu_645_p2();
    void thread_empty_52_fu_660_p1();
    void thread_empty_53_fu_1013_p1();
    void thread_empty_57_fu_1120_p1();
    void thread_empty_59_fu_760_p1();
    void thread_empty_60_fu_839_p1();
    void thread_empty_fu_668_p1();
    void thread_icmp_ln11_6_fu_1154_p2();
    void thread_icmp_ln11_fu_1148_p2();
    void thread_icmp_ln39_fu_724_p2();
    void thread_icmp_ln40_fu_736_p2();
    void thread_icmp_ln41_fu_808_p2();
    void thread_icmp_ln42_6_fu_1039_p2();
    void thread_icmp_ln42_fu_627_p2();
    void thread_icmp_ln45_12_fu_1017_p2();
    void thread_icmp_ln45_13_fu_1023_p2();
    void thread_icmp_ln45_6_fu_1062_p2();
    void thread_icmp_ln45_fu_1056_p2();
    void thread_icmp_ln52_fu_1095_p2();
    void thread_icmp_ln64_fu_1105_p2();
    void thread_j_cast4_fu_1050_p1();
    void thread_j_cast_fu_1035_p1();
    void thread_kernel_conv6_address0();
    void thread_kernel_conv6_address1();
    void thread_kernel_conv6_address2();
    void thread_kernel_conv6_address3();
    void thread_kernel_conv6_address4();
    void thread_kernel_conv6_address5();
    void thread_kernel_conv6_address6();
    void thread_kernel_conv6_address7();
    void thread_kernel_conv6_address8();
    void thread_kernel_conv6_ce0();
    void thread_kernel_conv6_ce1();
    void thread_kernel_conv6_ce2();
    void thread_kernel_conv6_ce3();
    void thread_kernel_conv6_ce4();
    void thread_kernel_conv6_ce5();
    void thread_kernel_conv6_ce6();
    void thread_kernel_conv6_ce7();
    void thread_kernel_conv6_ce8();
    void thread_line_buffer_0_3_address0();
    void thread_line_buffer_0_3_address1();
    void thread_line_buffer_0_3_ce0();
    void thread_line_buffer_0_3_ce1();
    void thread_line_buffer_0_3_we0();
    void thread_line_buffer_1_3_address0();
    void thread_line_buffer_1_3_address1();
    void thread_line_buffer_1_3_ce0();
    void thread_line_buffer_1_3_ce1();
    void thread_line_buffer_1_3_we1();
    void thread_line_buffer_2_3_address0();
    void thread_line_buffer_2_3_address1();
    void thread_line_buffer_2_3_ce0();
    void thread_line_buffer_2_3_ce1();
    void thread_line_buffer_2_3_d0();
    void thread_line_buffer_2_3_we0();
    void thread_or_ln11_fu_1160_p2();
    void thread_or_ln40_fu_994_p2();
    void thread_or_ln45_11_fu_1067_p2();
    void thread_or_ln45_12_fu_1073_p2();
    void thread_or_ln45_fu_1029_p2();
    void thread_output_conv6();
    void thread_output_conv6_ap_vld();
    void thread_p_cast_fu_1126_p1();
    void thread_p_shl1_cast_fu_697_p1();
    void thread_p_shl1_cast_mid1_fu_851_p1();
    void thread_p_shl1_fu_690_p3();
    void thread_p_shl1_mid1_fu_843_p3();
    void thread_p_shl2_cast_fu_708_p1();
    void thread_p_shl2_cast_mid1_fu_863_p1();
    void thread_p_shl2_fu_701_p3();
    void thread_p_shl2_mid1_fu_855_p3();
    void thread_select_ln39_15_fu_782_p3();
    void thread_select_ln39_16_fu_988_p3();
    void thread_select_ln39_17_fu_794_p3();
    void thread_select_ln39_18_fu_820_p3();
    void thread_select_ln39_fu_742_p3();
    void thread_select_ln40_15_fu_1006_p3();
    void thread_select_ln40_16_fu_879_p3();
    void thread_select_ln40_17_fu_980_p3();
    void thread_select_ln40_18_fu_1192_p3();
    void thread_select_ln40_fu_998_p3();
    void thread_shl_ln_fu_613_p3();
    void thread_tmp_5_fu_1086_p4();
    void thread_tmp_fu_1134_p4();
    void thread_trunc_ln11_fu_1144_p1();
    void thread_xor_ln39_fu_802_p2();
    void thread_zext_ln40_38_fu_834_p1();
    void thread_zext_ln40_39_fu_898_p1();
    void thread_zext_ln40_40_fu_909_p1();
    void thread_zext_ln40_41_fu_920_p1();
    void thread_zext_ln40_42_fu_931_p1();
    void thread_zext_ln40_43_fu_942_p1();
    void thread_zext_ln40_44_fu_953_p1();
    void thread_zext_ln40_45_fu_964_p1();
    void thread_zext_ln40_46_fu_975_p1();
    void thread_zext_ln40_47_fu_790_p1();
    void thread_zext_ln40_fu_655_p1();
    void thread_zext_ln83_13_fu_778_p1();
    void thread_zext_ln83_14_fu_887_p1();
    void thread_zext_ln83_fu_686_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
