$date
	Sat Oct 22 23:16:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#415791
b110 !
1"
#415794
b110 &
b110 %
1$
#415795
0"
#415798
b11 &
b11 %
#415802
b1010 &
b1010 %
#415806
b101 &
b101 %
#415810
b10000 &
b10000 %
#415814
b1000 &
b1000 %
#415818
b100 &
b100 %
#415822
b10 &
b10 %
#415826
b1 &
b1 %
1#
#415830
b0 &
0#
b0 %
0$
#1400763
1"
#1400766
b110 &
b110 %
1$
#1400767
0"
#1400770
b11 &
b11 %
#1400774
b1010 &
b1010 %
#1400778
b101 &
b101 %
#1400782
b10000 &
b10000 %
#1400786
b1000 &
b1000 %
#1400790
b100 &
b100 %
#1400794
b10 &
b10 %
#1400798
b1 &
1#
b1 %
#1400802
b0 &
b0 %
0#
0$
#2393407
b1110 !
1"
#2393410
b1110 &
b1110 %
1$
#2393411
0"
#2393414
b111 &
b111 %
#2393418
b10110 &
b10110 %
#2393422
b1011 &
b1011 %
#2393426
b100010 &
b100010 %
#2393430
b10001 &
b10001 %
#2393434
b110100 &
b110100 %
#2393438
b11010 &
b11010 %
#2393442
b1101 &
b1101 %
#2393446
b101000 &
b101000 %
#2393450
b10100 &
b10100 %
#2393454
b1010 &
b1010 %
#2393458
b101 &
b101 %
#2393462
b10000 &
b10000 %
#2393466
b1000 &
b1000 %
#2393470
b100 &
b100 %
#2393474
b10 &
b10 %
#2393478
b1 &
1#
b1 %
#2393482
b0 &
b0 %
0#
0$
#4500012
