Analysis & Synthesis report for AL_Controller
Sun Sep 26 22:11:24 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Port Connectivity Checks: "D_flip_flop:ABFlagFlop"
 10. Port Connectivity Checks: "D_flip_flop:CarryFlagFlop"
 11. Port Connectivity Checks: "Sig_Gen:SignalGenerator|D_flip_flop:D2"
 12. Port Connectivity Checks: "Sig_Gen:SignalGenerator|D_flip_flop:D1"
 13. Port Connectivity Checks: "Sig_Gen:SignalGenerator|D_flip_flop:D0"
 14. Port Connectivity Checks: "Sig_Gen:SignalGenerator"
 15. Port Connectivity Checks: "D_flip_flop:CLKFLOP"
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Sep 26 22:11:24 2021           ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; AL_Controller                                   ;
; Top-level Entity Name       ; AL_Controller                                   ;
; Family                      ; MAX7000S                                        ;
; Total macrocells            ; 52                                              ;
; Total pins                  ; 59                                              ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; AL_Controller   ; AL_Controller ;
; Family name                                                                ; MAX7000S        ; Cyclone IV GX ;
; Type of Retiming Performed During Resynthesis                              ; Full            ;               ;
; Resynthesis Optimization Effort                                            ; Normal          ;               ;
; Physical Synthesis Level for Resynthesis                                   ; Normal          ;               ;
; Use Generated Physical Constraints File                                    ; On              ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Infer RAMs from Raw Logic                                                  ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Report Parameter Settings                                                  ; On              ; On            ;
; Report Source Assignments                                                  ; On              ; On            ;
; Report Connectivity Checks                                                 ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000          ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off           ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
; Synthesis Seed                                                             ; 1               ; 1             ;
+----------------------------------------------------------------------------+-----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+
; VHDL files/SignalGen.vhdl        ; yes             ; User VHDL File  ; E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/SignalGen.vhdl ;         ;
; VHDL files/logic.vhdl            ; yes             ; User VHDL File  ; E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/logic.vhdl     ;         ;
; VHDL files/ALC.vhdl              ; yes             ; User VHDL File  ; E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/ALC.vhdl       ;         ;
; VHDL files/74181 ALU.vhdl        ; yes             ; User VHDL File  ; E:/Libraries/Documents/MAX7000CPU-GEN2/Quartus/MAX7000CPU_ALC/VHDL files/74181 ALU.vhdl ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 52                   ;
; Total registers      ; 6                    ;
; I/O pins             ; 59                   ;
; Shareable expanders  ; 11                   ;
; Parallel expanders   ; 5                    ;
; Maximum fan-out node ; Ins[1]               ;
; Maximum fan-out      ; 20                   ;
; Total fan-out        ; 274                  ;
; Average fan-out      ; 2.25                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                     ;
+------------------------------+------------+------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node   ; Macrocells ; Pins ; Full Hierarchy Name                                   ; Library Name ;
+------------------------------+------------+------+-------------------------------------------------------+--------------+
; |AL_Controller               ; 52         ; 59   ; |AL_Controller                                        ; work         ;
;    |ALU:ALU_High|            ; 10         ; 0    ; |AL_Controller|ALU:ALU_High                           ; work         ;
;       |dual_NOR:dualNOR0|    ; 0          ; 0    ; |AL_Controller|ALU:ALU_High|dual_NOR:dualNOR0         ; work         ;
;       |dual_NOR:dualNOR2|    ; 0          ; 0    ; |AL_Controller|ALU:ALU_High|dual_NOR:dualNOR2         ; work         ;
;       |dual_XOR:XOR0|        ; 1          ; 0    ; |AL_Controller|ALU:ALU_High|dual_XOR:XOR0             ; work         ;
;       |dual_XOR:XOR1|        ; 2          ; 0    ; |AL_Controller|ALU:ALU_High|dual_XOR:XOR1             ; work         ;
;       |dual_XOR:XOR2|        ; 2          ; 0    ; |AL_Controller|ALU:ALU_High|dual_XOR:XOR2             ; work         ;
;       |dual_XOR:XOR3|        ; 2          ; 0    ; |AL_Controller|ALU:ALU_High|dual_XOR:XOR3             ; work         ;
;       |triple_NOR:triNOR0|   ; 1          ; 0    ; |AL_Controller|ALU:ALU_High|triple_NOR:triNOR0        ; work         ;
;       |triple_NOR:triNOR1|   ; 1          ; 0    ; |AL_Controller|ALU:ALU_High|triple_NOR:triNOR1        ; work         ;
;       |triple_NOR:triNOR2|   ; 1          ; 0    ; |AL_Controller|ALU:ALU_High|triple_NOR:triNOR2        ; work         ;
;    |ALU:ALU_Low|             ; 13         ; 0    ; |AL_Controller|ALU:ALU_Low                            ; work         ;
;       |dual_NOR:dualNOR_X|   ; 2          ; 0    ; |AL_Controller|ALU:ALU_Low|dual_NOR:dualNOR_X         ; work         ;
;       |dual_XOR:XOR0|        ; 1          ; 0    ; |AL_Controller|ALU:ALU_Low|dual_XOR:XOR0              ; work         ;
;       |dual_XOR:XOR1|        ; 2          ; 0    ; |AL_Controller|ALU:ALU_Low|dual_XOR:XOR1              ; work         ;
;       |dual_XOR:XOR2|        ; 1          ; 0    ; |AL_Controller|ALU:ALU_Low|dual_XOR:XOR2              ; work         ;
;       |dual_XOR:XOR3|        ; 3          ; 0    ; |AL_Controller|ALU:ALU_Low|dual_XOR:XOR3              ; work         ;
;       |quad_NOR:quadNOR0|    ; 3          ; 0    ; |AL_Controller|ALU:ALU_Low|quad_NOR:quadNOR0          ; work         ;
;       |triple_NOR:triNOR3|   ; 1          ; 0    ; |AL_Controller|ALU:ALU_Low|triple_NOR:triNOR3         ; work         ;
;    |D_flip_flop:CLKFLOP|     ; 2          ; 0    ; |AL_Controller|D_flip_flop:CLKFLOP                    ; work         ;
;    |Sig_Gen:SignalGenerator| ; 7          ; 0    ; |AL_Controller|Sig_Gen:SignalGenerator                ; work         ;
;       |D_flip_flop:D0|       ; 2          ; 0    ; |AL_Controller|Sig_Gen:SignalGenerator|D_flip_flop:D0 ; work         ;
;       |D_flip_flop:D1|       ; 1          ; 0    ; |AL_Controller|Sig_Gen:SignalGenerator|D_flip_flop:D1 ; work         ;
;       |D_flip_flop:D2|       ; 1          ; 0    ; |AL_Controller|Sig_Gen:SignalGenerator|D_flip_flop:D2 ; work         ;
+------------------------------+------------+------+-------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+------------------------------------------------+--------------------------------------------------------------+
; Register name                                  ; Reason for Removal                                           ;
+------------------------------------------------+--------------------------------------------------------------+
; D_flip_flop:CLKFLOP|Q~en                       ; Merged with D_flip_flop:CLKFLOP|Qnot~en                      ;
; Sig_Gen:SignalGenerator|D_flip_flop:D1|Q~en    ; Merged with Sig_Gen:SignalGenerator|D_flip_flop:D0|Q~en      ;
; Sig_Gen:SignalGenerator|D_flip_flop:D0|Q~en    ; Merged with Sig_Gen:SignalGenerator|D_flip_flop:D2|Qnot~en   ;
; Sig_Gen:SignalGenerator|D_flip_flop:D2|Qnot~en ; Merged with Sig_Gen:SignalGenerator|D_flip_flop:D0|Qnot~en   ;
; D_flip_flop:CLKFLOP|Q~reg0                     ; Merged with D_flip_flop:CLKFLOP|Qnot~reg0                    ;
; Sig_Gen:SignalGenerator|D_flip_flop:D0|Q~reg0  ; Merged with Sig_Gen:SignalGenerator|D_flip_flop:D0|Qnot~reg0 ;
; Total Number of Removed Registers = 6          ;                                                              ;
+------------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D_flip_flop:ABFlagFlop"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qnot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "D_flip_flop:CarryFlagFlop"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rst  ; Input  ; Info     ; Stuck at GND                                                                        ;
; en   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; qnot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Sig_Gen:SignalGenerator|D_flip_flop:D2" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Sig_Gen:SignalGenerator|D_flip_flop:D1" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "Sig_Gen:SignalGenerator|D_flip_flop:D0" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sig_Gen:SignalGenerator"                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; modread          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ramaddrandmodout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "D_flip_flop:CLKFLOP" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; rst  ; Input ; Info     ; Stuck at GND          ;
; en   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Sep 26 22:11:23 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AL_Controller -c AL_Controller
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vhdl files/signalgen.vhdl
    Info (12022): Found design unit 1: Sig_Gen-Sig_Gen_Arch
    Info (12023): Found entity 1: Sig_Gen
Info (12021): Found 28 design units, including 14 entities, in source file vhdl files/logic.vhdl
    Info (12022): Found design unit 1: INV-INV_beh
    Info (12022): Found design unit 2: dual_AND-dual_AND_beh
    Info (12022): Found design unit 3: triple_AND-triple_AND_beh
    Info (12022): Found design unit 4: quad_AND-quad_AND_beh
    Info (12022): Found design unit 5: pent_AND-pent_AND_beh
    Info (12022): Found design unit 6: dual_XOR-dual_XOR_beh
    Info (12022): Found design unit 7: dual_NOR-dual_NOR_beh
    Info (12022): Found design unit 8: triple_NOR-triple_NOR_beh
    Info (12022): Found design unit 9: quad_NOR-quad_NOR_beh
    Info (12022): Found design unit 10: quad_OR-quad_OR_beh
    Info (12022): Found design unit 11: BUF-BUF_beh
    Info (12022): Found design unit 12: dual_NAND-dual_NAND_beh
    Info (12022): Found design unit 13: Octal_Bus_Driver-Octal_Bus_Driver_beh
    Info (12022): Found design unit 14: D_flip_flop-DFF_arch
    Info (12023): Found entity 1: INV
    Info (12023): Found entity 2: dual_AND
    Info (12023): Found entity 3: triple_AND
    Info (12023): Found entity 4: quad_AND
    Info (12023): Found entity 5: pent_AND
    Info (12023): Found entity 6: dual_XOR
    Info (12023): Found entity 7: dual_NOR
    Info (12023): Found entity 8: triple_NOR
    Info (12023): Found entity 9: quad_NOR
    Info (12023): Found entity 10: quad_OR
    Info (12023): Found entity 11: BUF
    Info (12023): Found entity 12: dual_NAND
    Info (12023): Found entity 13: Octal_Bus_Driver
    Info (12023): Found entity 14: D_flip_flop
Info (12021): Found 2 design units, including 1 entities, in source file vhdl files/alc.vhdl
    Info (12022): Found design unit 1: AL_Controller-AL_Controller_str
    Info (12023): Found entity 1: AL_Controller
Info (12021): Found 2 design units, including 1 entities, in source file vhdl files/74181 alu.vhdl
    Info (12022): Found design unit 1: ALU-ALU_str
    Info (12023): Found entity 1: ALU
Warning (12019): Can't analyze file -- file VHDL files/test_flipFlop.vhdl is missing
Info (12127): Elaborating entity "AL_Controller" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(18): used implicit default value for signal "RegAControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(19): used implicit default value for signal "RegBControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(20): used implicit default value for signal "MainRegReadControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(21): used implicit default value for signal "LowJumpRegLoad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(22): used implicit default value for signal "HighJumpRegLoad" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(23): used implicit default value for signal "JumpEnable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(24): used implicit default value for signal "MainRegOutputControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(25): used implicit default value for signal "MemOutEnable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(26): used implicit default value for signal "MemWriteControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(27): used implicit default value for signal "Ram_LowControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(28): used implicit default value for signal "Ram_HighControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(29): used implicit default value for signal "Ram_Addr_Enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(30): used implicit default value for signal "StackCount" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(31): used implicit default value for signal "StackOutControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(32): used implicit default value for signal "DisplayControl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(33): used implicit default value for signal "LowStackJump" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(34): used implicit default value for signal "HighStackJump" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(35): used implicit default value for signal "SYNC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(36): used implicit default value for signal "STATE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at ALC.vhdl(80): object "ModReadTSig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ALC.vhdl(80): object "ModOutTSig" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ALC.vhdl(80): object "CarryFlag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ALC.vhdl(80): object "ABFlag" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at ALC.vhdl(80): used implicit default value for signal "ALU_Enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "D_flip_flop" for hierarchy "D_flip_flop:CLKFLOP"
Info (12128): Elaborating entity "Sig_Gen" for hierarchy "Sig_Gen:SignalGenerator"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_Low"
Info (12128): Elaborating entity "INV" for hierarchy "ALU:ALU_Low|INV:MInverter"
Info (12128): Elaborating entity "dual_AND" for hierarchy "ALU:ALU_Low|dual_AND:dualAnd0"
Info (12128): Elaborating entity "triple_AND" for hierarchy "ALU:ALU_Low|triple_AND:triAnd0"
Info (12128): Elaborating entity "triple_NOR" for hierarchy "ALU:ALU_Low|triple_NOR:triNOR0"
Info (12128): Elaborating entity "dual_NOR" for hierarchy "ALU:ALU_Low|dual_NOR:dualNOR0"
Info (12128): Elaborating entity "dual_NAND" for hierarchy "ALU:ALU_Low|dual_NAND:dualNAND0"
Info (12128): Elaborating entity "quad_AND" for hierarchy "ALU:ALU_Low|quad_AND:quadAND0"
Info (12128): Elaborating entity "pent_AND" for hierarchy "ALU:ALU_Low|pent_AND:pentAND0"
Info (12128): Elaborating entity "quad_NOR" for hierarchy "ALU:ALU_Low|quad_NOR:quadNOR0"
Info (12128): Elaborating entity "quad_OR" for hierarchy "ALU:ALU_Low|quad_OR:quadOR0"
Info (12128): Elaborating entity "dual_XOR" for hierarchy "ALU:ALU_Low|dual_XOR:XOR0"
Info (12128): Elaborating entity "BUF" for hierarchy "ALU:ALU_Low|BUF:BUF0"
Info (12128): Elaborating entity "Octal_Bus_Driver" for hierarchy "Octal_Bus_Driver:ALU_Buffer"
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[0]" to the node "MainBus[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[1]" to the node "MainBus[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[2]" to the node "MainBus[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[3]" to the node "MainBus[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[4]" to the node "MainBus[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[5]" to the node "MainBus[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[6]" to the node "MainBus[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "Octal_Bus_Driver:ALU_Buffer|O[7]" to the node "MainBus[7]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "D_flip_flop:CLKFLOP|Qnot" to the node "interntalCLK" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "D_flip_flop:CLKFLOP|Q" to the node "interntalCLK" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sig_Gen:SignalGenerator|D_flip_flop:D0|Qnot" to the node "Sig_Gen:SignalGenerator|Count" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sig_Gen:SignalGenerator|D_flip_flop:D2|Qnot" to the node "Sig_Gen:SignalGenerator|Count" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sig_Gen:SignalGenerator|D_flip_flop:D0|Q" to the node "Sig_Gen:SignalGenerator|CounterOut" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "Sig_Gen:SignalGenerator|D_flip_flop:D1|Q" to the node "Sig_Gen:SignalGenerator|InstructRead" into an OR gate
Info (13000): Registers with preset signals will power-up high
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RegAControl" is stuck at GND
    Warning (13410): Pin "RegBControl" is stuck at GND
    Warning (13410): Pin "MainRegReadControl" is stuck at GND
    Warning (13410): Pin "LowJumpRegLoad" is stuck at GND
    Warning (13410): Pin "HighJumpRegLoad" is stuck at GND
    Warning (13410): Pin "JumpEnable" is stuck at GND
    Warning (13410): Pin "MainRegOutputControl" is stuck at GND
    Warning (13410): Pin "MemOutEnable" is stuck at GND
    Warning (13410): Pin "MemWriteControl" is stuck at GND
    Warning (13410): Pin "Ram_LowControl" is stuck at GND
    Warning (13410): Pin "Ram_HighControl" is stuck at GND
    Warning (13410): Pin "Ram_Addr_Enable" is stuck at GND
    Warning (13410): Pin "StackCount" is stuck at GND
    Warning (13410): Pin "StackOutControl" is stuck at GND
    Warning (13410): Pin "DisplayControl" is stuck at GND
    Warning (13410): Pin "LowStackJump" is stuck at GND
    Warning (13410): Pin "HighStackJump" is stuck at GND
    Warning (13410): Pin "SYNC" is stuck at GND
    Warning (13410): Pin "STATE" is stuck at GND
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Ins[6]"
    Warning (15610): No output dependent on input pin "Ins[7]"
Info (21057): Implemented 122 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 31 output pins
    Info (21063): Implemented 52 macrocells
    Info (21073): Implemented 11 shareable expanders
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4615 megabytes
    Info: Processing ended: Sun Sep 26 22:11:24 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


