`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: Out-of-Band Developments
// Engineer: Matthew Whited
// 
// Create Date: 01/28/2021 09:09:23 AM
// Design Name: 
// Module Name: ArithmeticLogicUnit
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ArithmeticLogicUnit(
    input [16:0] A,
    input [16:0] B,
    input [8:0] Control,
    output [16:0] Result,
    output [16:0] Status
    );
endmodule
