#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a1d0b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a1d240 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a0f2d0 .functor NOT 1, L_0x1a71f80, C4<0>, C4<0>, C4<0>;
L_0x1a71d60 .functor XOR 2, L_0x1a71c00, L_0x1a71cc0, C4<00>, C4<00>;
L_0x1a71e70 .functor XOR 2, L_0x1a71d60, L_0x1a71dd0, C4<00>, C4<00>;
v0x1a6bf20_0 .net *"_ivl_10", 1 0, L_0x1a71dd0;  1 drivers
v0x1a6c020_0 .net *"_ivl_12", 1 0, L_0x1a71e70;  1 drivers
v0x1a6c100_0 .net *"_ivl_2", 1 0, L_0x1a6f290;  1 drivers
v0x1a6c1c0_0 .net *"_ivl_4", 1 0, L_0x1a71c00;  1 drivers
v0x1a6c2a0_0 .net *"_ivl_6", 1 0, L_0x1a71cc0;  1 drivers
v0x1a6c3d0_0 .net *"_ivl_8", 1 0, L_0x1a71d60;  1 drivers
v0x1a6c4b0_0 .net "a", 0 0, v0x1a67fb0_0;  1 drivers
v0x1a6c550_0 .net "b", 0 0, v0x1a68050_0;  1 drivers
v0x1a6c5f0_0 .net "c", 0 0, v0x1a680f0_0;  1 drivers
v0x1a6c690_0 .var "clk", 0 0;
v0x1a6c730_0 .net "d", 0 0, v0x1a68230_0;  1 drivers
v0x1a6c7d0_0 .net "out_pos_dut", 0 0, L_0x1a718e0;  1 drivers
v0x1a6c870_0 .net "out_pos_ref", 0 0, L_0x1a6dda0;  1 drivers
v0x1a6c910_0 .net "out_sop_dut", 0 0, L_0x1a6f860;  1 drivers
v0x1a6c9b0_0 .net "out_sop_ref", 0 0, L_0x1a42760;  1 drivers
v0x1a6ca50_0 .var/2u "stats1", 223 0;
v0x1a6caf0_0 .var/2u "strobe", 0 0;
v0x1a6cb90_0 .net "tb_match", 0 0, L_0x1a71f80;  1 drivers
v0x1a6cc60_0 .net "tb_mismatch", 0 0, L_0x1a0f2d0;  1 drivers
v0x1a6cd00_0 .net "wavedrom_enable", 0 0, v0x1a68500_0;  1 drivers
v0x1a6cdd0_0 .net "wavedrom_title", 511 0, v0x1a685a0_0;  1 drivers
L_0x1a6f290 .concat [ 1 1 0 0], L_0x1a6dda0, L_0x1a42760;
L_0x1a71c00 .concat [ 1 1 0 0], L_0x1a6dda0, L_0x1a42760;
L_0x1a71cc0 .concat [ 1 1 0 0], L_0x1a718e0, L_0x1a6f860;
L_0x1a71dd0 .concat [ 1 1 0 0], L_0x1a6dda0, L_0x1a42760;
L_0x1a71f80 .cmp/eeq 2, L_0x1a6f290, L_0x1a71e70;
S_0x1a1d3d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a1d240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a0f6b0 .functor AND 1, v0x1a680f0_0, v0x1a68230_0, C4<1>, C4<1>;
L_0x1a0fa90 .functor NOT 1, v0x1a67fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a0fe70 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a100f0 .functor AND 1, L_0x1a0fa90, L_0x1a0fe70, C4<1>, C4<1>;
L_0x1a27d50 .functor AND 1, L_0x1a100f0, v0x1a680f0_0, C4<1>, C4<1>;
L_0x1a42760 .functor OR 1, L_0x1a0f6b0, L_0x1a27d50, C4<0>, C4<0>;
L_0x1a6d220 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a6d290 .functor OR 1, L_0x1a6d220, v0x1a68230_0, C4<0>, C4<0>;
L_0x1a6d3a0 .functor AND 1, v0x1a680f0_0, L_0x1a6d290, C4<1>, C4<1>;
L_0x1a6d460 .functor NOT 1, v0x1a67fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6d530 .functor OR 1, L_0x1a6d460, v0x1a68050_0, C4<0>, C4<0>;
L_0x1a6d5a0 .functor AND 1, L_0x1a6d3a0, L_0x1a6d530, C4<1>, C4<1>;
L_0x1a6d720 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a6d790 .functor OR 1, L_0x1a6d720, v0x1a68230_0, C4<0>, C4<0>;
L_0x1a6d6b0 .functor AND 1, v0x1a680f0_0, L_0x1a6d790, C4<1>, C4<1>;
L_0x1a6d920 .functor NOT 1, v0x1a67fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6da20 .functor OR 1, L_0x1a6d920, v0x1a68230_0, C4<0>, C4<0>;
L_0x1a6dae0 .functor AND 1, L_0x1a6d6b0, L_0x1a6da20, C4<1>, C4<1>;
L_0x1a6dc90 .functor XNOR 1, L_0x1a6d5a0, L_0x1a6dae0, C4<0>, C4<0>;
v0x1a0ec00_0 .net *"_ivl_0", 0 0, L_0x1a0f6b0;  1 drivers
v0x1a0f000_0 .net *"_ivl_12", 0 0, L_0x1a6d220;  1 drivers
v0x1a0f3e0_0 .net *"_ivl_14", 0 0, L_0x1a6d290;  1 drivers
v0x1a0f7c0_0 .net *"_ivl_16", 0 0, L_0x1a6d3a0;  1 drivers
v0x1a0fba0_0 .net *"_ivl_18", 0 0, L_0x1a6d460;  1 drivers
v0x1a0ff80_0 .net *"_ivl_2", 0 0, L_0x1a0fa90;  1 drivers
v0x1a10200_0 .net *"_ivl_20", 0 0, L_0x1a6d530;  1 drivers
v0x1a66520_0 .net *"_ivl_24", 0 0, L_0x1a6d720;  1 drivers
v0x1a66600_0 .net *"_ivl_26", 0 0, L_0x1a6d790;  1 drivers
v0x1a666e0_0 .net *"_ivl_28", 0 0, L_0x1a6d6b0;  1 drivers
v0x1a667c0_0 .net *"_ivl_30", 0 0, L_0x1a6d920;  1 drivers
v0x1a668a0_0 .net *"_ivl_32", 0 0, L_0x1a6da20;  1 drivers
v0x1a66980_0 .net *"_ivl_36", 0 0, L_0x1a6dc90;  1 drivers
L_0x7f90de041018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a66a40_0 .net *"_ivl_38", 0 0, L_0x7f90de041018;  1 drivers
v0x1a66b20_0 .net *"_ivl_4", 0 0, L_0x1a0fe70;  1 drivers
v0x1a66c00_0 .net *"_ivl_6", 0 0, L_0x1a100f0;  1 drivers
v0x1a66ce0_0 .net *"_ivl_8", 0 0, L_0x1a27d50;  1 drivers
v0x1a66dc0_0 .net "a", 0 0, v0x1a67fb0_0;  alias, 1 drivers
v0x1a66e80_0 .net "b", 0 0, v0x1a68050_0;  alias, 1 drivers
v0x1a66f40_0 .net "c", 0 0, v0x1a680f0_0;  alias, 1 drivers
v0x1a67000_0 .net "d", 0 0, v0x1a68230_0;  alias, 1 drivers
v0x1a670c0_0 .net "out_pos", 0 0, L_0x1a6dda0;  alias, 1 drivers
v0x1a67180_0 .net "out_sop", 0 0, L_0x1a42760;  alias, 1 drivers
v0x1a67240_0 .net "pos0", 0 0, L_0x1a6d5a0;  1 drivers
v0x1a67300_0 .net "pos1", 0 0, L_0x1a6dae0;  1 drivers
L_0x1a6dda0 .functor MUXZ 1, L_0x7f90de041018, L_0x1a6d5a0, L_0x1a6dc90, C4<>;
S_0x1a67480 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a1d240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a67fb0_0 .var "a", 0 0;
v0x1a68050_0 .var "b", 0 0;
v0x1a680f0_0 .var "c", 0 0;
v0x1a68190_0 .net "clk", 0 0, v0x1a6c690_0;  1 drivers
v0x1a68230_0 .var "d", 0 0;
v0x1a68320_0 .var/2u "fail", 0 0;
v0x1a683c0_0 .var/2u "fail1", 0 0;
v0x1a68460_0 .net "tb_match", 0 0, L_0x1a71f80;  alias, 1 drivers
v0x1a68500_0 .var "wavedrom_enable", 0 0;
v0x1a685a0_0 .var "wavedrom_title", 511 0;
E_0x1a1ba70/0 .event negedge, v0x1a68190_0;
E_0x1a1ba70/1 .event posedge, v0x1a68190_0;
E_0x1a1ba70 .event/or E_0x1a1ba70/0, E_0x1a1ba70/1;
S_0x1a677b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a67480;
 .timescale -12 -12;
v0x1a679f0_0 .var/2s "i", 31 0;
E_0x1a1b910 .event posedge, v0x1a68190_0;
S_0x1a67af0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a67480;
 .timescale -12 -12;
v0x1a67cf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a67dd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a67480;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a68780 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a1d240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a6df50 .functor AND 1, v0x1a67fb0_0, v0x1a68050_0, C4<1>, C4<1>;
L_0x1a6e0f0 .functor NOT 1, v0x1a680f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6e290 .functor AND 1, L_0x1a6df50, L_0x1a6e0f0, C4<1>, C4<1>;
L_0x1a6e3a0 .functor NOT 1, v0x1a68230_0, C4<0>, C4<0>, C4<0>;
L_0x1a6e550 .functor AND 1, L_0x1a6e290, L_0x1a6e3a0, C4<1>, C4<1>;
L_0x1a6e660 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a6e710 .functor AND 1, v0x1a67fb0_0, L_0x1a6e660, C4<1>, C4<1>;
L_0x1a6e8e0 .functor NOT 1, v0x1a680f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6e9a0 .functor AND 1, L_0x1a6e710, L_0x1a6e8e0, C4<1>, C4<1>;
L_0x1a6eab0 .functor AND 1, L_0x1a6e9a0, v0x1a68230_0, C4<1>, C4<1>;
L_0x1a6ebd0 .functor OR 1, L_0x1a6e550, L_0x1a6eab0, C4<0>, C4<0>;
L_0x1a6ec90 .functor NOT 1, v0x1a67fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ed70 .functor AND 1, L_0x1a6ec90, v0x1a68050_0, C4<1>, C4<1>;
L_0x1a6ee30 .functor NOT 1, v0x1a680f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ed00 .functor AND 1, L_0x1a6ed70, L_0x1a6ee30, C4<1>, C4<1>;
L_0x1a6efc0 .functor AND 1, L_0x1a6ed00, v0x1a68230_0, C4<1>, C4<1>;
L_0x1a6f110 .functor OR 1, L_0x1a6ebd0, L_0x1a6efc0, C4<0>, C4<0>;
L_0x1a6f220 .functor NOT 1, v0x1a67fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6f330 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a6f3a0 .functor AND 1, L_0x1a6f220, L_0x1a6f330, C4<1>, C4<1>;
L_0x1a6f560 .functor NOT 1, v0x1a680f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6f5d0 .functor AND 1, L_0x1a6f3a0, L_0x1a6f560, C4<1>, C4<1>;
L_0x1a6f7a0 .functor AND 1, L_0x1a6f5d0, v0x1a68230_0, C4<1>, C4<1>;
L_0x1a6f860 .functor OR 1, L_0x1a6f110, L_0x1a6f7a0, C4<0>, C4<0>;
L_0x1a6fa90 .functor NOT 1, v0x1a67fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a6fb00 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a6fc50 .functor AND 1, L_0x1a6fa90, L_0x1a6fb00, C4<1>, C4<1>;
L_0x1a6fd60 .functor AND 1, L_0x1a6fc50, v0x1a680f0_0, C4<1>, C4<1>;
L_0x1a6ff10 .functor NOT 1, v0x1a68230_0, C4<0>, C4<0>, C4<0>;
L_0x1a6ff80 .functor AND 1, L_0x1a6fd60, L_0x1a6ff10, C4<1>, C4<1>;
L_0x1a70190 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a70200 .functor AND 1, v0x1a67fb0_0, L_0x1a70190, C4<1>, C4<1>;
L_0x1a703d0 .functor NOT 1, v0x1a680f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a70440 .functor AND 1, L_0x1a70200, L_0x1a703d0, C4<1>, C4<1>;
L_0x1a70670 .functor NOT 1, v0x1a68230_0, C4<0>, C4<0>, C4<0>;
L_0x1a706e0 .functor AND 1, L_0x1a70440, L_0x1a70670, C4<1>, C4<1>;
L_0x1a70920 .functor OR 1, L_0x1a6ff80, L_0x1a706e0, C4<0>, C4<0>;
L_0x1a70a30 .functor NOT 1, v0x1a67fb0_0, C4<0>, C4<0>, C4<0>;
L_0x1a707f0 .functor AND 1, L_0x1a70a30, v0x1a68050_0, C4<1>, C4<1>;
L_0x1a708b0 .functor NOT 1, v0x1a680f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a70bf0 .functor AND 1, L_0x1a707f0, L_0x1a708b0, C4<1>, C4<1>;
L_0x1a70d00 .functor NOT 1, v0x1a68230_0, C4<0>, C4<0>, C4<0>;
L_0x1a70ed0 .functor AND 1, L_0x1a70bf0, L_0x1a70d00, C4<1>, C4<1>;
L_0x1a70fe0 .functor OR 1, L_0x1a70920, L_0x1a70ed0, C4<0>, C4<0>;
L_0x1a71260 .functor NOT 1, v0x1a68050_0, C4<0>, C4<0>, C4<0>;
L_0x1a712d0 .functor AND 1, v0x1a67fb0_0, L_0x1a71260, C4<1>, C4<1>;
L_0x1a71510 .functor NOT 1, v0x1a680f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a71580 .functor AND 1, L_0x1a712d0, L_0x1a71510, C4<1>, C4<1>;
L_0x1a71820 .functor AND 1, L_0x1a71580, v0x1a68230_0, C4<1>, C4<1>;
L_0x1a718e0 .functor OR 1, L_0x1a70fe0, L_0x1a71820, C4<0>, C4<0>;
v0x1a68940_0 .net *"_ivl_0", 0 0, L_0x1a6df50;  1 drivers
v0x1a68a20_0 .net *"_ivl_10", 0 0, L_0x1a6e660;  1 drivers
v0x1a68b00_0 .net *"_ivl_12", 0 0, L_0x1a6e710;  1 drivers
v0x1a68bf0_0 .net *"_ivl_14", 0 0, L_0x1a6e8e0;  1 drivers
v0x1a68cd0_0 .net *"_ivl_16", 0 0, L_0x1a6e9a0;  1 drivers
v0x1a68e00_0 .net *"_ivl_18", 0 0, L_0x1a6eab0;  1 drivers
v0x1a68ee0_0 .net *"_ivl_2", 0 0, L_0x1a6e0f0;  1 drivers
v0x1a68fc0_0 .net *"_ivl_20", 0 0, L_0x1a6ebd0;  1 drivers
v0x1a690a0_0 .net *"_ivl_22", 0 0, L_0x1a6ec90;  1 drivers
v0x1a69210_0 .net *"_ivl_24", 0 0, L_0x1a6ed70;  1 drivers
v0x1a692f0_0 .net *"_ivl_26", 0 0, L_0x1a6ee30;  1 drivers
v0x1a693d0_0 .net *"_ivl_28", 0 0, L_0x1a6ed00;  1 drivers
v0x1a694b0_0 .net *"_ivl_30", 0 0, L_0x1a6efc0;  1 drivers
v0x1a69590_0 .net *"_ivl_32", 0 0, L_0x1a6f110;  1 drivers
v0x1a69670_0 .net *"_ivl_34", 0 0, L_0x1a6f220;  1 drivers
v0x1a69750_0 .net *"_ivl_36", 0 0, L_0x1a6f330;  1 drivers
v0x1a69830_0 .net *"_ivl_38", 0 0, L_0x1a6f3a0;  1 drivers
v0x1a69a20_0 .net *"_ivl_4", 0 0, L_0x1a6e290;  1 drivers
v0x1a69b00_0 .net *"_ivl_40", 0 0, L_0x1a6f560;  1 drivers
v0x1a69be0_0 .net *"_ivl_42", 0 0, L_0x1a6f5d0;  1 drivers
v0x1a69cc0_0 .net *"_ivl_44", 0 0, L_0x1a6f7a0;  1 drivers
v0x1a69da0_0 .net *"_ivl_48", 0 0, L_0x1a6fa90;  1 drivers
v0x1a69e80_0 .net *"_ivl_50", 0 0, L_0x1a6fb00;  1 drivers
v0x1a69f60_0 .net *"_ivl_52", 0 0, L_0x1a6fc50;  1 drivers
v0x1a6a040_0 .net *"_ivl_54", 0 0, L_0x1a6fd60;  1 drivers
v0x1a6a120_0 .net *"_ivl_56", 0 0, L_0x1a6ff10;  1 drivers
v0x1a6a200_0 .net *"_ivl_58", 0 0, L_0x1a6ff80;  1 drivers
v0x1a6a2e0_0 .net *"_ivl_6", 0 0, L_0x1a6e3a0;  1 drivers
v0x1a6a3c0_0 .net *"_ivl_60", 0 0, L_0x1a70190;  1 drivers
v0x1a6a4a0_0 .net *"_ivl_62", 0 0, L_0x1a70200;  1 drivers
v0x1a6a580_0 .net *"_ivl_64", 0 0, L_0x1a703d0;  1 drivers
v0x1a6a660_0 .net *"_ivl_66", 0 0, L_0x1a70440;  1 drivers
v0x1a6a740_0 .net *"_ivl_68", 0 0, L_0x1a70670;  1 drivers
v0x1a6aa30_0 .net *"_ivl_70", 0 0, L_0x1a706e0;  1 drivers
v0x1a6ab10_0 .net *"_ivl_72", 0 0, L_0x1a70920;  1 drivers
v0x1a6abf0_0 .net *"_ivl_74", 0 0, L_0x1a70a30;  1 drivers
v0x1a6acd0_0 .net *"_ivl_76", 0 0, L_0x1a707f0;  1 drivers
v0x1a6adb0_0 .net *"_ivl_78", 0 0, L_0x1a708b0;  1 drivers
v0x1a6ae90_0 .net *"_ivl_8", 0 0, L_0x1a6e550;  1 drivers
v0x1a6af70_0 .net *"_ivl_80", 0 0, L_0x1a70bf0;  1 drivers
v0x1a6b050_0 .net *"_ivl_82", 0 0, L_0x1a70d00;  1 drivers
v0x1a6b130_0 .net *"_ivl_84", 0 0, L_0x1a70ed0;  1 drivers
v0x1a6b210_0 .net *"_ivl_86", 0 0, L_0x1a70fe0;  1 drivers
v0x1a6b2f0_0 .net *"_ivl_88", 0 0, L_0x1a71260;  1 drivers
v0x1a6b3d0_0 .net *"_ivl_90", 0 0, L_0x1a712d0;  1 drivers
v0x1a6b4b0_0 .net *"_ivl_92", 0 0, L_0x1a71510;  1 drivers
v0x1a6b590_0 .net *"_ivl_94", 0 0, L_0x1a71580;  1 drivers
v0x1a6b670_0 .net *"_ivl_96", 0 0, L_0x1a71820;  1 drivers
v0x1a6b750_0 .net "a", 0 0, v0x1a67fb0_0;  alias, 1 drivers
v0x1a6b7f0_0 .net "b", 0 0, v0x1a68050_0;  alias, 1 drivers
v0x1a6b8e0_0 .net "c", 0 0, v0x1a680f0_0;  alias, 1 drivers
v0x1a6b9d0_0 .net "d", 0 0, v0x1a68230_0;  alias, 1 drivers
v0x1a6bac0_0 .net "out_pos", 0 0, L_0x1a718e0;  alias, 1 drivers
v0x1a6bb80_0 .net "out_sop", 0 0, L_0x1a6f860;  alias, 1 drivers
S_0x1a6bd00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a1d240;
 .timescale -12 -12;
E_0x1a049f0 .event anyedge, v0x1a6caf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a6caf0_0;
    %nor/r;
    %assign/vec4 v0x1a6caf0_0, 0;
    %wait E_0x1a049f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a67480;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a68320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a683c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a67480;
T_4 ;
    %wait E_0x1a1ba70;
    %load/vec4 v0x1a68460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a68320_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a67480;
T_5 ;
    %wait E_0x1a1b910;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %wait E_0x1a1b910;
    %load/vec4 v0x1a68320_0;
    %store/vec4 v0x1a683c0_0, 0, 1;
    %fork t_1, S_0x1a677b0;
    %jmp t_0;
    .scope S_0x1a677b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a679f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a679f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a1b910;
    %load/vec4 v0x1a679f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a679f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a679f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a67480;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a1ba70;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a68230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a680f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a68050_0, 0;
    %assign/vec4 v0x1a67fb0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a68320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a683c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a1d240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6c690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6caf0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a1d240;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a6c690_0;
    %inv;
    %store/vec4 v0x1a6c690_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a1d240;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a68190_0, v0x1a6cc60_0, v0x1a6c4b0_0, v0x1a6c550_0, v0x1a6c5f0_0, v0x1a6c730_0, v0x1a6c9b0_0, v0x1a6c910_0, v0x1a6c870_0, v0x1a6c7d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a1d240;
T_9 ;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a1d240;
T_10 ;
    %wait E_0x1a1ba70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a6ca50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6ca50_0, 4, 32;
    %load/vec4 v0x1a6cb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6ca50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a6ca50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6ca50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a6c9b0_0;
    %load/vec4 v0x1a6c9b0_0;
    %load/vec4 v0x1a6c910_0;
    %xor;
    %load/vec4 v0x1a6c9b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6ca50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6ca50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a6c870_0;
    %load/vec4 v0x1a6c870_0;
    %load/vec4 v0x1a6c7d0_0;
    %xor;
    %load/vec4 v0x1a6c870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6ca50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a6ca50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a6ca50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/ece241_2013_q2/iter2/response0/top_module.sv";
