// Seed: 1215436490
module module_0 (
    output tri0 id_0
    , id_20,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri id_12,
    input tri1 id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply1 id_16,
    output uwire id_17,
    output wor id_18
);
  wire id_21;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    inout supply1 id_4,
    output supply1 id_5,
    output wire id_6,
    output uwire id_7,
    inout supply0 id_8,
    input wor id_9,
    output tri0 id_10,
    output uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output supply0 id_14,
    output tri0 id_15
    , id_37,
    output wire id_16,
    input wire id_17,
    output uwire id_18,
    input tri id_19,
    input tri id_20,
    input tri0 id_21,
    input tri1 id_22,
    input tri0 id_23,
    input tri0 id_24,
    output supply1 id_25,
    input supply0 id_26
    , id_38,
    input supply1 id_27
    , id_39,
    output tri0 id_28,
    output wire id_29,
    input wire id_30,
    input wor id_31,
    input wand id_32
    , id_40,
    input supply0 id_33,
    input wand id_34,
    input tri id_35
);
  wire id_41;
  module_0(
      id_8,
      id_9,
      id_28,
      id_1,
      id_4,
      id_14,
      id_29,
      id_17,
      id_2,
      id_4,
      id_0,
      id_22,
      id_28,
      id_32,
      id_17,
      id_28,
      id_21,
      id_11,
      id_6
  );
endmodule
