[1] cTuning Foundation: cBench: Collective benchmarks (2016). http://ctuning.org/

cbench

[2] Hurson, A.R., Lim, J.T., Kavi, K.M., Lee, B.: Parallelization of doall and doacross

loops-a survey. Adv. Comput. 45, 53–103 (1997)

[3] IBM: Power ISA Transactional Memory (2012). www.power.org/wp-content/

uploads/2012/07/PowerISA V2.06B V2 PUBLIC.pdf

[4] Intel Corporation: Intel architecture instruction set extensions programming reference. Intel transactional synchronization extensions, Chap. 8 (2012)

[5] Le, H., Guthrie, G., Williams, D., Michael, M., Frey, B., Starke, W., May, C.,

Odaira, R., Nakaike, T.: Transactional memory support in the IBM POWER8

processor. IBM J. Res. Dev. 59(1), 8:1–8:14 (2015)

[6] Murphy, N., Jones, T., Mullins, R., Campanoni, S.: Performance implications of

transient loop-carried data dependences in automatically parallelized loops. In:

International Conference on Compiler Construction (CC), pp. 23–33, Barcelona,

Spain (2016)

[7] Nakaike, T., Odaira, R., Gaudet, M., Michael, M.M., Tomari, H.: Quantitative

comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12,

Intel Core, and POWER8. In: International Conference on Computer Architecture

(ISCA), pp. 144–157, Portland, OR (2015)

[8] Odaira, R., Nakaike, T.: Thread-level speculation on oﬀ-the-shelf hardware transactional memory. In: International Symposium on Workload Characterization

(IISWC), pp. 212–221, Atlanta, Georgia, USA, October 2014

[9] Salamanca, J., Amaral, J.N., Araujo, G.: Evaluating and improving thread-level

speculation in hardware transactional memories. In: IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 586–595, Chicago, USA

(2016)

[10]  Steﬀan, J., Mowry, T.: The potential for using thread-level data speculation to

facilitate automatic parallelization. In: High Performance Computer Architecture

(HPCA), p. 2, Washington, DC, USA (1998)

[11]  Steﬀan, J.G., Colohan, C.B., Zhai, A., Mowry, T.C.: A scalable approach to threadlevel speculation. In: International Conference on Computer Architecture (ISCA),

pp. 1–12, Vancouver, BC, Canada (2000)

[12]  Tournavitis, G., Wang, Z., Franke, B., O’Boyle, M.F.: Towards a holistic approach to auto-parallelization: integrating proﬁle-driven parallelism detection and

machine-learning based mapping. In: Programming Language Design and Implementation (PLDI), pp. 177–187, PLDI 2009, ACM, Dublin, Ireland (2009)
