\contentsline {section}{\numberline {1}Introduction}{3}{section.1}
\contentsline {section}{\numberline {2}Caches}{3}{section.2}
\contentsline {subsection}{\numberline {2.1}Why are caches expensive?}{3}{subsection.2.1}
\contentsline {subsection}{\numberline {2.2}L1 Cache}{3}{subsection.2.2}
\contentsline {subsection}{\numberline {2.3}Types of cache}{4}{subsection.2.3}
\contentsline {subsubsection}{\numberline {2.3.1}Fully associative}{4}{subsubsection.2.3.1}
\contentsline {subsubsection}{\numberline {2.3.2}Directly mapped}{5}{subsubsection.2.3.2}
\contentsline {subsubsection}{\numberline {2.3.3}Set associative}{5}{subsubsection.2.3.3}
\contentsline {section}{\numberline {3}Practical caches}{5}{section.3}
\contentsline {subsection}{\numberline {3.1}Cache control bits}{5}{subsection.3.1}
\contentsline {subsection}{\numberline {3.2}Exploiting spatial locality}{5}{subsection.3.2}
\contentsline {subsection}{\numberline {3.3}Separate instruction and data caches}{5}{subsection.3.3}
\contentsline {subsection}{\numberline {3.4}Multi level caches}{5}{subsection.3.4}
\contentsline {subsection}{\numberline {3.5}Cache misses}{6}{subsection.3.5}
\contentsline {subsection}{\numberline {3.6}More cache performance}{6}{subsection.3.6}
\contentsline {subsection}{\numberline {3.7}Cache consistency}{6}{subsection.3.7}
\contentsline {subsection}{\numberline {3.8}Virtual Addresses}{6}{subsection.3.8}
\contentsline {section}{\numberline {4}Pipelines}{7}{section.4}
\contentsline {subsection}{\numberline {4.1}Control Transfer Problem}{7}{subsection.4.1}
\contentsline {subsubsection}{\numberline {4.1.1}Branch Prediction}{8}{subsubsection.4.1.1}
\contentsline {subsection}{\numberline {4.2}Data Hazards}{9}{subsection.4.2}
\contentsline {subsection}{\numberline {4.3}Instruction Level Parallelism}{10}{subsection.4.3}
\contentsline {subsubsection}{\numberline {4.3.1}Out of Order Execution}{11}{subsubsection.4.3.1}
\contentsline {subsubsection}{\numberline {4.3.2}Programmer assisted ILP}{12}{subsubsection.4.3.2}
\contentsline {section}{\numberline {5}Multi-Threading}{13}{section.5}
\contentsline {section}{\numberline {6}Multi-Core}{13}{section.6}
\contentsline {section}{\numberline {7}Vitalisation}{13}{section.7}
\contentsline {section}{\numberline {8}Permanent Storage}{13}{section.8}
