$date
	Sun Oct 31 23:41:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module e3_testbench $end
$var wire 1 ! rtype $end
$var wire 1 " jtype $end
$var wire 1 # itype $end
$var reg 6 $ opcode [5:0] $end
$scope module test $end
$var wire 6 % opcode [5:0] $end
$var reg 1 # itype $end
$var reg 1 " jtype $end
$var reg 1 ! rtype $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
1!
$end
#1
0!
1"
b10 $
b10 %
#2
0"
1#
b100010 $
b100010 %
#3
b10011 $
b10011 %
#4
0#
1"
b11 $
b11 %
#5
