<stg><name>fir</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:1 %acc_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_loc"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:7 %call_ln0 = call void @fir_Pipeline_VITIS_LOOP_23_1, i32 %acc_loc, i32 %shift_reg, i32 %fir_int_int_c

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:7 %call_ln0 = call void @fir_Pipeline_VITIS_LOOP_23_1, i32 %acc_loc, i32 %shift_reg, i32 %fir_int_int_c

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="7" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:0 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="8" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:8 %acc_loc_load = load i32 %acc_loc

]]></Node>
<StgValue><ssdm name="acc_loc_load"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:9 %store_ln28 = store i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:10 %shl_ln29 = shl i32 %x_read, i32 3

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:11 %shl_ln29_1 = shl i32 %x_read, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln29_1"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:12 %add_ln29 = add i32 %shl_ln29_1, i32 %acc_loc_load

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:13 %acc = add i32 %add_ln29, i32 %shl_ln29

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:14 %write_ln31 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
codeRepl:15 %ret_ln32 = ret

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="23" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="24" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="25" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="26" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="acc_loc" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="fir_Pipeline_VITIS_LOOP_23_1" to="call_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="acc_loc" to="call_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="shift_reg" to="call_ln0" fromId="25" toId="5">
</dataflow>
<dataflow id="33" from="fir_int_int_c" to="call_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="34" from="fir_Pipeline_VITIS_LOOP_23_1" to="call_ln0" fromId="29" toId="6">
</dataflow>
<dataflow id="35" from="acc_loc" to="call_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="36" from="shift_reg" to="call_ln0" fromId="25" toId="6">
</dataflow>
<dataflow id="37" from="fir_int_int_c" to="call_ln0" fromId="26" toId="6">
</dataflow>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="x" to="x_read" fromId="24" toId="7">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="44" from="empty_1" to="spectopmodule_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="45" toId="9">
</dataflow>
<dataflow id="47" from="y" to="specbitsmap_ln0" fromId="23" toId="9">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="10">
</dataflow>
<dataflow id="50" from="y" to="specinterface_ln0" fromId="23" toId="10">
</dataflow>
<dataflow id="52" from="empty" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="57" from="empty_0" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="70" from="x" to="specbitsmap_ln0" fromId="24" toId="11">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="72" from="x" to="specinterface_ln0" fromId="24" toId="12">
</dataflow>
<dataflow id="73" from="empty" to="specinterface_ln0" fromId="51" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_53" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="88" from="acc_loc" to="acc_loc_load" fromId="4" toId="13">
</dataflow>
<dataflow id="89" from="x_read" to="store_ln28" fromId="7" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="store_ln28" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="x_read" to="shl_ln29" fromId="7" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="shl_ln29" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="x_read" to="shl_ln29_1" fromId="7" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="shl_ln29_1" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="shl_ln29_1" to="add_ln29" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="acc_loc_load" to="add_ln29" fromId="13" toId="17">
</dataflow>
<dataflow id="100" from="add_ln29" to="acc" fromId="17" toId="18">
</dataflow>
<dataflow id="101" from="shl_ln29" to="acc" fromId="15" toId="18">
</dataflow>
<dataflow id="103" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln31" fromId="102" toId="19">
</dataflow>
<dataflow id="104" from="y" to="write_ln31" fromId="23" toId="19">
</dataflow>
<dataflow id="105" from="acc" to="write_ln31" fromId="18" toId="19">
</dataflow>
</dataflows>


</stg>
