M.S. Arulampalam , S. Maskell , N. Gordon , T. Clapp, A tutorial on particle filters for online nonlinear/non-Gaussian Bayesian tracking, IEEE Transactions on Signal Processing, v.50 n.2, p.174-188, February 2002[doi>10.1109/78.978374]
Mohamed-Walid Benabderrahmane , Louis-Noël Pouchet , Albert Cohen , Cédric Bastoul, The polyhedral model is more widely applicable than you think, Proceedings of the 19th joint European conference on Theory and Practice of Software, international conference on Compiler Construction, March 20-28, 2010, Paphos, Cyprus[doi>10.1007/978-3-642-11970-5_16]
Jeronimo Castrillon , Ricardo Velasquez , Anastasia Stulova , Weihua Sheng , Jianjiang Ceng , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Jean-François Collard , Denis Barthou , Paul Feautrier, Fuzzy array dataflow analysis, Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming, p.92-101, July 19-21, 1995, Santa Barbara, California, USA[doi>10.1145/209936.209947]
E. A. de Kock, Multiprocessor mapping of process networks: a JPEG decoding case study, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581216]
Basant Kumar Dwivedi , Anshul Kumar , M. Balakrishnan, Automatic synthesis of system on chip multiprocessor architectures for process networks, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016737]
Farago, T. 2009. A framework for heterogeneous desktop parallel computing. M.S. thesis, LERC, LIACS.
Feautrier, P. 1988. Parametric integer programming. RAIRO Recherche Opérationnelle 22, 3, 243--268.
Feautrier, P. 1991. Dataflow analysis of scalar and array references. Para. Prog. 20, 1, 23--53.
Paul Feautrier, Automatic Parallelization in the Polytope Model, The Data Parallel Programming Model: Foundations, HPF Realization, and Scientific Applications, p.79-103, January 1996
Max Geigl , Martin Griebl , Christian Lengauer, Termination detection in parallel loop nests with while loops, Parallel Computing, v.25 n.12, p.1489-1510, Nov. 1999[doi>10.1016/S0167-8191(99)00063-0]
Kees Goossens , John Dielissen , Jef van Meerbergen , Peter Poplavko , Andrei Rădulescu , Edwin Rijpkema , Erwin Waterlander , Paul Wielage, Guaranteeing the quality of services in networks on chip, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Griebl, M. and Lengauer, C. 1996. The loop parallelizer loopo. In Proceedings of the 6th Workshop on Compilers for Parallel Computers, vol. 21. Forschungszentrum, 311--320.
Haid, W., et al. 2009. Efficient execution of Kahn process networks on multi-processor systems using protothreads and windowed FIFOS. In Proceedings of ESTIMedia. IEEE, 35--44.
Kahn, G. 1974. The Semantics of a simple language for parallel programming. In Proceedings of the IFIP Congress 74. North-Holland Publishing Co.
Kathleen Knobe , Vivek Sarkar, Array SSA form and its use in parallelization, Proceedings of the 25th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.107-120, January 19-21, 1998, San Diego, California, USA[doi>10.1145/268946.268956]
Grant Martin, Overview of the MPSoC design challenge, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146980]
Andrew Mihal , Kurt Keutzer, Mapping concurrent applications onto architectural platforms, Networks on chip, Kluwer Academic Publishers, Hingham, MA, 2003
Nadezhkin, D. and Stefanov, T. 2010. Identifying communication models in process networks derived from weakly dynamic programs. In Proceedings of SAMOS X. 372--379.
H. Nikolov , T. Stefanov , E. Deprettere, Systematic and Automated Multiprocessor System Design, Programming, and Implementation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.542-555, March 2008[doi>10.1109/TCAD.2007.911337]
Easwaran Raman , Guilherme Ottoni , Arun Raman , Matthew J. Bridges , David I. August, Parallel-stage decoupled software pipelining, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA[doi>10.1145/1356058.1356074]
Stefanov, T. 2004. Converting weakly dynamic programs to equivalent process network specifications. Ph.D. thesis. Leiden University, The Netherlands, ISBN: 90-9018629-8.
Todor Stefanov , Claudiu Zissulescu , Alexandru Turjan , Bart Kienhuis , Ed Deprettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, Proceedings of the conference on Design, automation and test in Europe, p.10340, February 16-20, 2004
Turjan, A. 2007. Compiling nested loop programs to process networks. Ph.D. thesis. Leiden University, The Netherlands.
Turjan, A., Kienhuis, B., and Deprettere, E. 2002. Realizations of the extended linearization model in the Compaan tool chain. In Proceedings of the 2nd Samos Workshop.
Alexandru Turjan , Bart Kienhuis , Ed Deprettere, Translating affine nested-loop programs to process networks, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023864]
Sven Verdoolaege , Hristo Nikolov , Todor Stefanov, pn: a tool for improved derivation of process networks, EURASIP Journal on Embedded Systems, v.2007 n.1, p.19-19, January 2007[doi>10.1155/2007/75947]
