void F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_4 * V_4 = V_2 -> V_5 . V_4 ;\r\nstruct V_6 * V_7 = F_2 ( V_2 ) ;\r\nconst struct V_8 * V_9 ;\r\nunsigned long V_10 ;\r\nint V_11 ;\r\nT_1 V_12 ;\r\nV_9 = F_3 ( V_7 -> V_2 . V_13 , L_1 , NULL ) ;\r\nif ( ! V_9 ) {\r\nF_4 ( V_14 L_2 ,\r\nV_7 -> V_2 . V_13 -> V_15 ) ;\r\nreturn;\r\n}\r\nV_11 = V_9 -> V_16 ;\r\nV_10 = V_4 -> V_17 ;\r\nswitch ( V_11 ) {\r\ncase 0 :\r\nV_10 += 0x20UL ;\r\nbreak;\r\ncase 1 :\r\nV_10 += 0x28UL ;\r\nbreak;\r\ncase 2 :\r\nV_10 += 0x30UL ;\r\nbreak;\r\ncase 3 :\r\nV_10 += 0x38UL ;\r\nbreak;\r\ncase 13 :\r\nV_10 += 0x40UL ;\r\nbreak;\r\ncase 14 :\r\nV_10 += 0x48UL ;\r\nbreak;\r\ncase 15 :\r\nV_10 += 0x50UL ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nV_12 = F_5 ( V_10 ) ;\r\nif ( V_12 & ( 1UL << 14UL ) ) {\r\nreturn;\r\n}\r\nV_12 |= ( 1UL << 14UL ) ;\r\nif ( V_3 & V_18 )\r\nV_12 |= ( 1UL << 1UL ) ;\r\nif ( V_3 & V_19 )\r\nV_12 |= ( 1UL << 2UL ) ;\r\nif ( V_3 & V_20 )\r\nV_12 |= ( 1UL << 3UL ) ;\r\nif ( V_3 & V_21 )\r\nV_12 |= ( 1UL << 4UL ) ;\r\nF_6 ( V_12 , V_10 ) ;\r\n}\r\nstatic unsigned long F_7 ( unsigned long V_22 )\r\n{\r\nunsigned long V_23 = V_24 - V_25 ;\r\nreturn V_22 + V_23 ;\r\n}\r\nstatic unsigned int F_8 ( struct V_6 * V_7 , unsigned int V_26 )\r\n{\r\nstruct V_4 * V_4 = V_7 -> V_2 . V_5 . V_4 ;\r\nunsigned long V_27 = V_4 -> V_17 - 0x2000UL ;\r\nunsigned long V_22 , V_28 ;\r\nint V_29 = 0 ;\r\nV_22 = V_30 [ V_26 ] ;\r\nif ( V_22 == ( ( unsigned long ) - 1 ) ) {\r\nF_9 ( L_3 ,\r\nV_26 ) ;\r\nF_10 () ;\r\n}\r\nV_22 += V_27 ;\r\nif ( V_26 >= 0x20 ) {\r\nV_28 = F_7 ( V_22 ) ;\r\n} else {\r\nint V_31 = ( V_26 & 0x18 ) >> 3 ;\r\nV_29 = V_26 & 0x7 ;\r\nswitch( V_31 ) {\r\ncase 0 :\r\nV_28 = V_27 + V_32 ;\r\nbreak;\r\ncase 1 :\r\nV_28 = V_27 + V_33 ;\r\nbreak;\r\ncase 2 :\r\nV_28 = V_27 + V_34 ;\r\nbreak;\r\ndefault:\r\ncase 3 :\r\nV_28 = V_27 + V_35 ;\r\nbreak;\r\n}\r\nV_28 += ( ( unsigned long ) V_29 - 1UL ) * 8UL ;\r\n}\r\nreturn F_11 ( V_29 , V_28 , V_22 ) ;\r\n}\r\nstatic T_2 F_12 ( int V_36 , void * V_37 )\r\n{\r\nstruct V_6 * V_7 = V_37 ;\r\nstruct V_4 * V_4 = V_7 -> V_2 . V_5 . V_4 ;\r\nunsigned long V_27 = V_4 -> V_17 - 0x2000UL ;\r\nunsigned long V_38 , V_39 ;\r\nunsigned long V_40 , V_41 , V_42 ;\r\nint V_43 , V_44 ;\r\nV_38 = V_27 + V_45 ;\r\nV_39 = V_27 + V_46 ;\r\nV_40 = F_5 ( V_38 ) ;\r\nV_41 = F_5 ( V_39 ) ;\r\nV_42 = V_40 &\r\n( V_47 | V_48 | V_49 |\r\nV_50 | V_51 | V_52 ) ;\r\nF_6 ( V_42 , V_38 ) ;\r\nV_44 = F_13 ( V_7 -> V_2 . V_13 , L_4 , - 1 ) ;\r\nF_4 ( L_5 ,\r\nV_44 ,\r\n( ( ( V_42 & V_47 ) ?\r\nL_6 :\r\n( ( V_42 & V_48 ) ?\r\nL_7 :\r\n( ( V_42 & V_49 ) ?\r\nL_8 : L_9 ) ) ) ) ) ;\r\nF_4 ( L_10 ,\r\nV_44 ,\r\n( V_40 & V_53 ) >> 45UL ,\r\n( V_40 & V_54 ) >> 42UL ,\r\n( V_40 & V_55 ) >> 37UL ) ;\r\nF_4 ( L_11 , V_44 , V_41 ) ;\r\nF_4 ( L_12 , V_44 ) ;\r\nV_43 = 0 ;\r\nif ( V_40 & V_50 ) {\r\nV_43 ++ ;\r\nF_4 ( L_13 ) ;\r\n}\r\nif ( V_40 & V_51 ) {\r\nV_43 ++ ;\r\nF_4 ( L_14 ) ;\r\n}\r\nif ( V_40 & V_52 ) {\r\nV_43 ++ ;\r\nF_4 ( L_15 ) ;\r\n}\r\nif ( ! V_43 )\r\nF_4 ( L_16 ) ;\r\nF_4 ( L_17 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic T_2 F_14 ( int V_36 , void * V_37 )\r\n{\r\nstruct V_6 * V_7 = V_37 ;\r\nstruct V_4 * V_4 = V_7 -> V_2 . V_5 . V_4 ;\r\nunsigned long V_27 = V_4 -> V_17 - 0x2000UL ;\r\nunsigned long V_38 , V_39 ;\r\nunsigned long V_40 , V_41 , V_42 ;\r\nint V_43 , V_44 ;\r\nV_38 = V_27 + V_57 ;\r\nV_39 = V_27 + V_58 ;\r\nV_40 = F_5 ( V_38 ) ;\r\nV_41 = F_5 ( V_39 ) ;\r\nV_42 = V_40 &\r\n( V_59 | V_60 | V_61 |\r\nV_62 | V_63 | V_64 ) ;\r\nF_6 ( V_42 , V_38 ) ;\r\nV_44 = F_13 ( V_7 -> V_2 . V_13 , L_4 , - 1 ) ;\r\nF_4 ( L_18 ,\r\nV_44 ,\r\n( ( ( V_42 & V_59 ) ?\r\nL_6 :\r\n( ( V_42 & V_60 ) ?\r\nL_7 :\r\n( ( V_42 & V_61 ) ?\r\nL_8 : L_9 ) ) ) ) ) ;\r\nF_4 ( L_19 ,\r\nV_44 ,\r\n( V_40 & V_65 ) >> 45UL ,\r\n( V_40 & V_66 ) >> 48UL ,\r\n( V_40 & V_67 ) >> 42UL ,\r\n( V_40 & V_68 ) >> 37UL ) ;\r\nF_4 ( L_11 , V_44 , V_41 ) ;\r\nF_4 ( L_20 , V_44 ) ;\r\nV_43 = 0 ;\r\nif ( V_40 & V_62 ) {\r\nV_43 ++ ;\r\nF_4 ( L_13 ) ;\r\n}\r\nif ( V_40 & V_63 ) {\r\nV_43 ++ ;\r\nF_4 ( L_14 ) ;\r\n}\r\nif ( V_40 & V_64 ) {\r\nV_43 ++ ;\r\nF_4 ( L_15 ) ;\r\n}\r\nif ( ! V_43 )\r\nF_4 ( L_16 ) ;\r\nF_4 ( L_17 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic T_2 F_15 ( int V_36 , void * V_37 )\r\n{\r\nstruct V_6 * V_7 = V_37 ;\r\nstruct V_4 * V_4 = V_7 -> V_2 . V_5 . V_4 ;\r\nunsigned long V_38 , V_39 , V_27 ;\r\nunsigned long V_40 , V_41 , V_42 ;\r\nint V_43 , V_44 ;\r\nV_27 = V_4 -> V_17 - 0x2000UL ;\r\nV_38 = V_27 + V_69 ;\r\nV_39 = V_27 + V_70 ;\r\nV_40 = F_5 ( V_38 ) ;\r\nV_41 = F_5 ( V_39 ) ;\r\nV_42 = V_40 &\r\n( V_71 | V_72 | V_73 |\r\nV_74 | V_75 | V_76 ) ;\r\nF_6 ( V_42 , V_38 ) ;\r\nV_44 = F_13 ( V_7 -> V_2 . V_13 , L_4 , - 1 ) ;\r\nF_4 ( L_21 ,\r\nV_44 ,\r\n( ( ( V_42 & V_71 ) ?\r\nL_22 :\r\n( ( V_42 & V_72 ) ?\r\nL_23 :\r\n( ( V_42 & V_73 ) ?\r\nL_24 : L_9 ) ) ) ) ,\r\n( V_40 & V_77 ) ? 1 : 0 ) ;\r\nF_4 ( L_25 ,\r\nV_44 ,\r\n( V_40 & V_78 ) >> 42UL ,\r\n( V_40 & V_79 ) >> 37UL ) ;\r\nF_4 ( L_11 , V_44 , V_41 ) ;\r\nF_4 ( L_26 , V_44 ) ;\r\nV_43 = 0 ;\r\nif ( V_40 & V_74 ) {\r\nV_43 ++ ;\r\nF_4 ( L_27 ) ;\r\n}\r\nif ( V_40 & V_75 ) {\r\nV_43 ++ ;\r\nF_4 ( L_28 ) ;\r\n}\r\nif ( V_40 & V_76 ) {\r\nV_43 ++ ;\r\nF_4 ( L_29 ) ;\r\n}\r\nif ( ! V_43 )\r\nF_4 ( L_16 ) ;\r\nF_4 ( L_17 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic void T_3 F_16 ( struct V_6 * V_7 )\r\n{\r\nstruct V_4 * V_4 = V_7 -> V_2 . V_5 . V_4 ;\r\nunsigned long V_27 = V_4 -> V_17 - 0x2000UL ;\r\nunsigned int V_36 ;\r\nT_1 V_80 ;\r\nint V_44 ;\r\nV_44 = F_13 ( V_7 -> V_2 . V_13 , L_4 , - 1 ) ;\r\nV_36 = F_8 ( V_7 , V_81 ) ;\r\nif ( F_17 ( V_36 , F_12 , 0 ,\r\nL_30 , V_7 ) < 0 ) {\r\nF_9 ( L_31 ,\r\nV_44 ) ;\r\nF_10 () ;\r\n}\r\nV_36 = F_8 ( V_7 , V_82 ) ;\r\nif ( F_17 ( V_36 , F_14 , 0 ,\r\nL_32 , V_7 ) < 0 ) {\r\nF_9 ( L_33 ,\r\nV_44 ) ;\r\nF_10 () ;\r\n}\r\nV_36 = F_8 ( V_7 , V_83 ) ;\r\nif ( F_17 ( V_36 , F_15 , 0 ,\r\nL_34 , V_7 ) < 0 ) {\r\nF_9 ( L_35 ,\r\nV_44 ) ;\r\nF_10 () ;\r\n}\r\nF_6 ( ( V_84 |\r\nV_85 |\r\nV_86 ) ,\r\nV_27 + V_87 ) ;\r\nV_80 = F_5 ( V_4 -> V_17 ) ;\r\nV_80 |= 0x100UL ;\r\nF_6 ( V_80 , V_4 -> V_17 ) ;\r\n}\r\nstatic void T_3 F_18 ( struct V_6 * V_7 )\r\n{\r\nconst struct V_88 * V_89 ;\r\nstruct V_90 * V_91 = V_7 -> V_2 . V_13 ;\r\nstruct V_4 * V_4 ;\r\nstruct V_92 * V_92 ;\r\nunsigned long V_9 , V_27 ;\r\nint V_93 , V_44 ;\r\nT_1 V_80 ;\r\nV_89 = F_3 ( V_91 , L_1 , NULL ) ;\r\nif ( ! V_89 ) {\r\nF_9 ( L_36\r\nL_37 ) ;\r\nF_10 () ;\r\n}\r\nV_9 = V_89 -> V_94 ;\r\nV_4 = F_19 ( sizeof( * V_4 ) , V_95 ) ;\r\nif ( ! V_4 )\r\ngoto V_96;\r\nV_92 = F_19 ( sizeof( * V_92 ) , V_95 ) ;\r\nif ( ! V_92 )\r\ngoto V_96;\r\nV_7 -> V_2 . V_5 . V_4 = V_4 ;\r\nV_7 -> V_2 . V_5 . V_97 = V_92 ;\r\nV_7 -> V_2 . V_5 . V_98 = - 1 ;\r\nV_27 = V_9 + V_99 ;\r\nV_4 -> V_100 = V_27 + V_101 ;\r\nV_4 -> V_102 = V_27 + V_103 ;\r\nV_4 -> V_104 = V_27 + V_105 ;\r\nV_4 -> V_106 = V_4 -> V_100 +\r\n( V_107 - V_101 ) ;\r\nV_27 = V_9 + V_108 ;\r\nV_92 -> V_109 = V_27 + V_110 ;\r\nV_92 -> V_111 = V_27 + V_112 ;\r\nV_92 -> V_113 = V_27 + V_114 ;\r\nV_92 -> V_115 = 1 ;\r\nV_92 -> V_116 = ( volatile unsigned long * )\r\n( ( ( ( unsigned long ) & V_92 -> V_117 [ 0 ] )\r\n+ 63UL )\r\n& ~ 63UL ) ;\r\nV_92 -> V_118 = ( unsigned long )\r\nF_20 ( V_92 -> V_116 ) ;\r\nV_4 -> V_17 = V_9 + 0x2000UL ;\r\nV_44 = F_13 ( V_7 -> V_2 . V_13 , L_4 , - 1 ) ;\r\nF_4 ( V_119 L_38 ,\r\nV_44 , V_9 ) ;\r\nif ( F_21 ( V_4 , V_120 , V_121 , 0xffffffff , - 1 ) )\r\ngoto V_96;\r\nV_80 = F_5 ( V_4 -> V_100 ) ;\r\nV_80 = ( ( 7UL << 16UL ) |\r\n( 0UL << 2UL ) |\r\n( 1UL << 1UL ) |\r\n( 1UL << 0UL ) ) ;\r\nF_6 ( V_80 , V_4 -> V_100 ) ;\r\nfor ( V_93 = 0 ; V_93 < 16 ; V_93 ++ ) {\r\nunsigned long V_122 , V_123 ;\r\nV_122 = V_4 -> V_100 + ( V_124 - V_101 ) ;\r\nV_123 = V_4 -> V_100 + ( V_107 - V_101 ) ;\r\nV_122 += ( unsigned long ) V_93 * 8UL ;\r\nV_123 += ( unsigned long ) V_93 * 8UL ;\r\nF_6 ( 0 , V_122 ) ;\r\nF_6 ( 0 , V_123 ) ;\r\n}\r\nF_5 ( V_4 -> V_17 ) ;\r\nF_6 ( F_20 ( V_4 -> V_125 ) , V_4 -> V_102 ) ;\r\nV_80 = ( 1UL << 1UL ) | ( 1UL << 0UL ) ;\r\nF_6 ( V_80 , V_92 -> V_109 ) ;\r\nfor ( V_93 = 0 ; V_93 < 16 ; V_93 ++ ) {\r\nunsigned long V_126 , V_127 ;\r\nV_126 = V_92 -> V_109 +\r\n( V_128 - V_110 ) ;\r\nV_127 = V_92 -> V_109 +\r\n( V_129 - V_110 ) ;\r\nV_126 += ( unsigned long ) V_93 * 8UL ;\r\nV_127 += ( unsigned long ) V_93 * 8UL ;\r\nF_6 ( 0UL , V_126 ) ;\r\nF_6 ( 0UL , V_127 ) ;\r\n}\r\nV_80 = F_5 ( V_4 -> V_17 ) ;\r\nV_80 |= 0x3fUL ;\r\nF_6 ( V_80 , V_4 -> V_17 ) ;\r\nif ( V_130 )\r\nF_22 ( V_44 ) ;\r\nF_16 ( V_7 ) ;\r\nreturn;\r\nV_96:\r\nF_9 ( L_39 ) ;\r\n}\r\nstatic int T_3 F_23 ( void )\r\n{\r\nstruct V_90 * V_91 ;\r\nF_24 (dp, L_40 ) {\r\nstruct V_6 * V_7 = F_25 ( V_91 ) ;\r\nF_18 ( V_7 ) ;\r\nF_26 ( V_7 ) ;\r\n}\r\nreturn 0 ;\r\n}
