{"vcs1":{"timestamp_begin":1699713909.776276141, "rt":1.62, "ut":0.44, "st":0.28}}
{"vcselab":{"timestamp_begin":1699713911.475580657, "rt":1.13, "ut":0.32, "st":0.18}}
{"link":{"timestamp_begin":1699713912.692066666, "rt":0.36, "ut":0.16, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699713909.060850940}
{"VCS_COMP_START_TIME": 1699713909.060850940}
{"VCS_COMP_END_TIME": 1699713917.380489824}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331900}}
{"stitch_vcselab": {"peak_mem": 223480}}
