--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.078 ns
From           : RXD
To             : uart_read:uread|rxq1
From Clock     : 
To Clock       : clock
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 9.112 ns
From           : uart_write:uwite|txd
To             : TXD
From Clock     : clock
To Clock       : 
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -6.037 ns
From           : RXD
To             : uart_read:uread|rxq1
From Clock     : 
To Clock       : clock
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : 0.454 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 104.76 MHz ( period = 9.546 ns )
From           : Pipelined_RegFile:pipe|test2D~57
To             : decoder:d1|control_state[4]~476
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Hold: 'clock'
Slack          : 0.633 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : Pipelined_RegFile:pipe|mul_div:MulDiv|answer_reg[31]
To             : Pipelined_RegFile:pipe|mul_div:MulDiv|answer_reg[31]
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

