#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr  8 16:59:05 2025
# Process ID: 7310
# Current directory: /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/lab2_simple_arm_adder_ip_0_0_synth_1
# Command line: vivado -log lab2_simple_arm_adder_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_simple_arm_adder_ip_0_0.tcl
# Log file: /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/lab2_simple_arm_adder_ip_0_0_synth_1/lab2_simple_arm_adder_ip_0_0.vds
# Journal file: /home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/lab2_simple_arm_adder_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source lab2_simple_arm_adder_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nbellas/ip_repo/adder_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top lab2_simple_arm_adder_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7360
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:40]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2356.156 ; gain = 0.000 ; free physical = 3112 ; free virtual = 8650
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2_simple_arm_adder_ip_0_0' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_adder_ip_0_0/synth/lab2_simple_arm_adder_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'fpadd_ip_v1_0_v1_0' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/hdl/adder_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpadd_ip_v1_0_v1_0_S00_AXI' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/hdl/adder_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/hdl/adder_ip_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/hdl/adder_ip_v1_0_S00_AXI.v:374]
INFO: [Synth 8-6157] synthesizing module 'fpadd_system' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:7]
INFO: [Synth 8-6157] synthesizing module 'Debounce_L2P' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/debouncer_L2P.v:75]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/debouncer_L2P.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (1#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/debouncer_L2P.v:3]
INFO: [Synth 8-6157] synthesizing module 'L2P' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/debouncer_L2P.v:28]
	Parameter WAIT_FOR_SIGNAL bound to: 2'b00 
	Parameter GEN_SINGLE_CYCLE bound to: 2'b01 
	Parameter WAIT_SIG_STOP bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'L2P' (2#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/debouncer_L2P.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Debounce_L2P' (3#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/debouncer_L2P.v:75]
INFO: [Synth 8-6157] synthesizing module 'Data_mem' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/Data_Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Data_mem' (4#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/Data_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'fpadd_pipeline' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_pipeline.v:17]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_pipeline' (5#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_pipeline.v:17]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDisplay' [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/SevenSegDisplay.v:3]
INFO: [Synth 8-226] default block is never used [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/SevenSegDisplay.v:37]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDisplay' (6#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/SevenSegDisplay.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_system' (7#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/src/fpadd_system.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_ip_v1_0_v1_0_S00_AXI' (8#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/hdl/adder_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fpadd_ip_v1_0_v1_0' (9#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ipshared/c7da/hdl/adder_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab2_simple_arm_adder_ip_0_0' (10#1) [/home/nbellas/fpadd_arm_2/fpadd_arm_2.gen/sources_1/bd/lab2_simple_arm/ip/lab2_simple_arm_adder_ip_0_0/synth/lab2_simple_arm_adder_ip_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.156 ; gain = 0.000 ; free physical = 3836 ; free virtual = 9376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.156 ; gain = 0.000 ; free physical = 3881 ; free virtual = 9421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.156 ; gain = 0.000 ; free physical = 3881 ; free virtual = 9421
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2356.156 ; gain = 0.000 ; free physical = 3875 ; free virtual = 9414
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.066 ; gain = 0.000 ; free physical = 3801 ; free virtual = 9341
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2396.066 ; gain = 0.000 ; free physical = 3801 ; free virtual = 9341
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3872 ; free virtual = 9412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3872 ; free virtual = 9412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3872 ; free virtual = 9412
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'L2P'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         WAIT_FOR_SIGNAL |                               00 |                               00
        GEN_SINGLE_CYCLE |                               01 |                               01
           WAIT_SIG_STOP |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'L2P'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3863 ; free virtual = 9404
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 2     
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3844 ; free virtual = 9389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3715 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3715 ; free virtual = 9269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3710 ; free virtual = 9264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3709 ; free virtual = 9263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3709 ; free virtual = 9263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3709 ; free virtual = 9263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3709 ; free virtual = 9263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3708 ; free virtual = 9263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3708 ; free virtual = 9263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    28|
|2     |LUT1   |     8|
|3     |LUT2   |    53|
|4     |LUT3   |    99|
|5     |LUT4   |    72|
|6     |LUT5   |    90|
|7     |LUT6   |   123|
|8     |FDCE   |   102|
|9     |FDRE   |   223|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3708 ; free virtual = 9263
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2396.066 ; gain = 0.000 ; free physical = 3765 ; free virtual = 9319
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2396.066 ; gain = 39.910 ; free physical = 3765 ; free virtual = 9320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2396.066 ; gain = 0.000 ; free physical = 3851 ; free virtual = 9405
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.066 ; gain = 0.000 ; free physical = 3794 ; free virtual = 9349
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2396.066 ; gain = 40.020 ; free physical = 3936 ; free virtual = 9491
INFO: [Common 17-1381] The checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/lab2_simple_arm_adder_ip_0_0_synth_1/lab2_simple_arm_adder_ip_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lab2_simple_arm_adder_ip_0_0, cache-ID = c33c75104be10afe
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nbellas/fpadd_arm_2/fpadd_arm_2.runs/lab2_simple_arm_adder_ip_0_0_synth_1/lab2_simple_arm_adder_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_simple_arm_adder_ip_0_0_utilization_synth.rpt -pb lab2_simple_arm_adder_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 16:59:38 2025...
