0.6
2018.1
Apr  4 2018
19:30:32
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/AluOp.vh,1653013428,verilog,,,,,,,,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/Core.v,1686746701,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/EX_MEM_reg.v,,Core,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v,1686744407,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/branch_prediction_unit.v,,SCPU,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/test_bench/Core_tb.sv,1654613082,systemVerilog,,,,Core_tb,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/ip/Ram/Ram_sim_netlist.v,1678968422,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/ip/Rom_1/Rom_sim_netlist.v,,Ram;Ram_blk_mem_gen_generic_cstr;Ram_blk_mem_gen_prim_width;Ram_blk_mem_gen_prim_width__parameterized0;Ram_blk_mem_gen_prim_wrapper_init;Ram_blk_mem_gen_prim_wrapper_init__parameterized0;Ram_blk_mem_gen_top;Ram_blk_mem_gen_v8_4_1;Ram_blk_mem_gen_v8_4_1_synth,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
,,,,,,Rom;Rom_dist_mem_gen_v8_0_12;Rom_dist_mem_gen_v8_0_12_rom;Rom_dist_mem_gen_v8_0_12_synth,,,,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/ALU.v,1686727684,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/CSR.v,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/AluOp.vh,ALU,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/CSR.v,1686727358,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/Core.v,,CSR,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/EX_MEM_reg.v,1686746302,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/ID_EX_reg.v,,EX_MEM_reg,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/ID_EX_reg.v,1686727538,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/IF_ID_reg.v,,ID_EX_reg,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/IF_ID_reg.v,1686726930,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/MEM_WB_reg.v,,IF_ID_reg,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/MEM_WB_reg.v,1686727884,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/Register.v,,MEM_WB_reg,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/Register.v,1686727242,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/SCPU.v,,Regs,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/branch_prediction_unit.v,1686726894,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/designed_ram.v,,branch_prediction,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
,,,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/forwarding_unit.v,,designed_ram,,,,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/forwarding_unit.v,1666142354,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/hazard_detection_unit.v,,forwarding_unit,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/hazard_detection_unit.v,1672141618,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/immgen.v,,hazard_detection_unit,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/immgen.v,1686727400,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/mycontrol.v,,immgen,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/mycontrol.v,1686744415,verilog,,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/pc.v,F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/code/src/AluOp.vh,mycontrol,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
F:/Vivado labs/sys3_xpart/sys3_lab1_myversion - 副本/lab5.srcs/sources_1/new/pc.v,1686729078,verilog,,,,pc,,xil_defaultlib,../../../../code/src;F:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
