{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 03:17:34 2016 " "Info: Processing started: Mon Apr 11 03:17:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta small8 -c small8 " "Info: Command: quartus_sta small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[0\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[0\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[1\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[1\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[2\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[2\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[3\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[3\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[4\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[4\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[5\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[5\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[6\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[6\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_DECODER\|output\[7\]\|combout " "Warning: Node \"U_cpu\|U_DECODER\|output\[7\]\|combout\" is a latch" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[10\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[10\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[9\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[9\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[0\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[0\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[2\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[2\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[1\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[1\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[12\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[12\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[3\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[3\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|wen\[4\]\|combout " "Warning: Node \"U_cpu\|U_controller\|wen\[4\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|C_sel\[0\]\|combout " "Warning: Node \"U_cpu\|U_controller\|C_sel\[0\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U_cpu\|U_controller\|C_sel\[1\]\|combout " "Warning: Node \"U_cpu\|U_controller\|C_sel\[1\]\|combout\" is a latch" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "small8.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'small8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:U_cpu\|controller:U_controller\|state.ADDR_13 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " "Info: create_clock -period 1.000 -name CPU:U_cpu\|controller:U_controller\|state.ADDR_13 CPU:U_cpu\|controller:U_controller\|state.ADDR_13" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:U_cpu\|controller:U_controller\|state.ADCR_D CPU:U_cpu\|controller:U_controller\|state.ADCR_D " "Info: create_clock -period 1.000 -name CPU:U_cpu\|controller:U_controller\|state.ADCR_D CPU:U_cpu\|controller:U_controller\|state.ADCR_D" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:U_cpu\|controller:U_controller\|state.CLRC CPU:U_cpu\|controller:U_controller\|state.CLRC " "Info: create_clock -period 1.000 -name CPU:U_cpu\|controller:U_controller\|state.CLRC CPU:U_cpu\|controller:U_controller\|state.CLRC" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.550 " "Info: Worst-case setup slack is -17.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.550     -1607.291 clk  " "Info:   -17.550     -1607.291 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.733       -27.775 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:    -3.733       -27.775 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381        -1.091 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:    -0.381        -1.091 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:     0.350         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.651 " "Info: Worst-case hold slack is -3.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.651        -9.577 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:    -3.651        -9.577 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344        -7.726 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:    -1.344        -7.726 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822        -5.878 clk  " "Info:    -0.822        -5.878 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803        -1.542 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:    -0.803        -1.542 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -303.522 clk  " "Info:    -3.000      -303.522 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:     0.388         0.000 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:     0.422         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425         0.000 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:     0.425         0.000 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.678 " "Info: Worst-case setup slack is -15.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.678     -1423.696 clk  " "Info:   -15.678     -1423.696 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.355       -24.825 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:    -3.355       -24.825 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370        -1.105 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:    -0.370        -1.105 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:     0.285         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.273 " "Info: Worst-case hold slack is -3.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273        -7.707 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:    -3.273        -7.707 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154        -6.452 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:    -1.154        -6.452 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771        -5.509 clk  " "Info:    -0.771        -5.509 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.691        -1.333 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:    -0.691        -1.333 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -303.522 clk  " "Info:    -3.000      -303.522 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415         0.000 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:     0.415         0.000 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:     0.434         0.000 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:     0.467         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.CLRC\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADDR_13\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CPU:U_cpu\|controller:U_controller\|state.ADCR_D\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.686 " "Info: Worst-case setup slack is -9.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.686      -861.322 clk  " "Info:    -9.686      -861.322 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744       -12.242 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:    -1.744       -12.242 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051        -0.120 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:    -0.051        -0.120 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:     0.495         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.202 " "Info: Worst-case hold slack is -2.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.202        -4.889 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:    -2.202        -4.889 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.819        -5.033 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:    -0.819        -5.033 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549        -4.359 clk  " "Info:    -0.549        -4.359 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343        -0.662 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:    -0.343        -0.662 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -313.630 clk  " "Info:    -3.000      -313.630 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 CPU:U_cpu\|controller:U_controller\|state.ADDR_13  " "Info:     0.388         0.000 CPU:U_cpu\|controller:U_controller\|state.ADDR_13 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC  " "Info:     0.396         0.000 CPU:U_cpu\|controller:U_controller\|state.CLRC " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 CPU:U_cpu\|controller:U_controller\|state.ADCR_D  " "Info:     0.428         0.000 CPU:U_cpu\|controller:U_controller\|state.ADCR_D " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 03:17:39 2016 " "Info: Processing ended: Mon Apr 11 03:17:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
