
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007994  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407994  00407994  00017994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  0040799c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00018c24  200009c0  0040835c  000209c0  2**2
                  ALLOC
  4 .stack        00003004  200195e4  00420f80  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   00019f57  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003a67  00000000  00000000  0003a99a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005aef  00000000  00000000  0003e401  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b78  00000000  00000000  00043ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000aa8  00000000  00000000  00044a68  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00008027  00000000  00000000  00045510  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000feb5  00000000  00000000  0004d537  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052f66  00000000  00000000  0005d3ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000025d8  00000000  00000000  000b0354  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 c5 01 20 ed 15 40 00 e9 15 40 00 e9 15 40 00     ... ..@...@...@.
  400010:	e9 15 40 00 e9 15 40 00 e9 15 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	e9 15 40 00 e9 15 40 00 00 00 00 00 e9 15 40 00     ..@...@.......@.
  40003c:	e9 15 40 00 e9 15 40 00 e9 15 40 00 e9 15 40 00     ..@...@...@...@.
  40004c:	e9 15 40 00 e9 15 40 00 e9 15 40 00 e9 15 40 00     ..@...@...@...@.
  40005c:	00 00 00 00 e9 15 40 00 e9 15 40 00 00 00 00 00     ......@...@.....
  40006c:	11 02 40 00 25 02 40 00 00 00 00 00 69 0d 40 00     ..@.%.@.....i.@.
  40007c:	e9 15 40 00 00 00 00 00 00 00 00 00 e9 15 40 00     ..@...........@.
  40008c:	e9 15 40 00 e9 15 40 00 79 0f 40 00 e9 15 40 00     ..@...@.y.@...@.
  40009c:	a1 0c 40 00 e9 15 40 00 e9 15 40 00 00 00 00 00     ..@...@...@.....
	...
  4000b4:	e9 15 40 00 e9 15 40 00 e9 15 40 00 e9 15 40 00     ..@...@...@...@.
  4000c4:	e9 15 40 00 e9 15 40 00                             ..@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040799c 	.word	0x0040799c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	0040799c 	.word	0x0040799c
  40012c:	200009c4 	.word	0x200009c4
  400130:	0040799c 	.word	0x0040799c
  400134:	00000000 	.word	0x00000000

00400138 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40013c:	4681      	mov	r9, r0
  40013e:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400140:	4b12      	ldr	r3, [pc, #72]	; (40018c <pio_handler_process+0x54>)
  400142:	4798      	blx	r3
  400144:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400146:	4648      	mov	r0, r9
  400148:	4b11      	ldr	r3, [pc, #68]	; (400190 <pio_handler_process+0x58>)
  40014a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40014c:	4005      	ands	r5, r0
  40014e:	d013      	beq.n	400178 <pio_handler_process+0x40>
  400150:	4c10      	ldr	r4, [pc, #64]	; (400194 <pio_handler_process+0x5c>)
  400152:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400156:	e003      	b.n	400160 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400158:	42b4      	cmp	r4, r6
  40015a:	d00d      	beq.n	400178 <pio_handler_process+0x40>
  40015c:	3410      	adds	r4, #16
		while (status != 0) {
  40015e:	b15d      	cbz	r5, 400178 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400160:	6820      	ldr	r0, [r4, #0]
  400162:	42b8      	cmp	r0, r7
  400164:	d1f8      	bne.n	400158 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400166:	6861      	ldr	r1, [r4, #4]
  400168:	4229      	tst	r1, r5
  40016a:	d0f5      	beq.n	400158 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40016c:	68e3      	ldr	r3, [r4, #12]
  40016e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400170:	6863      	ldr	r3, [r4, #4]
  400172:	ea25 0503 	bic.w	r5, r5, r3
  400176:	e7ef      	b.n	400158 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400178:	4b07      	ldr	r3, [pc, #28]	; (400198 <pio_handler_process+0x60>)
  40017a:	681b      	ldr	r3, [r3, #0]
  40017c:	b123      	cbz	r3, 400188 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40017e:	4b07      	ldr	r3, [pc, #28]	; (40019c <pio_handler_process+0x64>)
  400180:	681b      	ldr	r3, [r3, #0]
  400182:	b10b      	cbz	r3, 400188 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400184:	4648      	mov	r0, r9
  400186:	4798      	blx	r3
  400188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40018c:	00401283 	.word	0x00401283
  400190:	00401287 	.word	0x00401287
  400194:	200009dc 	.word	0x200009dc
  400198:	200195b8 	.word	0x200195b8
  40019c:	20000a50 	.word	0x20000a50

004001a0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4001a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4001a2:	4c18      	ldr	r4, [pc, #96]	; (400204 <pio_handler_set+0x64>)
  4001a4:	6826      	ldr	r6, [r4, #0]
  4001a6:	2e06      	cmp	r6, #6
  4001a8:	d829      	bhi.n	4001fe <pio_handler_set+0x5e>
  4001aa:	f04f 0c00 	mov.w	ip, #0
  4001ae:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4001b0:	4f15      	ldr	r7, [pc, #84]	; (400208 <pio_handler_set+0x68>)
  4001b2:	e004      	b.n	4001be <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4001b4:	3401      	adds	r4, #1
  4001b6:	b2e4      	uxtb	r4, r4
  4001b8:	46a4      	mov	ip, r4
  4001ba:	42a6      	cmp	r6, r4
  4001bc:	d309      	bcc.n	4001d2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4001be:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4001c0:	0125      	lsls	r5, r4, #4
  4001c2:	597d      	ldr	r5, [r7, r5]
  4001c4:	428d      	cmp	r5, r1
  4001c6:	d1f5      	bne.n	4001b4 <pio_handler_set+0x14>
  4001c8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4001cc:	686d      	ldr	r5, [r5, #4]
  4001ce:	4295      	cmp	r5, r2
  4001d0:	d1f0      	bne.n	4001b4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4001d2:	4d0d      	ldr	r5, [pc, #52]	; (400208 <pio_handler_set+0x68>)
  4001d4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4001d8:	eb05 040e 	add.w	r4, r5, lr
  4001dc:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4001e0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4001e2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4001e4:	9906      	ldr	r1, [sp, #24]
  4001e6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4001e8:	3601      	adds	r6, #1
  4001ea:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  4001ec:	bf04      	itt	eq
  4001ee:	4905      	ldreq	r1, [pc, #20]	; (400204 <pio_handler_set+0x64>)
  4001f0:	600e      	streq	r6, [r1, #0]
  4001f2:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4001f4:	461a      	mov	r2, r3
  4001f6:	4b05      	ldr	r3, [pc, #20]	; (40020c <pio_handler_set+0x6c>)
  4001f8:	4798      	blx	r3

	return 0;
  4001fa:	2000      	movs	r0, #0
  4001fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  4001fe:	2001      	movs	r0, #1
}
  400200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400202:	bf00      	nop
  400204:	20000a4c 	.word	0x20000a4c
  400208:	200009dc 	.word	0x200009dc
  40020c:	0040124d 	.word	0x0040124d

00400210 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400210:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400212:	210b      	movs	r1, #11
  400214:	4801      	ldr	r0, [pc, #4]	; (40021c <PIOA_Handler+0xc>)
  400216:	4b02      	ldr	r3, [pc, #8]	; (400220 <PIOA_Handler+0x10>)
  400218:	4798      	blx	r3
  40021a:	bd08      	pop	{r3, pc}
  40021c:	400e0e00 	.word	0x400e0e00
  400220:	00400139 	.word	0x00400139

00400224 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400224:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400226:	210c      	movs	r1, #12
  400228:	4801      	ldr	r0, [pc, #4]	; (400230 <PIOB_Handler+0xc>)
  40022a:	4b02      	ldr	r3, [pc, #8]	; (400234 <PIOB_Handler+0x10>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	400e1000 	.word	0x400e1000
  400234:	00400139 	.word	0x00400139

00400238 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400238:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40023a:	2015      	movs	r0, #21
  40023c:	4b01      	ldr	r3, [pc, #4]	; (400244 <spi_enable_clock+0xc>)
  40023e:	4798      	blx	r3
  400240:	bd08      	pop	{r3, pc}
  400242:	bf00      	nop
  400244:	004014f9 	.word	0x004014f9

00400248 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400248:	6843      	ldr	r3, [r0, #4]
  40024a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40024e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400250:	6843      	ldr	r3, [r0, #4]
  400252:	0409      	lsls	r1, r1, #16
  400254:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400258:	4319      	orrs	r1, r3
  40025a:	6041      	str	r1, [r0, #4]
  40025c:	4770      	bx	lr

0040025e <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  40025e:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  400260:	f643 2399 	movw	r3, #15001	; 0x3a99
  400264:	6904      	ldr	r4, [r0, #16]
  400266:	f014 0f01 	tst.w	r4, #1
  40026a:	d103      	bne.n	400274 <spi_read+0x16>
		if (!timeout--) {
  40026c:	3b01      	subs	r3, #1
  40026e:	d1f9      	bne.n	400264 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  400270:	2001      	movs	r0, #1
  400272:	e009      	b.n	400288 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  400274:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400276:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  400278:	f010 0f02 	tst.w	r0, #2
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  40027c:	bf1c      	itt	ne
  40027e:	f3c3 4003 	ubfxne	r0, r3, #16, #4
  400282:	7010      	strbne	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  400284:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  400286:	2000      	movs	r0, #0
}
  400288:	bc10      	pop	{r4}
  40028a:	4770      	bx	lr

0040028c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40028c:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40028e:	f643 2499 	movw	r4, #15001	; 0x3a99
  400292:	6905      	ldr	r5, [r0, #16]
  400294:	f015 0f02 	tst.w	r5, #2
  400298:	d103      	bne.n	4002a2 <spi_write+0x16>
		if (!timeout--) {
  40029a:	3c01      	subs	r4, #1
  40029c:	d1f9      	bne.n	400292 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40029e:	2001      	movs	r0, #1
  4002a0:	e00c      	b.n	4002bc <spi_write+0x30>
  4002a2:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002a4:	f014 0f02 	tst.w	r4, #2
  4002a8:	d006      	beq.n	4002b8 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002aa:	0412      	lsls	r2, r2, #16
  4002ac:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002b0:	4311      	orrs	r1, r2
		if (uc_last) {
  4002b2:	b10b      	cbz	r3, 4002b8 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002b4:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002b8:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002ba:	2000      	movs	r0, #0
}
  4002bc:	bc30      	pop	{r4, r5}
  4002be:	4770      	bx	lr

004002c0 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002c0:	b932      	cbnz	r2, 4002d0 <spi_set_clock_polarity+0x10>
  4002c2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c8:	f023 0301 	bic.w	r3, r3, #1
  4002cc:	6303      	str	r3, [r0, #48]	; 0x30
  4002ce:	4770      	bx	lr
  4002d0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002d6:	f043 0301 	orr.w	r3, r3, #1
  4002da:	6303      	str	r3, [r0, #48]	; 0x30
  4002dc:	4770      	bx	lr

004002de <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002de:	b932      	cbnz	r2, 4002ee <spi_set_clock_phase+0x10>
  4002e0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002e4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e6:	f023 0302 	bic.w	r3, r3, #2
  4002ea:	6303      	str	r3, [r0, #48]	; 0x30
  4002ec:	4770      	bx	lr
  4002ee:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f4:	f043 0302 	orr.w	r3, r3, #2
  4002f8:	6303      	str	r3, [r0, #48]	; 0x30
  4002fa:	4770      	bx	lr

004002fc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002fc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400300:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400306:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400308:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40030a:	431a      	orrs	r2, r3
  40030c:	630a      	str	r2, [r1, #48]	; 0x30
  40030e:	4770      	bx	lr

00400310 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400310:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400312:	0189      	lsls	r1, r1, #6
  400314:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400316:	2402      	movs	r4, #2
  400318:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40031a:	f04f 31ff 	mov.w	r1, #4294967295
  40031e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400320:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400322:	605a      	str	r2, [r3, #4]
}
  400324:	bc10      	pop	{r4}
  400326:	4770      	bx	lr

00400328 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400328:	0189      	lsls	r1, r1, #6
  40032a:	2305      	movs	r3, #5
  40032c:	5043      	str	r3, [r0, r1]
  40032e:	4770      	bx	lr

00400330 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400330:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400334:	61ca      	str	r2, [r1, #28]
  400336:	4770      	bx	lr

00400338 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400338:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40033c:	624a      	str	r2, [r1, #36]	; 0x24
  40033e:	4770      	bx	lr

00400340 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400340:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400344:	6a08      	ldr	r0, [r1, #32]
}
  400346:	4770      	bx	lr

00400348 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400348:	b4f0      	push	{r4, r5, r6, r7}
  40034a:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40034c:	2402      	movs	r4, #2
  40034e:	9401      	str	r4, [sp, #4]
  400350:	2408      	movs	r4, #8
  400352:	9402      	str	r4, [sp, #8]
  400354:	2420      	movs	r4, #32
  400356:	9403      	str	r4, [sp, #12]
  400358:	2480      	movs	r4, #128	; 0x80
  40035a:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40035c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40035e:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400360:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400362:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400366:	d814      	bhi.n	400392 <tc_find_mck_divisor+0x4a>
  400368:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40036a:	42a0      	cmp	r0, r4
  40036c:	d217      	bcs.n	40039e <tc_find_mck_divisor+0x56>
  40036e:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400370:	af01      	add	r7, sp, #4
  400372:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400376:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40037a:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  40037c:	4284      	cmp	r4, r0
  40037e:	d30a      	bcc.n	400396 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400380:	4286      	cmp	r6, r0
  400382:	d90d      	bls.n	4003a0 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400384:	3501      	adds	r5, #1
	for (ul_index = 0;
  400386:	2d05      	cmp	r5, #5
  400388:	d1f3      	bne.n	400372 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40038a:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  40038c:	b006      	add	sp, #24
  40038e:	bcf0      	pop	{r4, r5, r6, r7}
  400390:	4770      	bx	lr
			return 0;
  400392:	2000      	movs	r0, #0
  400394:	e7fa      	b.n	40038c <tc_find_mck_divisor+0x44>
  400396:	2000      	movs	r0, #0
  400398:	e7f8      	b.n	40038c <tc_find_mck_divisor+0x44>
	return 1;
  40039a:	2001      	movs	r0, #1
  40039c:	e7f6      	b.n	40038c <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40039e:	2500      	movs	r5, #0
	if (p_uldiv) {
  4003a0:	b12a      	cbz	r2, 4003ae <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4003a2:	a906      	add	r1, sp, #24
  4003a4:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4003a8:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4003ac:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4003ae:	2b00      	cmp	r3, #0
  4003b0:	d0f3      	beq.n	40039a <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4003b2:	601d      	str	r5, [r3, #0]
	return 1;
  4003b4:	2001      	movs	r0, #1
  4003b6:	e7e9      	b.n	40038c <tc_find_mck_divisor+0x44>

004003b8 <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4003b8:	4b2a      	ldr	r3, [pc, #168]	; (400464 <twi_set_speed+0xac>)
  4003ba:	4299      	cmp	r1, r3
  4003bc:	d849      	bhi.n	400452 <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4003be:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4003c2:	4299      	cmp	r1, r3
  4003c4:	d92b      	bls.n	40041e <twi_set_speed+0x66>
{
  4003c6:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4003c8:	4c27      	ldr	r4, [pc, #156]	; (400468 <twi_set_speed+0xb0>)
  4003ca:	fba4 3402 	umull	r3, r4, r4, r2
  4003ce:	0ba4      	lsrs	r4, r4, #14
  4003d0:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4003d2:	4b26      	ldr	r3, [pc, #152]	; (40046c <twi_set_speed+0xb4>)
  4003d4:	440b      	add	r3, r1
  4003d6:	009b      	lsls	r3, r3, #2
  4003d8:	fbb2 f2f3 	udiv	r2, r2, r3
  4003dc:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003de:	2cff      	cmp	r4, #255	; 0xff
  4003e0:	d939      	bls.n	400456 <twi_set_speed+0x9e>
  4003e2:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  4003e4:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  4003e6:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003e8:	2cff      	cmp	r4, #255	; 0xff
  4003ea:	d90d      	bls.n	400408 <twi_set_speed+0x50>
  4003ec:	2907      	cmp	r1, #7
  4003ee:	d1f9      	bne.n	4003e4 <twi_set_speed+0x2c>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4003f0:	0213      	lsls	r3, r2, #8
  4003f2:	b29b      	uxth	r3, r3
				TWI_CWGR_CKDIV(ckdiv);		
  4003f4:	0409      	lsls	r1, r1, #16
  4003f6:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4003fa:	430b      	orrs	r3, r1
  4003fc:	b2e4      	uxtb	r4, r4
  4003fe:	4323      	orrs	r3, r4
		p_twi->TWI_CWGR =
  400400:	6103      	str	r3, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400402:	2000      	movs	r0, #0
}
  400404:	bc10      	pop	{r4}
  400406:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400408:	2aff      	cmp	r2, #255	; 0xff
  40040a:	d9f1      	bls.n	4003f0 <twi_set_speed+0x38>
  40040c:	2906      	cmp	r1, #6
  40040e:	d8ef      	bhi.n	4003f0 <twi_set_speed+0x38>
			ckdiv++;
  400410:	3101      	adds	r1, #1
			chdiv /= TWI_CLK_DIVIDER;
  400412:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400414:	2aff      	cmp	r2, #255	; 0xff
  400416:	d9eb      	bls.n	4003f0 <twi_set_speed+0x38>
  400418:	2906      	cmp	r1, #6
  40041a:	d9f9      	bls.n	400410 <twi_set_speed+0x58>
  40041c:	e7e8      	b.n	4003f0 <twi_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40041e:	0049      	lsls	r1, r1, #1
  400420:	fbb2 f2f1 	udiv	r2, r2, r1
  400424:	3a04      	subs	r2, #4
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400426:	2aff      	cmp	r2, #255	; 0xff
  400428:	d911      	bls.n	40044e <twi_set_speed+0x96>
  40042a:	2300      	movs	r3, #0
			ckdiv++;
  40042c:	3301      	adds	r3, #1
			c_lh_div /= TWI_CLK_DIVIDER;
  40042e:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400430:	2aff      	cmp	r2, #255	; 0xff
  400432:	d901      	bls.n	400438 <twi_set_speed+0x80>
  400434:	2b07      	cmp	r3, #7
  400436:	d1f9      	bne.n	40042c <twi_set_speed+0x74>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400438:	0211      	lsls	r1, r2, #8
  40043a:	b289      	uxth	r1, r1
				TWI_CWGR_CKDIV(ckdiv);
  40043c:	041b      	lsls	r3, r3, #16
  40043e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400442:	430b      	orrs	r3, r1
  400444:	b2d2      	uxtb	r2, r2
  400446:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400448:	6102      	str	r2, [r0, #16]
	return PASS;
  40044a:	2000      	movs	r0, #0
  40044c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40044e:	2300      	movs	r3, #0
  400450:	e7f2      	b.n	400438 <twi_set_speed+0x80>
		return FAIL;
  400452:	2001      	movs	r0, #1
  400454:	4770      	bx	lr
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400456:	2aff      	cmp	r2, #255	; 0xff
	uint32_t ckdiv = 0;
  400458:	bf88      	it	hi
  40045a:	2100      	movhi	r1, #0
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40045c:	d8d8      	bhi.n	400410 <twi_set_speed+0x58>
	uint32_t ckdiv = 0;
  40045e:	2100      	movs	r1, #0
  400460:	e7c6      	b.n	4003f0 <twi_set_speed+0x38>
  400462:	bf00      	nop
  400464:	00061a80 	.word	0x00061a80
  400468:	057619f1 	.word	0x057619f1
  40046c:	3ffd1200 	.word	0x3ffd1200

00400470 <twi_master_init>:
{
  400470:	b538      	push	{r3, r4, r5, lr}
  400472:	4604      	mov	r4, r0
  400474:	460d      	mov	r5, r1
	p_twi->TWI_IDR = ~0UL;
  400476:	f04f 33ff 	mov.w	r3, #4294967295
  40047a:	6283      	str	r3, [r0, #40]	; 0x28
	p_twi->TWI_SR;
  40047c:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40047e:	2380      	movs	r3, #128	; 0x80
  400480:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400482:	6b03      	ldr	r3, [r0, #48]	; 0x30
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400484:	2308      	movs	r3, #8
  400486:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400488:	2320      	movs	r3, #32
  40048a:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_MSEN;
  40048c:	2304      	movs	r3, #4
  40048e:	6003      	str	r3, [r0, #0]
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400490:	680a      	ldr	r2, [r1, #0]
  400492:	6849      	ldr	r1, [r1, #4]
  400494:	4b05      	ldr	r3, [pc, #20]	; (4004ac <twi_master_init+0x3c>)
  400496:	4798      	blx	r3
  400498:	2801      	cmp	r0, #1
  40049a:	bf14      	ite	ne
  40049c:	2000      	movne	r0, #0
  40049e:	2001      	moveq	r0, #1
	if (p_opt->smbus == 1) {
  4004a0:	7a6b      	ldrb	r3, [r5, #9]
  4004a2:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  4004a4:	bf04      	itt	eq
  4004a6:	2340      	moveq	r3, #64	; 0x40
  4004a8:	6023      	streq	r3, [r4, #0]
}
  4004aa:	bd38      	pop	{r3, r4, r5, pc}
  4004ac:	004003b9 	.word	0x004003b9

004004b0 <twi_mk_addr>:
	if (len == 0)
  4004b0:	460a      	mov	r2, r1
  4004b2:	b159      	cbz	r1, 4004cc <twi_mk_addr+0x1c>
	val = addr[0];
  4004b4:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  4004b6:	2901      	cmp	r1, #1
		val |= addr[1];
  4004b8:	bfc4      	itt	gt
  4004ba:	7841      	ldrbgt	r1, [r0, #1]
  4004bc:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	if (len > 2) {
  4004c0:	2a02      	cmp	r2, #2
  4004c2:	dd04      	ble.n	4004ce <twi_mk_addr+0x1e>
		val |= addr[2];
  4004c4:	7882      	ldrb	r2, [r0, #2]
  4004c6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  4004ca:	e000      	b.n	4004ce <twi_mk_addr+0x1e>
		return 0;
  4004cc:	2300      	movs	r3, #0
}
  4004ce:	4618      	mov	r0, r3
  4004d0:	4770      	bx	lr
	...

004004d4 <twi_master_read>:
{
  4004d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cnt = p_packet->length;
  4004d6:	68cc      	ldr	r4, [r1, #12]
	if (cnt == 0) {
  4004d8:	2c00      	cmp	r4, #0
  4004da:	d04f      	beq.n	40057c <twi_master_read+0xa8>
  4004dc:	460b      	mov	r3, r1
  4004de:	4605      	mov	r5, r0
	uint8_t *buffer = p_packet->buffer;
  4004e0:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
  4004e2:	2000      	movs	r0, #0
  4004e4:	6068      	str	r0, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4004e6:	684a      	ldr	r2, [r1, #4]
  4004e8:	0212      	lsls	r2, r2, #8
  4004ea:	f402 7240 	and.w	r2, r2, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4004f2:	7c09      	ldrb	r1, [r1, #16]
  4004f4:	0409      	lsls	r1, r1, #16
  4004f6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
  4004fa:	430a      	orrs	r2, r1
  4004fc:	606a      	str	r2, [r5, #4]
	p_twi->TWI_IADR = 0;
  4004fe:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400500:	6859      	ldr	r1, [r3, #4]
  400502:	4618      	mov	r0, r3
  400504:	4b22      	ldr	r3, [pc, #136]	; (400590 <twi_master_read+0xbc>)
  400506:	4798      	blx	r3
  400508:	60e8      	str	r0, [r5, #12]
	if (cnt == 1) {
  40050a:	2c01      	cmp	r4, #1
  40050c:	d00f      	beq.n	40052e <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START;
  40050e:	2301      	movs	r3, #1
  400510:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  400512:	2000      	movs	r0, #0
		status = p_twi->TWI_SR;
  400514:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400516:	f413 7f80 	tst.w	r3, #256	; 0x100
  40051a:	d136      	bne.n	40058a <twi_master_read+0xb6>
  40051c:	f247 512f 	movw	r1, #29999	; 0x752f
		timeout = TWI_TIMEOUT;
  400520:	f247 5730 	movw	r7, #30000	; 0x7530
		if (!(status & TWI_SR_RXRDY)) {
  400524:	f04f 0e01 	mov.w	lr, #1
			p_twi->TWI_CR = TWI_CR_STOP;
  400528:	f04f 0c02 	mov.w	ip, #2
  40052c:	e019      	b.n	400562 <twi_master_read+0x8e>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40052e:	2303      	movs	r3, #3
  400530:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  400532:	2001      	movs	r0, #1
  400534:	e7ee      	b.n	400514 <twi_master_read+0x40>
		if (!(status & TWI_SR_RXRDY)) {
  400536:	460a      	mov	r2, r1
  400538:	4670      	mov	r0, lr
  40053a:	e00c      	b.n	400556 <twi_master_read+0x82>
		if (cnt == 1  && !stop_sent) {
  40053c:	b908      	cbnz	r0, 400542 <twi_master_read+0x6e>
			p_twi->TWI_CR = TWI_CR_STOP;
  40053e:	f8c5 c000 	str.w	ip, [r5]
		if (!(status & TWI_SR_RXRDY)) {
  400542:	f013 0f02 	tst.w	r3, #2
  400546:	d0f6      	beq.n	400536 <twi_master_read+0x62>
  400548:	4670      	mov	r0, lr
		*buffer++ = p_twi->TWI_RHR;
  40054a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40054c:	7033      	strb	r3, [r6, #0]
		cnt--;
  40054e:	3c01      	subs	r4, #1
		*buffer++ = p_twi->TWI_RHR;
  400550:	3601      	adds	r6, #1
		timeout = TWI_TIMEOUT;
  400552:	463a      	mov	r2, r7
	while (cnt > 0) {
  400554:	b164      	cbz	r4, 400570 <twi_master_read+0x9c>
		status = p_twi->TWI_SR;
  400556:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  400558:	f413 7f80 	tst.w	r3, #256	; 0x100
  40055c:	d111      	bne.n	400582 <twi_master_read+0xae>
		if (!timeout--) {
  40055e:	1e51      	subs	r1, r2, #1
  400560:	b18a      	cbz	r2, 400586 <twi_master_read+0xb2>
		if (cnt == 1  && !stop_sent) {
  400562:	2c01      	cmp	r4, #1
  400564:	d0ea      	beq.n	40053c <twi_master_read+0x68>
		if (!(status & TWI_SR_RXRDY)) {
  400566:	f013 0f02 	tst.w	r3, #2
  40056a:	d1ee      	bne.n	40054a <twi_master_read+0x76>
  40056c:	460a      	mov	r2, r1
  40056e:	e7f1      	b.n	400554 <twi_master_read+0x80>
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400570:	6a2b      	ldr	r3, [r5, #32]
  400572:	f013 0f01 	tst.w	r3, #1
  400576:	d0fb      	beq.n	400570 <twi_master_read+0x9c>
	p_twi->TWI_SR;
  400578:	6a2b      	ldr	r3, [r5, #32]
	return TWI_SUCCESS;
  40057a:	e000      	b.n	40057e <twi_master_read+0xaa>
		return TWI_INVALID_ARGUMENT;
  40057c:	2401      	movs	r4, #1
}
  40057e:	4620      	mov	r0, r4
  400580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return TWI_RECEIVE_NACK;
  400582:	2405      	movs	r4, #5
  400584:	e7fb      	b.n	40057e <twi_master_read+0xaa>
			return TWI_ERROR_TIMEOUT;
  400586:	2409      	movs	r4, #9
  400588:	e7f9      	b.n	40057e <twi_master_read+0xaa>
			return TWI_RECEIVE_NACK;
  40058a:	2405      	movs	r4, #5
  40058c:	e7f7      	b.n	40057e <twi_master_read+0xaa>
  40058e:	bf00      	nop
  400590:	004004b1 	.word	0x004004b1

00400594 <twi_master_write>:
{
  400594:	b570      	push	{r4, r5, r6, lr}
	uint32_t cnt = p_packet->length;
  400596:	68cd      	ldr	r5, [r1, #12]
	if (cnt == 0) {
  400598:	2d00      	cmp	r5, #0
  40059a:	d035      	beq.n	400608 <twi_master_write+0x74>
  40059c:	460b      	mov	r3, r1
  40059e:	4604      	mov	r4, r0
	uint8_t *buffer = p_packet->buffer;
  4005a0:	688e      	ldr	r6, [r1, #8]
	p_twi->TWI_MMR = 0;
  4005a2:	2000      	movs	r0, #0
  4005a4:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4005a6:	7c0a      	ldrb	r2, [r1, #16]
  4005a8:	0412      	lsls	r2, r2, #16
  4005aa:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4005ae:	6849      	ldr	r1, [r1, #4]
  4005b0:	0209      	lsls	r1, r1, #8
  4005b2:	f401 7140 	and.w	r1, r1, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4005b6:	430a      	orrs	r2, r1
  4005b8:	6062      	str	r2, [r4, #4]
	p_twi->TWI_IADR = 0;
  4005ba:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4005bc:	6859      	ldr	r1, [r3, #4]
  4005be:	4618      	mov	r0, r3
  4005c0:	4b15      	ldr	r3, [pc, #84]	; (400618 <twi_master_write+0x84>)
  4005c2:	4798      	blx	r3
  4005c4:	60e0      	str	r0, [r4, #12]
		status = p_twi->TWI_SR;
  4005c6:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4005c8:	f413 7f80 	tst.w	r3, #256	; 0x100
  4005cc:	d006      	beq.n	4005dc <twi_master_write+0x48>
			return TWI_RECEIVE_NACK;
  4005ce:	2505      	movs	r5, #5
  4005d0:	e01b      	b.n	40060a <twi_master_write+0x76>
	while (cnt > 0) {
  4005d2:	b15d      	cbz	r5, 4005ec <twi_master_write+0x58>
		status = p_twi->TWI_SR;
  4005d4:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4005d6:	f413 7f80 	tst.w	r3, #256	; 0x100
  4005da:	d118      	bne.n	40060e <twi_master_write+0x7a>
		if (!(status & TWI_SR_TXRDY)) {
  4005dc:	f013 0f04 	tst.w	r3, #4
  4005e0:	d0f7      	beq.n	4005d2 <twi_master_write+0x3e>
		p_twi->TWI_THR = *buffer++;
  4005e2:	7833      	ldrb	r3, [r6, #0]
  4005e4:	6363      	str	r3, [r4, #52]	; 0x34
		cnt--;
  4005e6:	3d01      	subs	r5, #1
		p_twi->TWI_THR = *buffer++;
  4005e8:	3601      	adds	r6, #1
  4005ea:	e7f2      	b.n	4005d2 <twi_master_write+0x3e>
		status = p_twi->TWI_SR;
  4005ec:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4005ee:	f413 7f80 	tst.w	r3, #256	; 0x100
  4005f2:	d10e      	bne.n	400612 <twi_master_write+0x7e>
		if (status & TWI_SR_TXRDY) {
  4005f4:	f013 0f04 	tst.w	r3, #4
  4005f8:	d0f8      	beq.n	4005ec <twi_master_write+0x58>
	p_twi->TWI_CR = TWI_CR_STOP;
  4005fa:	2302      	movs	r3, #2
  4005fc:	6023      	str	r3, [r4, #0]
	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4005fe:	6a23      	ldr	r3, [r4, #32]
  400600:	f013 0f01 	tst.w	r3, #1
  400604:	d0fb      	beq.n	4005fe <twi_master_write+0x6a>
  400606:	e000      	b.n	40060a <twi_master_write+0x76>
		return TWI_INVALID_ARGUMENT;
  400608:	2501      	movs	r5, #1
}
  40060a:	4628      	mov	r0, r5
  40060c:	bd70      	pop	{r4, r5, r6, pc}
			return TWI_RECEIVE_NACK;
  40060e:	2505      	movs	r5, #5
  400610:	e7fb      	b.n	40060a <twi_master_write+0x76>
			return TWI_RECEIVE_NACK;
  400612:	2505      	movs	r5, #5
  400614:	e7f9      	b.n	40060a <twi_master_write+0x76>
  400616:	bf00      	nop
  400618:	004004b1 	.word	0x004004b1

0040061c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40061c:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40061e:	010b      	lsls	r3, r1, #4
  400620:	4293      	cmp	r3, r2
  400622:	d914      	bls.n	40064e <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400624:	00c9      	lsls	r1, r1, #3
  400626:	084b      	lsrs	r3, r1, #1
  400628:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40062c:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  400630:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400632:	1e5c      	subs	r4, r3, #1
  400634:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400638:	428c      	cmp	r4, r1
  40063a:	d901      	bls.n	400640 <usart_set_async_baudrate+0x24>
		return 1;
  40063c:	2001      	movs	r0, #1
  40063e:	e017      	b.n	400670 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  400640:	6841      	ldr	r1, [r0, #4]
  400642:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400646:	6041      	str	r1, [r0, #4]
  400648:	e00c      	b.n	400664 <usart_set_async_baudrate+0x48>
		return 1;
  40064a:	2001      	movs	r0, #1
  40064c:	e010      	b.n	400670 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40064e:	0859      	lsrs	r1, r3, #1
  400650:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400654:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400658:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40065a:	1e5c      	subs	r4, r3, #1
  40065c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400660:	428c      	cmp	r4, r1
  400662:	d8f2      	bhi.n	40064a <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400664:	0412      	lsls	r2, r2, #16
  400666:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40066a:	431a      	orrs	r2, r3
  40066c:	6202      	str	r2, [r0, #32]

	return 0;
  40066e:	2000      	movs	r0, #0
}
  400670:	bc10      	pop	{r4}
  400672:	4770      	bx	lr

00400674 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400674:	4b0a      	ldr	r3, [pc, #40]	; (4006a0 <usart_reset+0x2c>)
  400676:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  40067a:	2300      	movs	r3, #0
  40067c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40067e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400680:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400682:	2388      	movs	r3, #136	; 0x88
  400684:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400686:	2324      	movs	r3, #36	; 0x24
  400688:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  40068a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40068e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  400690:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400694:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_DTRDIS;
  400696:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40069a:	6003      	str	r3, [r0, #0]
  40069c:	4770      	bx	lr
  40069e:	bf00      	nop
  4006a0:	55534100 	.word	0x55534100

004006a4 <usart_init_rs232>:
{
  4006a4:	b570      	push	{r4, r5, r6, lr}
  4006a6:	4605      	mov	r5, r0
  4006a8:	460c      	mov	r4, r1
  4006aa:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4006ac:	4b0f      	ldr	r3, [pc, #60]	; (4006ec <usart_init_rs232+0x48>)
  4006ae:	4798      	blx	r3
	ul_reg_val = 0;
  4006b0:	2200      	movs	r2, #0
  4006b2:	4b0f      	ldr	r3, [pc, #60]	; (4006f0 <usart_init_rs232+0x4c>)
  4006b4:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4006b6:	b1a4      	cbz	r4, 4006e2 <usart_init_rs232+0x3e>
  4006b8:	4632      	mov	r2, r6
  4006ba:	6821      	ldr	r1, [r4, #0]
  4006bc:	4628      	mov	r0, r5
  4006be:	4b0d      	ldr	r3, [pc, #52]	; (4006f4 <usart_init_rs232+0x50>)
  4006c0:	4798      	blx	r3
  4006c2:	4602      	mov	r2, r0
  4006c4:	b978      	cbnz	r0, 4006e6 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4006c6:	6863      	ldr	r3, [r4, #4]
  4006c8:	68a1      	ldr	r1, [r4, #8]
  4006ca:	430b      	orrs	r3, r1
  4006cc:	6921      	ldr	r1, [r4, #16]
  4006ce:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4006d0:	68e1      	ldr	r1, [r4, #12]
  4006d2:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4006d4:	4906      	ldr	r1, [pc, #24]	; (4006f0 <usart_init_rs232+0x4c>)
  4006d6:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4006d8:	6869      	ldr	r1, [r5, #4]
  4006da:	430b      	orrs	r3, r1
  4006dc:	606b      	str	r3, [r5, #4]
}
  4006de:	4610      	mov	r0, r2
  4006e0:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4006e2:	2201      	movs	r2, #1
  4006e4:	e7fb      	b.n	4006de <usart_init_rs232+0x3a>
  4006e6:	2201      	movs	r2, #1
  4006e8:	e7f9      	b.n	4006de <usart_init_rs232+0x3a>
  4006ea:	bf00      	nop
  4006ec:	00400675 	.word	0x00400675
  4006f0:	20000a54 	.word	0x20000a54
  4006f4:	0040061d 	.word	0x0040061d

004006f8 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4006f8:	2340      	movs	r3, #64	; 0x40
  4006fa:	6003      	str	r3, [r0, #0]
  4006fc:	4770      	bx	lr

004006fe <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4006fe:	2310      	movs	r3, #16
  400700:	6003      	str	r3, [r0, #0]
  400702:	4770      	bx	lr

00400704 <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
  400704:	6081      	str	r1, [r0, #8]
  400706:	4770      	bx	lr

00400708 <usart_disable_interrupt>:
	p_usart->US_IDR = ul_sources;
  400708:	60c1      	str	r1, [r0, #12]
  40070a:	4770      	bx	lr

0040070c <usart_get_status>:
	return p_usart->US_CSR;
  40070c:	6940      	ldr	r0, [r0, #20]
}
  40070e:	4770      	bx	lr

00400710 <usart_putchar>:
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400710:	6943      	ldr	r3, [r0, #20]
  400712:	f013 0f02 	tst.w	r3, #2
  400716:	d0fb      	beq.n	400710 <usart_putchar>
	p_usart->US_THR = US_THR_TXCHR(c);
  400718:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40071c:	61c1      	str	r1, [r0, #28]
}
  40071e:	2000      	movs	r0, #0
  400720:	4770      	bx	lr
	...

00400724 <usart_write_line>:
{
  400724:	b570      	push	{r4, r5, r6, lr}
  400726:	460c      	mov	r4, r1
	while (*string != '\0') {
  400728:	7809      	ldrb	r1, [r1, #0]
  40072a:	b139      	cbz	r1, 40073c <usart_write_line+0x18>
  40072c:	4605      	mov	r5, r0
		usart_putchar(p_usart, *string++);
  40072e:	4e04      	ldr	r6, [pc, #16]	; (400740 <usart_write_line+0x1c>)
  400730:	4628      	mov	r0, r5
  400732:	47b0      	blx	r6
	while (*string != '\0') {
  400734:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  400738:	2900      	cmp	r1, #0
  40073a:	d1f9      	bne.n	400730 <usart_write_line+0xc>
  40073c:	bd70      	pop	{r4, r5, r6, pc}
  40073e:	bf00      	nop
  400740:	00400711 	.word	0x00400711

00400744 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400744:	6943      	ldr	r3, [r0, #20]
  400746:	f013 0f01 	tst.w	r3, #1
  40074a:	d005      	beq.n	400758 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40074c:	6983      	ldr	r3, [r0, #24]
  40074e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400752:	600b      	str	r3, [r1, #0]
	return 0;
  400754:	2000      	movs	r0, #0
  400756:	4770      	bx	lr
		return 1;
  400758:	2001      	movs	r0, #1
}
  40075a:	4770      	bx	lr

0040075c <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  40075c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400760:	6043      	str	r3, [r0, #4]
  400762:	4770      	bx	lr

00400764 <vsync_handler>:
	//Handler for rising-edge of VSYNC signal. 
	//Should set a flag indicating a rising edge of VSYNC.
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = true;
  400764:	2201      	movs	r2, #1
  400766:	4b01      	ldr	r3, [pc, #4]	; (40076c <vsync_handler+0x8>)
  400768:	601a      	str	r2, [r3, #0]
  40076a:	4770      	bx	lr
  40076c:	20000a58 	.word	0x20000a58

00400770 <init_vsync_interrupts>:
}

void init_vsync_interrupts(void){
  400770:	b510      	push	{r4, lr}
  400772:	b082      	sub	sp, #8
	//Configuration of VSYNC interrupt.
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(OV7740_VSYNC_PIO, OV7740_VSYNC_ID, OV7740_VSYNC_MASK,
  400774:	4b07      	ldr	r3, [pc, #28]	; (400794 <init_vsync_interrupts+0x24>)
  400776:	9300      	str	r3, [sp, #0]
  400778:	2301      	movs	r3, #1
  40077a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40077e:	210b      	movs	r1, #11
  400780:	4805      	ldr	r0, [pc, #20]	; (400798 <init_vsync_interrupts+0x28>)
  400782:	4c06      	ldr	r4, [pc, #24]	; (40079c <init_vsync_interrupts+0x2c>)
  400784:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400786:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40078a:	4b05      	ldr	r3, [pc, #20]	; (4007a0 <init_vsync_interrupts+0x30>)
  40078c:	601a      	str	r2, [r3, #0]
			OV7740_VSYNC_TYPE, vsync_handler);	

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type)OV7740_VSYNC_ID);
}
  40078e:	b002      	add	sp, #8
  400790:	bd10      	pop	{r4, pc}
  400792:	bf00      	nop
  400794:	00400765 	.word	0x00400765
  400798:	400e0e00 	.word	0x400e0e00
  40079c:	004001a1 	.word	0x004001a1
  4007a0:	e000e100 	.word	0xe000e100

004007a4 <configure_twi>:

void configure_twi(void){
  4007a4:	b500      	push	{lr}
  4007a6:	b085      	sub	sp, #20
	//Configuration of TWI (two wire interface)
	twi_options_t opt;
		
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  4007a8:	2013      	movs	r0, #19
  4007aa:	4b0e      	ldr	r3, [pc, #56]	; (4007e4 <configure_twi+0x40>)
  4007ac:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  4007ae:	4b0e      	ldr	r3, [pc, #56]	; (4007e8 <configure_twi+0x44>)
  4007b0:	9301      	str	r3, [sp, #4]
	opt.speed      = TWI_CLK;
  4007b2:	4b0e      	ldr	r3, [pc, #56]	; (4007ec <configure_twi+0x48>)
  4007b4:	9302      	str	r3, [sp, #8]
	twi_master_init(BOARD_TWI, &opt);
  4007b6:	a901      	add	r1, sp, #4
  4007b8:	480d      	ldr	r0, [pc, #52]	; (4007f0 <configure_twi+0x4c>)
  4007ba:	4b0e      	ldr	r3, [pc, #56]	; (4007f4 <configure_twi+0x50>)
  4007bc:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007be:	4b0e      	ldr	r3, [pc, #56]	; (4007f8 <configure_twi+0x54>)
  4007c0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4007c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4007c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007cc:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007d0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4007d4:	2100      	movs	r1, #0
  4007d6:	f883 1313 	strb.w	r1, [r3, #787]	; 0x313
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007da:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
	NVIC_EnableIRQ(BOARD_TWI_IRQn);


}
  4007dc:	b005      	add	sp, #20
  4007de:	f85d fb04 	ldr.w	pc, [sp], #4
  4007e2:	bf00      	nop
  4007e4:	004014f9 	.word	0x004014f9
  4007e8:	07270e00 	.word	0x07270e00
  4007ec:	00061a80 	.word	0x00061a80
  4007f0:	40018000 	.word	0x40018000
  4007f4:	00400471 	.word	0x00400471
  4007f8:	e000e100 	.word	0xe000e100

004007fc <configure_camera>:
	while (ov_init(BOARD_TWI) == 1) {
	}
	
}

void configure_camera(void){
  4007fc:	b538      	push	{r3, r4, r5, lr}
	//Configuration of OV2640 registers for desired operation.
	ov_configure(BOARD_TWI, JPEG_INIT);
  4007fe:	4d09      	ldr	r5, [pc, #36]	; (400824 <configure_camera+0x28>)
  400800:	2100      	movs	r1, #0
  400802:	4628      	mov	r0, r5
  400804:	4c08      	ldr	r4, [pc, #32]	; (400828 <configure_camera+0x2c>)
  400806:	47a0      	blx	r4
	ov_configure(BOARD_TWI, YUV422);
  400808:	2101      	movs	r1, #1
  40080a:	4628      	mov	r0, r5
  40080c:	47a0      	blx	r4
	ov_configure(BOARD_TWI, JPEG);
  40080e:	2102      	movs	r1, #2
  400810:	4628      	mov	r0, r5
  400812:	47a0      	blx	r4
	ov_configure(BOARD_TWI, JPEG_320x240);
  400814:	2103      	movs	r1, #3
  400816:	4628      	mov	r0, r5
  400818:	47a0      	blx	r4
	
	//let the camera adapt to environment
	delay_ms(3000);
  40081a:	4804      	ldr	r0, [pc, #16]	; (40082c <configure_camera+0x30>)
  40081c:	4b04      	ldr	r3, [pc, #16]	; (400830 <configure_camera+0x34>)
  40081e:	4798      	blx	r3
  400820:	bd38      	pop	{r3, r4, r5, pc}
  400822:	bf00      	nop
  400824:	40018000 	.word	0x40018000
  400828:	00400be5 	.word	0x00400be5
  40082c:	01885e6e 	.word	0x01885e6e
  400830:	20000001 	.word	0x20000001

00400834 <pio_capture_init>:
	
	//there may be more to it than this

}

void pio_capture_init(Pio *p_pio, uint32_t ul_id){
  400834:	b510      	push	{r4, lr}
  400836:	4604      	mov	r4, r0
	//Configuration and initialization of parallel
	//capture.
	
	///* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  400838:	4608      	mov	r0, r1
  40083a:	4b13      	ldr	r3, [pc, #76]	; (400888 <pio_capture_init+0x54>)
  40083c:	4798      	blx	r3

	/* Disable PIO capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  40083e:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  400842:	f023 0301 	bic.w	r3, r3, #1
  400846:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150

	/* Disable RXBUFF interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  40084a:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
  40084e:	f043 0308 	orr.w	r3, r3, #8
  400852:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  400856:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  40085a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
  40085e:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  400862:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  400866:	f043 0320 	orr.w	r3, r3, #32
  40086a:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  40086e:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  400872:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  400876:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  40087a:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  40087e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  400882:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
  400886:	bd10      	pop	{r4, pc}
  400888:	004014f9 	.word	0x004014f9

0040088c <init_camera>:
void init_camera(void){
  40088c:	b538      	push	{r3, r4, r5, lr}
	configure_twi();
  40088e:	4b0f      	ldr	r3, [pc, #60]	; (4008cc <init_camera+0x40>)
  400890:	4798      	blx	r3
	init_vsync_interrupts();
  400892:	4b0f      	ldr	r3, [pc, #60]	; (4008d0 <init_camera+0x44>)
  400894:	4798      	blx	r3
	pio_capture_init(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);
  400896:	210b      	movs	r1, #11
  400898:	480e      	ldr	r0, [pc, #56]	; (4008d4 <init_camera+0x48>)
  40089a:	4b0f      	ldr	r3, [pc, #60]	; (4008d8 <init_camera+0x4c>)
  40089c:	4798      	blx	r3
	pmc_enable_pllbck(7, 0x1, 1); /* PLLA work at 96 Mhz */ // PA17 is xclck signal
  40089e:	2201      	movs	r2, #1
  4008a0:	4611      	mov	r1, r2
  4008a2:	2007      	movs	r0, #7
  4008a4:	4b0d      	ldr	r3, [pc, #52]	; (4008dc <init_camera+0x50>)
  4008a6:	4798      	blx	r3
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  4008a8:	4b0d      	ldr	r3, [pc, #52]	; (4008e0 <init_camera+0x54>)
  4008aa:	2223      	movs	r2, #35	; 0x23
  4008ac:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  4008ae:	f44f 7200 	mov.w	r2, #512	; 0x200
  4008b2:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  4008b4:	461a      	mov	r2, r3
  4008b6:	6893      	ldr	r3, [r2, #8]
  4008b8:	f413 7f00 	tst.w	r3, #512	; 0x200
  4008bc:	d0fb      	beq.n	4008b6 <init_camera+0x2a>
	while (ov_init(BOARD_TWI) == 1) {
  4008be:	4d09      	ldr	r5, [pc, #36]	; (4008e4 <init_camera+0x58>)
  4008c0:	4c09      	ldr	r4, [pc, #36]	; (4008e8 <init_camera+0x5c>)
  4008c2:	4628      	mov	r0, r5
  4008c4:	47a0      	blx	r4
  4008c6:	2801      	cmp	r0, #1
  4008c8:	d0fb      	beq.n	4008c2 <init_camera+0x36>
}
  4008ca:	bd38      	pop	{r3, r4, r5, pc}
  4008cc:	004007a5 	.word	0x004007a5
  4008d0:	00400771 	.word	0x00400771
  4008d4:	400e0e00 	.word	0x400e0e00
  4008d8:	00400835 	.word	0x00400835
  4008dc:	004014c5 	.word	0x004014c5
  4008e0:	400e0400 	.word	0x400e0400
  4008e4:	40018000 	.word	0x40018000
  4008e8:	00400aa9 	.word	0x00400aa9

004008ec <pio_capture_to_buffer>:

uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf, uint32_t ul_size){
	//Uses parallel	capture and PDC to store image in buffer.
	
		/* Check if the first PDC bank is free */
		if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  4008ec:	f8d0 316c 	ldr.w	r3, [r0, #364]	; 0x16c
  4008f0:	b913      	cbnz	r3, 4008f8 <pio_capture_to_buffer+0xc>
  4008f2:	f8d0 317c 	ldr.w	r3, [r0, #380]	; 0x17c
  4008f6:	b143      	cbz	r3, 40090a <pio_capture_to_buffer+0x1e>
			p_pio->PIO_RPR = (uint32_t)uc_buf;
			p_pio->PIO_RCR = ul_size;
			p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
			return 1;
			
		} else if (p_pio->PIO_RNCR == 0) {
  4008f8:	f8d0 317c 	ldr.w	r3, [r0, #380]	; 0x17c
  4008fc:	b973      	cbnz	r3, 40091c <pio_capture_to_buffer+0x30>
			p_pio->PIO_RNPR = (uint32_t)uc_buf;
  4008fe:	f8c0 1178 	str.w	r1, [r0, #376]	; 0x178
			p_pio->PIO_RNCR = ul_size;
  400902:	f8c0 217c 	str.w	r2, [r0, #380]	; 0x17c
			return 1;
  400906:	2001      	movs	r0, #1
  400908:	4770      	bx	lr
			p_pio->PIO_RPR = (uint32_t)uc_buf;
  40090a:	f8c0 1168 	str.w	r1, [r0, #360]	; 0x168
			p_pio->PIO_RCR = ul_size;
  40090e:	f8c0 216c 	str.w	r2, [r0, #364]	; 0x16c
			p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  400912:	2301      	movs	r3, #1
  400914:	f8c0 3188 	str.w	r3, [r0, #392]	; 0x188
			return 1;
  400918:	4618      	mov	r0, r3
  40091a:	4770      	bx	lr
			
		} else {
			return 0;
  40091c:	2000      	movs	r0, #0
		}
}
  40091e:	4770      	bx	lr

00400920 <find_image_len>:
	find_image_len();
	//return len_success;
	
}

uint8_t find_image_len(void){
  400920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	//(i.e. able to find ?end of image? and ?start of image? markers),
	// 0 on error.
	
	//iterate through the buffer and look for start and end of image markers
	//start is 0xFFD8; end is 0xFFD9
	image_size = 0;
  400924:	2300      	movs	r3, #0
  400926:	4a1c      	ldr	r2, [pc, #112]	; (400998 <find_image_len+0x78>)
  400928:	6013      	str	r3, [r2, #0]
	image_started = 0;
  40092a:	4a1c      	ldr	r2, [pc, #112]	; (40099c <find_image_len+0x7c>)
  40092c:	7013      	strb	r3, [r2, #0]
	image_ended = 0;
  40092e:	4a1c      	ldr	r2, [pc, #112]	; (4009a0 <find_image_len+0x80>)
  400930:	7013      	strb	r3, [r2, #0]
	uint8_t byte;
	uint8_t next_byte;
	uint8_t complete = 0;
	
	for (uint32_t i = 0; i < 100000; ++i){
  400932:	4699      	mov	r9, r3
		//look for start of image
		//#ifndef next_byte
		//
			//next_byte = g_p_uc_cap_dest_buf[i+1];
		//#endif
		byte = g_p_uc_cap_dest_buf[i];
  400934:	481b      	ldr	r0, [pc, #108]	; (4009a4 <find_image_len+0x84>)
		if (byte == 0xff && next_byte == 0xd8) {
			image_started = 1;
			image_ended = 0;
			start_pos = i;
		}
		else if (byte == 0xff && next_byte == 0xd9 && image_started == 1) {
  400936:	4d19      	ldr	r5, [pc, #100]	; (40099c <find_image_len+0x7c>)
			image_started = 1;
  400938:	f04f 0801 	mov.w	r8, #1
			image_ended = 0;
  40093c:	4694      	mov	ip, r2
  40093e:	469e      	mov	lr, r3
			start_pos = i;
  400940:	4f19      	ldr	r7, [pc, #100]	; (4009a8 <find_image_len+0x88>)
		}
		//if (image_started && image_ended) {
			//len_success = 1;
			//break; 			//add +1 to the length counter
		//}
		image_size += image_started;
  400942:	4c15      	ldr	r4, [pc, #84]	; (400998 <find_image_len+0x78>)
	for (uint32_t i = 0; i < 100000; ++i){
  400944:	4e19      	ldr	r6, [pc, #100]	; (4009ac <find_image_len+0x8c>)
  400946:	e00c      	b.n	400962 <find_image_len+0x42>
			image_started = 1;
  400948:	f885 8000 	strb.w	r8, [r5]
			image_ended = 0;
  40094c:	f88c e000 	strb.w	lr, [ip]
			start_pos = i;
  400950:	f8c7 9000 	str.w	r9, [r7]
		image_size += image_started;
  400954:	782b      	ldrb	r3, [r5, #0]
  400956:	6821      	ldr	r1, [r4, #0]
  400958:	440b      	add	r3, r1
  40095a:	6023      	str	r3, [r4, #0]
		next_byte = g_p_uc_cap_dest_buf[i+1];
  40095c:	4691      	mov	r9, r2
	for (uint32_t i = 0; i < 100000; ++i){
  40095e:	42b2      	cmp	r2, r6
  400960:	d018      	beq.n	400994 <find_image_len+0x74>
		byte = g_p_uc_cap_dest_buf[i];
  400962:	f810 3009 	ldrb.w	r3, [r0, r9]
  400966:	b2db      	uxtb	r3, r3
		next_byte = g_p_uc_cap_dest_buf[i+1];
  400968:	f109 0201 	add.w	r2, r9, #1
  40096c:	5c81      	ldrb	r1, [r0, r2]
  40096e:	b2c9      	uxtb	r1, r1
		if (byte == 0xff && next_byte == 0xd8) {
  400970:	2bff      	cmp	r3, #255	; 0xff
  400972:	d1ef      	bne.n	400954 <find_image_len+0x34>
  400974:	29d8      	cmp	r1, #216	; 0xd8
  400976:	d0e7      	beq.n	400948 <find_image_len+0x28>
		else if (byte == 0xff && next_byte == 0xd9 && image_started == 1) {
  400978:	29d9      	cmp	r1, #217	; 0xd9
  40097a:	d1eb      	bne.n	400954 <find_image_len+0x34>
  40097c:	782b      	ldrb	r3, [r5, #0]
  40097e:	b2db      	uxtb	r3, r3
  400980:	2b01      	cmp	r3, #1
  400982:	d1e7      	bne.n	400954 <find_image_len+0x34>
			image_ended = 1;
  400984:	4906      	ldr	r1, [pc, #24]	; (4009a0 <find_image_len+0x80>)
  400986:	700b      	strb	r3, [r1, #0]
			end_pos = i+1;
  400988:	4909      	ldr	r1, [pc, #36]	; (4009b0 <find_image_len+0x90>)
  40098a:	600a      	str	r2, [r1, #0]
			len_success = 1;
  40098c:	4a09      	ldr	r2, [pc, #36]	; (4009b4 <find_image_len+0x94>)
  40098e:	7013      	strb	r3, [r2, #0]
			break;
  400990:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		
		
	
	//return 0 if start or end markers weren't encountered, 1 otherwise
	
  400994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400998:	20000aa4 	.word	0x20000aa4
  40099c:	20019177 	.word	0x20019177
  4009a0:	20019174 	.word	0x20019174
  4009a4:	20000ab8 	.word	0x20000ab8
  4009a8:	20019160 	.word	0x20019160
  4009ac:	000186a0 	.word	0x000186a0
  4009b0:	20000aa8 	.word	0x20000aa8
  4009b4:	2001916e 	.word	0x2001916e

004009b8 <start_capture>:
uint8_t start_capture(void){
  4009b8:	b510      	push	{r4, lr}
	pio_enable_interrupt(OV7740_VSYNC_PIO, OV7740_VSYNC_MASK);
  4009ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4009be:	4813      	ldr	r0, [pc, #76]	; (400a0c <start_capture+0x54>)
  4009c0:	4b13      	ldr	r3, [pc, #76]	; (400a10 <start_capture+0x58>)
  4009c2:	4798      	blx	r3
	while (!g_ul_vsync_flag) {
  4009c4:	4a13      	ldr	r2, [pc, #76]	; (400a14 <start_capture+0x5c>)
  4009c6:	6813      	ldr	r3, [r2, #0]
  4009c8:	2b00      	cmp	r3, #0
  4009ca:	d0fc      	beq.n	4009c6 <start_capture+0xe>
	pio_disable_interrupt(OV7740_VSYNC_PIO, OV7740_VSYNC_MASK);
  4009cc:	4c0f      	ldr	r4, [pc, #60]	; (400a0c <start_capture+0x54>)
  4009ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4009d2:	4620      	mov	r0, r4
  4009d4:	4b10      	ldr	r3, [pc, #64]	; (400a18 <start_capture+0x60>)
  4009d6:	4798      	blx	r3
	pio_capture_enable(OV7740_DATA_BUS_PIO);
  4009d8:	4620      	mov	r0, r4
  4009da:	4b10      	ldr	r3, [pc, #64]	; (400a1c <start_capture+0x64>)
  4009dc:	4798      	blx	r3
	pio_capture_to_buffer(OV7740_DATA_BUS_PIO, g_p_uc_cap_dest_buf,
  4009de:	f246 12a8 	movw	r2, #25000	; 0x61a8
  4009e2:	490f      	ldr	r1, [pc, #60]	; (400a20 <start_capture+0x68>)
  4009e4:	4620      	mov	r0, r4
  4009e6:	4b0f      	ldr	r3, [pc, #60]	; (400a24 <start_capture+0x6c>)
  4009e8:	4798      	blx	r3
	while (!((OV7740_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  4009ea:	4622      	mov	r2, r4
  4009ec:	f8d2 3160 	ldr.w	r3, [r2, #352]	; 0x160
  4009f0:	f013 0f08 	tst.w	r3, #8
  4009f4:	d0fa      	beq.n	4009ec <start_capture+0x34>
	pio_capture_disable(OV7740_DATA_BUS_PIO);
  4009f6:	4805      	ldr	r0, [pc, #20]	; (400a0c <start_capture+0x54>)
  4009f8:	4b0b      	ldr	r3, [pc, #44]	; (400a28 <start_capture+0x70>)
  4009fa:	4798      	blx	r3
	g_ul_vsync_flag = false;
  4009fc:	2300      	movs	r3, #0
  4009fe:	4a05      	ldr	r2, [pc, #20]	; (400a14 <start_capture+0x5c>)
  400a00:	6013      	str	r3, [r2, #0]
	len_success = 0;
  400a02:	4a0a      	ldr	r2, [pc, #40]	; (400a2c <start_capture+0x74>)
  400a04:	7013      	strb	r3, [r2, #0]
	find_image_len();
  400a06:	4b0a      	ldr	r3, [pc, #40]	; (400a30 <start_capture+0x78>)
  400a08:	4798      	blx	r3
}
  400a0a:	bd10      	pop	{r4, pc}
  400a0c:	400e0e00 	.word	0x400e0e00
  400a10:	0040127b 	.word	0x0040127b
  400a14:	20000a58 	.word	0x20000a58
  400a18:	0040127f 	.word	0x0040127f
  400a1c:	004013ad 	.word	0x004013ad
  400a20:	20000ab8 	.word	0x20000ab8
  400a24:	004008ed 	.word	0x004008ed
  400a28:	004013c5 	.word	0x004013c5
  400a2c:	2001916e 	.word	0x2001916e
  400a30:	00400921 	.word	0x00400921

00400a34 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  400a34:	b508      	push	{r3, lr}
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  400a36:	4b01      	ldr	r3, [pc, #4]	; (400a3c <ov_read_reg+0x8>)
  400a38:	4798      	blx	r3

	return ul_status;
}
  400a3a:	bd08      	pop	{r3, pc}
  400a3c:	004004d5 	.word	0x004004d5

00400a40 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  400a40:	b508      	push	{r3, lr}
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  400a42:	4b01      	ldr	r3, [pc, #4]	; (400a48 <ov_write_reg+0x8>)
  400a44:	4798      	blx	r3

	return ul_status;
}
  400a46:	bd08      	pop	{r3, pc}
  400a48:	00400595 	.word	0x00400595

00400a4c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  400a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a50:	b086      	sub	sp, #24
  400a52:	4607      	mov	r7, r0
  400a54:	1c4c      	adds	r4, r1, #1
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
			delay_ms(5);
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
			twi_packet_regs.addr_length = 1;
  400a56:	2501      	movs	r5, #1
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
			twi_packet_regs.length = 1;
			twi_packet_regs.buffer = &(p_next->val);

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  400a58:	4e11      	ldr	r6, [pc, #68]	; (400aa0 <ov_write_regs+0x54>)
			delay_ms(5);
  400a5a:	f8df 8048 	ldr.w	r8, [pc, #72]	; 400aa4 <ov_write_regs+0x58>
	while (!((p_next->reg == OV_REG_TERM) &&
  400a5e:	e010      	b.n	400a82 <ov_write_regs+0x36>
  400a60:	7821      	ldrb	r1, [r4, #0]
  400a62:	29ff      	cmp	r1, #255	; 0xff
  400a64:	d018      	beq.n	400a98 <ov_write_regs+0x4c>
			twi_packet_regs.addr[0] = p_next->reg;
  400a66:	f88d 3004 	strb.w	r3, [sp, #4]
			twi_packet_regs.addr_length = 1;
  400a6a:	9502      	str	r5, [sp, #8]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  400a6c:	2330      	movs	r3, #48	; 0x30
  400a6e:	f88d 3014 	strb.w	r3, [sp, #20]
			twi_packet_regs.length = 1;
  400a72:	9504      	str	r5, [sp, #16]
			twi_packet_regs.buffer = &(p_next->val);
  400a74:	9203      	str	r2, [sp, #12]
			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  400a76:	a901      	add	r1, sp, #4
  400a78:	4638      	mov	r0, r7
  400a7a:	47b0      	blx	r6
			ul_size++;

			if (ul_err == TWI_BUSY) {
  400a7c:	2808      	cmp	r0, #8
  400a7e:	d00c      	beq.n	400a9a <ov_write_regs+0x4e>
  400a80:	3402      	adds	r4, #2
  400a82:	4622      	mov	r2, r4
	while (!((p_next->reg == OV_REG_TERM) &&
  400a84:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  400a88:	2bff      	cmp	r3, #255	; 0xff
  400a8a:	d0e9      	beq.n	400a60 <ov_write_regs+0x14>
		if (p_next->reg == 0xFE) {
  400a8c:	2bfe      	cmp	r3, #254	; 0xfe
  400a8e:	d1ea      	bne.n	400a66 <ov_write_regs+0x1a>
			delay_ms(5);
  400a90:	f24a 706a 	movw	r0, #42858	; 0xa76a
  400a94:	47c0      	blx	r8
  400a96:	e7f3      	b.n	400a80 <ov_write_regs+0x34>
			}
		}

		p_next++;
	}
	return 0;
  400a98:	2000      	movs	r0, #0
}
  400a9a:	b006      	add	sp, #24
  400a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400aa0:	00400a41 	.word	0x00400a41
  400aa4:	20000001 	.word	0x20000001

00400aa8 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  400aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
  400aaa:	b093      	sub	sp, #76	; 0x4c
  400aac:	4607      	mov	r7, r0
	const uint8_t cont_reg_val = 1;
  400aae:	2401      	movs	r4, #1
  400ab0:	f88d 4047 	strb.w	r4, [sp, #71]	; 0x47
	twi_packet_t init_packet = {
  400ab4:	2500      	movs	r5, #0
  400ab6:	950c      	str	r5, [sp, #48]	; 0x30
  400ab8:	9510      	str	r5, [sp, #64]	; 0x40
  400aba:	23ff      	movs	r3, #255	; 0xff
  400abc:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  400ac0:	940d      	str	r4, [sp, #52]	; 0x34
  400ac2:	f10d 0347 	add.w	r3, sp, #71	; 0x47
  400ac6:	930e      	str	r3, [sp, #56]	; 0x38
  400ac8:	940f      	str	r4, [sp, #60]	; 0x3c
  400aca:	2630      	movs	r6, #48	; 0x30
  400acc:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  400ad0:	eb0d 0106 	add.w	r1, sp, r6
  400ad4:	4b41      	ldr	r3, [pc, #260]	; (400bdc <ov_init+0x134>)
  400ad6:	4798      	blx	r3
	uint32_t ul_id = 0;
  400ad8:	9500      	str	r5, [sp, #0]
	uint32_t ul_ver = 0;
  400ada:	9501      	str	r5, [sp, #4]
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  400adc:	f88d 6018 	strb.w	r6, [sp, #24]
	packet_pid.addr[0] = OV2640_PIDH;
  400ae0:	230a      	movs	r3, #10
  400ae2:	f88d 3008 	strb.w	r3, [sp, #8]
	packet_pid.addr_length = 1;
  400ae6:	9403      	str	r4, [sp, #12]
	packet_pid.buffer = &ul_id;
  400ae8:	f8cd d010 	str.w	sp, [sp, #16]
	packet_pid.length = 1;
  400aec:	9405      	str	r4, [sp, #20]
	ov_read_reg(p_twi, &packet_pid);
  400aee:	a902      	add	r1, sp, #8
  400af0:	4638      	mov	r0, r7
  400af2:	4d3b      	ldr	r5, [pc, #236]	; (400be0 <ov_init+0x138>)
  400af4:	47a8      	blx	r5
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  400af6:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
	packet_ver.addr[0] = OV2640_PIDL;
  400afa:	230b      	movs	r3, #11
  400afc:	f88d 301c 	strb.w	r3, [sp, #28]
	packet_ver.addr_length = 1;
  400b00:	9408      	str	r4, [sp, #32]
	packet_ver.buffer = &ul_ver;
  400b02:	ab01      	add	r3, sp, #4
  400b04:	9309      	str	r3, [sp, #36]	; 0x24
	packet_ver.length = 1;
  400b06:	940a      	str	r4, [sp, #40]	; 0x28
	ov_read_reg(p_twi, &packet_ver);
  400b08:	a907      	add	r1, sp, #28
  400b0a:	4638      	mov	r0, r7
  400b0c:	47a8      	blx	r5
	return ((uint32_t)(ul_id << 8) | ul_ver);
  400b0e:	9b01      	ldr	r3, [sp, #4]
  400b10:	9a00      	ldr	r2, [sp, #0]
  400b12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	
	uint32_t ul_id = 0;

	ul_id = ov_id( p_twi );

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  400b16:	f3c3 2307 	ubfx	r3, r3, #8, #8
  400b1a:	2b26      	cmp	r3, #38	; 0x26
  400b1c:	d002      	beq.n	400b24 <ov_init+0x7c>
				return 0;
			}
		}
	}

	return 1;
  400b1e:	2001      	movs	r0, #1
}
  400b20:	b013      	add	sp, #76	; 0x4c
  400b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t ul_midh = 0;
  400b24:	2300      	movs	r3, #0
  400b26:	9301      	str	r3, [sp, #4]
	uint32_t ul_midl = 0;
  400b28:	9302      	str	r3, [sp, #8]
	twi_packet.addr[0] = OV2640_MIDH;
  400b2a:	231c      	movs	r3, #28
  400b2c:	f88d 301c 	strb.w	r3, [sp, #28]
	twi_packet.addr_length = 1;
  400b30:	9408      	str	r4, [sp, #32]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  400b32:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
	twi_packet.buffer = &ul_midh;
  400b36:	ab01      	add	r3, sp, #4
  400b38:	9309      	str	r3, [sp, #36]	; 0x24
	twi_packet.length = 1;
  400b3a:	940a      	str	r4, [sp, #40]	; 0x28
	ov_read_reg(p_twi, &twi_packet);
  400b3c:	a907      	add	r1, sp, #28
  400b3e:	4638      	mov	r0, r7
  400b40:	47a8      	blx	r5
	twi_packet.addr[0] = OV2640_MIDL;
  400b42:	231d      	movs	r3, #29
  400b44:	f88d 301c 	strb.w	r3, [sp, #28]
	twi_packet.addr_length = 1;
  400b48:	9408      	str	r4, [sp, #32]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  400b4a:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
	twi_packet.buffer = &ul_midl;
  400b4e:	ab02      	add	r3, sp, #8
  400b50:	9309      	str	r3, [sp, #36]	; 0x24
	twi_packet.length = 1;
  400b52:	940a      	str	r4, [sp, #40]	; 0x28
	ov_read_reg(p_twi, &twi_packet);
  400b54:	a907      	add	r1, sp, #28
  400b56:	4638      	mov	r0, r7
  400b58:	47a8      	blx	r5
	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  400b5a:	9b01      	ldr	r3, [sp, #4]
  400b5c:	2b7f      	cmp	r3, #127	; 0x7f
  400b5e:	d001      	beq.n	400b64 <ov_init+0xbc>
	return 1;
  400b60:	2001      	movs	r0, #1
  400b62:	e7dd      	b.n	400b20 <ov_init+0x78>
	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  400b64:	9b02      	ldr	r3, [sp, #8]
  400b66:	2ba2      	cmp	r3, #162	; 0xa2
  400b68:	d1fa      	bne.n	400b60 <ov_init+0xb8>
	uint32_t ul_value = 0;
  400b6a:	2300      	movs	r3, #0
  400b6c:	9300      	str	r3, [sp, #0]
	uint32_t ul_oldvalue = 0;
  400b6e:	9301      	str	r3, [sp, #4]
	uint32_t ul_entervalue = 0;
  400b70:	9302      	str	r3, [sp, #8]
	twi_packet.addr[0] = 0x01;
  400b72:	2301      	movs	r3, #1
  400b74:	f88d 301c 	strb.w	r3, [sp, #28]
	twi_packet.addr_length = 1;
  400b78:	9308      	str	r3, [sp, #32]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  400b7a:	2230      	movs	r2, #48	; 0x30
  400b7c:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
	twi_packet.length = 1;
  400b80:	930a      	str	r3, [sp, #40]	; 0x28
	twi_packet.buffer = &ul_oldvalue;
  400b82:	ab01      	add	r3, sp, #4
  400b84:	9309      	str	r3, [sp, #36]	; 0x24
	ov_read_reg(p_twi, &twi_packet);
  400b86:	a907      	add	r1, sp, #28
  400b88:	4638      	mov	r0, r7
  400b8a:	4c15      	ldr	r4, [pc, #84]	; (400be0 <ov_init+0x138>)
  400b8c:	47a0      	blx	r4
	ul_entervalue = 0xAD;
  400b8e:	ab12      	add	r3, sp, #72	; 0x48
  400b90:	22ad      	movs	r2, #173	; 0xad
  400b92:	f843 2d40 	str.w	r2, [r3, #-64]!
	twi_packet.buffer = &ul_entervalue;
  400b96:	9309      	str	r3, [sp, #36]	; 0x24
	ov_write_reg(p_twi, &twi_packet);
  400b98:	a907      	add	r1, sp, #28
  400b9a:	4638      	mov	r0, r7
  400b9c:	4b0f      	ldr	r3, [pc, #60]	; (400bdc <ov_init+0x134>)
  400b9e:	4798      	blx	r3
	twi_packet.buffer = &ul_value;
  400ba0:	f8cd d024 	str.w	sp, [sp, #36]	; 0x24
	ov_read_reg(p_twi, &twi_packet);
  400ba4:	a907      	add	r1, sp, #28
  400ba6:	4638      	mov	r0, r7
  400ba8:	47a0      	blx	r4
	if (ul_value != ul_entervalue) {
  400baa:	9b02      	ldr	r3, [sp, #8]
  400bac:	9a00      	ldr	r2, [sp, #0]
  400bae:	429a      	cmp	r2, r3
  400bb0:	d001      	beq.n	400bb6 <ov_init+0x10e>
		return 1;
  400bb2:	2001      	movs	r0, #1
  400bb4:	e7b4      	b.n	400b20 <ov_init+0x78>
	twi_packet.buffer = &ul_oldvalue;
  400bb6:	ab01      	add	r3, sp, #4
  400bb8:	9309      	str	r3, [sp, #36]	; 0x24
	ov_write_reg(p_twi, &twi_packet);
  400bba:	a907      	add	r1, sp, #28
  400bbc:	4638      	mov	r0, r7
  400bbe:	4b07      	ldr	r3, [pc, #28]	; (400bdc <ov_init+0x134>)
  400bc0:	4798      	blx	r3
	twi_packet.buffer = &ul_value;
  400bc2:	f8cd d024 	str.w	sp, [sp, #36]	; 0x24
	ov_read_reg(p_twi, &twi_packet);
  400bc6:	a907      	add	r1, sp, #28
  400bc8:	4638      	mov	r0, r7
  400bca:	4b05      	ldr	r3, [pc, #20]	; (400be0 <ov_init+0x138>)
  400bcc:	4798      	blx	r3
	if (ul_value != ul_oldvalue) {
  400bce:	9b01      	ldr	r3, [sp, #4]
  400bd0:	9800      	ldr	r0, [sp, #0]
  400bd2:	1ac0      	subs	r0, r0, r3
  400bd4:	bf18      	it	ne
  400bd6:	2001      	movne	r0, #1
  400bd8:	e7a2      	b.n	400b20 <ov_init+0x78>
  400bda:	bf00      	nop
  400bdc:	00400a41 	.word	0x00400a41
  400be0:	00400a35 	.word	0x00400a35

00400be4 <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  400be4:	b508      	push	{r3, lr}
	const ov_reg *p_regs_conf = NULL;

	/* Common register initialization */
	switch (format) {
  400be6:	2911      	cmp	r1, #17
  400be8:	d82a      	bhi.n	400c40 <ov_configure+0x5c>
  400bea:	e8df f001 	tbb	[pc, r1]
  400bee:	092b      	.short	0x092b
  400bf0:	0f0d0b2d 	.word	0x0f0d0b2d
  400bf4:	17151311 	.word	0x17151311
  400bf8:	1f1d1b19 	.word	0x1f1d1b19
  400bfc:	27252321 	.word	0x27252321
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
		break;
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  400c00:	4914      	ldr	r1, [pc, #80]	; (400c54 <ov_configure+0x70>)
  400c02:	e022      	b.n	400c4a <ov_configure+0x66>
	case JPEG:
		p_regs_conf = OV2640_JPEG;
		break;
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  400c04:	4914      	ldr	r1, [pc, #80]	; (400c58 <ov_configure+0x74>)
		break;
  400c06:	e020      	b.n	400c4a <ov_configure+0x66>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  400c08:	4914      	ldr	r1, [pc, #80]	; (400c5c <ov_configure+0x78>)
		break;
  400c0a:	e01e      	b.n	400c4a <ov_configure+0x66>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  400c0c:	4914      	ldr	r1, [pc, #80]	; (400c60 <ov_configure+0x7c>)
		break;
  400c0e:	e01c      	b.n	400c4a <ov_configure+0x66>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  400c10:	4914      	ldr	r1, [pc, #80]	; (400c64 <ov_configure+0x80>)
		break;
  400c12:	e01a      	b.n	400c4a <ov_configure+0x66>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  400c14:	4914      	ldr	r1, [pc, #80]	; (400c68 <ov_configure+0x84>)
		break;
  400c16:	e018      	b.n	400c4a <ov_configure+0x66>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  400c18:	4914      	ldr	r1, [pc, #80]	; (400c6c <ov_configure+0x88>)
		break;
  400c1a:	e016      	b.n	400c4a <ov_configure+0x66>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  400c1c:	4914      	ldr	r1, [pc, #80]	; (400c70 <ov_configure+0x8c>)
		break;
  400c1e:	e014      	b.n	400c4a <ov_configure+0x66>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  400c20:	4914      	ldr	r1, [pc, #80]	; (400c74 <ov_configure+0x90>)
		break;
  400c22:	e012      	b.n	400c4a <ov_configure+0x66>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  400c24:	4914      	ldr	r1, [pc, #80]	; (400c78 <ov_configure+0x94>)
		break;
  400c26:	e010      	b.n	400c4a <ov_configure+0x66>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  400c28:	4914      	ldr	r1, [pc, #80]	; (400c7c <ov_configure+0x98>)
		break;
  400c2a:	e00e      	b.n	400c4a <ov_configure+0x66>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  400c2c:	4914      	ldr	r1, [pc, #80]	; (400c80 <ov_configure+0x9c>)
		break;
  400c2e:	e00c      	b.n	400c4a <ov_configure+0x66>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  400c30:	4914      	ldr	r1, [pc, #80]	; (400c84 <ov_configure+0xa0>)
		break;
  400c32:	e00a      	b.n	400c4a <ov_configure+0x66>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  400c34:	4914      	ldr	r1, [pc, #80]	; (400c88 <ov_configure+0xa4>)
		break;
  400c36:	e008      	b.n	400c4a <ov_configure+0x66>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  400c38:	4914      	ldr	r1, [pc, #80]	; (400c8c <ov_configure+0xa8>)
		break;
  400c3a:	e006      	b.n	400c4a <ov_configure+0x66>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  400c3c:	4914      	ldr	r1, [pc, #80]	; (400c90 <ov_configure+0xac>)
		break;
  400c3e:	e004      	b.n	400c4a <ov_configure+0x66>
	if (p_regs_conf != NULL) {
		ov_write_regs( p_twi, p_regs_conf );
		return 0;
	}

	return 1;
  400c40:	2001      	movs	r0, #1
  400c42:	bd08      	pop	{r3, pc}
		p_regs_conf = OV2640_JPEG_INIT;
  400c44:	4913      	ldr	r1, [pc, #76]	; (400c94 <ov_configure+0xb0>)
  400c46:	e000      	b.n	400c4a <ov_configure+0x66>
		p_regs_conf = OV2640_JPEG;
  400c48:	4913      	ldr	r1, [pc, #76]	; (400c98 <ov_configure+0xb4>)
		ov_write_regs( p_twi, p_regs_conf );
  400c4a:	4b14      	ldr	r3, [pc, #80]	; (400c9c <ov_configure+0xb8>)
  400c4c:	4798      	blx	r3
		return 0;
  400c4e:	2000      	movs	r0, #0
}
  400c50:	bd08      	pop	{r3, pc}
  400c52:	bf00      	nop
  400c54:	004075f8 	.word	0x004075f8
  400c58:	00406b00 	.word	0x00406b00
  400c5c:	00406b50 	.word	0x00406b50
  400c60:	00406ba4 	.word	0x00406ba4
  400c64:	00406a08 	.word	0x00406a08
  400c68:	00406a58 	.word	0x00406a58
  400c6c:	00406aac 	.word	0x00406aac
  400c70:	00407054 	.word	0x00407054
  400c74:	00407144 	.word	0x00407144
  400c78:	00407234 	.word	0x00407234
  400c7c:	00407324 	.word	0x00407324
  400c80:	00406f60 	.word	0x00406f60
  400c84:	00406e6c 	.word	0x00406e6c
  400c88:	00406d78 	.word	0x00406d78
  400c8c:	00407414 	.word	0x00407414
  400c90:	00407508 	.word	0x00407508
  400c94:	00406bf8 	.word	0x00406bf8
  400c98:	004069f4 	.word	0x004069f4
  400c9c:	00400a4d 	.word	0x00400a4d

00400ca0 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  400ca0:	b508      	push	{r3, lr}
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  400ca2:	2100      	movs	r1, #0
  400ca4:	4805      	ldr	r0, [pc, #20]	; (400cbc <TC0_Handler+0x1c>)
  400ca6:	4b06      	ldr	r3, [pc, #24]	; (400cc0 <TC0_Handler+0x20>)
  400ca8:	4798      	blx	r3

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  400caa:	f010 0f10 	tst.w	r0, #16
  400cae:	d004      	beq.n	400cba <TC0_Handler+0x1a>
		counts++;
  400cb0:	4a04      	ldr	r2, [pc, #16]	; (400cc4 <TC0_Handler+0x24>)
  400cb2:	7813      	ldrb	r3, [r2, #0]
  400cb4:	3301      	adds	r3, #1
  400cb6:	b2db      	uxtb	r3, r3
  400cb8:	7013      	strb	r3, [r2, #0]
  400cba:	bd08      	pop	{r3, pc}
  400cbc:	40010000 	.word	0x40010000
  400cc0:	00400341 	.word	0x00400341
  400cc4:	2001917c 	.word	0x2001917c

00400cc8 <configure_tc>:
	}
}

void configure_tc(void)
{
  400cc8:	b530      	push	{r4, r5, lr}
  400cca:	b085      	sub	sp, #20

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  400ccc:	2017      	movs	r0, #23
  400cce:	4b14      	ldr	r3, [pc, #80]	; (400d20 <configure_tc+0x58>)
  400cd0:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400cd2:	4d14      	ldr	r5, [pc, #80]	; (400d24 <configure_tc+0x5c>)
  400cd4:	9500      	str	r5, [sp, #0]
  400cd6:	ab02      	add	r3, sp, #8
  400cd8:	aa03      	add	r2, sp, #12
  400cda:	4629      	mov	r1, r5
  400cdc:	2001      	movs	r0, #1
  400cde:	4c12      	ldr	r4, [pc, #72]	; (400d28 <configure_tc+0x60>)
  400ce0:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  400ce2:	4c12      	ldr	r4, [pc, #72]	; (400d2c <configure_tc+0x64>)
  400ce4:	9a02      	ldr	r2, [sp, #8]
  400ce6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400cea:	2100      	movs	r1, #0
  400cec:	4620      	mov	r0, r4
  400cee:	4b10      	ldr	r3, [pc, #64]	; (400d30 <configure_tc+0x68>)
  400cf0:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  400cf2:	9a03      	ldr	r2, [sp, #12]
  400cf4:	fbb5 f2f2 	udiv	r2, r5, r2
  400cf8:	2100      	movs	r1, #0
  400cfa:	4620      	mov	r0, r4
  400cfc:	4b0d      	ldr	r3, [pc, #52]	; (400d34 <configure_tc+0x6c>)
  400cfe:	4798      	blx	r3
  400d00:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400d04:	4b0c      	ldr	r3, [pc, #48]	; (400d38 <configure_tc+0x70>)
  400d06:	601a      	str	r2, [r3, #0]

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400d08:	2210      	movs	r2, #16
  400d0a:	2100      	movs	r1, #0
  400d0c:	4620      	mov	r0, r4
  400d0e:	4b0b      	ldr	r3, [pc, #44]	; (400d3c <configure_tc+0x74>)
  400d10:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  400d12:	2100      	movs	r1, #0
  400d14:	4620      	mov	r0, r4
  400d16:	4b0a      	ldr	r3, [pc, #40]	; (400d40 <configure_tc+0x78>)
  400d18:	4798      	blx	r3
  400d1a:	b005      	add	sp, #20
  400d1c:	bd30      	pop	{r4, r5, pc}
  400d1e:	bf00      	nop
  400d20:	004014f9 	.word	0x004014f9
  400d24:	07270e00 	.word	0x07270e00
  400d28:	00400349 	.word	0x00400349
  400d2c:	40010000 	.word	0x40010000
  400d30:	00400311 	.word	0x00400311
  400d34:	00400331 	.word	0x00400331
  400d38:	e000e100 	.word	0xe000e100
  400d3c:	00400339 	.word	0x00400339
  400d40:	00400329 	.word	0x00400329

00400d44 <wifi_provision_handler>:
void wifi_provision_handler(uint32_t ul_id, uint32_t ul_mask)
{
	unused(ul_id);
	unused(ul_mask);
	// Set provisioning flag to true
	provisioning_flag = true;
  400d44:	2201      	movs	r2, #1
  400d46:	4b01      	ldr	r3, [pc, #4]	; (400d4c <wifi_provision_handler+0x8>)
  400d48:	701a      	strb	r2, [r3, #0]
  400d4a:	4770      	bx	lr
  400d4c:	200195b1 	.word	0x200195b1

00400d50 <process_incoming_byte_wifi>:
	input_line_wifi[input_pos_wifi++] = in_byte;
  400d50:	4a03      	ldr	r2, [pc, #12]	; (400d60 <process_incoming_byte_wifi+0x10>)
  400d52:	6813      	ldr	r3, [r2, #0]
  400d54:	1c59      	adds	r1, r3, #1
  400d56:	6011      	str	r1, [r2, #0]
  400d58:	4a02      	ldr	r2, [pc, #8]	; (400d64 <process_incoming_byte_wifi+0x14>)
  400d5a:	54d0      	strb	r0, [r2, r3]
  400d5c:	4770      	bx	lr
  400d5e:	bf00      	nop
  400d60:	20000a60 	.word	0x20000a60
  400d64:	20019180 	.word	0x20019180

00400d68 <USART0_Handler>:
{
  400d68:	b510      	push	{r4, lr}
	ul_status = usart_get_status(WIFI_USART);
  400d6a:	480a      	ldr	r0, [pc, #40]	; (400d94 <USART0_Handler+0x2c>)
  400d6c:	4b0a      	ldr	r3, [pc, #40]	; (400d98 <USART0_Handler+0x30>)
  400d6e:	4798      	blx	r3
	if (ul_status & US_CSR_RXBUFF) {
  400d70:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  400d74:	d100      	bne.n	400d78 <USART0_Handler+0x10>
  400d76:	bd10      	pop	{r4, pc}
		usart_read(WIFI_USART, &received_byte_wifi);
  400d78:	4c08      	ldr	r4, [pc, #32]	; (400d9c <USART0_Handler+0x34>)
  400d7a:	4621      	mov	r1, r4
  400d7c:	4805      	ldr	r0, [pc, #20]	; (400d94 <USART0_Handler+0x2c>)
  400d7e:	4b08      	ldr	r3, [pc, #32]	; (400da0 <USART0_Handler+0x38>)
  400d80:	4798      	blx	r3
		new_rx_wifi = true;
  400d82:	2201      	movs	r2, #1
  400d84:	4b07      	ldr	r3, [pc, #28]	; (400da4 <USART0_Handler+0x3c>)
  400d86:	701a      	strb	r2, [r3, #0]
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  400d88:	6820      	ldr	r0, [r4, #0]
  400d8a:	b2c0      	uxtb	r0, r0
  400d8c:	4b06      	ldr	r3, [pc, #24]	; (400da8 <USART0_Handler+0x40>)
  400d8e:	4798      	blx	r3
}
  400d90:	e7f1      	b.n	400d76 <USART0_Handler+0xe>
  400d92:	bf00      	nop
  400d94:	40024000 	.word	0x40024000
  400d98:	0040070d 	.word	0x0040070d
  400d9c:	20000a68 	.word	0x20000a68
  400da0:	00400745 	.word	0x00400745
  400da4:	20000a64 	.word	0x20000a64
  400da8:	00400d51 	.word	0x00400d51

00400dac <process_data_wifi>:
void process_data_wifi() {
  400dac:	b508      	push	{r3, lr}
	if (strstr(input_line_wifi, "SUCCESS")) {
  400dae:	4904      	ldr	r1, [pc, #16]	; (400dc0 <process_data_wifi+0x14>)
  400db0:	4804      	ldr	r0, [pc, #16]	; (400dc4 <process_data_wifi+0x18>)
  400db2:	4b05      	ldr	r3, [pc, #20]	; (400dc8 <process_data_wifi+0x1c>)
  400db4:	4798      	blx	r3
  400db6:	b110      	cbz	r0, 400dbe <process_data_wifi+0x12>
		reading_wifi_flag = true;
  400db8:	2201      	movs	r2, #1
  400dba:	4b04      	ldr	r3, [pc, #16]	; (400dcc <process_data_wifi+0x20>)
  400dbc:	701a      	strb	r2, [r3, #0]
  400dbe:	bd08      	pop	{r3, pc}
  400dc0:	00407624 	.word	0x00407624
  400dc4:	20019180 	.word	0x20019180
  400dc8:	00401eb5 	.word	0x00401eb5
  400dcc:	200195a0 	.word	0x200195a0

00400dd0 <wifi_command_response_handler>:
void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask) {
  400dd0:	b508      	push	{r3, lr}
	process_data_wifi();
  400dd2:	4b08      	ldr	r3, [pc, #32]	; (400df4 <wifi_command_response_handler+0x24>)
  400dd4:	4798      	blx	r3
	for (uint32_t jj = 0; jj < 1000; jj++) {
  400dd6:	2300      	movs	r3, #0
		input_line_wifi[jj] = 0;
  400dd8:	4907      	ldr	r1, [pc, #28]	; (400df8 <wifi_command_response_handler+0x28>)
  400dda:	461a      	mov	r2, r3
  400ddc:	54ca      	strb	r2, [r1, r3]
	for (uint32_t jj = 0; jj < 1000; jj++) {
  400dde:	3301      	adds	r3, #1
  400de0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  400de4:	d1fa      	bne.n	400ddc <wifi_command_response_handler+0xc>
	input_pos_wifi = 0;
  400de6:	2200      	movs	r2, #0
  400de8:	4b04      	ldr	r3, [pc, #16]	; (400dfc <wifi_command_response_handler+0x2c>)
  400dea:	601a      	str	r2, [r3, #0]
	command_flag = true;
  400dec:	2201      	movs	r2, #1
  400dee:	4b04      	ldr	r3, [pc, #16]	; (400e00 <wifi_command_response_handler+0x30>)
  400df0:	701a      	strb	r2, [r3, #0]
  400df2:	bd08      	pop	{r3, pc}
  400df4:	00400dad 	.word	0x00400dad
  400df8:	20019180 	.word	0x20019180
  400dfc:	20000a60 	.word	0x20000a60
  400e00:	20000a5c 	.word	0x20000a5c

00400e04 <configure_usart>:
{	
  400e04:	b530      	push	{r4, r5, lr}
  400e06:	b087      	sub	sp, #28
	const sam_usart_opt_t usart_console_settings = {
  400e08:	466c      	mov	r4, sp
  400e0a:	4d12      	ldr	r5, [pc, #72]	; (400e54 <configure_usart+0x50>)
  400e0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400e0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400e10:	e895 0003 	ldmia.w	r5, {r0, r1}
  400e14:	e884 0003 	stmia.w	r4, {r0, r1}
  400e18:	200e      	movs	r0, #14
  400e1a:	4b0f      	ldr	r3, [pc, #60]	; (400e58 <configure_usart+0x54>)
  400e1c:	4798      	blx	r3
	usart_init_rs232(WIFI_USART, &usart_console_settings, sysclk_get_peripheral_hz());
  400e1e:	4c0f      	ldr	r4, [pc, #60]	; (400e5c <configure_usart+0x58>)
  400e20:	4a0f      	ldr	r2, [pc, #60]	; (400e60 <configure_usart+0x5c>)
  400e22:	4669      	mov	r1, sp
  400e24:	4620      	mov	r0, r4
  400e26:	4b0f      	ldr	r3, [pc, #60]	; (400e64 <configure_usart+0x60>)
  400e28:	4798      	blx	r3
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  400e2a:	f04f 31ff 	mov.w	r1, #4294967295
  400e2e:	4620      	mov	r0, r4
  400e30:	4b0d      	ldr	r3, [pc, #52]	; (400e68 <configure_usart+0x64>)
  400e32:	4798      	blx	r3
	usart_enable_tx(WIFI_USART);
  400e34:	4620      	mov	r0, r4
  400e36:	4b0d      	ldr	r3, [pc, #52]	; (400e6c <configure_usart+0x68>)
  400e38:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  400e3a:	4620      	mov	r0, r4
  400e3c:	4b0c      	ldr	r3, [pc, #48]	; (400e70 <configure_usart+0x6c>)
  400e3e:	4798      	blx	r3
  400e40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400e44:	4b0b      	ldr	r3, [pc, #44]	; (400e74 <configure_usart+0x70>)
  400e46:	601a      	str	r2, [r3, #0]
	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY);
  400e48:	2101      	movs	r1, #1
  400e4a:	4620      	mov	r0, r4
  400e4c:	4b0a      	ldr	r3, [pc, #40]	; (400e78 <configure_usart+0x74>)
  400e4e:	4798      	blx	r3
}
  400e50:	b007      	add	sp, #28
  400e52:	bd30      	pop	{r4, r5, pc}
  400e54:	0040760c 	.word	0x0040760c
  400e58:	004014f9 	.word	0x004014f9
  400e5c:	40024000 	.word	0x40024000
  400e60:	07270e00 	.word	0x07270e00
  400e64:	004006a5 	.word	0x004006a5
  400e68:	00400709 	.word	0x00400709
  400e6c:	004006f9 	.word	0x004006f9
  400e70:	004006ff 	.word	0x004006ff
  400e74:	e000e100 	.word	0xe000e100
  400e78:	00400705 	.word	0x00400705

00400e7c <configure_wifi_comm_pin>:
{
  400e7c:	b530      	push	{r4, r5, lr}
  400e7e:	b083      	sub	sp, #12
	pmc_enable_periph_clk(WIFI_COMM_ID);
  400e80:	200c      	movs	r0, #12
  400e82:	4b0b      	ldr	r3, [pc, #44]	; (400eb0 <configure_wifi_comm_pin+0x34>)
  400e84:	4798      	blx	r3
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_NUM, WIFI_COMM_ATTR, wifi_command_response_handler);
  400e86:	4c0b      	ldr	r4, [pc, #44]	; (400eb4 <configure_wifi_comm_pin+0x38>)
  400e88:	4b0b      	ldr	r3, [pc, #44]	; (400eb8 <configure_wifi_comm_pin+0x3c>)
  400e8a:	9300      	str	r3, [sp, #0]
  400e8c:	2370      	movs	r3, #112	; 0x70
  400e8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400e92:	210c      	movs	r1, #12
  400e94:	4620      	mov	r0, r4
  400e96:	4d09      	ldr	r5, [pc, #36]	; (400ebc <configure_wifi_comm_pin+0x40>)
  400e98:	47a8      	blx	r5
  400e9a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400e9e:	4b08      	ldr	r3, [pc, #32]	; (400ec0 <configure_wifi_comm_pin+0x44>)
  400ea0:	601a      	str	r2, [r3, #0]
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_NUM);
  400ea2:	f44f 6100 	mov.w	r1, #2048	; 0x800
  400ea6:	4620      	mov	r0, r4
  400ea8:	4b06      	ldr	r3, [pc, #24]	; (400ec4 <configure_wifi_comm_pin+0x48>)
  400eaa:	4798      	blx	r3
}
  400eac:	b003      	add	sp, #12
  400eae:	bd30      	pop	{r4, r5, pc}
  400eb0:	004014f9 	.word	0x004014f9
  400eb4:	400e1000 	.word	0x400e1000
  400eb8:	00400dd1 	.word	0x00400dd1
  400ebc:	004001a1 	.word	0x004001a1
  400ec0:	e000e100 	.word	0xe000e100
  400ec4:	0040127b 	.word	0x0040127b

00400ec8 <write_wifi_command>:
{
  400ec8:	b530      	push	{r4, r5, lr}
  400eca:	b09b      	sub	sp, #108	; 0x6c
  400ecc:	460c      	mov	r4, r1
	command_flag = false;
  400ece:	2500      	movs	r5, #0
  400ed0:	4b0f      	ldr	r3, [pc, #60]	; (400f10 <write_wifi_command+0x48>)
  400ed2:	701d      	strb	r5, [r3, #0]
	sprintf (wifi_buff, "%s\r\n", comm);
  400ed4:	4602      	mov	r2, r0
  400ed6:	490f      	ldr	r1, [pc, #60]	; (400f14 <write_wifi_command+0x4c>)
  400ed8:	a801      	add	r0, sp, #4
  400eda:	4b0f      	ldr	r3, [pc, #60]	; (400f18 <write_wifi_command+0x50>)
  400edc:	4798      	blx	r3
	usart_write_line(WIFI_USART, wifi_buff);
  400ede:	a901      	add	r1, sp, #4
  400ee0:	480e      	ldr	r0, [pc, #56]	; (400f1c <write_wifi_command+0x54>)
  400ee2:	4b0f      	ldr	r3, [pc, #60]	; (400f20 <write_wifi_command+0x58>)
  400ee4:	4798      	blx	r3
	counts = 0;
  400ee6:	4b0f      	ldr	r3, [pc, #60]	; (400f24 <write_wifi_command+0x5c>)
  400ee8:	701d      	strb	r5, [r3, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400eea:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400eee:	4b0e      	ldr	r3, [pc, #56]	; (400f28 <write_wifi_command+0x60>)
  400ef0:	631a      	str	r2, [r3, #48]	; 0x30
	while ((counts < cnt) && (command_flag==false))	{
  400ef2:	4a0c      	ldr	r2, [pc, #48]	; (400f24 <write_wifi_command+0x5c>)
  400ef4:	4906      	ldr	r1, [pc, #24]	; (400f10 <write_wifi_command+0x48>)
  400ef6:	7813      	ldrb	r3, [r2, #0]
  400ef8:	b2db      	uxtb	r3, r3
  400efa:	42a3      	cmp	r3, r4
  400efc:	d202      	bcs.n	400f04 <write_wifi_command+0x3c>
  400efe:	780b      	ldrb	r3, [r1, #0]
  400f00:	2b00      	cmp	r3, #0
  400f02:	d0f8      	beq.n	400ef6 <write_wifi_command+0x2e>
	command_flag = false;
  400f04:	2200      	movs	r2, #0
  400f06:	4b02      	ldr	r3, [pc, #8]	; (400f10 <write_wifi_command+0x48>)
  400f08:	701a      	strb	r2, [r3, #0]
}
  400f0a:	b01b      	add	sp, #108	; 0x6c
  400f0c:	bd30      	pop	{r4, r5, pc}
  400f0e:	bf00      	nop
  400f10:	20000a5c 	.word	0x20000a5c
  400f14:	0040763c 	.word	0x0040763c
  400f18:	00401bb9 	.word	0x00401bb9
  400f1c:	40024000 	.word	0x40024000
  400f20:	00400725 	.word	0x00400725
  400f24:	2001917c 	.word	0x2001917c
  400f28:	400e0e00 	.word	0x400e0e00

00400f2c <configure_wifi_provision_pin>:
	
}


void configure_wifi_provision_pin(void)
{
  400f2c:	b530      	push	{r4, r5, lr}
  400f2e:	b083      	sub	sp, #12
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_BUTTON_ID);
  400f30:	200c      	movs	r0, #12
  400f32:	4b0b      	ldr	r3, [pc, #44]	; (400f60 <configure_wifi_provision_pin+0x34>)
  400f34:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_SETUP_BUTTON_PIO, WIFI_SETUP_BUTTON_ID, WIFI_SETUP_BUTTON_NUM, WIFI_SETUP_BUTTON_ATTR, wifi_provision_handler);
  400f36:	4c0b      	ldr	r4, [pc, #44]	; (400f64 <configure_wifi_provision_pin+0x38>)
  400f38:	4b0b      	ldr	r3, [pc, #44]	; (400f68 <configure_wifi_provision_pin+0x3c>)
  400f3a:	9300      	str	r3, [sp, #0]
  400f3c:	2359      	movs	r3, #89	; 0x59
  400f3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400f42:	210c      	movs	r1, #12
  400f44:	4620      	mov	r0, r4
  400f46:	4d09      	ldr	r5, [pc, #36]	; (400f6c <configure_wifi_provision_pin+0x40>)
  400f48:	47a8      	blx	r5
  400f4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400f4e:	4b08      	ldr	r3, [pc, #32]	; (400f70 <configure_wifi_provision_pin+0x44>)
  400f50:	601a      	str	r2, [r3, #0]

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_SETUP_BUTTON_ID);

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_BUTTON_PIO, WIFI_SETUP_BUTTON_NUM);
  400f52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  400f56:	4620      	mov	r0, r4
  400f58:	4b06      	ldr	r3, [pc, #24]	; (400f74 <configure_wifi_provision_pin+0x48>)
  400f5a:	4798      	blx	r3
}
  400f5c:	b003      	add	sp, #12
  400f5e:	bd30      	pop	{r4, r5, pc}
  400f60:	004014f9 	.word	0x004014f9
  400f64:	400e1000 	.word	0x400e1000
  400f68:	00400d45 	.word	0x00400d45
  400f6c:	004001a1 	.word	0x004001a1
  400f70:	e000e100 	.word	0xe000e100
  400f74:	0040127b 	.word	0x0040127b

00400f78 <SPI_Handler>:
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
  400f78:	4b12      	ldr	r3, [pc, #72]	; (400fc4 <SPI_Handler+0x4c>)
  400f7a:	691b      	ldr	r3, [r3, #16]
	//times_through_buffer++;



	//if status register says "ready" and Receive Data Register Full
	if (spi_read_status(SPI_SLAVE_BASE) & SPI_SR_RDRF) {
  400f7c:	f013 0f01 	tst.w	r3, #1
  400f80:	d100      	bne.n	400f84 <SPI_Handler+0xc>
  400f82:	4770      	bx	lr
void wifi_spi_handler(void){
  400f84:	b510      	push	{r4, lr}
  400f86:	b082      	sub	sp, #8
			
		spi_read(SPI_SLAVE_BASE, &data, &uc_pcs);
  400f88:	f10d 0207 	add.w	r2, sp, #7
  400f8c:	490e      	ldr	r1, [pc, #56]	; (400fc8 <SPI_Handler+0x50>)
  400f8e:	480d      	ldr	r0, [pc, #52]	; (400fc4 <SPI_Handler+0x4c>)
  400f90:	4b0e      	ldr	r3, [pc, #56]	; (400fcc <SPI_Handler+0x54>)
  400f92:	4798      	blx	r3
		times_through_buffer++;
  400f94:	4a0e      	ldr	r2, [pc, #56]	; (400fd0 <SPI_Handler+0x58>)
  400f96:	6813      	ldr	r3, [r2, #0]
  400f98:	3301      	adds	r3, #1
  400f9a:	6013      	str	r3, [r2, #0]

		
		//gs_puc_transfer_buffer[gs_ul_transfer_index] = data;
			
		if (gs_ul_transfer_length--) {
  400f9c:	4a0d      	ldr	r2, [pc, #52]	; (400fd4 <SPI_Handler+0x5c>)
  400f9e:	6813      	ldr	r3, [r2, #0]
  400fa0:	1e59      	subs	r1, r3, #1
  400fa2:	6011      	str	r1, [r2, #0]
  400fa4:	b90b      	cbnz	r3, 400faa <SPI_Handler+0x32>
		//else if (gs_ul_transfer_index == start_pos + 2) {
			//second_byte_sent = g_p_uc_cap_dest_buf[gs_ul_transfer_index-1];
		//}
		
	}
}
  400fa6:	b002      	add	sp, #8
  400fa8:	bd10      	pop	{r4, pc}
			spi_write(SPI_SLAVE_BASE, g_p_uc_cap_dest_buf[gs_ul_transfer_index++], 0, 0);
  400faa:	4a0b      	ldr	r2, [pc, #44]	; (400fd8 <SPI_Handler+0x60>)
  400fac:	6813      	ldr	r3, [r2, #0]
  400fae:	1c59      	adds	r1, r3, #1
  400fb0:	6011      	str	r1, [r2, #0]
  400fb2:	4a0a      	ldr	r2, [pc, #40]	; (400fdc <SPI_Handler+0x64>)
  400fb4:	5cd1      	ldrb	r1, [r2, r3]
  400fb6:	2300      	movs	r3, #0
  400fb8:	461a      	mov	r2, r3
  400fba:	4802      	ldr	r0, [pc, #8]	; (400fc4 <SPI_Handler+0x4c>)
  400fbc:	4c08      	ldr	r4, [pc, #32]	; (400fe0 <SPI_Handler+0x68>)
  400fbe:	47a0      	blx	r4
}
  400fc0:	e7f1      	b.n	400fa6 <SPI_Handler+0x2e>
  400fc2:	bf00      	nop
  400fc4:	40008000 	.word	0x40008000
  400fc8:	20000a5e 	.word	0x20000a5e
  400fcc:	0040025f 	.word	0x0040025f
  400fd0:	200195a8 	.word	0x200195a8
  400fd4:	200195a4 	.word	0x200195a4
  400fd8:	2001959c 	.word	0x2001959c
  400fdc:	20000ab8 	.word	0x20000ab8
  400fe0:	0040028d 	.word	0x0040028d

00400fe4 <spi_peripheral_initialize>:
	
	/* Start waiting command. */
	prepare_spi_transfer();
}

void spi_peripheral_initialize(void){
  400fe4:	b510      	push	{r4, lr}
	//Initialize the SPI port as a peripheral (slave) device.
	spi_enable_clock(SPI_SLAVE_BASE);
  400fe6:	4c13      	ldr	r4, [pc, #76]	; (401034 <spi_peripheral_initialize+0x50>)
  400fe8:	4620      	mov	r0, r4
  400fea:	4b13      	ldr	r3, [pc, #76]	; (401038 <spi_peripheral_initialize+0x54>)
  400fec:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400fee:	2302      	movs	r3, #2
  400ff0:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400ff2:	2380      	movs	r3, #128	; 0x80
  400ff4:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR &= (~SPI_MR_MSTR);
  400ff6:	6863      	ldr	r3, [r4, #4]
  400ff8:	f023 0301 	bic.w	r3, r3, #1
  400ffc:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400ffe:	6863      	ldr	r3, [r4, #4]
  401000:	f043 0310 	orr.w	r3, r3, #16
  401004:	6063      	str	r3, [r4, #4]
	spi_disable(SPI_SLAVE_BASE);
	spi_reset(SPI_SLAVE_BASE);
	spi_set_slave_mode(SPI_SLAVE_BASE);
	spi_disable_mode_fault_detect(SPI_SLAVE_BASE);
	spi_set_peripheral_chip_select_value(SPI_SLAVE_BASE, SPI_CHIP_PCS);
  401006:	210e      	movs	r1, #14
  401008:	4620      	mov	r0, r4
  40100a:	4b0c      	ldr	r3, [pc, #48]	; (40103c <spi_peripheral_initialize+0x58>)
  40100c:	4798      	blx	r3
	spi_set_clock_polarity(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  40100e:	2200      	movs	r2, #0
  401010:	4611      	mov	r1, r2
  401012:	4620      	mov	r0, r4
  401014:	4b0a      	ldr	r3, [pc, #40]	; (401040 <spi_peripheral_initialize+0x5c>)
  401016:	4798      	blx	r3
	spi_set_clock_phase(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_PHASE);
  401018:	2200      	movs	r2, #0
  40101a:	4611      	mov	r1, r2
  40101c:	4620      	mov	r0, r4
  40101e:	4b09      	ldr	r3, [pc, #36]	; (401044 <spi_peripheral_initialize+0x60>)
  401020:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
  401022:	2200      	movs	r2, #0
  401024:	4611      	mov	r1, r2
  401026:	4620      	mov	r0, r4
  401028:	4b07      	ldr	r3, [pc, #28]	; (401048 <spi_peripheral_initialize+0x64>)
  40102a:	4798      	blx	r3
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  40102c:	2301      	movs	r3, #1
  40102e:	6163      	str	r3, [r4, #20]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401030:	6023      	str	r3, [r4, #0]
  401032:	bd10      	pop	{r4, pc}
  401034:	40008000 	.word	0x40008000
  401038:	00400239 	.word	0x00400239
  40103c:	00400249 	.word	0x00400249
  401040:	004002c1 	.word	0x004002c1
  401044:	004002df 	.word	0x004002df
  401048:	004002fd 	.word	0x004002fd

0040104c <prepare_spi_transfer>:
	
}

void prepare_spi_transfer(void){
	//Set necessary parameters to prepare for SPI transfer.
	gs_puc_transfer_buffer = g_p_uc_cap_dest_buf;
  40104c:	4a07      	ldr	r2, [pc, #28]	; (40106c <prepare_spi_transfer+0x20>)
  40104e:	4b08      	ldr	r3, [pc, #32]	; (401070 <prepare_spi_transfer+0x24>)
  401050:	601a      	str	r2, [r3, #0]
	gs_ul_transfer_index = start_pos;
  401052:	4b08      	ldr	r3, [pc, #32]	; (401074 <prepare_spi_transfer+0x28>)
  401054:	681a      	ldr	r2, [r3, #0]
  401056:	4b08      	ldr	r3, [pc, #32]	; (401078 <prepare_spi_transfer+0x2c>)
  401058:	601a      	str	r2, [r3, #0]
	// gs_ul_transfer_length = image_size;
	gs_ul_transfer_length = image_size+1;
  40105a:	4b08      	ldr	r3, [pc, #32]	; (40107c <prepare_spi_transfer+0x30>)
  40105c:	681b      	ldr	r3, [r3, #0]
  40105e:	3301      	adds	r3, #1
  401060:	4a07      	ldr	r2, [pc, #28]	; (401080 <prepare_spi_transfer+0x34>)
  401062:	6013      	str	r3, [r2, #0]
	image_sent_flag = 0;
  401064:	2200      	movs	r2, #0
  401066:	4b07      	ldr	r3, [pc, #28]	; (401084 <prepare_spi_transfer+0x38>)
  401068:	701a      	strb	r2, [r3, #0]
  40106a:	4770      	bx	lr
  40106c:	20000ab8 	.word	0x20000ab8
  401070:	200195ac 	.word	0x200195ac
  401074:	20019160 	.word	0x20019160
  401078:	2001959c 	.word	0x2001959c
  40107c:	20000aa4 	.word	0x20000aa4
  401080:	200195a4 	.word	0x200195a4
  401084:	20000ab4 	.word	0x20000ab4

00401088 <configure_spi>:
void configure_spi(void){
  401088:	b508      	push	{r3, lr}
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40108a:	4b0a      	ldr	r3, [pc, #40]	; (4010b4 <configure_spi+0x2c>)
  40108c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  401094:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401098:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40109c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4010a0:	2100      	movs	r1, #0
  4010a2:	f883 1315 	strb.w	r1, [r3, #789]	; 0x315
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4010a6:	601a      	str	r2, [r3, #0]
	spi_peripheral_initialize();
  4010a8:	4b03      	ldr	r3, [pc, #12]	; (4010b8 <configure_spi+0x30>)
  4010aa:	4798      	blx	r3
	prepare_spi_transfer();
  4010ac:	4b03      	ldr	r3, [pc, #12]	; (4010bc <configure_spi+0x34>)
  4010ae:	4798      	blx	r3
  4010b0:	bd08      	pop	{r3, pc}
  4010b2:	bf00      	nop
  4010b4:	e000e100 	.word	0xe000e100
  4010b8:	00400fe5 	.word	0x00400fe5
  4010bc:	0040104d 	.word	0x0040104d

004010c0 <write_image_to_web>:
void write_image_to_web(void){
	 //Writes an image from the SAM4S8B to the ESP32. If the length of the image is zero 
	 //(i.e. the image is not valid), return. Otherwise, follow this protocol
	 //(illustrated in Appendix C):
	
	if (image_size == 0) { return; }
  4010c0:	4b0a      	ldr	r3, [pc, #40]	; (4010ec <write_image_to_web+0x2c>)
  4010c2:	681b      	ldr	r3, [r3, #0]
  4010c4:	b903      	cbnz	r3, 4010c8 <write_image_to_web+0x8>
  4010c6:	4770      	bx	lr
void write_image_to_web(void){
  4010c8:	b500      	push	{lr}
  4010ca:	b0e5      	sub	sp, #404	; 0x194
	//first_byte_unsent = gs_puc_transfer_buffer[gs_ul_transfer_index -1];
	//last_byte_sent = gs_puc_transfer_buffer[gs_ul_transfer_index + gs_ul_transfer_length];

	//Configure the SPI interface to be ready for a transfer by setting its parameters appropriately.
	//times_through_buffer = 0;
	prepare_spi_transfer();
  4010cc:	4b08      	ldr	r3, [pc, #32]	; (4010f0 <write_image_to_web+0x30>)
  4010ce:	4798      	blx	r3
	//Issue the command image_transfer xxxx? where xxxx is replaced by the length of the
	//image you want to transfer.
	char* command_buffer[100];
		//image_size = 1000;
		//sprintf(command_buffer, "image_transfer %d", image_size); // Full image transfer command
	sprintf(command_buffer, "image_test %d", image_size+3); // Test image transfer command
  4010d0:	4b06      	ldr	r3, [pc, #24]	; (4010ec <write_image_to_web+0x2c>)
  4010d2:	681a      	ldr	r2, [r3, #0]
  4010d4:	3203      	adds	r2, #3
  4010d6:	4907      	ldr	r1, [pc, #28]	; (4010f4 <write_image_to_web+0x34>)
  4010d8:	4668      	mov	r0, sp
  4010da:	4b07      	ldr	r3, [pc, #28]	; (4010f8 <write_image_to_web+0x38>)
  4010dc:	4798      	blx	r3
	write_wifi_command(command_buffer, 1);
  4010de:	2101      	movs	r1, #1
  4010e0:	4668      	mov	r0, sp
  4010e2:	4b06      	ldr	r3, [pc, #24]	; (4010fc <write_image_to_web+0x3c>)
  4010e4:	4798      	blx	r3
	//delay_ms(100);
	 
	//The ESP32 will then set the command complete?pin low and begin transferring the image
	//over SPI. //After the image is done sending, the ESP32 will set the command complete?pin high. The
	//MCU should sense this and then move on.
  4010e6:	b065      	add	sp, #404	; 0x194
  4010e8:	f85d fb04 	ldr.w	pc, [sp], #4
  4010ec:	20000aa4 	.word	0x20000aa4
  4010f0:	0040104d 	.word	0x0040104d
  4010f4:	0040762c 	.word	0x0040762c
  4010f8:	00401bb9 	.word	0x00401bb9
  4010fc:	00400ec9 	.word	0x00400ec9

00401100 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401100:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401102:	480e      	ldr	r0, [pc, #56]	; (40113c <sysclk_init+0x3c>)
  401104:	4b0e      	ldr	r3, [pc, #56]	; (401140 <sysclk_init+0x40>)
  401106:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401108:	213e      	movs	r1, #62	; 0x3e
  40110a:	2000      	movs	r0, #0
  40110c:	4b0d      	ldr	r3, [pc, #52]	; (401144 <sysclk_init+0x44>)
  40110e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401110:	4c0d      	ldr	r4, [pc, #52]	; (401148 <sysclk_init+0x48>)
  401112:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  401114:	2800      	cmp	r0, #0
  401116:	d0fc      	beq.n	401112 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401118:	4b0c      	ldr	r3, [pc, #48]	; (40114c <sysclk_init+0x4c>)
  40111a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40111c:	4a0c      	ldr	r2, [pc, #48]	; (401150 <sysclk_init+0x50>)
  40111e:	4b0d      	ldr	r3, [pc, #52]	; (401154 <sysclk_init+0x54>)
  401120:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  401122:	4c0d      	ldr	r4, [pc, #52]	; (401158 <sysclk_init+0x58>)
  401124:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401126:	2800      	cmp	r0, #0
  401128:	d0fc      	beq.n	401124 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40112a:	2010      	movs	r0, #16
  40112c:	4b0b      	ldr	r3, [pc, #44]	; (40115c <sysclk_init+0x5c>)
  40112e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401130:	4b0b      	ldr	r3, [pc, #44]	; (401160 <sysclk_init+0x60>)
  401132:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401134:	4801      	ldr	r0, [pc, #4]	; (40113c <sysclk_init+0x3c>)
  401136:	4b02      	ldr	r3, [pc, #8]	; (401140 <sysclk_init+0x40>)
  401138:	4798      	blx	r3
  40113a:	bd10      	pop	{r4, pc}
  40113c:	07270e00 	.word	0x07270e00
  401140:	004017a9 	.word	0x004017a9
  401144:	00401441 	.word	0x00401441
  401148:	00401495 	.word	0x00401495
  40114c:	004014a5 	.word	0x004014a5
  401150:	20133f01 	.word	0x20133f01
  401154:	400e0400 	.word	0x400e0400
  401158:	004014b5 	.word	0x004014b5
  40115c:	004013dd 	.word	0x004013dd
  401160:	00401699 	.word	0x00401699

00401164 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401164:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401166:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40116a:	d039      	beq.n	4011e0 <pio_set_peripheral+0x7c>
  40116c:	d813      	bhi.n	401196 <pio_set_peripheral+0x32>
  40116e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401172:	d025      	beq.n	4011c0 <pio_set_peripheral+0x5c>
  401174:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401178:	d10a      	bne.n	401190 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40117a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40117c:	4313      	orrs	r3, r2
  40117e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401180:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401182:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401184:	400b      	ands	r3, r1
  401186:	ea23 0302 	bic.w	r3, r3, r2
  40118a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40118c:	6042      	str	r2, [r0, #4]
  40118e:	4770      	bx	lr
	switch (ul_type) {
  401190:	2900      	cmp	r1, #0
  401192:	d1fb      	bne.n	40118c <pio_set_peripheral+0x28>
  401194:	4770      	bx	lr
  401196:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40119a:	d020      	beq.n	4011de <pio_set_peripheral+0x7a>
  40119c:	d809      	bhi.n	4011b2 <pio_set_peripheral+0x4e>
  40119e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4011a2:	d1f3      	bne.n	40118c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011a4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011a6:	4313      	orrs	r3, r2
  4011a8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4011aa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011ac:	4313      	orrs	r3, r2
  4011ae:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4011b0:	e7ec      	b.n	40118c <pio_set_peripheral+0x28>
	switch (ul_type) {
  4011b2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4011b6:	d012      	beq.n	4011de <pio_set_peripheral+0x7a>
  4011b8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4011bc:	d00f      	beq.n	4011de <pio_set_peripheral+0x7a>
  4011be:	e7e5      	b.n	40118c <pio_set_peripheral+0x28>
{
  4011c0:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011c2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011c4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4011c6:	43d3      	mvns	r3, r2
  4011c8:	4021      	ands	r1, r4
  4011ca:	461c      	mov	r4, r3
  4011cc:	4019      	ands	r1, r3
  4011ce:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4011d0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011d2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4011d4:	400b      	ands	r3, r1
  4011d6:	4023      	ands	r3, r4
  4011d8:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4011da:	6042      	str	r2, [r0, #4]
}
  4011dc:	bc10      	pop	{r4}
  4011de:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011e0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011e2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4011e4:	400b      	ands	r3, r1
  4011e6:	ea23 0302 	bic.w	r3, r3, r2
  4011ea:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4011ec:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011ee:	4313      	orrs	r3, r2
  4011f0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4011f2:	e7cb      	b.n	40118c <pio_set_peripheral+0x28>

004011f4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4011f4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4011f6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4011fa:	bf14      	ite	ne
  4011fc:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4011fe:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401200:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401204:	bf14      	ite	ne
  401206:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  401208:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  40120a:	f012 0f02 	tst.w	r2, #2
  40120e:	d107      	bne.n	401220 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401210:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401214:	bf18      	it	ne
  401216:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  40121a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40121c:	6001      	str	r1, [r0, #0]
  40121e:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  401220:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401224:	e7f9      	b.n	40121a <pio_set_input+0x26>

00401226 <pio_set_output>:
{
  401226:	b410      	push	{r4}
  401228:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40122a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40122c:	b944      	cbnz	r4, 401240 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  40122e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401230:	b143      	cbz	r3, 401244 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  401232:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401234:	b942      	cbnz	r2, 401248 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  401236:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401238:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40123a:	6001      	str	r1, [r0, #0]
}
  40123c:	bc10      	pop	{r4}
  40123e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401240:	6641      	str	r1, [r0, #100]	; 0x64
  401242:	e7f5      	b.n	401230 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401244:	6541      	str	r1, [r0, #84]	; 0x54
  401246:	e7f5      	b.n	401234 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401248:	6301      	str	r1, [r0, #48]	; 0x30
  40124a:	e7f5      	b.n	401238 <pio_set_output+0x12>

0040124c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  40124c:	f012 0f10 	tst.w	r2, #16
  401250:	d010      	beq.n	401274 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  401252:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401256:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  40125a:	bf14      	ite	ne
  40125c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  401260:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  401264:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  401268:	bf14      	ite	ne
  40126a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  40126e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  401272:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401274:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401278:	4770      	bx	lr

0040127a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  40127a:	6401      	str	r1, [r0, #64]	; 0x40
  40127c:	4770      	bx	lr

0040127e <pio_disable_interrupt>:
	p_pio->PIO_IDR = ul_mask;
  40127e:	6441      	str	r1, [r0, #68]	; 0x44
  401280:	4770      	bx	lr

00401282 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401282:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401284:	4770      	bx	lr

00401286 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401286:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401288:	4770      	bx	lr
	...

0040128c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40128c:	b570      	push	{r4, r5, r6, lr}
  40128e:	b082      	sub	sp, #8
  401290:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401292:	0943      	lsrs	r3, r0, #5
  401294:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401298:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40129c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40129e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4012a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4012a6:	d053      	beq.n	401350 <pio_configure_pin+0xc4>
  4012a8:	d80a      	bhi.n	4012c0 <pio_configure_pin+0x34>
  4012aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4012ae:	d02d      	beq.n	40130c <pio_configure_pin+0x80>
  4012b0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4012b4:	d03b      	beq.n	40132e <pio_configure_pin+0xa2>
  4012b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4012ba:	d015      	beq.n	4012e8 <pio_configure_pin+0x5c>
		return 0;
  4012bc:	2000      	movs	r0, #0
  4012be:	e023      	b.n	401308 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4012c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4012c4:	d055      	beq.n	401372 <pio_configure_pin+0xe6>
  4012c6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4012ca:	d052      	beq.n	401372 <pio_configure_pin+0xe6>
  4012cc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4012d0:	d1f4      	bne.n	4012bc <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4012d2:	f000 011f 	and.w	r1, r0, #31
  4012d6:	2601      	movs	r6, #1
  4012d8:	462a      	mov	r2, r5
  4012da:	fa06 f101 	lsl.w	r1, r6, r1
  4012de:	4620      	mov	r0, r4
  4012e0:	4b2f      	ldr	r3, [pc, #188]	; (4013a0 <pio_configure_pin+0x114>)
  4012e2:	4798      	blx	r3
	return 1;
  4012e4:	4630      	mov	r0, r6
		break;
  4012e6:	e00f      	b.n	401308 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4012e8:	f000 001f 	and.w	r0, r0, #31
  4012ec:	2601      	movs	r6, #1
  4012ee:	4086      	lsls	r6, r0
  4012f0:	4632      	mov	r2, r6
  4012f2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012f6:	4620      	mov	r0, r4
  4012f8:	4b2a      	ldr	r3, [pc, #168]	; (4013a4 <pio_configure_pin+0x118>)
  4012fa:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4012fc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401300:	bf14      	ite	ne
  401302:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401304:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  401306:	2001      	movs	r0, #1
}
  401308:	b002      	add	sp, #8
  40130a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40130c:	f000 001f 	and.w	r0, r0, #31
  401310:	2601      	movs	r6, #1
  401312:	4086      	lsls	r6, r0
  401314:	4632      	mov	r2, r6
  401316:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40131a:	4620      	mov	r0, r4
  40131c:	4b21      	ldr	r3, [pc, #132]	; (4013a4 <pio_configure_pin+0x118>)
  40131e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401320:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401324:	bf14      	ite	ne
  401326:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401328:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40132a:	2001      	movs	r0, #1
  40132c:	e7ec      	b.n	401308 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40132e:	f000 001f 	and.w	r0, r0, #31
  401332:	2601      	movs	r6, #1
  401334:	4086      	lsls	r6, r0
  401336:	4632      	mov	r2, r6
  401338:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40133c:	4620      	mov	r0, r4
  40133e:	4b19      	ldr	r3, [pc, #100]	; (4013a4 <pio_configure_pin+0x118>)
  401340:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401342:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401346:	bf14      	ite	ne
  401348:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40134a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40134c:	2001      	movs	r0, #1
  40134e:	e7db      	b.n	401308 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401350:	f000 001f 	and.w	r0, r0, #31
  401354:	2601      	movs	r6, #1
  401356:	4086      	lsls	r6, r0
  401358:	4632      	mov	r2, r6
  40135a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40135e:	4620      	mov	r0, r4
  401360:	4b10      	ldr	r3, [pc, #64]	; (4013a4 <pio_configure_pin+0x118>)
  401362:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401364:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401368:	bf14      	ite	ne
  40136a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40136c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40136e:	2001      	movs	r0, #1
  401370:	e7ca      	b.n	401308 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401372:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401376:	f000 011f 	and.w	r1, r0, #31
  40137a:	2601      	movs	r6, #1
  40137c:	ea05 0306 	and.w	r3, r5, r6
  401380:	9300      	str	r3, [sp, #0]
  401382:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401386:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40138a:	bf14      	ite	ne
  40138c:	2200      	movne	r2, #0
  40138e:	2201      	moveq	r2, #1
  401390:	fa06 f101 	lsl.w	r1, r6, r1
  401394:	4620      	mov	r0, r4
  401396:	4c04      	ldr	r4, [pc, #16]	; (4013a8 <pio_configure_pin+0x11c>)
  401398:	47a0      	blx	r4
	return 1;
  40139a:	4630      	mov	r0, r6
		break;
  40139c:	e7b4      	b.n	401308 <pio_configure_pin+0x7c>
  40139e:	bf00      	nop
  4013a0:	004011f5 	.word	0x004011f5
  4013a4:	00401165 	.word	0x00401165
  4013a8:	00401227 	.word	0x00401227

004013ac <pio_capture_enable>:
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  4013ac:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  4013b0:	f043 0301 	orr.w	r3, r3, #1
  4013b4:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
	pio_capture_enable_flag = true;
  4013b8:	2201      	movs	r2, #1
  4013ba:	4b01      	ldr	r3, [pc, #4]	; (4013c0 <pio_capture_enable+0x14>)
  4013bc:	601a      	str	r2, [r3, #0]
  4013be:	4770      	bx	lr
  4013c0:	200195b8 	.word	0x200195b8

004013c4 <pio_capture_disable>:
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  4013c4:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  4013c8:	f023 0301 	bic.w	r3, r3, #1
  4013cc:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
	pio_capture_enable_flag = false;
  4013d0:	2200      	movs	r2, #0
  4013d2:	4b01      	ldr	r3, [pc, #4]	; (4013d8 <pio_capture_disable+0x14>)
  4013d4:	601a      	str	r2, [r3, #0]
  4013d6:	4770      	bx	lr
  4013d8:	200195b8 	.word	0x200195b8

004013dc <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4013dc:	4a17      	ldr	r2, [pc, #92]	; (40143c <pmc_switch_mck_to_pllack+0x60>)
  4013de:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4013e4:	4318      	orrs	r0, r3
  4013e6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4013e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013ea:	f013 0f08 	tst.w	r3, #8
  4013ee:	d10a      	bne.n	401406 <pmc_switch_mck_to_pllack+0x2a>
  4013f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4013f4:	4911      	ldr	r1, [pc, #68]	; (40143c <pmc_switch_mck_to_pllack+0x60>)
  4013f6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013f8:	f012 0f08 	tst.w	r2, #8
  4013fc:	d103      	bne.n	401406 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013fe:	3b01      	subs	r3, #1
  401400:	d1f9      	bne.n	4013f6 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401402:	2001      	movs	r0, #1
  401404:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401406:	4a0d      	ldr	r2, [pc, #52]	; (40143c <pmc_switch_mck_to_pllack+0x60>)
  401408:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40140a:	f023 0303 	bic.w	r3, r3, #3
  40140e:	f043 0302 	orr.w	r3, r3, #2
  401412:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401414:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401416:	f013 0f08 	tst.w	r3, #8
  40141a:	d10a      	bne.n	401432 <pmc_switch_mck_to_pllack+0x56>
  40141c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401420:	4906      	ldr	r1, [pc, #24]	; (40143c <pmc_switch_mck_to_pllack+0x60>)
  401422:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401424:	f012 0f08 	tst.w	r2, #8
  401428:	d105      	bne.n	401436 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40142a:	3b01      	subs	r3, #1
  40142c:	d1f9      	bne.n	401422 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40142e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401430:	4770      	bx	lr
	return 0;
  401432:	2000      	movs	r0, #0
  401434:	4770      	bx	lr
  401436:	2000      	movs	r0, #0
  401438:	4770      	bx	lr
  40143a:	bf00      	nop
  40143c:	400e0400 	.word	0x400e0400

00401440 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401440:	b9c8      	cbnz	r0, 401476 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401442:	4a11      	ldr	r2, [pc, #68]	; (401488 <pmc_switch_mainck_to_xtal+0x48>)
  401444:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401446:	0209      	lsls	r1, r1, #8
  401448:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40144a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40144e:	f023 0303 	bic.w	r3, r3, #3
  401452:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401456:	f043 0301 	orr.w	r3, r3, #1
  40145a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40145c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40145e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401460:	f013 0f01 	tst.w	r3, #1
  401464:	d0fb      	beq.n	40145e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401466:	4a08      	ldr	r2, [pc, #32]	; (401488 <pmc_switch_mainck_to_xtal+0x48>)
  401468:	6a13      	ldr	r3, [r2, #32]
  40146a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40146e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401472:	6213      	str	r3, [r2, #32]
  401474:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401476:	4904      	ldr	r1, [pc, #16]	; (401488 <pmc_switch_mainck_to_xtal+0x48>)
  401478:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40147a:	4a04      	ldr	r2, [pc, #16]	; (40148c <pmc_switch_mainck_to_xtal+0x4c>)
  40147c:	401a      	ands	r2, r3
  40147e:	4b04      	ldr	r3, [pc, #16]	; (401490 <pmc_switch_mainck_to_xtal+0x50>)
  401480:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401482:	620b      	str	r3, [r1, #32]
  401484:	4770      	bx	lr
  401486:	bf00      	nop
  401488:	400e0400 	.word	0x400e0400
  40148c:	fec8fffc 	.word	0xfec8fffc
  401490:	01370002 	.word	0x01370002

00401494 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401494:	4b02      	ldr	r3, [pc, #8]	; (4014a0 <pmc_osc_is_ready_mainck+0xc>)
  401496:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401498:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40149c:	4770      	bx	lr
  40149e:	bf00      	nop
  4014a0:	400e0400 	.word	0x400e0400

004014a4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4014a4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4014a8:	4b01      	ldr	r3, [pc, #4]	; (4014b0 <pmc_disable_pllack+0xc>)
  4014aa:	629a      	str	r2, [r3, #40]	; 0x28
  4014ac:	4770      	bx	lr
  4014ae:	bf00      	nop
  4014b0:	400e0400 	.word	0x400e0400

004014b4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4014b4:	4b02      	ldr	r3, [pc, #8]	; (4014c0 <pmc_is_locked_pllack+0xc>)
  4014b6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014b8:	f000 0002 	and.w	r0, r0, #2
  4014bc:	4770      	bx	lr
  4014be:	bf00      	nop
  4014c0:	400e0400 	.word	0x400e0400

004014c4 <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  4014c4:	b410      	push	{r4}
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4014c6:	4c0a      	ldr	r4, [pc, #40]	; (4014f0 <pmc_enable_pllbck+0x2c>)
  4014c8:	2300      	movs	r3, #0
  4014ca:	62e3      	str	r3, [r4, #44]	; 0x2c
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  4014cc:	0209      	lsls	r1, r1, #8
  4014ce:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
  4014d2:	b2d2      	uxtb	r2, r2
  4014d4:	4311      	orrs	r1, r2
			| CKGR_PLLBR_MULB(mulb);
  4014d6:	4b07      	ldr	r3, [pc, #28]	; (4014f4 <pmc_enable_pllbck+0x30>)
  4014d8:	ea03 4000 	and.w	r0, r3, r0, lsl #16
  4014dc:	4301      	orrs	r1, r0
	PMC->CKGR_PLLBR =
  4014de:	62e1      	str	r1, [r4, #44]	; 0x2c
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  4014e0:	4622      	mov	r2, r4
  4014e2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014e4:	f013 0f04 	tst.w	r3, #4
  4014e8:	d0fb      	beq.n	4014e2 <pmc_enable_pllbck+0x1e>
}
  4014ea:	bc10      	pop	{r4}
  4014ec:	4770      	bx	lr
  4014ee:	bf00      	nop
  4014f0:	400e0400 	.word	0x400e0400
  4014f4:	07ff0000 	.word	0x07ff0000

004014f8 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4014f8:	2822      	cmp	r0, #34	; 0x22
  4014fa:	d81e      	bhi.n	40153a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4014fc:	281f      	cmp	r0, #31
  4014fe:	d80c      	bhi.n	40151a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401500:	4b11      	ldr	r3, [pc, #68]	; (401548 <pmc_enable_periph_clk+0x50>)
  401502:	699a      	ldr	r2, [r3, #24]
  401504:	2301      	movs	r3, #1
  401506:	4083      	lsls	r3, r0
  401508:	4393      	bics	r3, r2
  40150a:	d018      	beq.n	40153e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40150c:	2301      	movs	r3, #1
  40150e:	fa03 f000 	lsl.w	r0, r3, r0
  401512:	4b0d      	ldr	r3, [pc, #52]	; (401548 <pmc_enable_periph_clk+0x50>)
  401514:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401516:	2000      	movs	r0, #0
  401518:	4770      	bx	lr
		ul_id -= 32;
  40151a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40151c:	4b0a      	ldr	r3, [pc, #40]	; (401548 <pmc_enable_periph_clk+0x50>)
  40151e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401522:	2301      	movs	r3, #1
  401524:	4083      	lsls	r3, r0
  401526:	4393      	bics	r3, r2
  401528:	d00b      	beq.n	401542 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40152a:	2301      	movs	r3, #1
  40152c:	fa03 f000 	lsl.w	r0, r3, r0
  401530:	4b05      	ldr	r3, [pc, #20]	; (401548 <pmc_enable_periph_clk+0x50>)
  401532:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401536:	2000      	movs	r0, #0
  401538:	4770      	bx	lr
		return 1;
  40153a:	2001      	movs	r0, #1
  40153c:	4770      	bx	lr
	return 0;
  40153e:	2000      	movs	r0, #0
  401540:	4770      	bx	lr
  401542:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401544:	4770      	bx	lr
  401546:	bf00      	nop
  401548:	400e0400 	.word	0x400e0400

0040154c <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  40154c:	b538      	push	{r3, r4, r5, lr}
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	// TWI Pin config
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  40154e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401552:	2003      	movs	r0, #3
  401554:	4c22      	ldr	r4, [pc, #136]	; (4015e0 <board_init+0x94>)
  401556:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  401558:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40155c:	2004      	movs	r0, #4
  40155e:	47a0      	blx	r4
		
	// Data Bus and Camera Utility Pin config
	gpio_configure_pin(OV_RST_GPIO, OV_RST_TYPE);
  401560:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401564:	2014      	movs	r0, #20
  401566:	47a0      	blx	r4
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  401568:	2171      	movs	r1, #113	; 0x71
  40156a:	2010      	movs	r0, #16
  40156c:	47a0      	blx	r4
	gpio_configure_pin(OV_VSYNC_GPIO, OV_VSYNC_FLAGS);
  40156e:	2171      	movs	r1, #113	; 0x71
  401570:	200f      	movs	r0, #15
  401572:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  401574:	4d1b      	ldr	r5, [pc, #108]	; (4015e4 <board_init+0x98>)
  401576:	4629      	mov	r1, r5
  401578:	2018      	movs	r0, #24
  40157a:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  40157c:	4629      	mov	r1, r5
  40157e:	2019      	movs	r0, #25
  401580:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  401582:	4629      	mov	r1, r5
  401584:	201a      	movs	r0, #26
  401586:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  401588:	4629      	mov	r1, r5
  40158a:	201b      	movs	r0, #27
  40158c:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  40158e:	4629      	mov	r1, r5
  401590:	201c      	movs	r0, #28
  401592:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  401594:	4629      	mov	r1, r5
  401596:	201d      	movs	r0, #29
  401598:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D8, OV_DATA_BUS_FLAGS);
  40159a:	4629      	mov	r1, r5
  40159c:	201e      	movs	r0, #30
  40159e:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D9, OV_DATA_BUS_FLAGS);
  4015a0:	4629      	mov	r1, r5
  4015a2:	201f      	movs	r0, #31
  4015a4:	47a0      	blx	r4
		
	//XCLK
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  4015a6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4015aa:	2011      	movs	r0, #17
  4015ac:	47a0      	blx	r4
		
	//SPI pin config
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4015ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4015b2:	200c      	movs	r0, #12
  4015b4:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4015b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4015ba:	200d      	movs	r0, #13
  4015bc:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4015be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4015c2:	200e      	movs	r0, #14
  4015c4:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4015c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4015ca:	200b      	movs	r0, #11
  4015cc:	47a0      	blx	r4
		
	//USART pin config
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  4015ce:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
  4015d2:	4629      	mov	r1, r5
  4015d4:	2005      	movs	r0, #5
  4015d6:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  4015d8:	4629      	mov	r1, r5
  4015da:	2006      	movs	r0, #6
  4015dc:	47a0      	blx	r4
  4015de:	bd38      	pop	{r3, r4, r5, pc}
  4015e0:	0040128d 	.word	0x0040128d
  4015e4:	28000001 	.word	0x28000001

004015e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4015e8:	e7fe      	b.n	4015e8 <Dummy_Handler>
	...

004015ec <Reset_Handler>:
{
  4015ec:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4015ee:	4b21      	ldr	r3, [pc, #132]	; (401674 <Reset_Handler+0x88>)
  4015f0:	4a21      	ldr	r2, [pc, #132]	; (401678 <Reset_Handler+0x8c>)
  4015f2:	429a      	cmp	r2, r3
  4015f4:	d928      	bls.n	401648 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4015f6:	4b21      	ldr	r3, [pc, #132]	; (40167c <Reset_Handler+0x90>)
  4015f8:	4a1e      	ldr	r2, [pc, #120]	; (401674 <Reset_Handler+0x88>)
  4015fa:	429a      	cmp	r2, r3
  4015fc:	d20c      	bcs.n	401618 <Reset_Handler+0x2c>
  4015fe:	3b01      	subs	r3, #1
  401600:	1a9b      	subs	r3, r3, r2
  401602:	f023 0303 	bic.w	r3, r3, #3
  401606:	3304      	adds	r3, #4
  401608:	4413      	add	r3, r2
  40160a:	491b      	ldr	r1, [pc, #108]	; (401678 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  40160c:	f851 0b04 	ldr.w	r0, [r1], #4
  401610:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  401614:	429a      	cmp	r2, r3
  401616:	d1f9      	bne.n	40160c <Reset_Handler+0x20>
	__NOP();
  401618:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  40161a:	4b19      	ldr	r3, [pc, #100]	; (401680 <Reset_Handler+0x94>)
  40161c:	4a19      	ldr	r2, [pc, #100]	; (401684 <Reset_Handler+0x98>)
  40161e:	429a      	cmp	r2, r3
  401620:	d20a      	bcs.n	401638 <Reset_Handler+0x4c>
  401622:	3b01      	subs	r3, #1
  401624:	1a9b      	subs	r3, r3, r2
  401626:	f023 0303 	bic.w	r3, r3, #3
  40162a:	3304      	adds	r3, #4
  40162c:	4413      	add	r3, r2
		*pDest++ = 0;
  40162e:	2100      	movs	r1, #0
  401630:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401634:	429a      	cmp	r2, r3
  401636:	d1fb      	bne.n	401630 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  401638:	4b13      	ldr	r3, [pc, #76]	; (401688 <Reset_Handler+0x9c>)
  40163a:	4a14      	ldr	r2, [pc, #80]	; (40168c <Reset_Handler+0xa0>)
  40163c:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40163e:	4b14      	ldr	r3, [pc, #80]	; (401690 <Reset_Handler+0xa4>)
  401640:	4798      	blx	r3
	main();
  401642:	4b14      	ldr	r3, [pc, #80]	; (401694 <Reset_Handler+0xa8>)
  401644:	4798      	blx	r3
  401646:	e7fe      	b.n	401646 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  401648:	4b0a      	ldr	r3, [pc, #40]	; (401674 <Reset_Handler+0x88>)
  40164a:	4a0b      	ldr	r2, [pc, #44]	; (401678 <Reset_Handler+0x8c>)
  40164c:	429a      	cmp	r2, r3
  40164e:	d2e3      	bcs.n	401618 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401650:	4b0a      	ldr	r3, [pc, #40]	; (40167c <Reset_Handler+0x90>)
  401652:	4808      	ldr	r0, [pc, #32]	; (401674 <Reset_Handler+0x88>)
  401654:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401656:	4611      	mov	r1, r2
  401658:	3a04      	subs	r2, #4
  40165a:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  40165c:	2800      	cmp	r0, #0
  40165e:	d0db      	beq.n	401618 <Reset_Handler+0x2c>
  401660:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401664:	f852 0904 	ldr.w	r0, [r2], #-4
  401668:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  40166c:	42ca      	cmn	r2, r1
  40166e:	d1f9      	bne.n	401664 <Reset_Handler+0x78>
  401670:	e7d2      	b.n	401618 <Reset_Handler+0x2c>
  401672:	bf00      	nop
  401674:	20000000 	.word	0x20000000
  401678:	0040799c 	.word	0x0040799c
  40167c:	200009c0 	.word	0x200009c0
  401680:	200195e4 	.word	0x200195e4
  401684:	200009c0 	.word	0x200009c0
  401688:	e000ed00 	.word	0xe000ed00
  40168c:	00400000 	.word	0x00400000
  401690:	00401acd 	.word	0x00401acd
  401694:	00401855 	.word	0x00401855

00401698 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401698:	4b3c      	ldr	r3, [pc, #240]	; (40178c <SystemCoreClockUpdate+0xf4>)
  40169a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40169c:	f003 0303 	and.w	r3, r3, #3
  4016a0:	2b03      	cmp	r3, #3
  4016a2:	d80e      	bhi.n	4016c2 <SystemCoreClockUpdate+0x2a>
  4016a4:	e8df f003 	tbb	[pc, r3]
  4016a8:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4016ac:	4b38      	ldr	r3, [pc, #224]	; (401790 <SystemCoreClockUpdate+0xf8>)
  4016ae:	695b      	ldr	r3, [r3, #20]
  4016b0:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4016b4:	bf14      	ite	ne
  4016b6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4016ba:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4016be:	4b35      	ldr	r3, [pc, #212]	; (401794 <SystemCoreClockUpdate+0xfc>)
  4016c0:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4016c2:	4b32      	ldr	r3, [pc, #200]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016ca:	2b70      	cmp	r3, #112	; 0x70
  4016cc:	d055      	beq.n	40177a <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016ce:	4b2f      	ldr	r3, [pc, #188]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4016d2:	4930      	ldr	r1, [pc, #192]	; (401794 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016d4:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4016d8:	680b      	ldr	r3, [r1, #0]
  4016da:	40d3      	lsrs	r3, r2
  4016dc:	600b      	str	r3, [r1, #0]
  4016de:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4016e0:	4b2a      	ldr	r3, [pc, #168]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016e2:	6a1b      	ldr	r3, [r3, #32]
  4016e4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016e8:	d003      	beq.n	4016f2 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4016ea:	4a2b      	ldr	r2, [pc, #172]	; (401798 <SystemCoreClockUpdate+0x100>)
  4016ec:	4b29      	ldr	r3, [pc, #164]	; (401794 <SystemCoreClockUpdate+0xfc>)
  4016ee:	601a      	str	r2, [r3, #0]
  4016f0:	e7e7      	b.n	4016c2 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016f2:	4a2a      	ldr	r2, [pc, #168]	; (40179c <SystemCoreClockUpdate+0x104>)
  4016f4:	4b27      	ldr	r3, [pc, #156]	; (401794 <SystemCoreClockUpdate+0xfc>)
  4016f6:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4016f8:	4b24      	ldr	r3, [pc, #144]	; (40178c <SystemCoreClockUpdate+0xf4>)
  4016fa:	6a1b      	ldr	r3, [r3, #32]
  4016fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401700:	2b10      	cmp	r3, #16
  401702:	d005      	beq.n	401710 <SystemCoreClockUpdate+0x78>
  401704:	2b20      	cmp	r3, #32
  401706:	d1dc      	bne.n	4016c2 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401708:	4a23      	ldr	r2, [pc, #140]	; (401798 <SystemCoreClockUpdate+0x100>)
  40170a:	4b22      	ldr	r3, [pc, #136]	; (401794 <SystemCoreClockUpdate+0xfc>)
  40170c:	601a      	str	r2, [r3, #0]
			break;
  40170e:	e7d8      	b.n	4016c2 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401710:	4a23      	ldr	r2, [pc, #140]	; (4017a0 <SystemCoreClockUpdate+0x108>)
  401712:	4b20      	ldr	r3, [pc, #128]	; (401794 <SystemCoreClockUpdate+0xfc>)
  401714:	601a      	str	r2, [r3, #0]
			break;
  401716:	e7d4      	b.n	4016c2 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401718:	4b1c      	ldr	r3, [pc, #112]	; (40178c <SystemCoreClockUpdate+0xf4>)
  40171a:	6a1b      	ldr	r3, [r3, #32]
  40171c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401720:	d018      	beq.n	401754 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401722:	4a1d      	ldr	r2, [pc, #116]	; (401798 <SystemCoreClockUpdate+0x100>)
  401724:	4b1b      	ldr	r3, [pc, #108]	; (401794 <SystemCoreClockUpdate+0xfc>)
  401726:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401728:	4b18      	ldr	r3, [pc, #96]	; (40178c <SystemCoreClockUpdate+0xf4>)
  40172a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40172c:	f003 0303 	and.w	r3, r3, #3
  401730:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401732:	4a16      	ldr	r2, [pc, #88]	; (40178c <SystemCoreClockUpdate+0xf4>)
  401734:	bf07      	ittee	eq
  401736:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401738:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40173a:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40173c:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40173e:	4815      	ldr	r0, [pc, #84]	; (401794 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401740:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401744:	6803      	ldr	r3, [r0, #0]
  401746:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  40174a:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40174c:	fbb3 f3f2 	udiv	r3, r3, r2
  401750:	6003      	str	r3, [r0, #0]
  401752:	e7b6      	b.n	4016c2 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401754:	4a11      	ldr	r2, [pc, #68]	; (40179c <SystemCoreClockUpdate+0x104>)
  401756:	4b0f      	ldr	r3, [pc, #60]	; (401794 <SystemCoreClockUpdate+0xfc>)
  401758:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40175a:	4b0c      	ldr	r3, [pc, #48]	; (40178c <SystemCoreClockUpdate+0xf4>)
  40175c:	6a1b      	ldr	r3, [r3, #32]
  40175e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401762:	2b10      	cmp	r3, #16
  401764:	d005      	beq.n	401772 <SystemCoreClockUpdate+0xda>
  401766:	2b20      	cmp	r3, #32
  401768:	d1de      	bne.n	401728 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40176a:	4a0b      	ldr	r2, [pc, #44]	; (401798 <SystemCoreClockUpdate+0x100>)
  40176c:	4b09      	ldr	r3, [pc, #36]	; (401794 <SystemCoreClockUpdate+0xfc>)
  40176e:	601a      	str	r2, [r3, #0]
					break;
  401770:	e7da      	b.n	401728 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401772:	4a0b      	ldr	r2, [pc, #44]	; (4017a0 <SystemCoreClockUpdate+0x108>)
  401774:	4b07      	ldr	r3, [pc, #28]	; (401794 <SystemCoreClockUpdate+0xfc>)
  401776:	601a      	str	r2, [r3, #0]
					break;
  401778:	e7d6      	b.n	401728 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40177a:	4a06      	ldr	r2, [pc, #24]	; (401794 <SystemCoreClockUpdate+0xfc>)
  40177c:	6813      	ldr	r3, [r2, #0]
  40177e:	4909      	ldr	r1, [pc, #36]	; (4017a4 <SystemCoreClockUpdate+0x10c>)
  401780:	fba1 1303 	umull	r1, r3, r1, r3
  401784:	085b      	lsrs	r3, r3, #1
  401786:	6013      	str	r3, [r2, #0]
  401788:	4770      	bx	lr
  40178a:	bf00      	nop
  40178c:	400e0400 	.word	0x400e0400
  401790:	400e1410 	.word	0x400e1410
  401794:	2000000c 	.word	0x2000000c
  401798:	00b71b00 	.word	0x00b71b00
  40179c:	003d0900 	.word	0x003d0900
  4017a0:	007a1200 	.word	0x007a1200
  4017a4:	aaaaaaab 	.word	0xaaaaaaab

004017a8 <system_init_flash>:
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4017a8:	4b12      	ldr	r3, [pc, #72]	; (4017f4 <system_init_flash+0x4c>)
  4017aa:	4298      	cmp	r0, r3
  4017ac:	d911      	bls.n	4017d2 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4017ae:	4b12      	ldr	r3, [pc, #72]	; (4017f8 <system_init_flash+0x50>)
  4017b0:	4298      	cmp	r0, r3
  4017b2:	d913      	bls.n	4017dc <system_init_flash+0x34>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4017b4:	4b11      	ldr	r3, [pc, #68]	; (4017fc <system_init_flash+0x54>)
  4017b6:	4298      	cmp	r0, r3
  4017b8:	d914      	bls.n	4017e4 <system_init_flash+0x3c>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4017ba:	4b11      	ldr	r3, [pc, #68]	; (401800 <system_init_flash+0x58>)
  4017bc:	4298      	cmp	r0, r3
  4017be:	d915      	bls.n	4017ec <system_init_flash+0x44>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4017c0:	4b10      	ldr	r3, [pc, #64]	; (401804 <system_init_flash+0x5c>)
  4017c2:	4298      	cmp	r0, r3
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4017c4:	bf94      	ite	ls
  4017c6:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4017ca:	4a0f      	ldrhi	r2, [pc, #60]	; (401808 <system_init_flash+0x60>)
  4017cc:	4b0f      	ldr	r3, [pc, #60]	; (40180c <system_init_flash+0x64>)
  4017ce:	601a      	str	r2, [r3, #0]
  4017d0:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017d6:	4b0d      	ldr	r3, [pc, #52]	; (40180c <system_init_flash+0x64>)
  4017d8:	601a      	str	r2, [r3, #0]
  4017da:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017dc:	4a0c      	ldr	r2, [pc, #48]	; (401810 <system_init_flash+0x68>)
  4017de:	4b0b      	ldr	r3, [pc, #44]	; (40180c <system_init_flash+0x64>)
  4017e0:	601a      	str	r2, [r3, #0]
  4017e2:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017e4:	4a0b      	ldr	r2, [pc, #44]	; (401814 <system_init_flash+0x6c>)
  4017e6:	4b09      	ldr	r3, [pc, #36]	; (40180c <system_init_flash+0x64>)
  4017e8:	601a      	str	r2, [r3, #0]
  4017ea:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017ec:	4a0a      	ldr	r2, [pc, #40]	; (401818 <system_init_flash+0x70>)
  4017ee:	4b07      	ldr	r3, [pc, #28]	; (40180c <system_init_flash+0x64>)
  4017f0:	601a      	str	r2, [r3, #0]
  4017f2:	4770      	bx	lr
  4017f4:	01312cff 	.word	0x01312cff
  4017f8:	026259ff 	.word	0x026259ff
  4017fc:	039386ff 	.word	0x039386ff
  401800:	04c4b3ff 	.word	0x04c4b3ff
  401804:	05f5e0ff 	.word	0x05f5e0ff
  401808:	04000500 	.word	0x04000500
  40180c:	400e0a00 	.word	0x400e0a00
  401810:	04000100 	.word	0x04000100
  401814:	04000200 	.word	0x04000200
  401818:	04000300 	.word	0x04000300

0040181c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40181c:	4b0a      	ldr	r3, [pc, #40]	; (401848 <_sbrk+0x2c>)
  40181e:	681b      	ldr	r3, [r3, #0]
  401820:	b153      	cbz	r3, 401838 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401822:	4b09      	ldr	r3, [pc, #36]	; (401848 <_sbrk+0x2c>)
  401824:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401826:	181a      	adds	r2, r3, r0
  401828:	4908      	ldr	r1, [pc, #32]	; (40184c <_sbrk+0x30>)
  40182a:	4291      	cmp	r1, r2
  40182c:	db08      	blt.n	401840 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40182e:	4610      	mov	r0, r2
  401830:	4a05      	ldr	r2, [pc, #20]	; (401848 <_sbrk+0x2c>)
  401832:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401834:	4618      	mov	r0, r3
  401836:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401838:	4a05      	ldr	r2, [pc, #20]	; (401850 <_sbrk+0x34>)
  40183a:	4b03      	ldr	r3, [pc, #12]	; (401848 <_sbrk+0x2c>)
  40183c:	601a      	str	r2, [r3, #0]
  40183e:	e7f0      	b.n	401822 <_sbrk+0x6>
		return (caddr_t) -1;	
  401840:	f04f 30ff 	mov.w	r0, #4294967295
}
  401844:	4770      	bx	lr
  401846:	bf00      	nop
  401848:	20000a6c 	.word	0x20000a6c
  40184c:	2001fffc 	.word	0x2001fffc
  401850:	2001c5e8 	.word	0x2001c5e8

00401854 <main>:
#include "timer_interface.h"

char* pbuf_test[50];

int main (void)
{
  401854:	b580      	push	{r7, lr}
  401856:	b0e4      	sub	sp, #400	; 0x190
	//Initialize clock and board definitions.
	sysclk_init();
  401858:	4b76      	ldr	r3, [pc, #472]	; (401a34 <main+0x1e0>)
  40185a:	4798      	blx	r3
	wdt_disable(WDT);
  40185c:	4876      	ldr	r0, [pc, #472]	; (401a38 <main+0x1e4>)
  40185e:	4b77      	ldr	r3, [pc, #476]	; (401a3c <main+0x1e8>)
  401860:	4798      	blx	r3
  401862:	200b      	movs	r0, #11
  401864:	4c76      	ldr	r4, [pc, #472]	; (401a40 <main+0x1ec>)
  401866:	47a0      	blx	r4
  401868:	200c      	movs	r0, #12
  40186a:	47a0      	blx	r4
	ioport_init();
	board_init();
  40186c:	4b75      	ldr	r3, [pc, #468]	; (401a44 <main+0x1f0>)
  40186e:	4798      	blx	r3
	
	//* Configure and start the Timer. (Look in the ?timer interface? functions.)
	configure_tc();
  401870:	4b75      	ldr	r3, [pc, #468]	; (401a48 <main+0x1f4>)
  401872:	4798      	blx	r3
	
	configure_usart();
  401874:	4b75      	ldr	r3, [pc, #468]	; (401a4c <main+0x1f8>)
  401876:	4798      	blx	r3
	configure_spi();
  401878:	4b75      	ldr	r3, [pc, #468]	; (401a50 <main+0x1fc>)
  40187a:	4798      	blx	r3
	configure_wifi_comm_pin();
  40187c:	4b75      	ldr	r3, [pc, #468]	; (401a54 <main+0x200>)
  40187e:	4798      	blx	r3
	configure_wifi_provision_pin();
  401880:	4b75      	ldr	r3, [pc, #468]	; (401a58 <main+0x204>)
  401882:	4798      	blx	r3
	 
	//* Initialize and configure the camera.
	init_camera();
  401884:	4b75      	ldr	r3, [pc, #468]	; (401a5c <main+0x208>)
  401886:	4798      	blx	r3
	configure_camera();
  401888:	4b75      	ldr	r3, [pc, #468]	; (401a60 <main+0x20c>)
  40188a:	4798      	blx	r3
	 //* Send ?test? to the WiFi module and wait for a response of ?SUCCESS?. If you do not receive
	 //it, wait 10 seconds, reset the WiFi module, and try again.
	 
	
	// Camera Test Capture:
	start_capture(); 
  40188c:	4b75      	ldr	r3, [pc, #468]	; (401a64 <main+0x210>)
  40188e:	4798      	blx	r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401890:	4b75      	ldr	r3, [pc, #468]	; (401a68 <main+0x214>)
  401892:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401896:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401898:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40189c:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40189e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4018a2:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4018a4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4018a8:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4018aa:	4c70      	ldr	r4, [pc, #448]	; (401a6c <main+0x218>)
  4018ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4018b0:	6163      	str	r3, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4018b2:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4018b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4018ba:	6163      	str	r3, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4018bc:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  4018c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  4018c4:	6663      	str	r3, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4018c6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018ca:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018cc:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018ce:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018d2:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4018d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  4018d8:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018da:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4018dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  4018e0:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4018e2:	2501      	movs	r5, #1
  4018e4:	6125      	str	r5, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4018e6:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  4018ea:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4018ec:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018f0:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018f2:	6265      	str	r5, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018f4:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018f8:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4018fa:	f023 0301 	bic.w	r3, r3, #1
  4018fe:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401900:	6f63      	ldr	r3, [r4, #116]	; 0x74
  401902:	f023 0301 	bic.w	r3, r3, #1
  401906:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401908:	6365      	str	r5, [r4, #52]	; 0x34
	//ioport_set_pin_dir(OV2640_RST_MASK,IOPORT_DIR_OUTPUT);
	//ioport_set_pin_level(OV2640_RST_MASK,true);

	// Reset wifi chip
	ioport_set_pin_level(WIFI_RESET_MASK,false);
	delay_ms(200);
  40190a:	4f59      	ldr	r7, [pc, #356]	; (401a70 <main+0x21c>)
  40190c:	4638      	mov	r0, r7
  40190e:	4e59      	ldr	r6, [pc, #356]	; (401a74 <main+0x220>)
  401910:	47b0      	blx	r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401912:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(WIFI_RESET_MASK,true);
	delay_ms(200);
  401914:	4638      	mov	r0, r7
  401916:	47b0      	blx	r6


	// Set Control Line pins on ESP32
	char* buff[100];
	sprintf (buff, "set comm_gpio %d", ESP_COMM_GPIO);
  401918:	2215      	movs	r2, #21
  40191a:	4957      	ldr	r1, [pc, #348]	; (401a78 <main+0x224>)
  40191c:	4668      	mov	r0, sp
  40191e:	4d57      	ldr	r5, [pc, #348]	; (401a7c <main+0x228>)
  401920:	47a8      	blx	r5
	delay_ms(10);
  401922:	4f57      	ldr	r7, [pc, #348]	; (401a80 <main+0x22c>)
  401924:	4638      	mov	r0, r7
  401926:	47b0      	blx	r6
	write_wifi_command(buff,2);
  401928:	2102      	movs	r1, #2
  40192a:	4668      	mov	r0, sp
  40192c:	4c55      	ldr	r4, [pc, #340]	; (401a84 <main+0x230>)
  40192e:	47a0      	blx	r4
	sprintf (buff, "set net_gpio %d", ESP_NET_GPIO);
  401930:	2216      	movs	r2, #22
  401932:	4955      	ldr	r1, [pc, #340]	; (401a88 <main+0x234>)
  401934:	4668      	mov	r0, sp
  401936:	47a8      	blx	r5
	delay_ms(10);
  401938:	4638      	mov	r0, r7
  40193a:	47b0      	blx	r6
	write_wifi_command(buff,2);
  40193c:	2102      	movs	r1, #2
  40193e:	4668      	mov	r0, sp
  401940:	47a0      	blx	r4
	sprintf (buff, "set clients_gpio %d", ESP_CLIENT_GPIO);
  401942:	2220      	movs	r2, #32
  401944:	4951      	ldr	r1, [pc, #324]	; (401a8c <main+0x238>)
  401946:	4668      	mov	r0, sp
  401948:	47a8      	blx	r5
	delay_ms(10);
  40194a:	4638      	mov	r0, r7
  40194c:	47b0      	blx	r6
	write_wifi_command(buff,2);
  40194e:	2102      	movs	r1, #2
  401950:	4668      	mov	r0, sp
  401952:	47a0      	blx	r4

	// Send ESP32 indicator LED config commands
	sprintf (buff, "set wlan_gpio %d", ESP_NET_LED);
  401954:	2219      	movs	r2, #25
  401956:	494e      	ldr	r1, [pc, #312]	; (401a90 <main+0x23c>)
  401958:	4668      	mov	r0, sp
  40195a:	47a8      	blx	r5
	write_wifi_command(buff,2);
  40195c:	2102      	movs	r1, #2
  40195e:	4668      	mov	r0, sp
  401960:	47a0      	blx	r4
	sprintf (buff, "set websocket_gpio %d", ESP_CLIENT_LED);
  401962:	221b      	movs	r2, #27
  401964:	494b      	ldr	r1, [pc, #300]	; (401a94 <main+0x240>)
  401966:	4668      	mov	r0, sp
  401968:	47a8      	blx	r5
	write_wifi_command(buff,2);
  40196a:	2102      	movs	r1, #2
  40196c:	4668      	mov	r0, sp
  40196e:	47a0      	blx	r4
	sprintf (buff, "set ap_gpio %d", ESP_PROV_LED);
  401970:	221a      	movs	r2, #26
  401972:	4949      	ldr	r1, [pc, #292]	; (401a98 <main+0x244>)
  401974:	4668      	mov	r0, sp
  401976:	47a8      	blx	r5
	write_wifi_command(buff,2);
  401978:	2102      	movs	r1, #2
  40197a:	4668      	mov	r0, sp
  40197c:	47a0      	blx	r4
	
	// Set SPI Baud Rate
	sprintf(buff, "set spi_baud %d", SPI_BAUDRATE);
  40197e:	4a47      	ldr	r2, [pc, #284]	; (401a9c <main+0x248>)
  401980:	4947      	ldr	r1, [pc, #284]	; (401aa0 <main+0x24c>)
  401982:	4668      	mov	r0, sp
  401984:	47a8      	blx	r5
	write_wifi_command(buff,2);
  401986:	2102      	movs	r1, #2
  401988:	4668      	mov	r0, sp
  40198a:	47a0      	blx	r4

	//write_wifi_command("test",10);

	reading_wifi_flag = false;
  40198c:	2300      	movs	r3, #0
  40198e:	4a45      	ldr	r2, [pc, #276]	; (401aa4 <main+0x250>)
  401990:	7013      	strb	r3, [r2, #0]
	provisioning_flag = false;
  401992:	4a45      	ldr	r2, [pc, #276]	; (401aa8 <main+0x254>)
  401994:	7013      	strb	r3, [r2, #0]
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  401996:	4d35      	ldr	r5, [pc, #212]	; (401a6c <main+0x218>)
	//// Loop while waiting for Network connection confirmation
	while (!ioport_get_pin_level(WIFI_NET_MASK))	{
		//ioport_set_pin_level(LED_PIN,true);
		//delay_ms(500);
		// Check if WIFI_SETUP_BUTTON was pressed and send provision command if so
		if (provisioning_flag) {
  401998:	4614      	mov	r4, r2
  40199a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
	while (!ioport_get_pin_level(WIFI_NET_MASK))	{
  40199c:	f413 6f80 	tst.w	r3, #1024	; 0x400
  4019a0:	d10c      	bne.n	4019bc <main+0x168>
		if (provisioning_flag) {
  4019a2:	7823      	ldrb	r3, [r4, #0]
  4019a4:	2b00      	cmp	r3, #0
  4019a6:	d0f8      	beq.n	40199a <main+0x146>
			//ioport_set_pin_level(LED_PIN2,true);
			//delay_ms(500);
			write_wifi_command("provision",1);
  4019a8:	2101      	movs	r1, #1
  4019aa:	4840      	ldr	r0, [pc, #256]	; (401aac <main+0x258>)
  4019ac:	4e35      	ldr	r6, [pc, #212]	; (401a84 <main+0x230>)
  4019ae:	47b0      	blx	r6
			provisioning_flag = false;
  4019b0:	2300      	movs	r3, #0
  4019b2:	7023      	strb	r3, [r4, #0]
			//ioport_set_pin_level(LED_PIN2,false);
			//delay_ms(500);
			write_wifi_command("get mac",1);
  4019b4:	2101      	movs	r1, #1
  4019b6:	483e      	ldr	r0, [pc, #248]	; (401ab0 <main+0x25c>)
  4019b8:	47b0      	blx	r6
  4019ba:	e7ee      	b.n	40199a <main+0x146>
		//delay_ms(500);
	}


	//ioport_set_pin_level(LED_PIN,true);
	while (!reading_wifi_flag)	{
  4019bc:	4b39      	ldr	r3, [pc, #228]	; (401aa4 <main+0x250>)
  4019be:	781b      	ldrb	r3, [r3, #0]
  4019c0:	b9cb      	cbnz	r3, 4019f6 <main+0x1a2>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4019c2:	4e2a      	ldr	r6, [pc, #168]	; (401a6c <main+0x218>)
  4019c4:	2501      	movs	r5, #1
  4019c6:	46aa      	mov	sl, r5
		
		// Reset wifi chip
		ioport_set_pin_level(WIFI_RESET_MASK,false);
		delay_ms(100);
  4019c8:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 401ac4 <main+0x270>
		ioport_set_pin_level(WIFI_RESET_MASK,true);
		delay_ms(5000);
  4019cc:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 401ac8 <main+0x274>
		//ioport_set_pin_level(LED_PIN,false);
		//delay_ms(1000);
	
		// Send UART Test command and wait 10 seconds
		write_wifi_command("test",10);
		delay_s(8);
  4019d0:	4f38      	ldr	r7, [pc, #224]	; (401ab4 <main+0x260>)
  4019d2:	f8c6 a034 	str.w	sl, [r6, #52]	; 0x34
		delay_ms(100);
  4019d6:	4648      	mov	r0, r9
  4019d8:	4c26      	ldr	r4, [pc, #152]	; (401a74 <main+0x220>)
  4019da:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4019dc:	6335      	str	r5, [r6, #48]	; 0x30
		delay_ms(5000);
  4019de:	4640      	mov	r0, r8
  4019e0:	47a0      	blx	r4
		write_wifi_command("test",10);
  4019e2:	210a      	movs	r1, #10
  4019e4:	4834      	ldr	r0, [pc, #208]	; (401ab8 <main+0x264>)
  4019e6:	4b27      	ldr	r3, [pc, #156]	; (401a84 <main+0x230>)
  4019e8:	4798      	blx	r3
		delay_s(8);
  4019ea:	4638      	mov	r0, r7
  4019ec:	47a0      	blx	r4
	while (!reading_wifi_flag)	{
  4019ee:	4b2d      	ldr	r3, [pc, #180]	; (401aa4 <main+0x250>)
  4019f0:	781b      	ldrb	r3, [r3, #0]
  4019f2:	2b00      	cmp	r3, #0
  4019f4:	d0ed      	beq.n	4019d2 <main+0x17e>
		//ioport_set_pin_level(LED_PIN,false);
		//ioport_set_pin_level(LED_PIN,true);
		//delay_ms(500);
		//ioport_set_pin_level(LED_PIN,false);
		//delay_ms(500);
		if (provisioning_flag) {
  4019f6:	4c2c      	ldr	r4, [pc, #176]	; (401aa8 <main+0x254>)
			write_wifi_command("provision",1);
  4019f8:	4e2c      	ldr	r6, [pc, #176]	; (401aac <main+0x258>)
  4019fa:	4d22      	ldr	r5, [pc, #136]	; (401a84 <main+0x230>)
		if (provisioning_flag) {
  4019fc:	7823      	ldrb	r3, [r4, #0]
  4019fe:	b993      	cbnz	r3, 401a26 <main+0x1d2>
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  401a00:	4b1a      	ldr	r3, [pc, #104]	; (401a6c <main+0x218>)
  401a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			provisioning_flag = false;
		}
		if (ioport_get_pin_level(WIFI_NET_MASK) && ioport_get_pin_level(WIFI_CLIENT_PIN_MASK))	{
  401a04:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401a08:	d0f8      	beq.n	4019fc <main+0x1a8>
  401a0a:	4b18      	ldr	r3, [pc, #96]	; (401a6c <main+0x218>)
  401a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401a0e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  401a12:	d0f3      	beq.n	4019fc <main+0x1a8>
			start_capture();
  401a14:	4b13      	ldr	r3, [pc, #76]	; (401a64 <main+0x210>)
  401a16:	4798      	blx	r3
			if (len_success) {
  401a18:	4b28      	ldr	r3, [pc, #160]	; (401abc <main+0x268>)
  401a1a:	781b      	ldrb	r3, [r3, #0]
  401a1c:	2b00      	cmp	r3, #0
  401a1e:	d0ed      	beq.n	4019fc <main+0x1a8>
				write_image_to_web();
  401a20:	4b27      	ldr	r3, [pc, #156]	; (401ac0 <main+0x26c>)
  401a22:	4798      	blx	r3
  401a24:	e7ea      	b.n	4019fc <main+0x1a8>
			write_wifi_command("provision",1);
  401a26:	2101      	movs	r1, #1
  401a28:	4630      	mov	r0, r6
  401a2a:	47a8      	blx	r5
			provisioning_flag = false;
  401a2c:	2300      	movs	r3, #0
  401a2e:	7023      	strb	r3, [r4, #0]
  401a30:	e7e6      	b.n	401a00 <main+0x1ac>
  401a32:	bf00      	nop
  401a34:	00401101 	.word	0x00401101
  401a38:	400e1450 	.word	0x400e1450
  401a3c:	0040075d 	.word	0x0040075d
  401a40:	004014f9 	.word	0x004014f9
  401a44:	0040154d 	.word	0x0040154d
  401a48:	00400cc9 	.word	0x00400cc9
  401a4c:	00400e05 	.word	0x00400e05
  401a50:	00401089 	.word	0x00401089
  401a54:	00400e7d 	.word	0x00400e7d
  401a58:	00400f2d 	.word	0x00400f2d
  401a5c:	0040088d 	.word	0x0040088d
  401a60:	004007fd 	.word	0x004007fd
  401a64:	004009b9 	.word	0x004009b9
  401a68:	400e0e00 	.word	0x400e0e00
  401a6c:	400e1000 	.word	0x400e1000
  401a70:	001a286e 	.word	0x001a286e
  401a74:	20000001 	.word	0x20000001
  401a78:	00407644 	.word	0x00407644
  401a7c:	00401bb9 	.word	0x00401bb9
  401a80:	00014ed3 	.word	0x00014ed3
  401a84:	00400ec9 	.word	0x00400ec9
  401a88:	00407658 	.word	0x00407658
  401a8c:	00407668 	.word	0x00407668
  401a90:	0040767c 	.word	0x0040767c
  401a94:	00407690 	.word	0x00407690
  401a98:	004076a8 	.word	0x004076a8
  401a9c:	000c3500 	.word	0x000c3500
  401aa0:	004076b8 	.word	0x004076b8
  401aa4:	200195a0 	.word	0x200195a0
  401aa8:	200195b1 	.word	0x200195b1
  401aac:	004076c8 	.word	0x004076c8
  401ab0:	004076d4 	.word	0x004076d4
  401ab4:	04165125 	.word	0x04165125
  401ab8:	004076dc 	.word	0x004076dc
  401abc:	2001916e 	.word	0x2001916e
  401ac0:	004010c1 	.word	0x004010c1
  401ac4:	000d1437 	.word	0x000d1437
  401ac8:	028df2b7 	.word	0x028df2b7

00401acc <__libc_init_array>:
  401acc:	b570      	push	{r4, r5, r6, lr}
  401ace:	4e0f      	ldr	r6, [pc, #60]	; (401b0c <__libc_init_array+0x40>)
  401ad0:	4d0f      	ldr	r5, [pc, #60]	; (401b10 <__libc_init_array+0x44>)
  401ad2:	1b76      	subs	r6, r6, r5
  401ad4:	10b6      	asrs	r6, r6, #2
  401ad6:	bf18      	it	ne
  401ad8:	2400      	movne	r4, #0
  401ada:	d005      	beq.n	401ae8 <__libc_init_array+0x1c>
  401adc:	3401      	adds	r4, #1
  401ade:	f855 3b04 	ldr.w	r3, [r5], #4
  401ae2:	4798      	blx	r3
  401ae4:	42a6      	cmp	r6, r4
  401ae6:	d1f9      	bne.n	401adc <__libc_init_array+0x10>
  401ae8:	4e0a      	ldr	r6, [pc, #40]	; (401b14 <__libc_init_array+0x48>)
  401aea:	4d0b      	ldr	r5, [pc, #44]	; (401b18 <__libc_init_array+0x4c>)
  401aec:	1b76      	subs	r6, r6, r5
  401aee:	f005 ff3f 	bl	407970 <_init>
  401af2:	10b6      	asrs	r6, r6, #2
  401af4:	bf18      	it	ne
  401af6:	2400      	movne	r4, #0
  401af8:	d006      	beq.n	401b08 <__libc_init_array+0x3c>
  401afa:	3401      	adds	r4, #1
  401afc:	f855 3b04 	ldr.w	r3, [r5], #4
  401b00:	4798      	blx	r3
  401b02:	42a6      	cmp	r6, r4
  401b04:	d1f9      	bne.n	401afa <__libc_init_array+0x2e>
  401b06:	bd70      	pop	{r4, r5, r6, pc}
  401b08:	bd70      	pop	{r4, r5, r6, pc}
  401b0a:	bf00      	nop
  401b0c:	0040797c 	.word	0x0040797c
  401b10:	0040797c 	.word	0x0040797c
  401b14:	00407984 	.word	0x00407984
  401b18:	0040797c 	.word	0x0040797c

00401b1c <memset>:
  401b1c:	b470      	push	{r4, r5, r6}
  401b1e:	0786      	lsls	r6, r0, #30
  401b20:	d046      	beq.n	401bb0 <memset+0x94>
  401b22:	1e54      	subs	r4, r2, #1
  401b24:	2a00      	cmp	r2, #0
  401b26:	d041      	beq.n	401bac <memset+0x90>
  401b28:	b2ca      	uxtb	r2, r1
  401b2a:	4603      	mov	r3, r0
  401b2c:	e002      	b.n	401b34 <memset+0x18>
  401b2e:	f114 34ff 	adds.w	r4, r4, #4294967295
  401b32:	d33b      	bcc.n	401bac <memset+0x90>
  401b34:	f803 2b01 	strb.w	r2, [r3], #1
  401b38:	079d      	lsls	r5, r3, #30
  401b3a:	d1f8      	bne.n	401b2e <memset+0x12>
  401b3c:	2c03      	cmp	r4, #3
  401b3e:	d92e      	bls.n	401b9e <memset+0x82>
  401b40:	b2cd      	uxtb	r5, r1
  401b42:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401b46:	2c0f      	cmp	r4, #15
  401b48:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401b4c:	d919      	bls.n	401b82 <memset+0x66>
  401b4e:	f103 0210 	add.w	r2, r3, #16
  401b52:	4626      	mov	r6, r4
  401b54:	3e10      	subs	r6, #16
  401b56:	2e0f      	cmp	r6, #15
  401b58:	f842 5c10 	str.w	r5, [r2, #-16]
  401b5c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401b60:	f842 5c08 	str.w	r5, [r2, #-8]
  401b64:	f842 5c04 	str.w	r5, [r2, #-4]
  401b68:	f102 0210 	add.w	r2, r2, #16
  401b6c:	d8f2      	bhi.n	401b54 <memset+0x38>
  401b6e:	f1a4 0210 	sub.w	r2, r4, #16
  401b72:	f022 020f 	bic.w	r2, r2, #15
  401b76:	f004 040f 	and.w	r4, r4, #15
  401b7a:	3210      	adds	r2, #16
  401b7c:	2c03      	cmp	r4, #3
  401b7e:	4413      	add	r3, r2
  401b80:	d90d      	bls.n	401b9e <memset+0x82>
  401b82:	461e      	mov	r6, r3
  401b84:	4622      	mov	r2, r4
  401b86:	3a04      	subs	r2, #4
  401b88:	2a03      	cmp	r2, #3
  401b8a:	f846 5b04 	str.w	r5, [r6], #4
  401b8e:	d8fa      	bhi.n	401b86 <memset+0x6a>
  401b90:	1f22      	subs	r2, r4, #4
  401b92:	f022 0203 	bic.w	r2, r2, #3
  401b96:	3204      	adds	r2, #4
  401b98:	4413      	add	r3, r2
  401b9a:	f004 0403 	and.w	r4, r4, #3
  401b9e:	b12c      	cbz	r4, 401bac <memset+0x90>
  401ba0:	b2c9      	uxtb	r1, r1
  401ba2:	441c      	add	r4, r3
  401ba4:	f803 1b01 	strb.w	r1, [r3], #1
  401ba8:	429c      	cmp	r4, r3
  401baa:	d1fb      	bne.n	401ba4 <memset+0x88>
  401bac:	bc70      	pop	{r4, r5, r6}
  401bae:	4770      	bx	lr
  401bb0:	4614      	mov	r4, r2
  401bb2:	4603      	mov	r3, r0
  401bb4:	e7c2      	b.n	401b3c <memset+0x20>
  401bb6:	bf00      	nop

00401bb8 <sprintf>:
  401bb8:	b40e      	push	{r1, r2, r3}
  401bba:	b5f0      	push	{r4, r5, r6, r7, lr}
  401bbc:	b09c      	sub	sp, #112	; 0x70
  401bbe:	ab21      	add	r3, sp, #132	; 0x84
  401bc0:	490f      	ldr	r1, [pc, #60]	; (401c00 <sprintf+0x48>)
  401bc2:	f853 2b04 	ldr.w	r2, [r3], #4
  401bc6:	9301      	str	r3, [sp, #4]
  401bc8:	4605      	mov	r5, r0
  401bca:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401bce:	6808      	ldr	r0, [r1, #0]
  401bd0:	9502      	str	r5, [sp, #8]
  401bd2:	f44f 7702 	mov.w	r7, #520	; 0x208
  401bd6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401bda:	a902      	add	r1, sp, #8
  401bdc:	9506      	str	r5, [sp, #24]
  401bde:	f8ad 7014 	strh.w	r7, [sp, #20]
  401be2:	9404      	str	r4, [sp, #16]
  401be4:	9407      	str	r4, [sp, #28]
  401be6:	f8ad 6016 	strh.w	r6, [sp, #22]
  401bea:	f000 fa6f 	bl	4020cc <_svfprintf_r>
  401bee:	9b02      	ldr	r3, [sp, #8]
  401bf0:	2200      	movs	r2, #0
  401bf2:	701a      	strb	r2, [r3, #0]
  401bf4:	b01c      	add	sp, #112	; 0x70
  401bf6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401bfa:	b003      	add	sp, #12
  401bfc:	4770      	bx	lr
  401bfe:	bf00      	nop
  401c00:	20000010 	.word	0x20000010

00401c04 <critical_factorization>:
  401c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401c08:	f04f 0e01 	mov.w	lr, #1
  401c0c:	4674      	mov	r4, lr
  401c0e:	2500      	movs	r5, #0
  401c10:	f04f 36ff 	mov.w	r6, #4294967295
  401c14:	192b      	adds	r3, r5, r4
  401c16:	428b      	cmp	r3, r1
  401c18:	eb00 0706 	add.w	r7, r0, r6
  401c1c:	d20d      	bcs.n	401c3a <critical_factorization+0x36>
  401c1e:	5d3f      	ldrb	r7, [r7, r4]
  401c20:	f810 c003 	ldrb.w	ip, [r0, r3]
  401c24:	45bc      	cmp	ip, r7
  401c26:	d22d      	bcs.n	401c84 <critical_factorization+0x80>
  401c28:	461d      	mov	r5, r3
  401c2a:	2401      	movs	r4, #1
  401c2c:	eba3 0e06 	sub.w	lr, r3, r6
  401c30:	192b      	adds	r3, r5, r4
  401c32:	428b      	cmp	r3, r1
  401c34:	eb00 0706 	add.w	r7, r0, r6
  401c38:	d3f1      	bcc.n	401c1e <critical_factorization+0x1a>
  401c3a:	f04f 0801 	mov.w	r8, #1
  401c3e:	f8c2 e000 	str.w	lr, [r2]
  401c42:	4644      	mov	r4, r8
  401c44:	2500      	movs	r5, #0
  401c46:	f04f 37ff 	mov.w	r7, #4294967295
  401c4a:	192b      	adds	r3, r5, r4
  401c4c:	4299      	cmp	r1, r3
  401c4e:	eb00 0e07 	add.w	lr, r0, r7
  401c52:	d90e      	bls.n	401c72 <critical_factorization+0x6e>
  401c54:	f81e e004 	ldrb.w	lr, [lr, r4]
  401c58:	f810 c003 	ldrb.w	ip, [r0, r3]
  401c5c:	45f4      	cmp	ip, lr
  401c5e:	d918      	bls.n	401c92 <critical_factorization+0x8e>
  401c60:	461d      	mov	r5, r3
  401c62:	2401      	movs	r4, #1
  401c64:	eba3 0807 	sub.w	r8, r3, r7
  401c68:	192b      	adds	r3, r5, r4
  401c6a:	4299      	cmp	r1, r3
  401c6c:	eb00 0e07 	add.w	lr, r0, r7
  401c70:	d8f0      	bhi.n	401c54 <critical_factorization+0x50>
  401c72:	3701      	adds	r7, #1
  401c74:	1c70      	adds	r0, r6, #1
  401c76:	4287      	cmp	r7, r0
  401c78:	bf24      	itt	cs
  401c7a:	f8c2 8000 	strcs.w	r8, [r2]
  401c7e:	4638      	movcs	r0, r7
  401c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c84:	d00c      	beq.n	401ca0 <critical_factorization+0x9c>
  401c86:	f04f 0e01 	mov.w	lr, #1
  401c8a:	462e      	mov	r6, r5
  401c8c:	4674      	mov	r4, lr
  401c8e:	4475      	add	r5, lr
  401c90:	e7c0      	b.n	401c14 <critical_factorization+0x10>
  401c92:	d00b      	beq.n	401cac <critical_factorization+0xa8>
  401c94:	f04f 0801 	mov.w	r8, #1
  401c98:	462f      	mov	r7, r5
  401c9a:	4644      	mov	r4, r8
  401c9c:	4445      	add	r5, r8
  401c9e:	e7d4      	b.n	401c4a <critical_factorization+0x46>
  401ca0:	4574      	cmp	r4, lr
  401ca2:	bf12      	itee	ne
  401ca4:	3401      	addne	r4, #1
  401ca6:	461d      	moveq	r5, r3
  401ca8:	2401      	moveq	r4, #1
  401caa:	e7b3      	b.n	401c14 <critical_factorization+0x10>
  401cac:	4544      	cmp	r4, r8
  401cae:	bf12      	itee	ne
  401cb0:	3401      	addne	r4, #1
  401cb2:	461d      	moveq	r5, r3
  401cb4:	2401      	moveq	r4, #1
  401cb6:	e7c8      	b.n	401c4a <critical_factorization+0x46>

00401cb8 <two_way_long_needle>:
  401cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401cbc:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  401cc0:	4616      	mov	r6, r2
  401cc2:	4605      	mov	r5, r0
  401cc4:	468b      	mov	fp, r1
  401cc6:	4610      	mov	r0, r2
  401cc8:	4619      	mov	r1, r3
  401cca:	aa03      	add	r2, sp, #12
  401ccc:	461c      	mov	r4, r3
  401cce:	f7ff ff99 	bl	401c04 <critical_factorization>
  401cd2:	ab03      	add	r3, sp, #12
  401cd4:	4681      	mov	r9, r0
  401cd6:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  401cda:	f843 4f04 	str.w	r4, [r3, #4]!
  401cde:	4293      	cmp	r3, r2
  401ce0:	d1fb      	bne.n	401cda <two_way_long_needle+0x22>
  401ce2:	b14c      	cbz	r4, 401cf8 <two_way_long_needle+0x40>
  401ce4:	1e63      	subs	r3, r4, #1
  401ce6:	1e72      	subs	r2, r6, #1
  401ce8:	a804      	add	r0, sp, #16
  401cea:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401cee:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  401cf2:	f113 33ff 	adds.w	r3, r3, #4294967295
  401cf6:	d2f8      	bcs.n	401cea <two_way_long_needle+0x32>
  401cf8:	9903      	ldr	r1, [sp, #12]
  401cfa:	464a      	mov	r2, r9
  401cfc:	4431      	add	r1, r6
  401cfe:	4630      	mov	r0, r6
  401d00:	f002 ff0e 	bl	404b20 <memcmp>
  401d04:	2800      	cmp	r0, #0
  401d06:	d16f      	bne.n	401de8 <two_way_long_needle+0x130>
  401d08:	f109 33ff 	add.w	r3, r9, #4294967295
  401d0c:	9300      	str	r3, [sp, #0]
  401d0e:	18f3      	adds	r3, r6, r3
  401d10:	4682      	mov	sl, r0
  401d12:	9301      	str	r3, [sp, #4]
  401d14:	4623      	mov	r3, r4
  401d16:	4680      	mov	r8, r0
  401d18:	4654      	mov	r4, sl
  401d1a:	4658      	mov	r0, fp
  401d1c:	469a      	mov	sl, r3
  401d1e:	eb08 070a 	add.w	r7, r8, sl
  401d22:	1a3a      	subs	r2, r7, r0
  401d24:	2100      	movs	r1, #0
  401d26:	4428      	add	r0, r5
  401d28:	f002 feaa 	bl	404a80 <memchr>
  401d2c:	2800      	cmp	r0, #0
  401d2e:	d156      	bne.n	401dde <two_way_long_needle+0x126>
  401d30:	2f00      	cmp	r7, #0
  401d32:	d054      	beq.n	401dde <two_way_long_needle+0x126>
  401d34:	19eb      	adds	r3, r5, r7
  401d36:	aa04      	add	r2, sp, #16
  401d38:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  401d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401d40:	b14b      	cbz	r3, 401d56 <two_way_long_needle+0x9e>
  401d42:	b124      	cbz	r4, 401d4e <two_way_long_needle+0x96>
  401d44:	9a03      	ldr	r2, [sp, #12]
  401d46:	4293      	cmp	r3, r2
  401d48:	d201      	bcs.n	401d4e <two_way_long_needle+0x96>
  401d4a:	ebaa 0302 	sub.w	r3, sl, r2
  401d4e:	4498      	add	r8, r3
  401d50:	2400      	movs	r4, #0
  401d52:	4638      	mov	r0, r7
  401d54:	e7e3      	b.n	401d1e <two_way_long_needle+0x66>
  401d56:	454c      	cmp	r4, r9
  401d58:	4623      	mov	r3, r4
  401d5a:	f10a 3eff 	add.w	lr, sl, #4294967295
  401d5e:	bf38      	it	cc
  401d60:	464b      	movcc	r3, r9
  401d62:	4573      	cmp	r3, lr
  401d64:	d213      	bcs.n	401d8e <two_way_long_needle+0xd6>
  401d66:	eb08 0203 	add.w	r2, r8, r3
  401d6a:	f816 c003 	ldrb.w	ip, [r6, r3]
  401d6e:	5ca8      	ldrb	r0, [r5, r2]
  401d70:	4584      	cmp	ip, r0
  401d72:	442a      	add	r2, r5
  401d74:	eb06 0103 	add.w	r1, r6, r3
  401d78:	d006      	beq.n	401d88 <two_way_long_needle+0xd0>
  401d7a:	e02c      	b.n	401dd6 <two_way_long_needle+0x11e>
  401d7c:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  401d80:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  401d84:	4584      	cmp	ip, r0
  401d86:	d126      	bne.n	401dd6 <two_way_long_needle+0x11e>
  401d88:	3301      	adds	r3, #1
  401d8a:	4573      	cmp	r3, lr
  401d8c:	d3f6      	bcc.n	401d7c <two_way_long_needle+0xc4>
  401d8e:	454c      	cmp	r4, r9
  401d90:	9900      	ldr	r1, [sp, #0]
  401d92:	f080 8089 	bcs.w	401ea8 <two_way_long_needle+0x1f0>
  401d96:	9b00      	ldr	r3, [sp, #0]
  401d98:	eb08 0203 	add.w	r2, r8, r3
  401d9c:	9b01      	ldr	r3, [sp, #4]
  401d9e:	5ca8      	ldrb	r0, [r5, r2]
  401da0:	781b      	ldrb	r3, [r3, #0]
  401da2:	4298      	cmp	r0, r3
  401da4:	442a      	add	r2, r5
  401da6:	d17f      	bne.n	401ea8 <two_way_long_needle+0x1f0>
  401da8:	9801      	ldr	r0, [sp, #4]
  401daa:	f104 3bff 	add.w	fp, r4, #4294967295
  401dae:	e006      	b.n	401dbe <two_way_long_needle+0x106>
  401db0:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  401db4:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  401db8:	45f4      	cmp	ip, lr
  401dba:	d103      	bne.n	401dc4 <two_way_long_needle+0x10c>
  401dbc:	4619      	mov	r1, r3
  401dbe:	1e4b      	subs	r3, r1, #1
  401dc0:	459b      	cmp	fp, r3
  401dc2:	d1f5      	bne.n	401db0 <two_way_long_needle+0xf8>
  401dc4:	3401      	adds	r4, #1
  401dc6:	428c      	cmp	r4, r1
  401dc8:	d870      	bhi.n	401eac <two_way_long_needle+0x1f4>
  401dca:	9c03      	ldr	r4, [sp, #12]
  401dcc:	4638      	mov	r0, r7
  401dce:	44a0      	add	r8, r4
  401dd0:	ebaa 0404 	sub.w	r4, sl, r4
  401dd4:	e7a3      	b.n	401d1e <two_way_long_needle+0x66>
  401dd6:	f1c9 0201 	rsb	r2, r9, #1
  401dda:	4490      	add	r8, r2
  401ddc:	e7b7      	b.n	401d4e <two_way_long_needle+0x96>
  401dde:	2000      	movs	r0, #0
  401de0:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401de8:	eba4 0309 	sub.w	r3, r4, r9
  401dec:	454b      	cmp	r3, r9
  401dee:	bf38      	it	cc
  401df0:	464b      	movcc	r3, r9
  401df2:	3301      	adds	r3, #1
  401df4:	f109 38ff 	add.w	r8, r9, #4294967295
  401df8:	9303      	str	r3, [sp, #12]
  401dfa:	eb06 0308 	add.w	r3, r6, r8
  401dfe:	4658      	mov	r0, fp
  401e00:	f04f 0a00 	mov.w	sl, #0
  401e04:	46cb      	mov	fp, r9
  401e06:	4699      	mov	r9, r3
  401e08:	eb0a 0704 	add.w	r7, sl, r4
  401e0c:	1a3a      	subs	r2, r7, r0
  401e0e:	2100      	movs	r1, #0
  401e10:	4428      	add	r0, r5
  401e12:	f002 fe35 	bl	404a80 <memchr>
  401e16:	2800      	cmp	r0, #0
  401e18:	d1e1      	bne.n	401dde <two_way_long_needle+0x126>
  401e1a:	2f00      	cmp	r7, #0
  401e1c:	d0df      	beq.n	401dde <two_way_long_needle+0x126>
  401e1e:	19eb      	adds	r3, r5, r7
  401e20:	aa04      	add	r2, sp, #16
  401e22:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  401e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401e2a:	bba3      	cbnz	r3, 401e96 <two_way_long_needle+0x1de>
  401e2c:	1e61      	subs	r1, r4, #1
  401e2e:	458b      	cmp	fp, r1
  401e30:	d215      	bcs.n	401e5e <two_way_long_needle+0x1a6>
  401e32:	eb0a 020b 	add.w	r2, sl, fp
  401e36:	f816 300b 	ldrb.w	r3, [r6, fp]
  401e3a:	f815 e002 	ldrb.w	lr, [r5, r2]
  401e3e:	459e      	cmp	lr, r3
  401e40:	442a      	add	r2, r5
  401e42:	eb06 000b 	add.w	r0, r6, fp
  401e46:	465b      	mov	r3, fp
  401e48:	d006      	beq.n	401e58 <two_way_long_needle+0x1a0>
  401e4a:	e027      	b.n	401e9c <two_way_long_needle+0x1e4>
  401e4c:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  401e50:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  401e54:	45f4      	cmp	ip, lr
  401e56:	d121      	bne.n	401e9c <two_way_long_needle+0x1e4>
  401e58:	3301      	adds	r3, #1
  401e5a:	428b      	cmp	r3, r1
  401e5c:	d3f6      	bcc.n	401e4c <two_way_long_needle+0x194>
  401e5e:	f1b8 3fff 	cmp.w	r8, #4294967295
  401e62:	d011      	beq.n	401e88 <two_way_long_needle+0x1d0>
  401e64:	eb0a 0208 	add.w	r2, sl, r8
  401e68:	f899 1000 	ldrb.w	r1, [r9]
  401e6c:	5cab      	ldrb	r3, [r5, r2]
  401e6e:	4299      	cmp	r1, r3
  401e70:	442a      	add	r2, r5
  401e72:	d10f      	bne.n	401e94 <two_way_long_needle+0x1dc>
  401e74:	464b      	mov	r3, r9
  401e76:	e005      	b.n	401e84 <two_way_long_needle+0x1cc>
  401e78:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  401e7c:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  401e80:	4288      	cmp	r0, r1
  401e82:	d107      	bne.n	401e94 <two_way_long_needle+0x1dc>
  401e84:	42b3      	cmp	r3, r6
  401e86:	d1f7      	bne.n	401e78 <two_way_long_needle+0x1c0>
  401e88:	eb05 000a 	add.w	r0, r5, sl
  401e8c:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e94:	9b03      	ldr	r3, [sp, #12]
  401e96:	449a      	add	sl, r3
  401e98:	4638      	mov	r0, r7
  401e9a:	e7b5      	b.n	401e08 <two_way_long_needle+0x150>
  401e9c:	f1cb 0201 	rsb	r2, fp, #1
  401ea0:	4492      	add	sl, r2
  401ea2:	449a      	add	sl, r3
  401ea4:	4638      	mov	r0, r7
  401ea6:	e7af      	b.n	401e08 <two_way_long_needle+0x150>
  401ea8:	4649      	mov	r1, r9
  401eaa:	e78b      	b.n	401dc4 <two_way_long_needle+0x10c>
  401eac:	eb05 0008 	add.w	r0, r5, r8
  401eb0:	e796      	b.n	401de0 <two_way_long_needle+0x128>
  401eb2:	bf00      	nop

00401eb4 <strstr>:
  401eb4:	7802      	ldrb	r2, [r0, #0]
  401eb6:	2a00      	cmp	r2, #0
  401eb8:	f000 8101 	beq.w	4020be <strstr+0x20a>
  401ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ec0:	f891 8000 	ldrb.w	r8, [r1]
  401ec4:	b085      	sub	sp, #20
  401ec6:	4644      	mov	r4, r8
  401ec8:	f1b8 0f00 	cmp.w	r8, #0
  401ecc:	d016      	beq.n	401efc <strstr+0x48>
  401ece:	4686      	mov	lr, r0
  401ed0:	f101 0c01 	add.w	ip, r1, #1
  401ed4:	2701      	movs	r7, #1
  401ed6:	e003      	b.n	401ee0 <strstr+0x2c>
  401ed8:	f813 4b01 	ldrb.w	r4, [r3], #1
  401edc:	b16c      	cbz	r4, 401efa <strstr+0x46>
  401ede:	469c      	mov	ip, r3
  401ee0:	42a2      	cmp	r2, r4
  401ee2:	bf14      	ite	ne
  401ee4:	2700      	movne	r7, #0
  401ee6:	f007 0701 	andeq.w	r7, r7, #1
  401eea:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  401eee:	4663      	mov	r3, ip
  401ef0:	2a00      	cmp	r2, #0
  401ef2:	d1f1      	bne.n	401ed8 <strstr+0x24>
  401ef4:	f89c 3000 	ldrb.w	r3, [ip]
  401ef8:	b9fb      	cbnz	r3, 401f3a <strstr+0x86>
  401efa:	b117      	cbz	r7, 401f02 <strstr+0x4e>
  401efc:	b005      	add	sp, #20
  401efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f02:	460e      	mov	r6, r1
  401f04:	4605      	mov	r5, r0
  401f06:	4641      	mov	r1, r8
  401f08:	3001      	adds	r0, #1
  401f0a:	ebac 0406 	sub.w	r4, ip, r6
  401f0e:	f003 f9e9 	bl	4052e4 <strchr>
  401f12:	4607      	mov	r7, r0
  401f14:	b188      	cbz	r0, 401f3a <strstr+0x86>
  401f16:	2c01      	cmp	r4, #1
  401f18:	d0f0      	beq.n	401efc <strstr+0x48>
  401f1a:	1928      	adds	r0, r5, r4
  401f1c:	4287      	cmp	r7, r0
  401f1e:	bf94      	ite	ls
  401f20:	1bc1      	subls	r1, r0, r7
  401f22:	2101      	movhi	r1, #1
  401f24:	2c1f      	cmp	r4, #31
  401f26:	468b      	mov	fp, r1
  401f28:	d90b      	bls.n	401f42 <strstr+0x8e>
  401f2a:	4623      	mov	r3, r4
  401f2c:	4632      	mov	r2, r6
  401f2e:	4638      	mov	r0, r7
  401f30:	f7ff fec2 	bl	401cb8 <two_way_long_needle>
  401f34:	b005      	add	sp, #20
  401f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f3a:	2000      	movs	r0, #0
  401f3c:	b005      	add	sp, #20
  401f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f42:	aa03      	add	r2, sp, #12
  401f44:	4621      	mov	r1, r4
  401f46:	4630      	mov	r0, r6
  401f48:	f7ff fe5c 	bl	401c04 <critical_factorization>
  401f4c:	9903      	ldr	r1, [sp, #12]
  401f4e:	4680      	mov	r8, r0
  401f50:	4602      	mov	r2, r0
  401f52:	4431      	add	r1, r6
  401f54:	4630      	mov	r0, r6
  401f56:	f002 fde3 	bl	404b20 <memcmp>
  401f5a:	2800      	cmp	r0, #0
  401f5c:	d157      	bne.n	40200e <strstr+0x15a>
  401f5e:	f108 33ff 	add.w	r3, r8, #4294967295
  401f62:	9300      	str	r3, [sp, #0]
  401f64:	18f3      	adds	r3, r6, r3
  401f66:	4681      	mov	r9, r0
  401f68:	4605      	mov	r5, r0
  401f6a:	9301      	str	r3, [sp, #4]
  401f6c:	4658      	mov	r0, fp
  401f6e:	46b2      	mov	sl, r6
  401f70:	1966      	adds	r6, r4, r5
  401f72:	1a32      	subs	r2, r6, r0
  401f74:	2100      	movs	r1, #0
  401f76:	4438      	add	r0, r7
  401f78:	f002 fd82 	bl	404a80 <memchr>
  401f7c:	2800      	cmp	r0, #0
  401f7e:	d1dc      	bne.n	401f3a <strstr+0x86>
  401f80:	2e00      	cmp	r6, #0
  401f82:	d0da      	beq.n	401f3a <strstr+0x86>
  401f84:	45c8      	cmp	r8, r9
  401f86:	4643      	mov	r3, r8
  401f88:	bf38      	it	cc
  401f8a:	464b      	movcc	r3, r9
  401f8c:	429c      	cmp	r4, r3
  401f8e:	d912      	bls.n	401fb6 <strstr+0x102>
  401f90:	195a      	adds	r2, r3, r5
  401f92:	f81a 1003 	ldrb.w	r1, [sl, r3]
  401f96:	5cb8      	ldrb	r0, [r7, r2]
  401f98:	4281      	cmp	r1, r0
  401f9a:	443a      	add	r2, r7
  401f9c:	eb0a 0e03 	add.w	lr, sl, r3
  401fa0:	d006      	beq.n	401fb0 <strstr+0xfc>
  401fa2:	e02c      	b.n	401ffe <strstr+0x14a>
  401fa4:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  401fa8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401fac:	4288      	cmp	r0, r1
  401fae:	d126      	bne.n	401ffe <strstr+0x14a>
  401fb0:	3301      	adds	r3, #1
  401fb2:	429c      	cmp	r4, r3
  401fb4:	d1f6      	bne.n	401fa4 <strstr+0xf0>
  401fb6:	45c8      	cmp	r8, r9
  401fb8:	9900      	ldr	r1, [sp, #0]
  401fba:	f240 8083 	bls.w	4020c4 <strstr+0x210>
  401fbe:	9b00      	ldr	r3, [sp, #0]
  401fc0:	18ea      	adds	r2, r5, r3
  401fc2:	9b01      	ldr	r3, [sp, #4]
  401fc4:	5cb8      	ldrb	r0, [r7, r2]
  401fc6:	781b      	ldrb	r3, [r3, #0]
  401fc8:	4298      	cmp	r0, r3
  401fca:	443a      	add	r2, r7
  401fcc:	d17a      	bne.n	4020c4 <strstr+0x210>
  401fce:	9801      	ldr	r0, [sp, #4]
  401fd0:	f109 3bff 	add.w	fp, r9, #4294967295
  401fd4:	e006      	b.n	401fe4 <strstr+0x130>
  401fd6:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  401fda:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  401fde:	45f4      	cmp	ip, lr
  401fe0:	d103      	bne.n	401fea <strstr+0x136>
  401fe2:	4619      	mov	r1, r3
  401fe4:	1e4b      	subs	r3, r1, #1
  401fe6:	455b      	cmp	r3, fp
  401fe8:	d1f5      	bne.n	401fd6 <strstr+0x122>
  401fea:	f109 0901 	add.w	r9, r9, #1
  401fee:	4589      	cmp	r9, r1
  401ff0:	d857      	bhi.n	4020a2 <strstr+0x1ee>
  401ff2:	9b03      	ldr	r3, [sp, #12]
  401ff4:	4630      	mov	r0, r6
  401ff6:	441d      	add	r5, r3
  401ff8:	eba4 0903 	sub.w	r9, r4, r3
  401ffc:	e7b8      	b.n	401f70 <strstr+0xbc>
  401ffe:	f1c8 0201 	rsb	r2, r8, #1
  402002:	4415      	add	r5, r2
  402004:	441d      	add	r5, r3
  402006:	f04f 0900 	mov.w	r9, #0
  40200a:	4630      	mov	r0, r6
  40200c:	e7b0      	b.n	401f70 <strstr+0xbc>
  40200e:	eba4 0308 	sub.w	r3, r4, r8
  402012:	4543      	cmp	r3, r8
  402014:	bf38      	it	cc
  402016:	4643      	movcc	r3, r8
  402018:	3301      	adds	r3, #1
  40201a:	f108 39ff 	add.w	r9, r8, #4294967295
  40201e:	9303      	str	r3, [sp, #12]
  402020:	eb06 0309 	add.w	r3, r6, r9
  402024:	4658      	mov	r0, fp
  402026:	2500      	movs	r5, #0
  402028:	46bb      	mov	fp, r7
  40202a:	469a      	mov	sl, r3
  40202c:	1967      	adds	r7, r4, r5
  40202e:	1a3a      	subs	r2, r7, r0
  402030:	2100      	movs	r1, #0
  402032:	4458      	add	r0, fp
  402034:	f002 fd24 	bl	404a80 <memchr>
  402038:	2800      	cmp	r0, #0
  40203a:	f47f af7e 	bne.w	401f3a <strstr+0x86>
  40203e:	2f00      	cmp	r7, #0
  402040:	f43f af7b 	beq.w	401f3a <strstr+0x86>
  402044:	4544      	cmp	r4, r8
  402046:	d915      	bls.n	402074 <strstr+0x1c0>
  402048:	eb08 0205 	add.w	r2, r8, r5
  40204c:	f816 3008 	ldrb.w	r3, [r6, r8]
  402050:	f81b 0002 	ldrb.w	r0, [fp, r2]
  402054:	4298      	cmp	r0, r3
  402056:	445a      	add	r2, fp
  402058:	eb06 0108 	add.w	r1, r6, r8
  40205c:	4643      	mov	r3, r8
  40205e:	d006      	beq.n	40206e <strstr+0x1ba>
  402060:	e023      	b.n	4020aa <strstr+0x1f6>
  402062:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  402066:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40206a:	4586      	cmp	lr, r0
  40206c:	d11d      	bne.n	4020aa <strstr+0x1f6>
  40206e:	3301      	adds	r3, #1
  402070:	429c      	cmp	r4, r3
  402072:	d1f6      	bne.n	402062 <strstr+0x1ae>
  402074:	f1b9 3fff 	cmp.w	r9, #4294967295
  402078:	d012      	beq.n	4020a0 <strstr+0x1ec>
  40207a:	eb05 0209 	add.w	r2, r5, r9
  40207e:	f89a 3000 	ldrb.w	r3, [sl]
  402082:	f81b 1002 	ldrb.w	r1, [fp, r2]
  402086:	4299      	cmp	r1, r3
  402088:	445a      	add	r2, fp
  40208a:	d114      	bne.n	4020b6 <strstr+0x202>
  40208c:	4653      	mov	r3, sl
  40208e:	e005      	b.n	40209c <strstr+0x1e8>
  402090:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  402094:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  402098:	4288      	cmp	r0, r1
  40209a:	d10c      	bne.n	4020b6 <strstr+0x202>
  40209c:	42b3      	cmp	r3, r6
  40209e:	d1f7      	bne.n	402090 <strstr+0x1dc>
  4020a0:	465f      	mov	r7, fp
  4020a2:	1978      	adds	r0, r7, r5
  4020a4:	b005      	add	sp, #20
  4020a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020aa:	f1c8 0201 	rsb	r2, r8, #1
  4020ae:	4415      	add	r5, r2
  4020b0:	441d      	add	r5, r3
  4020b2:	4638      	mov	r0, r7
  4020b4:	e7ba      	b.n	40202c <strstr+0x178>
  4020b6:	9b03      	ldr	r3, [sp, #12]
  4020b8:	4638      	mov	r0, r7
  4020ba:	441d      	add	r5, r3
  4020bc:	e7b6      	b.n	40202c <strstr+0x178>
  4020be:	780b      	ldrb	r3, [r1, #0]
  4020c0:	b913      	cbnz	r3, 4020c8 <strstr+0x214>
  4020c2:	4770      	bx	lr
  4020c4:	4641      	mov	r1, r8
  4020c6:	e790      	b.n	401fea <strstr+0x136>
  4020c8:	2000      	movs	r0, #0
  4020ca:	4770      	bx	lr

004020cc <_svfprintf_r>:
  4020cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4020d0:	b0c3      	sub	sp, #268	; 0x10c
  4020d2:	460c      	mov	r4, r1
  4020d4:	910b      	str	r1, [sp, #44]	; 0x2c
  4020d6:	4692      	mov	sl, r2
  4020d8:	930f      	str	r3, [sp, #60]	; 0x3c
  4020da:	900c      	str	r0, [sp, #48]	; 0x30
  4020dc:	f002 fa0c 	bl	4044f8 <_localeconv_r>
  4020e0:	6803      	ldr	r3, [r0, #0]
  4020e2:	931a      	str	r3, [sp, #104]	; 0x68
  4020e4:	4618      	mov	r0, r3
  4020e6:	f003 f98b 	bl	405400 <strlen>
  4020ea:	89a3      	ldrh	r3, [r4, #12]
  4020ec:	9019      	str	r0, [sp, #100]	; 0x64
  4020ee:	0619      	lsls	r1, r3, #24
  4020f0:	d503      	bpl.n	4020fa <_svfprintf_r+0x2e>
  4020f2:	6923      	ldr	r3, [r4, #16]
  4020f4:	2b00      	cmp	r3, #0
  4020f6:	f001 8003 	beq.w	403100 <_svfprintf_r+0x1034>
  4020fa:	2300      	movs	r3, #0
  4020fc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402100:	9313      	str	r3, [sp, #76]	; 0x4c
  402102:	9315      	str	r3, [sp, #84]	; 0x54
  402104:	9314      	str	r3, [sp, #80]	; 0x50
  402106:	9327      	str	r3, [sp, #156]	; 0x9c
  402108:	9326      	str	r3, [sp, #152]	; 0x98
  40210a:	9318      	str	r3, [sp, #96]	; 0x60
  40210c:	931b      	str	r3, [sp, #108]	; 0x6c
  40210e:	9309      	str	r3, [sp, #36]	; 0x24
  402110:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402114:	46c8      	mov	r8, r9
  402116:	9316      	str	r3, [sp, #88]	; 0x58
  402118:	9317      	str	r3, [sp, #92]	; 0x5c
  40211a:	f89a 3000 	ldrb.w	r3, [sl]
  40211e:	4654      	mov	r4, sl
  402120:	b1e3      	cbz	r3, 40215c <_svfprintf_r+0x90>
  402122:	2b25      	cmp	r3, #37	; 0x25
  402124:	d102      	bne.n	40212c <_svfprintf_r+0x60>
  402126:	e019      	b.n	40215c <_svfprintf_r+0x90>
  402128:	2b25      	cmp	r3, #37	; 0x25
  40212a:	d003      	beq.n	402134 <_svfprintf_r+0x68>
  40212c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402130:	2b00      	cmp	r3, #0
  402132:	d1f9      	bne.n	402128 <_svfprintf_r+0x5c>
  402134:	eba4 050a 	sub.w	r5, r4, sl
  402138:	b185      	cbz	r5, 40215c <_svfprintf_r+0x90>
  40213a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40213c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40213e:	f8c8 a000 	str.w	sl, [r8]
  402142:	3301      	adds	r3, #1
  402144:	442a      	add	r2, r5
  402146:	2b07      	cmp	r3, #7
  402148:	f8c8 5004 	str.w	r5, [r8, #4]
  40214c:	9227      	str	r2, [sp, #156]	; 0x9c
  40214e:	9326      	str	r3, [sp, #152]	; 0x98
  402150:	dc7f      	bgt.n	402252 <_svfprintf_r+0x186>
  402152:	f108 0808 	add.w	r8, r8, #8
  402156:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402158:	442b      	add	r3, r5
  40215a:	9309      	str	r3, [sp, #36]	; 0x24
  40215c:	7823      	ldrb	r3, [r4, #0]
  40215e:	2b00      	cmp	r3, #0
  402160:	d07f      	beq.n	402262 <_svfprintf_r+0x196>
  402162:	2300      	movs	r3, #0
  402164:	461a      	mov	r2, r3
  402166:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40216a:	4619      	mov	r1, r3
  40216c:	930d      	str	r3, [sp, #52]	; 0x34
  40216e:	469b      	mov	fp, r3
  402170:	f04f 30ff 	mov.w	r0, #4294967295
  402174:	7863      	ldrb	r3, [r4, #1]
  402176:	900a      	str	r0, [sp, #40]	; 0x28
  402178:	f104 0a01 	add.w	sl, r4, #1
  40217c:	f10a 0a01 	add.w	sl, sl, #1
  402180:	f1a3 0020 	sub.w	r0, r3, #32
  402184:	2858      	cmp	r0, #88	; 0x58
  402186:	f200 83c1 	bhi.w	40290c <_svfprintf_r+0x840>
  40218a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40218e:	0238      	.short	0x0238
  402190:	03bf03bf 	.word	0x03bf03bf
  402194:	03bf0240 	.word	0x03bf0240
  402198:	03bf03bf 	.word	0x03bf03bf
  40219c:	03bf03bf 	.word	0x03bf03bf
  4021a0:	024503bf 	.word	0x024503bf
  4021a4:	03bf0203 	.word	0x03bf0203
  4021a8:	026b005d 	.word	0x026b005d
  4021ac:	028603bf 	.word	0x028603bf
  4021b0:	039d039d 	.word	0x039d039d
  4021b4:	039d039d 	.word	0x039d039d
  4021b8:	039d039d 	.word	0x039d039d
  4021bc:	039d039d 	.word	0x039d039d
  4021c0:	03bf039d 	.word	0x03bf039d
  4021c4:	03bf03bf 	.word	0x03bf03bf
  4021c8:	03bf03bf 	.word	0x03bf03bf
  4021cc:	03bf03bf 	.word	0x03bf03bf
  4021d0:	03bf03bf 	.word	0x03bf03bf
  4021d4:	033703bf 	.word	0x033703bf
  4021d8:	03bf0357 	.word	0x03bf0357
  4021dc:	03bf0357 	.word	0x03bf0357
  4021e0:	03bf03bf 	.word	0x03bf03bf
  4021e4:	039803bf 	.word	0x039803bf
  4021e8:	03bf03bf 	.word	0x03bf03bf
  4021ec:	03bf03ad 	.word	0x03bf03ad
  4021f0:	03bf03bf 	.word	0x03bf03bf
  4021f4:	03bf03bf 	.word	0x03bf03bf
  4021f8:	03bf0259 	.word	0x03bf0259
  4021fc:	031e03bf 	.word	0x031e03bf
  402200:	03bf03bf 	.word	0x03bf03bf
  402204:	03bf03bf 	.word	0x03bf03bf
  402208:	03bf03bf 	.word	0x03bf03bf
  40220c:	03bf03bf 	.word	0x03bf03bf
  402210:	03bf03bf 	.word	0x03bf03bf
  402214:	02db02c6 	.word	0x02db02c6
  402218:	03570357 	.word	0x03570357
  40221c:	028b0357 	.word	0x028b0357
  402220:	03bf02db 	.word	0x03bf02db
  402224:	029003bf 	.word	0x029003bf
  402228:	029d03bf 	.word	0x029d03bf
  40222c:	02b401cc 	.word	0x02b401cc
  402230:	03bf0208 	.word	0x03bf0208
  402234:	03bf01e1 	.word	0x03bf01e1
  402238:	03bf007e 	.word	0x03bf007e
  40223c:	020d03bf 	.word	0x020d03bf
  402240:	980d      	ldr	r0, [sp, #52]	; 0x34
  402242:	930f      	str	r3, [sp, #60]	; 0x3c
  402244:	4240      	negs	r0, r0
  402246:	900d      	str	r0, [sp, #52]	; 0x34
  402248:	f04b 0b04 	orr.w	fp, fp, #4
  40224c:	f89a 3000 	ldrb.w	r3, [sl]
  402250:	e794      	b.n	40217c <_svfprintf_r+0xb0>
  402252:	aa25      	add	r2, sp, #148	; 0x94
  402254:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402256:	980c      	ldr	r0, [sp, #48]	; 0x30
  402258:	f003 f940 	bl	4054dc <__ssprint_r>
  40225c:	b940      	cbnz	r0, 402270 <_svfprintf_r+0x1a4>
  40225e:	46c8      	mov	r8, r9
  402260:	e779      	b.n	402156 <_svfprintf_r+0x8a>
  402262:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402264:	b123      	cbz	r3, 402270 <_svfprintf_r+0x1a4>
  402266:	980c      	ldr	r0, [sp, #48]	; 0x30
  402268:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40226a:	aa25      	add	r2, sp, #148	; 0x94
  40226c:	f003 f936 	bl	4054dc <__ssprint_r>
  402270:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402272:	899b      	ldrh	r3, [r3, #12]
  402274:	f013 0f40 	tst.w	r3, #64	; 0x40
  402278:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40227a:	bf18      	it	ne
  40227c:	f04f 33ff 	movne.w	r3, #4294967295
  402280:	9309      	str	r3, [sp, #36]	; 0x24
  402282:	9809      	ldr	r0, [sp, #36]	; 0x24
  402284:	b043      	add	sp, #268	; 0x10c
  402286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40228a:	f01b 0f20 	tst.w	fp, #32
  40228e:	9311      	str	r3, [sp, #68]	; 0x44
  402290:	f040 81dd 	bne.w	40264e <_svfprintf_r+0x582>
  402294:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402296:	f01b 0f10 	tst.w	fp, #16
  40229a:	4613      	mov	r3, r2
  40229c:	f040 856e 	bne.w	402d7c <_svfprintf_r+0xcb0>
  4022a0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4022a4:	f000 856a 	beq.w	402d7c <_svfprintf_r+0xcb0>
  4022a8:	8814      	ldrh	r4, [r2, #0]
  4022aa:	3204      	adds	r2, #4
  4022ac:	2500      	movs	r5, #0
  4022ae:	2301      	movs	r3, #1
  4022b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4022b2:	2700      	movs	r7, #0
  4022b4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4022b8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4022ba:	1c4a      	adds	r2, r1, #1
  4022bc:	f000 8265 	beq.w	40278a <_svfprintf_r+0x6be>
  4022c0:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4022c4:	9207      	str	r2, [sp, #28]
  4022c6:	ea54 0205 	orrs.w	r2, r4, r5
  4022ca:	f040 8264 	bne.w	402796 <_svfprintf_r+0x6ca>
  4022ce:	2900      	cmp	r1, #0
  4022d0:	f040 843c 	bne.w	402b4c <_svfprintf_r+0xa80>
  4022d4:	2b00      	cmp	r3, #0
  4022d6:	f040 84d7 	bne.w	402c88 <_svfprintf_r+0xbbc>
  4022da:	f01b 0301 	ands.w	r3, fp, #1
  4022de:	930e      	str	r3, [sp, #56]	; 0x38
  4022e0:	f000 8604 	beq.w	402eec <_svfprintf_r+0xe20>
  4022e4:	ae42      	add	r6, sp, #264	; 0x108
  4022e6:	2330      	movs	r3, #48	; 0x30
  4022e8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4022ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4022f0:	4293      	cmp	r3, r2
  4022f2:	bfb8      	it	lt
  4022f4:	4613      	movlt	r3, r2
  4022f6:	9308      	str	r3, [sp, #32]
  4022f8:	2300      	movs	r3, #0
  4022fa:	9312      	str	r3, [sp, #72]	; 0x48
  4022fc:	b117      	cbz	r7, 402304 <_svfprintf_r+0x238>
  4022fe:	9b08      	ldr	r3, [sp, #32]
  402300:	3301      	adds	r3, #1
  402302:	9308      	str	r3, [sp, #32]
  402304:	9b07      	ldr	r3, [sp, #28]
  402306:	f013 0302 	ands.w	r3, r3, #2
  40230a:	9310      	str	r3, [sp, #64]	; 0x40
  40230c:	d002      	beq.n	402314 <_svfprintf_r+0x248>
  40230e:	9b08      	ldr	r3, [sp, #32]
  402310:	3302      	adds	r3, #2
  402312:	9308      	str	r3, [sp, #32]
  402314:	9b07      	ldr	r3, [sp, #28]
  402316:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40231a:	f040 830e 	bne.w	40293a <_svfprintf_r+0x86e>
  40231e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402320:	9a08      	ldr	r2, [sp, #32]
  402322:	eba3 0b02 	sub.w	fp, r3, r2
  402326:	f1bb 0f00 	cmp.w	fp, #0
  40232a:	f340 8306 	ble.w	40293a <_svfprintf_r+0x86e>
  40232e:	f1bb 0f10 	cmp.w	fp, #16
  402332:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402334:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402336:	dd29      	ble.n	40238c <_svfprintf_r+0x2c0>
  402338:	4643      	mov	r3, r8
  40233a:	4621      	mov	r1, r4
  40233c:	46a8      	mov	r8, r5
  40233e:	2710      	movs	r7, #16
  402340:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402342:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402344:	e006      	b.n	402354 <_svfprintf_r+0x288>
  402346:	f1ab 0b10 	sub.w	fp, fp, #16
  40234a:	f1bb 0f10 	cmp.w	fp, #16
  40234e:	f103 0308 	add.w	r3, r3, #8
  402352:	dd18      	ble.n	402386 <_svfprintf_r+0x2ba>
  402354:	3201      	adds	r2, #1
  402356:	48b7      	ldr	r0, [pc, #732]	; (402634 <_svfprintf_r+0x568>)
  402358:	9226      	str	r2, [sp, #152]	; 0x98
  40235a:	3110      	adds	r1, #16
  40235c:	2a07      	cmp	r2, #7
  40235e:	9127      	str	r1, [sp, #156]	; 0x9c
  402360:	e883 0081 	stmia.w	r3, {r0, r7}
  402364:	ddef      	ble.n	402346 <_svfprintf_r+0x27a>
  402366:	aa25      	add	r2, sp, #148	; 0x94
  402368:	4629      	mov	r1, r5
  40236a:	4620      	mov	r0, r4
  40236c:	f003 f8b6 	bl	4054dc <__ssprint_r>
  402370:	2800      	cmp	r0, #0
  402372:	f47f af7d 	bne.w	402270 <_svfprintf_r+0x1a4>
  402376:	f1ab 0b10 	sub.w	fp, fp, #16
  40237a:	f1bb 0f10 	cmp.w	fp, #16
  40237e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402380:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402382:	464b      	mov	r3, r9
  402384:	dce6      	bgt.n	402354 <_svfprintf_r+0x288>
  402386:	4645      	mov	r5, r8
  402388:	460c      	mov	r4, r1
  40238a:	4698      	mov	r8, r3
  40238c:	3201      	adds	r2, #1
  40238e:	4ba9      	ldr	r3, [pc, #676]	; (402634 <_svfprintf_r+0x568>)
  402390:	9226      	str	r2, [sp, #152]	; 0x98
  402392:	445c      	add	r4, fp
  402394:	2a07      	cmp	r2, #7
  402396:	9427      	str	r4, [sp, #156]	; 0x9c
  402398:	e888 0808 	stmia.w	r8, {r3, fp}
  40239c:	f300 8498 	bgt.w	402cd0 <_svfprintf_r+0xc04>
  4023a0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4023a4:	f108 0808 	add.w	r8, r8, #8
  4023a8:	b177      	cbz	r7, 4023c8 <_svfprintf_r+0x2fc>
  4023aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023ac:	3301      	adds	r3, #1
  4023ae:	3401      	adds	r4, #1
  4023b0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4023b4:	2201      	movs	r2, #1
  4023b6:	2b07      	cmp	r3, #7
  4023b8:	9427      	str	r4, [sp, #156]	; 0x9c
  4023ba:	9326      	str	r3, [sp, #152]	; 0x98
  4023bc:	e888 0006 	stmia.w	r8, {r1, r2}
  4023c0:	f300 83db 	bgt.w	402b7a <_svfprintf_r+0xaae>
  4023c4:	f108 0808 	add.w	r8, r8, #8
  4023c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4023ca:	b16b      	cbz	r3, 4023e8 <_svfprintf_r+0x31c>
  4023cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023ce:	3301      	adds	r3, #1
  4023d0:	3402      	adds	r4, #2
  4023d2:	a91e      	add	r1, sp, #120	; 0x78
  4023d4:	2202      	movs	r2, #2
  4023d6:	2b07      	cmp	r3, #7
  4023d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4023da:	9326      	str	r3, [sp, #152]	; 0x98
  4023dc:	e888 0006 	stmia.w	r8, {r1, r2}
  4023e0:	f300 83d6 	bgt.w	402b90 <_svfprintf_r+0xac4>
  4023e4:	f108 0808 	add.w	r8, r8, #8
  4023e8:	2d80      	cmp	r5, #128	; 0x80
  4023ea:	f000 8315 	beq.w	402a18 <_svfprintf_r+0x94c>
  4023ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4023f2:	1a9f      	subs	r7, r3, r2
  4023f4:	2f00      	cmp	r7, #0
  4023f6:	dd36      	ble.n	402466 <_svfprintf_r+0x39a>
  4023f8:	2f10      	cmp	r7, #16
  4023fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023fc:	4d8e      	ldr	r5, [pc, #568]	; (402638 <_svfprintf_r+0x56c>)
  4023fe:	dd27      	ble.n	402450 <_svfprintf_r+0x384>
  402400:	4642      	mov	r2, r8
  402402:	4621      	mov	r1, r4
  402404:	46b0      	mov	r8, r6
  402406:	f04f 0b10 	mov.w	fp, #16
  40240a:	462e      	mov	r6, r5
  40240c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40240e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402410:	e004      	b.n	40241c <_svfprintf_r+0x350>
  402412:	3f10      	subs	r7, #16
  402414:	2f10      	cmp	r7, #16
  402416:	f102 0208 	add.w	r2, r2, #8
  40241a:	dd15      	ble.n	402448 <_svfprintf_r+0x37c>
  40241c:	3301      	adds	r3, #1
  40241e:	3110      	adds	r1, #16
  402420:	2b07      	cmp	r3, #7
  402422:	9127      	str	r1, [sp, #156]	; 0x9c
  402424:	9326      	str	r3, [sp, #152]	; 0x98
  402426:	e882 0840 	stmia.w	r2, {r6, fp}
  40242a:	ddf2      	ble.n	402412 <_svfprintf_r+0x346>
  40242c:	aa25      	add	r2, sp, #148	; 0x94
  40242e:	4629      	mov	r1, r5
  402430:	4620      	mov	r0, r4
  402432:	f003 f853 	bl	4054dc <__ssprint_r>
  402436:	2800      	cmp	r0, #0
  402438:	f47f af1a 	bne.w	402270 <_svfprintf_r+0x1a4>
  40243c:	3f10      	subs	r7, #16
  40243e:	2f10      	cmp	r7, #16
  402440:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402442:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402444:	464a      	mov	r2, r9
  402446:	dce9      	bgt.n	40241c <_svfprintf_r+0x350>
  402448:	4635      	mov	r5, r6
  40244a:	460c      	mov	r4, r1
  40244c:	4646      	mov	r6, r8
  40244e:	4690      	mov	r8, r2
  402450:	3301      	adds	r3, #1
  402452:	443c      	add	r4, r7
  402454:	2b07      	cmp	r3, #7
  402456:	9427      	str	r4, [sp, #156]	; 0x9c
  402458:	9326      	str	r3, [sp, #152]	; 0x98
  40245a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40245e:	f300 8381 	bgt.w	402b64 <_svfprintf_r+0xa98>
  402462:	f108 0808 	add.w	r8, r8, #8
  402466:	9b07      	ldr	r3, [sp, #28]
  402468:	05df      	lsls	r7, r3, #23
  40246a:	f100 8268 	bmi.w	40293e <_svfprintf_r+0x872>
  40246e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402470:	990e      	ldr	r1, [sp, #56]	; 0x38
  402472:	f8c8 6000 	str.w	r6, [r8]
  402476:	3301      	adds	r3, #1
  402478:	440c      	add	r4, r1
  40247a:	2b07      	cmp	r3, #7
  40247c:	9427      	str	r4, [sp, #156]	; 0x9c
  40247e:	f8c8 1004 	str.w	r1, [r8, #4]
  402482:	9326      	str	r3, [sp, #152]	; 0x98
  402484:	f300 834d 	bgt.w	402b22 <_svfprintf_r+0xa56>
  402488:	f108 0808 	add.w	r8, r8, #8
  40248c:	9b07      	ldr	r3, [sp, #28]
  40248e:	075b      	lsls	r3, r3, #29
  402490:	d53a      	bpl.n	402508 <_svfprintf_r+0x43c>
  402492:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402494:	9a08      	ldr	r2, [sp, #32]
  402496:	1a9d      	subs	r5, r3, r2
  402498:	2d00      	cmp	r5, #0
  40249a:	dd35      	ble.n	402508 <_svfprintf_r+0x43c>
  40249c:	2d10      	cmp	r5, #16
  40249e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024a0:	dd20      	ble.n	4024e4 <_svfprintf_r+0x418>
  4024a2:	2610      	movs	r6, #16
  4024a4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4024a6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4024aa:	e004      	b.n	4024b6 <_svfprintf_r+0x3ea>
  4024ac:	3d10      	subs	r5, #16
  4024ae:	2d10      	cmp	r5, #16
  4024b0:	f108 0808 	add.w	r8, r8, #8
  4024b4:	dd16      	ble.n	4024e4 <_svfprintf_r+0x418>
  4024b6:	3301      	adds	r3, #1
  4024b8:	4a5e      	ldr	r2, [pc, #376]	; (402634 <_svfprintf_r+0x568>)
  4024ba:	9326      	str	r3, [sp, #152]	; 0x98
  4024bc:	3410      	adds	r4, #16
  4024be:	2b07      	cmp	r3, #7
  4024c0:	9427      	str	r4, [sp, #156]	; 0x9c
  4024c2:	e888 0044 	stmia.w	r8, {r2, r6}
  4024c6:	ddf1      	ble.n	4024ac <_svfprintf_r+0x3e0>
  4024c8:	aa25      	add	r2, sp, #148	; 0x94
  4024ca:	4659      	mov	r1, fp
  4024cc:	4638      	mov	r0, r7
  4024ce:	f003 f805 	bl	4054dc <__ssprint_r>
  4024d2:	2800      	cmp	r0, #0
  4024d4:	f47f aecc 	bne.w	402270 <_svfprintf_r+0x1a4>
  4024d8:	3d10      	subs	r5, #16
  4024da:	2d10      	cmp	r5, #16
  4024dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024e0:	46c8      	mov	r8, r9
  4024e2:	dce8      	bgt.n	4024b6 <_svfprintf_r+0x3ea>
  4024e4:	3301      	adds	r3, #1
  4024e6:	4a53      	ldr	r2, [pc, #332]	; (402634 <_svfprintf_r+0x568>)
  4024e8:	9326      	str	r3, [sp, #152]	; 0x98
  4024ea:	442c      	add	r4, r5
  4024ec:	2b07      	cmp	r3, #7
  4024ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4024f0:	e888 0024 	stmia.w	r8, {r2, r5}
  4024f4:	dd08      	ble.n	402508 <_svfprintf_r+0x43c>
  4024f6:	aa25      	add	r2, sp, #148	; 0x94
  4024f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024fc:	f002 ffee 	bl	4054dc <__ssprint_r>
  402500:	2800      	cmp	r0, #0
  402502:	f47f aeb5 	bne.w	402270 <_svfprintf_r+0x1a4>
  402506:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402508:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40250a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40250c:	9908      	ldr	r1, [sp, #32]
  40250e:	428a      	cmp	r2, r1
  402510:	bfac      	ite	ge
  402512:	189b      	addge	r3, r3, r2
  402514:	185b      	addlt	r3, r3, r1
  402516:	9309      	str	r3, [sp, #36]	; 0x24
  402518:	2c00      	cmp	r4, #0
  40251a:	f040 830d 	bne.w	402b38 <_svfprintf_r+0xa6c>
  40251e:	2300      	movs	r3, #0
  402520:	9326      	str	r3, [sp, #152]	; 0x98
  402522:	46c8      	mov	r8, r9
  402524:	e5f9      	b.n	40211a <_svfprintf_r+0x4e>
  402526:	9311      	str	r3, [sp, #68]	; 0x44
  402528:	f01b 0320 	ands.w	r3, fp, #32
  40252c:	f040 81e3 	bne.w	4028f6 <_svfprintf_r+0x82a>
  402530:	f01b 0210 	ands.w	r2, fp, #16
  402534:	f040 842e 	bne.w	402d94 <_svfprintf_r+0xcc8>
  402538:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40253c:	f000 842a 	beq.w	402d94 <_svfprintf_r+0xcc8>
  402540:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402542:	4613      	mov	r3, r2
  402544:	460a      	mov	r2, r1
  402546:	3204      	adds	r2, #4
  402548:	880c      	ldrh	r4, [r1, #0]
  40254a:	920f      	str	r2, [sp, #60]	; 0x3c
  40254c:	2500      	movs	r5, #0
  40254e:	e6b0      	b.n	4022b2 <_svfprintf_r+0x1e6>
  402550:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402552:	9311      	str	r3, [sp, #68]	; 0x44
  402554:	6816      	ldr	r6, [r2, #0]
  402556:	2400      	movs	r4, #0
  402558:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40255c:	1d15      	adds	r5, r2, #4
  40255e:	2e00      	cmp	r6, #0
  402560:	f000 86a7 	beq.w	4032b2 <_svfprintf_r+0x11e6>
  402564:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402566:	1c53      	adds	r3, r2, #1
  402568:	f000 8609 	beq.w	40317e <_svfprintf_r+0x10b2>
  40256c:	4621      	mov	r1, r4
  40256e:	4630      	mov	r0, r6
  402570:	f002 fa86 	bl	404a80 <memchr>
  402574:	2800      	cmp	r0, #0
  402576:	f000 86e1 	beq.w	40333c <_svfprintf_r+0x1270>
  40257a:	1b83      	subs	r3, r0, r6
  40257c:	930e      	str	r3, [sp, #56]	; 0x38
  40257e:	940a      	str	r4, [sp, #40]	; 0x28
  402580:	950f      	str	r5, [sp, #60]	; 0x3c
  402582:	f8cd b01c 	str.w	fp, [sp, #28]
  402586:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40258a:	9308      	str	r3, [sp, #32]
  40258c:	9412      	str	r4, [sp, #72]	; 0x48
  40258e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402592:	e6b3      	b.n	4022fc <_svfprintf_r+0x230>
  402594:	f89a 3000 	ldrb.w	r3, [sl]
  402598:	2201      	movs	r2, #1
  40259a:	212b      	movs	r1, #43	; 0x2b
  40259c:	e5ee      	b.n	40217c <_svfprintf_r+0xb0>
  40259e:	f04b 0b20 	orr.w	fp, fp, #32
  4025a2:	f89a 3000 	ldrb.w	r3, [sl]
  4025a6:	e5e9      	b.n	40217c <_svfprintf_r+0xb0>
  4025a8:	9311      	str	r3, [sp, #68]	; 0x44
  4025aa:	2a00      	cmp	r2, #0
  4025ac:	f040 8795 	bne.w	4034da <_svfprintf_r+0x140e>
  4025b0:	4b22      	ldr	r3, [pc, #136]	; (40263c <_svfprintf_r+0x570>)
  4025b2:	9318      	str	r3, [sp, #96]	; 0x60
  4025b4:	f01b 0f20 	tst.w	fp, #32
  4025b8:	f040 8111 	bne.w	4027de <_svfprintf_r+0x712>
  4025bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4025be:	f01b 0f10 	tst.w	fp, #16
  4025c2:	4613      	mov	r3, r2
  4025c4:	f040 83e1 	bne.w	402d8a <_svfprintf_r+0xcbe>
  4025c8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4025cc:	f000 83dd 	beq.w	402d8a <_svfprintf_r+0xcbe>
  4025d0:	3304      	adds	r3, #4
  4025d2:	8814      	ldrh	r4, [r2, #0]
  4025d4:	930f      	str	r3, [sp, #60]	; 0x3c
  4025d6:	2500      	movs	r5, #0
  4025d8:	f01b 0f01 	tst.w	fp, #1
  4025dc:	f000 810c 	beq.w	4027f8 <_svfprintf_r+0x72c>
  4025e0:	ea54 0305 	orrs.w	r3, r4, r5
  4025e4:	f000 8108 	beq.w	4027f8 <_svfprintf_r+0x72c>
  4025e8:	2330      	movs	r3, #48	; 0x30
  4025ea:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4025ee:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4025f2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4025f6:	f04b 0b02 	orr.w	fp, fp, #2
  4025fa:	2302      	movs	r3, #2
  4025fc:	e659      	b.n	4022b2 <_svfprintf_r+0x1e6>
  4025fe:	f89a 3000 	ldrb.w	r3, [sl]
  402602:	2900      	cmp	r1, #0
  402604:	f47f adba 	bne.w	40217c <_svfprintf_r+0xb0>
  402608:	2201      	movs	r2, #1
  40260a:	2120      	movs	r1, #32
  40260c:	e5b6      	b.n	40217c <_svfprintf_r+0xb0>
  40260e:	f04b 0b01 	orr.w	fp, fp, #1
  402612:	f89a 3000 	ldrb.w	r3, [sl]
  402616:	e5b1      	b.n	40217c <_svfprintf_r+0xb0>
  402618:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40261a:	6823      	ldr	r3, [r4, #0]
  40261c:	930d      	str	r3, [sp, #52]	; 0x34
  40261e:	4618      	mov	r0, r3
  402620:	2800      	cmp	r0, #0
  402622:	4623      	mov	r3, r4
  402624:	f103 0304 	add.w	r3, r3, #4
  402628:	f6ff ae0a 	blt.w	402240 <_svfprintf_r+0x174>
  40262c:	930f      	str	r3, [sp, #60]	; 0x3c
  40262e:	f89a 3000 	ldrb.w	r3, [sl]
  402632:	e5a3      	b.n	40217c <_svfprintf_r+0xb0>
  402634:	0040772c 	.word	0x0040772c
  402638:	0040773c 	.word	0x0040773c
  40263c:	0040770c 	.word	0x0040770c
  402640:	f04b 0b10 	orr.w	fp, fp, #16
  402644:	f01b 0f20 	tst.w	fp, #32
  402648:	9311      	str	r3, [sp, #68]	; 0x44
  40264a:	f43f ae23 	beq.w	402294 <_svfprintf_r+0x1c8>
  40264e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402650:	3507      	adds	r5, #7
  402652:	f025 0307 	bic.w	r3, r5, #7
  402656:	f103 0208 	add.w	r2, r3, #8
  40265a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40265e:	920f      	str	r2, [sp, #60]	; 0x3c
  402660:	2301      	movs	r3, #1
  402662:	e626      	b.n	4022b2 <_svfprintf_r+0x1e6>
  402664:	f89a 3000 	ldrb.w	r3, [sl]
  402668:	2b2a      	cmp	r3, #42	; 0x2a
  40266a:	f10a 0401 	add.w	r4, sl, #1
  40266e:	f000 8727 	beq.w	4034c0 <_svfprintf_r+0x13f4>
  402672:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402676:	2809      	cmp	r0, #9
  402678:	46a2      	mov	sl, r4
  40267a:	f200 86ad 	bhi.w	4033d8 <_svfprintf_r+0x130c>
  40267e:	2300      	movs	r3, #0
  402680:	461c      	mov	r4, r3
  402682:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402686:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40268a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40268e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402692:	2809      	cmp	r0, #9
  402694:	d9f5      	bls.n	402682 <_svfprintf_r+0x5b6>
  402696:	940a      	str	r4, [sp, #40]	; 0x28
  402698:	e572      	b.n	402180 <_svfprintf_r+0xb4>
  40269a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40269e:	f89a 3000 	ldrb.w	r3, [sl]
  4026a2:	e56b      	b.n	40217c <_svfprintf_r+0xb0>
  4026a4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4026a8:	f89a 3000 	ldrb.w	r3, [sl]
  4026ac:	e566      	b.n	40217c <_svfprintf_r+0xb0>
  4026ae:	f89a 3000 	ldrb.w	r3, [sl]
  4026b2:	2b6c      	cmp	r3, #108	; 0x6c
  4026b4:	bf03      	ittte	eq
  4026b6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4026ba:	f04b 0b20 	orreq.w	fp, fp, #32
  4026be:	f10a 0a01 	addeq.w	sl, sl, #1
  4026c2:	f04b 0b10 	orrne.w	fp, fp, #16
  4026c6:	e559      	b.n	40217c <_svfprintf_r+0xb0>
  4026c8:	2a00      	cmp	r2, #0
  4026ca:	f040 8711 	bne.w	4034f0 <_svfprintf_r+0x1424>
  4026ce:	f01b 0f20 	tst.w	fp, #32
  4026d2:	f040 84f9 	bne.w	4030c8 <_svfprintf_r+0xffc>
  4026d6:	f01b 0f10 	tst.w	fp, #16
  4026da:	f040 84ac 	bne.w	403036 <_svfprintf_r+0xf6a>
  4026de:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4026e2:	f000 84a8 	beq.w	403036 <_svfprintf_r+0xf6a>
  4026e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026e8:	6813      	ldr	r3, [r2, #0]
  4026ea:	3204      	adds	r2, #4
  4026ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4026ee:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4026f2:	801a      	strh	r2, [r3, #0]
  4026f4:	e511      	b.n	40211a <_svfprintf_r+0x4e>
  4026f6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4026f8:	4bb3      	ldr	r3, [pc, #716]	; (4029c8 <_svfprintf_r+0x8fc>)
  4026fa:	680c      	ldr	r4, [r1, #0]
  4026fc:	9318      	str	r3, [sp, #96]	; 0x60
  4026fe:	2230      	movs	r2, #48	; 0x30
  402700:	2378      	movs	r3, #120	; 0x78
  402702:	3104      	adds	r1, #4
  402704:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402708:	9311      	str	r3, [sp, #68]	; 0x44
  40270a:	f04b 0b02 	orr.w	fp, fp, #2
  40270e:	910f      	str	r1, [sp, #60]	; 0x3c
  402710:	2500      	movs	r5, #0
  402712:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402716:	2302      	movs	r3, #2
  402718:	e5cb      	b.n	4022b2 <_svfprintf_r+0x1e6>
  40271a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40271c:	9311      	str	r3, [sp, #68]	; 0x44
  40271e:	680a      	ldr	r2, [r1, #0]
  402720:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402724:	2300      	movs	r3, #0
  402726:	460a      	mov	r2, r1
  402728:	461f      	mov	r7, r3
  40272a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40272e:	3204      	adds	r2, #4
  402730:	2301      	movs	r3, #1
  402732:	9308      	str	r3, [sp, #32]
  402734:	f8cd b01c 	str.w	fp, [sp, #28]
  402738:	970a      	str	r7, [sp, #40]	; 0x28
  40273a:	9712      	str	r7, [sp, #72]	; 0x48
  40273c:	920f      	str	r2, [sp, #60]	; 0x3c
  40273e:	930e      	str	r3, [sp, #56]	; 0x38
  402740:	ae28      	add	r6, sp, #160	; 0xa0
  402742:	e5df      	b.n	402304 <_svfprintf_r+0x238>
  402744:	9311      	str	r3, [sp, #68]	; 0x44
  402746:	2a00      	cmp	r2, #0
  402748:	f040 86ea 	bne.w	403520 <_svfprintf_r+0x1454>
  40274c:	f01b 0f20 	tst.w	fp, #32
  402750:	d15d      	bne.n	40280e <_svfprintf_r+0x742>
  402752:	f01b 0f10 	tst.w	fp, #16
  402756:	f040 8308 	bne.w	402d6a <_svfprintf_r+0xc9e>
  40275a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40275e:	f000 8304 	beq.w	402d6a <_svfprintf_r+0xc9e>
  402762:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402764:	f9b1 4000 	ldrsh.w	r4, [r1]
  402768:	3104      	adds	r1, #4
  40276a:	17e5      	asrs	r5, r4, #31
  40276c:	4622      	mov	r2, r4
  40276e:	462b      	mov	r3, r5
  402770:	910f      	str	r1, [sp, #60]	; 0x3c
  402772:	2a00      	cmp	r2, #0
  402774:	f173 0300 	sbcs.w	r3, r3, #0
  402778:	db58      	blt.n	40282c <_svfprintf_r+0x760>
  40277a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40277c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402780:	1c4a      	adds	r2, r1, #1
  402782:	f04f 0301 	mov.w	r3, #1
  402786:	f47f ad9b 	bne.w	4022c0 <_svfprintf_r+0x1f4>
  40278a:	ea54 0205 	orrs.w	r2, r4, r5
  40278e:	f000 81df 	beq.w	402b50 <_svfprintf_r+0xa84>
  402792:	f8cd b01c 	str.w	fp, [sp, #28]
  402796:	2b01      	cmp	r3, #1
  402798:	f000 827b 	beq.w	402c92 <_svfprintf_r+0xbc6>
  40279c:	2b02      	cmp	r3, #2
  40279e:	f040 8206 	bne.w	402bae <_svfprintf_r+0xae2>
  4027a2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4027a4:	464e      	mov	r6, r9
  4027a6:	0923      	lsrs	r3, r4, #4
  4027a8:	f004 010f 	and.w	r1, r4, #15
  4027ac:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4027b0:	092a      	lsrs	r2, r5, #4
  4027b2:	461c      	mov	r4, r3
  4027b4:	4615      	mov	r5, r2
  4027b6:	5c43      	ldrb	r3, [r0, r1]
  4027b8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4027bc:	ea54 0305 	orrs.w	r3, r4, r5
  4027c0:	d1f1      	bne.n	4027a6 <_svfprintf_r+0x6da>
  4027c2:	eba9 0306 	sub.w	r3, r9, r6
  4027c6:	930e      	str	r3, [sp, #56]	; 0x38
  4027c8:	e590      	b.n	4022ec <_svfprintf_r+0x220>
  4027ca:	9311      	str	r3, [sp, #68]	; 0x44
  4027cc:	2a00      	cmp	r2, #0
  4027ce:	f040 86a3 	bne.w	403518 <_svfprintf_r+0x144c>
  4027d2:	4b7e      	ldr	r3, [pc, #504]	; (4029cc <_svfprintf_r+0x900>)
  4027d4:	9318      	str	r3, [sp, #96]	; 0x60
  4027d6:	f01b 0f20 	tst.w	fp, #32
  4027da:	f43f aeef 	beq.w	4025bc <_svfprintf_r+0x4f0>
  4027de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027e0:	3507      	adds	r5, #7
  4027e2:	f025 0307 	bic.w	r3, r5, #7
  4027e6:	f103 0208 	add.w	r2, r3, #8
  4027ea:	f01b 0f01 	tst.w	fp, #1
  4027ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4027f0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4027f4:	f47f aef4 	bne.w	4025e0 <_svfprintf_r+0x514>
  4027f8:	2302      	movs	r3, #2
  4027fa:	e55a      	b.n	4022b2 <_svfprintf_r+0x1e6>
  4027fc:	9311      	str	r3, [sp, #68]	; 0x44
  4027fe:	2a00      	cmp	r2, #0
  402800:	f040 8686 	bne.w	403510 <_svfprintf_r+0x1444>
  402804:	f04b 0b10 	orr.w	fp, fp, #16
  402808:	f01b 0f20 	tst.w	fp, #32
  40280c:	d0a1      	beq.n	402752 <_svfprintf_r+0x686>
  40280e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402810:	3507      	adds	r5, #7
  402812:	f025 0507 	bic.w	r5, r5, #7
  402816:	e9d5 2300 	ldrd	r2, r3, [r5]
  40281a:	2a00      	cmp	r2, #0
  40281c:	f105 0108 	add.w	r1, r5, #8
  402820:	461d      	mov	r5, r3
  402822:	f173 0300 	sbcs.w	r3, r3, #0
  402826:	910f      	str	r1, [sp, #60]	; 0x3c
  402828:	4614      	mov	r4, r2
  40282a:	daa6      	bge.n	40277a <_svfprintf_r+0x6ae>
  40282c:	272d      	movs	r7, #45	; 0x2d
  40282e:	4264      	negs	r4, r4
  402830:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402834:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402838:	2301      	movs	r3, #1
  40283a:	e53d      	b.n	4022b8 <_svfprintf_r+0x1ec>
  40283c:	9311      	str	r3, [sp, #68]	; 0x44
  40283e:	2a00      	cmp	r2, #0
  402840:	f040 8662 	bne.w	403508 <_svfprintf_r+0x143c>
  402844:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402846:	3507      	adds	r5, #7
  402848:	f025 0307 	bic.w	r3, r5, #7
  40284c:	f103 0208 	add.w	r2, r3, #8
  402850:	920f      	str	r2, [sp, #60]	; 0x3c
  402852:	681a      	ldr	r2, [r3, #0]
  402854:	9215      	str	r2, [sp, #84]	; 0x54
  402856:	685b      	ldr	r3, [r3, #4]
  402858:	9314      	str	r3, [sp, #80]	; 0x50
  40285a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40285c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40285e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402862:	4628      	mov	r0, r5
  402864:	4621      	mov	r1, r4
  402866:	f04f 32ff 	mov.w	r2, #4294967295
  40286a:	4b59      	ldr	r3, [pc, #356]	; (4029d0 <_svfprintf_r+0x904>)
  40286c:	f003 fefc 	bl	406668 <__aeabi_dcmpun>
  402870:	2800      	cmp	r0, #0
  402872:	f040 834a 	bne.w	402f0a <_svfprintf_r+0xe3e>
  402876:	4628      	mov	r0, r5
  402878:	4621      	mov	r1, r4
  40287a:	f04f 32ff 	mov.w	r2, #4294967295
  40287e:	4b54      	ldr	r3, [pc, #336]	; (4029d0 <_svfprintf_r+0x904>)
  402880:	f003 fed4 	bl	40662c <__aeabi_dcmple>
  402884:	2800      	cmp	r0, #0
  402886:	f040 8340 	bne.w	402f0a <_svfprintf_r+0xe3e>
  40288a:	a815      	add	r0, sp, #84	; 0x54
  40288c:	c80d      	ldmia	r0, {r0, r2, r3}
  40288e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402890:	f003 fec2 	bl	406618 <__aeabi_dcmplt>
  402894:	2800      	cmp	r0, #0
  402896:	f040 8530 	bne.w	4032fa <_svfprintf_r+0x122e>
  40289a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40289e:	4e4d      	ldr	r6, [pc, #308]	; (4029d4 <_svfprintf_r+0x908>)
  4028a0:	4b4d      	ldr	r3, [pc, #308]	; (4029d8 <_svfprintf_r+0x90c>)
  4028a2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4028a6:	9007      	str	r0, [sp, #28]
  4028a8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4028aa:	2203      	movs	r2, #3
  4028ac:	2100      	movs	r1, #0
  4028ae:	9208      	str	r2, [sp, #32]
  4028b0:	910a      	str	r1, [sp, #40]	; 0x28
  4028b2:	2847      	cmp	r0, #71	; 0x47
  4028b4:	bfd8      	it	le
  4028b6:	461e      	movle	r6, r3
  4028b8:	920e      	str	r2, [sp, #56]	; 0x38
  4028ba:	9112      	str	r1, [sp, #72]	; 0x48
  4028bc:	e51e      	b.n	4022fc <_svfprintf_r+0x230>
  4028be:	f04b 0b08 	orr.w	fp, fp, #8
  4028c2:	f89a 3000 	ldrb.w	r3, [sl]
  4028c6:	e459      	b.n	40217c <_svfprintf_r+0xb0>
  4028c8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028cc:	2300      	movs	r3, #0
  4028ce:	461c      	mov	r4, r3
  4028d0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4028d4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4028d8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4028dc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4028e0:	2809      	cmp	r0, #9
  4028e2:	d9f5      	bls.n	4028d0 <_svfprintf_r+0x804>
  4028e4:	940d      	str	r4, [sp, #52]	; 0x34
  4028e6:	e44b      	b.n	402180 <_svfprintf_r+0xb4>
  4028e8:	f04b 0b10 	orr.w	fp, fp, #16
  4028ec:	9311      	str	r3, [sp, #68]	; 0x44
  4028ee:	f01b 0320 	ands.w	r3, fp, #32
  4028f2:	f43f ae1d 	beq.w	402530 <_svfprintf_r+0x464>
  4028f6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4028f8:	3507      	adds	r5, #7
  4028fa:	f025 0307 	bic.w	r3, r5, #7
  4028fe:	f103 0208 	add.w	r2, r3, #8
  402902:	e9d3 4500 	ldrd	r4, r5, [r3]
  402906:	920f      	str	r2, [sp, #60]	; 0x3c
  402908:	2300      	movs	r3, #0
  40290a:	e4d2      	b.n	4022b2 <_svfprintf_r+0x1e6>
  40290c:	9311      	str	r3, [sp, #68]	; 0x44
  40290e:	2a00      	cmp	r2, #0
  402910:	f040 85e7 	bne.w	4034e2 <_svfprintf_r+0x1416>
  402914:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402916:	2a00      	cmp	r2, #0
  402918:	f43f aca3 	beq.w	402262 <_svfprintf_r+0x196>
  40291c:	2300      	movs	r3, #0
  40291e:	2101      	movs	r1, #1
  402920:	461f      	mov	r7, r3
  402922:	9108      	str	r1, [sp, #32]
  402924:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402928:	f8cd b01c 	str.w	fp, [sp, #28]
  40292c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402930:	930a      	str	r3, [sp, #40]	; 0x28
  402932:	9312      	str	r3, [sp, #72]	; 0x48
  402934:	910e      	str	r1, [sp, #56]	; 0x38
  402936:	ae28      	add	r6, sp, #160	; 0xa0
  402938:	e4e4      	b.n	402304 <_svfprintf_r+0x238>
  40293a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40293c:	e534      	b.n	4023a8 <_svfprintf_r+0x2dc>
  40293e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402940:	2b65      	cmp	r3, #101	; 0x65
  402942:	f340 80a7 	ble.w	402a94 <_svfprintf_r+0x9c8>
  402946:	a815      	add	r0, sp, #84	; 0x54
  402948:	c80d      	ldmia	r0, {r0, r2, r3}
  40294a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40294c:	f003 fe5a 	bl	406604 <__aeabi_dcmpeq>
  402950:	2800      	cmp	r0, #0
  402952:	f000 8150 	beq.w	402bf6 <_svfprintf_r+0xb2a>
  402956:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402958:	4a20      	ldr	r2, [pc, #128]	; (4029dc <_svfprintf_r+0x910>)
  40295a:	f8c8 2000 	str.w	r2, [r8]
  40295e:	3301      	adds	r3, #1
  402960:	3401      	adds	r4, #1
  402962:	2201      	movs	r2, #1
  402964:	2b07      	cmp	r3, #7
  402966:	9427      	str	r4, [sp, #156]	; 0x9c
  402968:	9326      	str	r3, [sp, #152]	; 0x98
  40296a:	f8c8 2004 	str.w	r2, [r8, #4]
  40296e:	f300 836a 	bgt.w	403046 <_svfprintf_r+0xf7a>
  402972:	f108 0808 	add.w	r8, r8, #8
  402976:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402978:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40297a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40297c:	4293      	cmp	r3, r2
  40297e:	db03      	blt.n	402988 <_svfprintf_r+0x8bc>
  402980:	9b07      	ldr	r3, [sp, #28]
  402982:	07dd      	lsls	r5, r3, #31
  402984:	f57f ad82 	bpl.w	40248c <_svfprintf_r+0x3c0>
  402988:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40298a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40298c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40298e:	f8c8 2000 	str.w	r2, [r8]
  402992:	3301      	adds	r3, #1
  402994:	440c      	add	r4, r1
  402996:	2b07      	cmp	r3, #7
  402998:	f8c8 1004 	str.w	r1, [r8, #4]
  40299c:	9427      	str	r4, [sp, #156]	; 0x9c
  40299e:	9326      	str	r3, [sp, #152]	; 0x98
  4029a0:	f300 839e 	bgt.w	4030e0 <_svfprintf_r+0x1014>
  4029a4:	f108 0808 	add.w	r8, r8, #8
  4029a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4029aa:	1e5e      	subs	r6, r3, #1
  4029ac:	2e00      	cmp	r6, #0
  4029ae:	f77f ad6d 	ble.w	40248c <_svfprintf_r+0x3c0>
  4029b2:	2e10      	cmp	r6, #16
  4029b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029b6:	4d0a      	ldr	r5, [pc, #40]	; (4029e0 <_svfprintf_r+0x914>)
  4029b8:	f340 81f5 	ble.w	402da6 <_svfprintf_r+0xcda>
  4029bc:	4622      	mov	r2, r4
  4029be:	2710      	movs	r7, #16
  4029c0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4029c4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4029c6:	e013      	b.n	4029f0 <_svfprintf_r+0x924>
  4029c8:	0040770c 	.word	0x0040770c
  4029cc:	004076f8 	.word	0x004076f8
  4029d0:	7fefffff 	.word	0x7fefffff
  4029d4:	004076ec 	.word	0x004076ec
  4029d8:	004076e8 	.word	0x004076e8
  4029dc:	00407728 	.word	0x00407728
  4029e0:	0040773c 	.word	0x0040773c
  4029e4:	f108 0808 	add.w	r8, r8, #8
  4029e8:	3e10      	subs	r6, #16
  4029ea:	2e10      	cmp	r6, #16
  4029ec:	f340 81da 	ble.w	402da4 <_svfprintf_r+0xcd8>
  4029f0:	3301      	adds	r3, #1
  4029f2:	3210      	adds	r2, #16
  4029f4:	2b07      	cmp	r3, #7
  4029f6:	9227      	str	r2, [sp, #156]	; 0x9c
  4029f8:	9326      	str	r3, [sp, #152]	; 0x98
  4029fa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4029fe:	ddf1      	ble.n	4029e4 <_svfprintf_r+0x918>
  402a00:	aa25      	add	r2, sp, #148	; 0x94
  402a02:	4621      	mov	r1, r4
  402a04:	4658      	mov	r0, fp
  402a06:	f002 fd69 	bl	4054dc <__ssprint_r>
  402a0a:	2800      	cmp	r0, #0
  402a0c:	f47f ac30 	bne.w	402270 <_svfprintf_r+0x1a4>
  402a10:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a14:	46c8      	mov	r8, r9
  402a16:	e7e7      	b.n	4029e8 <_svfprintf_r+0x91c>
  402a18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402a1a:	9a08      	ldr	r2, [sp, #32]
  402a1c:	1a9f      	subs	r7, r3, r2
  402a1e:	2f00      	cmp	r7, #0
  402a20:	f77f ace5 	ble.w	4023ee <_svfprintf_r+0x322>
  402a24:	2f10      	cmp	r7, #16
  402a26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a28:	4db6      	ldr	r5, [pc, #728]	; (402d04 <_svfprintf_r+0xc38>)
  402a2a:	dd27      	ble.n	402a7c <_svfprintf_r+0x9b0>
  402a2c:	4642      	mov	r2, r8
  402a2e:	4621      	mov	r1, r4
  402a30:	46b0      	mov	r8, r6
  402a32:	f04f 0b10 	mov.w	fp, #16
  402a36:	462e      	mov	r6, r5
  402a38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a3a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402a3c:	e004      	b.n	402a48 <_svfprintf_r+0x97c>
  402a3e:	3f10      	subs	r7, #16
  402a40:	2f10      	cmp	r7, #16
  402a42:	f102 0208 	add.w	r2, r2, #8
  402a46:	dd15      	ble.n	402a74 <_svfprintf_r+0x9a8>
  402a48:	3301      	adds	r3, #1
  402a4a:	3110      	adds	r1, #16
  402a4c:	2b07      	cmp	r3, #7
  402a4e:	9127      	str	r1, [sp, #156]	; 0x9c
  402a50:	9326      	str	r3, [sp, #152]	; 0x98
  402a52:	e882 0840 	stmia.w	r2, {r6, fp}
  402a56:	ddf2      	ble.n	402a3e <_svfprintf_r+0x972>
  402a58:	aa25      	add	r2, sp, #148	; 0x94
  402a5a:	4629      	mov	r1, r5
  402a5c:	4620      	mov	r0, r4
  402a5e:	f002 fd3d 	bl	4054dc <__ssprint_r>
  402a62:	2800      	cmp	r0, #0
  402a64:	f47f ac04 	bne.w	402270 <_svfprintf_r+0x1a4>
  402a68:	3f10      	subs	r7, #16
  402a6a:	2f10      	cmp	r7, #16
  402a6c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402a6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a70:	464a      	mov	r2, r9
  402a72:	dce9      	bgt.n	402a48 <_svfprintf_r+0x97c>
  402a74:	4635      	mov	r5, r6
  402a76:	460c      	mov	r4, r1
  402a78:	4646      	mov	r6, r8
  402a7a:	4690      	mov	r8, r2
  402a7c:	3301      	adds	r3, #1
  402a7e:	443c      	add	r4, r7
  402a80:	2b07      	cmp	r3, #7
  402a82:	9427      	str	r4, [sp, #156]	; 0x9c
  402a84:	9326      	str	r3, [sp, #152]	; 0x98
  402a86:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a8a:	f300 8232 	bgt.w	402ef2 <_svfprintf_r+0xe26>
  402a8e:	f108 0808 	add.w	r8, r8, #8
  402a92:	e4ac      	b.n	4023ee <_svfprintf_r+0x322>
  402a94:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a96:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a98:	2b01      	cmp	r3, #1
  402a9a:	f340 81fe 	ble.w	402e9a <_svfprintf_r+0xdce>
  402a9e:	3701      	adds	r7, #1
  402aa0:	3401      	adds	r4, #1
  402aa2:	2301      	movs	r3, #1
  402aa4:	2f07      	cmp	r7, #7
  402aa6:	9427      	str	r4, [sp, #156]	; 0x9c
  402aa8:	9726      	str	r7, [sp, #152]	; 0x98
  402aaa:	f8c8 6000 	str.w	r6, [r8]
  402aae:	f8c8 3004 	str.w	r3, [r8, #4]
  402ab2:	f300 8203 	bgt.w	402ebc <_svfprintf_r+0xdf0>
  402ab6:	f108 0808 	add.w	r8, r8, #8
  402aba:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402abc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402abe:	f8c8 3000 	str.w	r3, [r8]
  402ac2:	3701      	adds	r7, #1
  402ac4:	4414      	add	r4, r2
  402ac6:	2f07      	cmp	r7, #7
  402ac8:	9427      	str	r4, [sp, #156]	; 0x9c
  402aca:	9726      	str	r7, [sp, #152]	; 0x98
  402acc:	f8c8 2004 	str.w	r2, [r8, #4]
  402ad0:	f300 8200 	bgt.w	402ed4 <_svfprintf_r+0xe08>
  402ad4:	f108 0808 	add.w	r8, r8, #8
  402ad8:	a815      	add	r0, sp, #84	; 0x54
  402ada:	c80d      	ldmia	r0, {r0, r2, r3}
  402adc:	9914      	ldr	r1, [sp, #80]	; 0x50
  402ade:	f003 fd91 	bl	406604 <__aeabi_dcmpeq>
  402ae2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ae4:	2800      	cmp	r0, #0
  402ae6:	f040 8101 	bne.w	402cec <_svfprintf_r+0xc20>
  402aea:	3b01      	subs	r3, #1
  402aec:	3701      	adds	r7, #1
  402aee:	3601      	adds	r6, #1
  402af0:	441c      	add	r4, r3
  402af2:	2f07      	cmp	r7, #7
  402af4:	9726      	str	r7, [sp, #152]	; 0x98
  402af6:	9427      	str	r4, [sp, #156]	; 0x9c
  402af8:	f8c8 6000 	str.w	r6, [r8]
  402afc:	f8c8 3004 	str.w	r3, [r8, #4]
  402b00:	f300 8127 	bgt.w	402d52 <_svfprintf_r+0xc86>
  402b04:	f108 0808 	add.w	r8, r8, #8
  402b08:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402b0a:	f8c8 2004 	str.w	r2, [r8, #4]
  402b0e:	3701      	adds	r7, #1
  402b10:	4414      	add	r4, r2
  402b12:	ab21      	add	r3, sp, #132	; 0x84
  402b14:	2f07      	cmp	r7, #7
  402b16:	9427      	str	r4, [sp, #156]	; 0x9c
  402b18:	9726      	str	r7, [sp, #152]	; 0x98
  402b1a:	f8c8 3000 	str.w	r3, [r8]
  402b1e:	f77f acb3 	ble.w	402488 <_svfprintf_r+0x3bc>
  402b22:	aa25      	add	r2, sp, #148	; 0x94
  402b24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b26:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b28:	f002 fcd8 	bl	4054dc <__ssprint_r>
  402b2c:	2800      	cmp	r0, #0
  402b2e:	f47f ab9f 	bne.w	402270 <_svfprintf_r+0x1a4>
  402b32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b34:	46c8      	mov	r8, r9
  402b36:	e4a9      	b.n	40248c <_svfprintf_r+0x3c0>
  402b38:	aa25      	add	r2, sp, #148	; 0x94
  402b3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b3c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b3e:	f002 fccd 	bl	4054dc <__ssprint_r>
  402b42:	2800      	cmp	r0, #0
  402b44:	f43f aceb 	beq.w	40251e <_svfprintf_r+0x452>
  402b48:	f7ff bb92 	b.w	402270 <_svfprintf_r+0x1a4>
  402b4c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402b50:	2b01      	cmp	r3, #1
  402b52:	f000 8134 	beq.w	402dbe <_svfprintf_r+0xcf2>
  402b56:	2b02      	cmp	r3, #2
  402b58:	d125      	bne.n	402ba6 <_svfprintf_r+0xada>
  402b5a:	f8cd b01c 	str.w	fp, [sp, #28]
  402b5e:	2400      	movs	r4, #0
  402b60:	2500      	movs	r5, #0
  402b62:	e61e      	b.n	4027a2 <_svfprintf_r+0x6d6>
  402b64:	aa25      	add	r2, sp, #148	; 0x94
  402b66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b68:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b6a:	f002 fcb7 	bl	4054dc <__ssprint_r>
  402b6e:	2800      	cmp	r0, #0
  402b70:	f47f ab7e 	bne.w	402270 <_svfprintf_r+0x1a4>
  402b74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b76:	46c8      	mov	r8, r9
  402b78:	e475      	b.n	402466 <_svfprintf_r+0x39a>
  402b7a:	aa25      	add	r2, sp, #148	; 0x94
  402b7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b80:	f002 fcac 	bl	4054dc <__ssprint_r>
  402b84:	2800      	cmp	r0, #0
  402b86:	f47f ab73 	bne.w	402270 <_svfprintf_r+0x1a4>
  402b8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b8c:	46c8      	mov	r8, r9
  402b8e:	e41b      	b.n	4023c8 <_svfprintf_r+0x2fc>
  402b90:	aa25      	add	r2, sp, #148	; 0x94
  402b92:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b94:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b96:	f002 fca1 	bl	4054dc <__ssprint_r>
  402b9a:	2800      	cmp	r0, #0
  402b9c:	f47f ab68 	bne.w	402270 <_svfprintf_r+0x1a4>
  402ba0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ba2:	46c8      	mov	r8, r9
  402ba4:	e420      	b.n	4023e8 <_svfprintf_r+0x31c>
  402ba6:	f8cd b01c 	str.w	fp, [sp, #28]
  402baa:	2400      	movs	r4, #0
  402bac:	2500      	movs	r5, #0
  402bae:	4649      	mov	r1, r9
  402bb0:	e000      	b.n	402bb4 <_svfprintf_r+0xae8>
  402bb2:	4631      	mov	r1, r6
  402bb4:	08e2      	lsrs	r2, r4, #3
  402bb6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402bba:	08e8      	lsrs	r0, r5, #3
  402bbc:	f004 0307 	and.w	r3, r4, #7
  402bc0:	4605      	mov	r5, r0
  402bc2:	4614      	mov	r4, r2
  402bc4:	3330      	adds	r3, #48	; 0x30
  402bc6:	ea54 0205 	orrs.w	r2, r4, r5
  402bca:	f801 3c01 	strb.w	r3, [r1, #-1]
  402bce:	f101 36ff 	add.w	r6, r1, #4294967295
  402bd2:	d1ee      	bne.n	402bb2 <_svfprintf_r+0xae6>
  402bd4:	9a07      	ldr	r2, [sp, #28]
  402bd6:	07d2      	lsls	r2, r2, #31
  402bd8:	f57f adf3 	bpl.w	4027c2 <_svfprintf_r+0x6f6>
  402bdc:	2b30      	cmp	r3, #48	; 0x30
  402bde:	f43f adf0 	beq.w	4027c2 <_svfprintf_r+0x6f6>
  402be2:	3902      	subs	r1, #2
  402be4:	2330      	movs	r3, #48	; 0x30
  402be6:	f806 3c01 	strb.w	r3, [r6, #-1]
  402bea:	eba9 0301 	sub.w	r3, r9, r1
  402bee:	930e      	str	r3, [sp, #56]	; 0x38
  402bf0:	460e      	mov	r6, r1
  402bf2:	f7ff bb7b 	b.w	4022ec <_svfprintf_r+0x220>
  402bf6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402bf8:	2900      	cmp	r1, #0
  402bfa:	f340 822e 	ble.w	40305a <_svfprintf_r+0xf8e>
  402bfe:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c02:	4293      	cmp	r3, r2
  402c04:	bfa8      	it	ge
  402c06:	4613      	movge	r3, r2
  402c08:	2b00      	cmp	r3, #0
  402c0a:	461f      	mov	r7, r3
  402c0c:	dd0d      	ble.n	402c2a <_svfprintf_r+0xb5e>
  402c0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c10:	f8c8 6000 	str.w	r6, [r8]
  402c14:	3301      	adds	r3, #1
  402c16:	443c      	add	r4, r7
  402c18:	2b07      	cmp	r3, #7
  402c1a:	9427      	str	r4, [sp, #156]	; 0x9c
  402c1c:	f8c8 7004 	str.w	r7, [r8, #4]
  402c20:	9326      	str	r3, [sp, #152]	; 0x98
  402c22:	f300 831f 	bgt.w	403264 <_svfprintf_r+0x1198>
  402c26:	f108 0808 	add.w	r8, r8, #8
  402c2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c2c:	2f00      	cmp	r7, #0
  402c2e:	bfa8      	it	ge
  402c30:	1bdb      	subge	r3, r3, r7
  402c32:	2b00      	cmp	r3, #0
  402c34:	461f      	mov	r7, r3
  402c36:	f340 80d6 	ble.w	402de6 <_svfprintf_r+0xd1a>
  402c3a:	2f10      	cmp	r7, #16
  402c3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c3e:	4d31      	ldr	r5, [pc, #196]	; (402d04 <_svfprintf_r+0xc38>)
  402c40:	f340 81ed 	ble.w	40301e <_svfprintf_r+0xf52>
  402c44:	4642      	mov	r2, r8
  402c46:	4621      	mov	r1, r4
  402c48:	46b0      	mov	r8, r6
  402c4a:	f04f 0b10 	mov.w	fp, #16
  402c4e:	462e      	mov	r6, r5
  402c50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c52:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c54:	e004      	b.n	402c60 <_svfprintf_r+0xb94>
  402c56:	3208      	adds	r2, #8
  402c58:	3f10      	subs	r7, #16
  402c5a:	2f10      	cmp	r7, #16
  402c5c:	f340 81db 	ble.w	403016 <_svfprintf_r+0xf4a>
  402c60:	3301      	adds	r3, #1
  402c62:	3110      	adds	r1, #16
  402c64:	2b07      	cmp	r3, #7
  402c66:	9127      	str	r1, [sp, #156]	; 0x9c
  402c68:	9326      	str	r3, [sp, #152]	; 0x98
  402c6a:	e882 0840 	stmia.w	r2, {r6, fp}
  402c6e:	ddf2      	ble.n	402c56 <_svfprintf_r+0xb8a>
  402c70:	aa25      	add	r2, sp, #148	; 0x94
  402c72:	4629      	mov	r1, r5
  402c74:	4620      	mov	r0, r4
  402c76:	f002 fc31 	bl	4054dc <__ssprint_r>
  402c7a:	2800      	cmp	r0, #0
  402c7c:	f47f aaf8 	bne.w	402270 <_svfprintf_r+0x1a4>
  402c80:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c82:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c84:	464a      	mov	r2, r9
  402c86:	e7e7      	b.n	402c58 <_svfprintf_r+0xb8c>
  402c88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c8a:	930e      	str	r3, [sp, #56]	; 0x38
  402c8c:	464e      	mov	r6, r9
  402c8e:	f7ff bb2d 	b.w	4022ec <_svfprintf_r+0x220>
  402c92:	2d00      	cmp	r5, #0
  402c94:	bf08      	it	eq
  402c96:	2c0a      	cmpeq	r4, #10
  402c98:	f0c0 808f 	bcc.w	402dba <_svfprintf_r+0xcee>
  402c9c:	464e      	mov	r6, r9
  402c9e:	4620      	mov	r0, r4
  402ca0:	4629      	mov	r1, r5
  402ca2:	220a      	movs	r2, #10
  402ca4:	2300      	movs	r3, #0
  402ca6:	f003 fd1d 	bl	4066e4 <__aeabi_uldivmod>
  402caa:	3230      	adds	r2, #48	; 0x30
  402cac:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402cb0:	4620      	mov	r0, r4
  402cb2:	4629      	mov	r1, r5
  402cb4:	2300      	movs	r3, #0
  402cb6:	220a      	movs	r2, #10
  402cb8:	f003 fd14 	bl	4066e4 <__aeabi_uldivmod>
  402cbc:	4604      	mov	r4, r0
  402cbe:	460d      	mov	r5, r1
  402cc0:	ea54 0305 	orrs.w	r3, r4, r5
  402cc4:	d1eb      	bne.n	402c9e <_svfprintf_r+0xbd2>
  402cc6:	eba9 0306 	sub.w	r3, r9, r6
  402cca:	930e      	str	r3, [sp, #56]	; 0x38
  402ccc:	f7ff bb0e 	b.w	4022ec <_svfprintf_r+0x220>
  402cd0:	aa25      	add	r2, sp, #148	; 0x94
  402cd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cd4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cd6:	f002 fc01 	bl	4054dc <__ssprint_r>
  402cda:	2800      	cmp	r0, #0
  402cdc:	f47f aac8 	bne.w	402270 <_svfprintf_r+0x1a4>
  402ce0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ce4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ce6:	46c8      	mov	r8, r9
  402ce8:	f7ff bb5e 	b.w	4023a8 <_svfprintf_r+0x2dc>
  402cec:	1e5e      	subs	r6, r3, #1
  402cee:	2e00      	cmp	r6, #0
  402cf0:	f77f af0a 	ble.w	402b08 <_svfprintf_r+0xa3c>
  402cf4:	2e10      	cmp	r6, #16
  402cf6:	4d03      	ldr	r5, [pc, #12]	; (402d04 <_svfprintf_r+0xc38>)
  402cf8:	dd22      	ble.n	402d40 <_svfprintf_r+0xc74>
  402cfa:	4622      	mov	r2, r4
  402cfc:	f04f 0b10 	mov.w	fp, #16
  402d00:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d02:	e006      	b.n	402d12 <_svfprintf_r+0xc46>
  402d04:	0040773c 	.word	0x0040773c
  402d08:	3e10      	subs	r6, #16
  402d0a:	2e10      	cmp	r6, #16
  402d0c:	f108 0808 	add.w	r8, r8, #8
  402d10:	dd15      	ble.n	402d3e <_svfprintf_r+0xc72>
  402d12:	3701      	adds	r7, #1
  402d14:	3210      	adds	r2, #16
  402d16:	2f07      	cmp	r7, #7
  402d18:	9227      	str	r2, [sp, #156]	; 0x9c
  402d1a:	9726      	str	r7, [sp, #152]	; 0x98
  402d1c:	e888 0820 	stmia.w	r8, {r5, fp}
  402d20:	ddf2      	ble.n	402d08 <_svfprintf_r+0xc3c>
  402d22:	aa25      	add	r2, sp, #148	; 0x94
  402d24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d26:	4620      	mov	r0, r4
  402d28:	f002 fbd8 	bl	4054dc <__ssprint_r>
  402d2c:	2800      	cmp	r0, #0
  402d2e:	f47f aa9f 	bne.w	402270 <_svfprintf_r+0x1a4>
  402d32:	3e10      	subs	r6, #16
  402d34:	2e10      	cmp	r6, #16
  402d36:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d38:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d3a:	46c8      	mov	r8, r9
  402d3c:	dce9      	bgt.n	402d12 <_svfprintf_r+0xc46>
  402d3e:	4614      	mov	r4, r2
  402d40:	3701      	adds	r7, #1
  402d42:	4434      	add	r4, r6
  402d44:	2f07      	cmp	r7, #7
  402d46:	9427      	str	r4, [sp, #156]	; 0x9c
  402d48:	9726      	str	r7, [sp, #152]	; 0x98
  402d4a:	e888 0060 	stmia.w	r8, {r5, r6}
  402d4e:	f77f aed9 	ble.w	402b04 <_svfprintf_r+0xa38>
  402d52:	aa25      	add	r2, sp, #148	; 0x94
  402d54:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d56:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d58:	f002 fbc0 	bl	4054dc <__ssprint_r>
  402d5c:	2800      	cmp	r0, #0
  402d5e:	f47f aa87 	bne.w	402270 <_svfprintf_r+0x1a4>
  402d62:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d64:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d66:	46c8      	mov	r8, r9
  402d68:	e6ce      	b.n	402b08 <_svfprintf_r+0xa3c>
  402d6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d6c:	6814      	ldr	r4, [r2, #0]
  402d6e:	4613      	mov	r3, r2
  402d70:	3304      	adds	r3, #4
  402d72:	17e5      	asrs	r5, r4, #31
  402d74:	930f      	str	r3, [sp, #60]	; 0x3c
  402d76:	4622      	mov	r2, r4
  402d78:	462b      	mov	r3, r5
  402d7a:	e4fa      	b.n	402772 <_svfprintf_r+0x6a6>
  402d7c:	3204      	adds	r2, #4
  402d7e:	681c      	ldr	r4, [r3, #0]
  402d80:	920f      	str	r2, [sp, #60]	; 0x3c
  402d82:	2301      	movs	r3, #1
  402d84:	2500      	movs	r5, #0
  402d86:	f7ff ba94 	b.w	4022b2 <_svfprintf_r+0x1e6>
  402d8a:	681c      	ldr	r4, [r3, #0]
  402d8c:	3304      	adds	r3, #4
  402d8e:	930f      	str	r3, [sp, #60]	; 0x3c
  402d90:	2500      	movs	r5, #0
  402d92:	e421      	b.n	4025d8 <_svfprintf_r+0x50c>
  402d94:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402d96:	460a      	mov	r2, r1
  402d98:	3204      	adds	r2, #4
  402d9a:	680c      	ldr	r4, [r1, #0]
  402d9c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d9e:	2500      	movs	r5, #0
  402da0:	f7ff ba87 	b.w	4022b2 <_svfprintf_r+0x1e6>
  402da4:	4614      	mov	r4, r2
  402da6:	3301      	adds	r3, #1
  402da8:	4434      	add	r4, r6
  402daa:	2b07      	cmp	r3, #7
  402dac:	9427      	str	r4, [sp, #156]	; 0x9c
  402dae:	9326      	str	r3, [sp, #152]	; 0x98
  402db0:	e888 0060 	stmia.w	r8, {r5, r6}
  402db4:	f77f ab68 	ble.w	402488 <_svfprintf_r+0x3bc>
  402db8:	e6b3      	b.n	402b22 <_svfprintf_r+0xa56>
  402dba:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402dbe:	f8cd b01c 	str.w	fp, [sp, #28]
  402dc2:	ae42      	add	r6, sp, #264	; 0x108
  402dc4:	3430      	adds	r4, #48	; 0x30
  402dc6:	2301      	movs	r3, #1
  402dc8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402dcc:	930e      	str	r3, [sp, #56]	; 0x38
  402dce:	f7ff ba8d 	b.w	4022ec <_svfprintf_r+0x220>
  402dd2:	aa25      	add	r2, sp, #148	; 0x94
  402dd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dd6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402dd8:	f002 fb80 	bl	4054dc <__ssprint_r>
  402ddc:	2800      	cmp	r0, #0
  402dde:	f47f aa47 	bne.w	402270 <_svfprintf_r+0x1a4>
  402de2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402de4:	46c8      	mov	r8, r9
  402de6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402de8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dea:	429a      	cmp	r2, r3
  402dec:	db44      	blt.n	402e78 <_svfprintf_r+0xdac>
  402dee:	9b07      	ldr	r3, [sp, #28]
  402df0:	07d9      	lsls	r1, r3, #31
  402df2:	d441      	bmi.n	402e78 <_svfprintf_r+0xdac>
  402df4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402df6:	9812      	ldr	r0, [sp, #72]	; 0x48
  402df8:	1a9a      	subs	r2, r3, r2
  402dfa:	1a1d      	subs	r5, r3, r0
  402dfc:	4295      	cmp	r5, r2
  402dfe:	bfa8      	it	ge
  402e00:	4615      	movge	r5, r2
  402e02:	2d00      	cmp	r5, #0
  402e04:	dd0e      	ble.n	402e24 <_svfprintf_r+0xd58>
  402e06:	9926      	ldr	r1, [sp, #152]	; 0x98
  402e08:	f8c8 5004 	str.w	r5, [r8, #4]
  402e0c:	3101      	adds	r1, #1
  402e0e:	4406      	add	r6, r0
  402e10:	442c      	add	r4, r5
  402e12:	2907      	cmp	r1, #7
  402e14:	f8c8 6000 	str.w	r6, [r8]
  402e18:	9427      	str	r4, [sp, #156]	; 0x9c
  402e1a:	9126      	str	r1, [sp, #152]	; 0x98
  402e1c:	f300 823b 	bgt.w	403296 <_svfprintf_r+0x11ca>
  402e20:	f108 0808 	add.w	r8, r8, #8
  402e24:	2d00      	cmp	r5, #0
  402e26:	bfac      	ite	ge
  402e28:	1b56      	subge	r6, r2, r5
  402e2a:	4616      	movlt	r6, r2
  402e2c:	2e00      	cmp	r6, #0
  402e2e:	f77f ab2d 	ble.w	40248c <_svfprintf_r+0x3c0>
  402e32:	2e10      	cmp	r6, #16
  402e34:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e36:	4db0      	ldr	r5, [pc, #704]	; (4030f8 <_svfprintf_r+0x102c>)
  402e38:	ddb5      	ble.n	402da6 <_svfprintf_r+0xcda>
  402e3a:	4622      	mov	r2, r4
  402e3c:	2710      	movs	r7, #16
  402e3e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402e42:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402e44:	e004      	b.n	402e50 <_svfprintf_r+0xd84>
  402e46:	f108 0808 	add.w	r8, r8, #8
  402e4a:	3e10      	subs	r6, #16
  402e4c:	2e10      	cmp	r6, #16
  402e4e:	dda9      	ble.n	402da4 <_svfprintf_r+0xcd8>
  402e50:	3301      	adds	r3, #1
  402e52:	3210      	adds	r2, #16
  402e54:	2b07      	cmp	r3, #7
  402e56:	9227      	str	r2, [sp, #156]	; 0x9c
  402e58:	9326      	str	r3, [sp, #152]	; 0x98
  402e5a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e5e:	ddf2      	ble.n	402e46 <_svfprintf_r+0xd7a>
  402e60:	aa25      	add	r2, sp, #148	; 0x94
  402e62:	4621      	mov	r1, r4
  402e64:	4658      	mov	r0, fp
  402e66:	f002 fb39 	bl	4054dc <__ssprint_r>
  402e6a:	2800      	cmp	r0, #0
  402e6c:	f47f aa00 	bne.w	402270 <_svfprintf_r+0x1a4>
  402e70:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e72:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e74:	46c8      	mov	r8, r9
  402e76:	e7e8      	b.n	402e4a <_svfprintf_r+0xd7e>
  402e78:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e7a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402e7c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402e7e:	f8c8 1000 	str.w	r1, [r8]
  402e82:	3301      	adds	r3, #1
  402e84:	4404      	add	r4, r0
  402e86:	2b07      	cmp	r3, #7
  402e88:	9427      	str	r4, [sp, #156]	; 0x9c
  402e8a:	f8c8 0004 	str.w	r0, [r8, #4]
  402e8e:	9326      	str	r3, [sp, #152]	; 0x98
  402e90:	f300 81f5 	bgt.w	40327e <_svfprintf_r+0x11b2>
  402e94:	f108 0808 	add.w	r8, r8, #8
  402e98:	e7ac      	b.n	402df4 <_svfprintf_r+0xd28>
  402e9a:	9b07      	ldr	r3, [sp, #28]
  402e9c:	07da      	lsls	r2, r3, #31
  402e9e:	f53f adfe 	bmi.w	402a9e <_svfprintf_r+0x9d2>
  402ea2:	3701      	adds	r7, #1
  402ea4:	3401      	adds	r4, #1
  402ea6:	2301      	movs	r3, #1
  402ea8:	2f07      	cmp	r7, #7
  402eaa:	9427      	str	r4, [sp, #156]	; 0x9c
  402eac:	9726      	str	r7, [sp, #152]	; 0x98
  402eae:	f8c8 6000 	str.w	r6, [r8]
  402eb2:	f8c8 3004 	str.w	r3, [r8, #4]
  402eb6:	f77f ae25 	ble.w	402b04 <_svfprintf_r+0xa38>
  402eba:	e74a      	b.n	402d52 <_svfprintf_r+0xc86>
  402ebc:	aa25      	add	r2, sp, #148	; 0x94
  402ebe:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ec0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ec2:	f002 fb0b 	bl	4054dc <__ssprint_r>
  402ec6:	2800      	cmp	r0, #0
  402ec8:	f47f a9d2 	bne.w	402270 <_svfprintf_r+0x1a4>
  402ecc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ece:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ed0:	46c8      	mov	r8, r9
  402ed2:	e5f2      	b.n	402aba <_svfprintf_r+0x9ee>
  402ed4:	aa25      	add	r2, sp, #148	; 0x94
  402ed6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ed8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eda:	f002 faff 	bl	4054dc <__ssprint_r>
  402ede:	2800      	cmp	r0, #0
  402ee0:	f47f a9c6 	bne.w	402270 <_svfprintf_r+0x1a4>
  402ee4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ee6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ee8:	46c8      	mov	r8, r9
  402eea:	e5f5      	b.n	402ad8 <_svfprintf_r+0xa0c>
  402eec:	464e      	mov	r6, r9
  402eee:	f7ff b9fd 	b.w	4022ec <_svfprintf_r+0x220>
  402ef2:	aa25      	add	r2, sp, #148	; 0x94
  402ef4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ef6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ef8:	f002 faf0 	bl	4054dc <__ssprint_r>
  402efc:	2800      	cmp	r0, #0
  402efe:	f47f a9b7 	bne.w	402270 <_svfprintf_r+0x1a4>
  402f02:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f04:	46c8      	mov	r8, r9
  402f06:	f7ff ba72 	b.w	4023ee <_svfprintf_r+0x322>
  402f0a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402f0c:	4622      	mov	r2, r4
  402f0e:	4620      	mov	r0, r4
  402f10:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402f12:	4623      	mov	r3, r4
  402f14:	4621      	mov	r1, r4
  402f16:	f003 fba7 	bl	406668 <__aeabi_dcmpun>
  402f1a:	2800      	cmp	r0, #0
  402f1c:	f040 8286 	bne.w	40342c <_svfprintf_r+0x1360>
  402f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f22:	3301      	adds	r3, #1
  402f24:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f26:	f023 0320 	bic.w	r3, r3, #32
  402f2a:	930e      	str	r3, [sp, #56]	; 0x38
  402f2c:	f000 81e2 	beq.w	4032f4 <_svfprintf_r+0x1228>
  402f30:	2b47      	cmp	r3, #71	; 0x47
  402f32:	f000 811e 	beq.w	403172 <_svfprintf_r+0x10a6>
  402f36:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402f3a:	9307      	str	r3, [sp, #28]
  402f3c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402f3e:	1e1f      	subs	r7, r3, #0
  402f40:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f42:	9308      	str	r3, [sp, #32]
  402f44:	bfbb      	ittet	lt
  402f46:	463b      	movlt	r3, r7
  402f48:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402f4c:	2300      	movge	r3, #0
  402f4e:	232d      	movlt	r3, #45	; 0x2d
  402f50:	9310      	str	r3, [sp, #64]	; 0x40
  402f52:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f54:	2b66      	cmp	r3, #102	; 0x66
  402f56:	f000 81bb 	beq.w	4032d0 <_svfprintf_r+0x1204>
  402f5a:	2b46      	cmp	r3, #70	; 0x46
  402f5c:	f000 80df 	beq.w	40311e <_svfprintf_r+0x1052>
  402f60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f62:	9a08      	ldr	r2, [sp, #32]
  402f64:	2b45      	cmp	r3, #69	; 0x45
  402f66:	bf0c      	ite	eq
  402f68:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402f6a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402f6c:	a823      	add	r0, sp, #140	; 0x8c
  402f6e:	a920      	add	r1, sp, #128	; 0x80
  402f70:	bf08      	it	eq
  402f72:	1c5d      	addeq	r5, r3, #1
  402f74:	9004      	str	r0, [sp, #16]
  402f76:	9103      	str	r1, [sp, #12]
  402f78:	a81f      	add	r0, sp, #124	; 0x7c
  402f7a:	2102      	movs	r1, #2
  402f7c:	463b      	mov	r3, r7
  402f7e:	9002      	str	r0, [sp, #8]
  402f80:	9501      	str	r5, [sp, #4]
  402f82:	9100      	str	r1, [sp, #0]
  402f84:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f86:	f000 fb73 	bl	403670 <_dtoa_r>
  402f8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f8c:	2b67      	cmp	r3, #103	; 0x67
  402f8e:	4606      	mov	r6, r0
  402f90:	f040 81e0 	bne.w	403354 <_svfprintf_r+0x1288>
  402f94:	f01b 0f01 	tst.w	fp, #1
  402f98:	f000 8246 	beq.w	403428 <_svfprintf_r+0x135c>
  402f9c:	1974      	adds	r4, r6, r5
  402f9e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402fa0:	9808      	ldr	r0, [sp, #32]
  402fa2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402fa4:	4639      	mov	r1, r7
  402fa6:	f003 fb2d 	bl	406604 <__aeabi_dcmpeq>
  402faa:	2800      	cmp	r0, #0
  402fac:	f040 8165 	bne.w	40327a <_svfprintf_r+0x11ae>
  402fb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402fb2:	42a3      	cmp	r3, r4
  402fb4:	d206      	bcs.n	402fc4 <_svfprintf_r+0xef8>
  402fb6:	2130      	movs	r1, #48	; 0x30
  402fb8:	1c5a      	adds	r2, r3, #1
  402fba:	9223      	str	r2, [sp, #140]	; 0x8c
  402fbc:	7019      	strb	r1, [r3, #0]
  402fbe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402fc0:	429c      	cmp	r4, r3
  402fc2:	d8f9      	bhi.n	402fb8 <_svfprintf_r+0xeec>
  402fc4:	1b9b      	subs	r3, r3, r6
  402fc6:	9313      	str	r3, [sp, #76]	; 0x4c
  402fc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fca:	2b47      	cmp	r3, #71	; 0x47
  402fcc:	f000 80e9 	beq.w	4031a2 <_svfprintf_r+0x10d6>
  402fd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fd2:	2b65      	cmp	r3, #101	; 0x65
  402fd4:	f340 81cd 	ble.w	403372 <_svfprintf_r+0x12a6>
  402fd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fda:	2b66      	cmp	r3, #102	; 0x66
  402fdc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402fde:	9312      	str	r3, [sp, #72]	; 0x48
  402fe0:	f000 819e 	beq.w	403320 <_svfprintf_r+0x1254>
  402fe4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fe6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402fe8:	4619      	mov	r1, r3
  402fea:	4291      	cmp	r1, r2
  402fec:	f300 818a 	bgt.w	403304 <_svfprintf_r+0x1238>
  402ff0:	f01b 0f01 	tst.w	fp, #1
  402ff4:	f040 8213 	bne.w	40341e <_svfprintf_r+0x1352>
  402ff8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402ffc:	9308      	str	r3, [sp, #32]
  402ffe:	2367      	movs	r3, #103	; 0x67
  403000:	920e      	str	r2, [sp, #56]	; 0x38
  403002:	9311      	str	r3, [sp, #68]	; 0x44
  403004:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403006:	2b00      	cmp	r3, #0
  403008:	f040 80c4 	bne.w	403194 <_svfprintf_r+0x10c8>
  40300c:	930a      	str	r3, [sp, #40]	; 0x28
  40300e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403012:	f7ff b973 	b.w	4022fc <_svfprintf_r+0x230>
  403016:	4635      	mov	r5, r6
  403018:	460c      	mov	r4, r1
  40301a:	4646      	mov	r6, r8
  40301c:	4690      	mov	r8, r2
  40301e:	3301      	adds	r3, #1
  403020:	443c      	add	r4, r7
  403022:	2b07      	cmp	r3, #7
  403024:	9427      	str	r4, [sp, #156]	; 0x9c
  403026:	9326      	str	r3, [sp, #152]	; 0x98
  403028:	e888 00a0 	stmia.w	r8, {r5, r7}
  40302c:	f73f aed1 	bgt.w	402dd2 <_svfprintf_r+0xd06>
  403030:	f108 0808 	add.w	r8, r8, #8
  403034:	e6d7      	b.n	402de6 <_svfprintf_r+0xd1a>
  403036:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403038:	6813      	ldr	r3, [r2, #0]
  40303a:	3204      	adds	r2, #4
  40303c:	920f      	str	r2, [sp, #60]	; 0x3c
  40303e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403040:	601a      	str	r2, [r3, #0]
  403042:	f7ff b86a 	b.w	40211a <_svfprintf_r+0x4e>
  403046:	aa25      	add	r2, sp, #148	; 0x94
  403048:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40304a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40304c:	f002 fa46 	bl	4054dc <__ssprint_r>
  403050:	2800      	cmp	r0, #0
  403052:	f47f a90d 	bne.w	402270 <_svfprintf_r+0x1a4>
  403056:	46c8      	mov	r8, r9
  403058:	e48d      	b.n	402976 <_svfprintf_r+0x8aa>
  40305a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40305c:	4a27      	ldr	r2, [pc, #156]	; (4030fc <_svfprintf_r+0x1030>)
  40305e:	f8c8 2000 	str.w	r2, [r8]
  403062:	3301      	adds	r3, #1
  403064:	3401      	adds	r4, #1
  403066:	2201      	movs	r2, #1
  403068:	2b07      	cmp	r3, #7
  40306a:	9427      	str	r4, [sp, #156]	; 0x9c
  40306c:	9326      	str	r3, [sp, #152]	; 0x98
  40306e:	f8c8 2004 	str.w	r2, [r8, #4]
  403072:	dc72      	bgt.n	40315a <_svfprintf_r+0x108e>
  403074:	f108 0808 	add.w	r8, r8, #8
  403078:	b929      	cbnz	r1, 403086 <_svfprintf_r+0xfba>
  40307a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40307c:	b91b      	cbnz	r3, 403086 <_svfprintf_r+0xfba>
  40307e:	9b07      	ldr	r3, [sp, #28]
  403080:	07d8      	lsls	r0, r3, #31
  403082:	f57f aa03 	bpl.w	40248c <_svfprintf_r+0x3c0>
  403086:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403088:	9819      	ldr	r0, [sp, #100]	; 0x64
  40308a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40308c:	f8c8 2000 	str.w	r2, [r8]
  403090:	3301      	adds	r3, #1
  403092:	4602      	mov	r2, r0
  403094:	4422      	add	r2, r4
  403096:	2b07      	cmp	r3, #7
  403098:	9227      	str	r2, [sp, #156]	; 0x9c
  40309a:	f8c8 0004 	str.w	r0, [r8, #4]
  40309e:	9326      	str	r3, [sp, #152]	; 0x98
  4030a0:	f300 818d 	bgt.w	4033be <_svfprintf_r+0x12f2>
  4030a4:	f108 0808 	add.w	r8, r8, #8
  4030a8:	2900      	cmp	r1, #0
  4030aa:	f2c0 8165 	blt.w	403378 <_svfprintf_r+0x12ac>
  4030ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4030b0:	f8c8 6000 	str.w	r6, [r8]
  4030b4:	3301      	adds	r3, #1
  4030b6:	188c      	adds	r4, r1, r2
  4030b8:	2b07      	cmp	r3, #7
  4030ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4030bc:	9326      	str	r3, [sp, #152]	; 0x98
  4030be:	f8c8 1004 	str.w	r1, [r8, #4]
  4030c2:	f77f a9e1 	ble.w	402488 <_svfprintf_r+0x3bc>
  4030c6:	e52c      	b.n	402b22 <_svfprintf_r+0xa56>
  4030c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030ca:	9909      	ldr	r1, [sp, #36]	; 0x24
  4030cc:	6813      	ldr	r3, [r2, #0]
  4030ce:	17cd      	asrs	r5, r1, #31
  4030d0:	4608      	mov	r0, r1
  4030d2:	3204      	adds	r2, #4
  4030d4:	4629      	mov	r1, r5
  4030d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4030d8:	e9c3 0100 	strd	r0, r1, [r3]
  4030dc:	f7ff b81d 	b.w	40211a <_svfprintf_r+0x4e>
  4030e0:	aa25      	add	r2, sp, #148	; 0x94
  4030e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030e4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030e6:	f002 f9f9 	bl	4054dc <__ssprint_r>
  4030ea:	2800      	cmp	r0, #0
  4030ec:	f47f a8c0 	bne.w	402270 <_svfprintf_r+0x1a4>
  4030f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030f2:	46c8      	mov	r8, r9
  4030f4:	e458      	b.n	4029a8 <_svfprintf_r+0x8dc>
  4030f6:	bf00      	nop
  4030f8:	0040773c 	.word	0x0040773c
  4030fc:	00407728 	.word	0x00407728
  403100:	2140      	movs	r1, #64	; 0x40
  403102:	980c      	ldr	r0, [sp, #48]	; 0x30
  403104:	f001 fa0a 	bl	40451c <_malloc_r>
  403108:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40310a:	6010      	str	r0, [r2, #0]
  40310c:	6110      	str	r0, [r2, #16]
  40310e:	2800      	cmp	r0, #0
  403110:	f000 81f2 	beq.w	4034f8 <_svfprintf_r+0x142c>
  403114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403116:	2340      	movs	r3, #64	; 0x40
  403118:	6153      	str	r3, [r2, #20]
  40311a:	f7fe bfee 	b.w	4020fa <_svfprintf_r+0x2e>
  40311e:	a823      	add	r0, sp, #140	; 0x8c
  403120:	a920      	add	r1, sp, #128	; 0x80
  403122:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403124:	9004      	str	r0, [sp, #16]
  403126:	9103      	str	r1, [sp, #12]
  403128:	a81f      	add	r0, sp, #124	; 0x7c
  40312a:	2103      	movs	r1, #3
  40312c:	9002      	str	r0, [sp, #8]
  40312e:	9a08      	ldr	r2, [sp, #32]
  403130:	9401      	str	r4, [sp, #4]
  403132:	463b      	mov	r3, r7
  403134:	9100      	str	r1, [sp, #0]
  403136:	980c      	ldr	r0, [sp, #48]	; 0x30
  403138:	f000 fa9a 	bl	403670 <_dtoa_r>
  40313c:	4625      	mov	r5, r4
  40313e:	4606      	mov	r6, r0
  403140:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403142:	2b46      	cmp	r3, #70	; 0x46
  403144:	eb06 0405 	add.w	r4, r6, r5
  403148:	f47f af29 	bne.w	402f9e <_svfprintf_r+0xed2>
  40314c:	7833      	ldrb	r3, [r6, #0]
  40314e:	2b30      	cmp	r3, #48	; 0x30
  403150:	f000 8178 	beq.w	403444 <_svfprintf_r+0x1378>
  403154:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403156:	442c      	add	r4, r5
  403158:	e721      	b.n	402f9e <_svfprintf_r+0xed2>
  40315a:	aa25      	add	r2, sp, #148	; 0x94
  40315c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40315e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403160:	f002 f9bc 	bl	4054dc <__ssprint_r>
  403164:	2800      	cmp	r0, #0
  403166:	f47f a883 	bne.w	402270 <_svfprintf_r+0x1a4>
  40316a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40316c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40316e:	46c8      	mov	r8, r9
  403170:	e782      	b.n	403078 <_svfprintf_r+0xfac>
  403172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403174:	2b00      	cmp	r3, #0
  403176:	bf08      	it	eq
  403178:	2301      	moveq	r3, #1
  40317a:	930a      	str	r3, [sp, #40]	; 0x28
  40317c:	e6db      	b.n	402f36 <_svfprintf_r+0xe6a>
  40317e:	4630      	mov	r0, r6
  403180:	940a      	str	r4, [sp, #40]	; 0x28
  403182:	f002 f93d 	bl	405400 <strlen>
  403186:	950f      	str	r5, [sp, #60]	; 0x3c
  403188:	900e      	str	r0, [sp, #56]	; 0x38
  40318a:	f8cd b01c 	str.w	fp, [sp, #28]
  40318e:	4603      	mov	r3, r0
  403190:	f7ff b9f9 	b.w	402586 <_svfprintf_r+0x4ba>
  403194:	272d      	movs	r7, #45	; 0x2d
  403196:	2300      	movs	r3, #0
  403198:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40319c:	930a      	str	r3, [sp, #40]	; 0x28
  40319e:	f7ff b8ae 	b.w	4022fe <_svfprintf_r+0x232>
  4031a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4031a4:	9312      	str	r3, [sp, #72]	; 0x48
  4031a6:	461a      	mov	r2, r3
  4031a8:	3303      	adds	r3, #3
  4031aa:	db04      	blt.n	4031b6 <_svfprintf_r+0x10ea>
  4031ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031ae:	4619      	mov	r1, r3
  4031b0:	4291      	cmp	r1, r2
  4031b2:	f6bf af17 	bge.w	402fe4 <_svfprintf_r+0xf18>
  4031b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031b8:	3b02      	subs	r3, #2
  4031ba:	9311      	str	r3, [sp, #68]	; 0x44
  4031bc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4031c0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4031c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031c6:	3b01      	subs	r3, #1
  4031c8:	2b00      	cmp	r3, #0
  4031ca:	931f      	str	r3, [sp, #124]	; 0x7c
  4031cc:	bfbd      	ittte	lt
  4031ce:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4031d0:	f1c3 0301 	rsblt	r3, r3, #1
  4031d4:	222d      	movlt	r2, #45	; 0x2d
  4031d6:	222b      	movge	r2, #43	; 0x2b
  4031d8:	2b09      	cmp	r3, #9
  4031da:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4031de:	f340 8116 	ble.w	40340e <_svfprintf_r+0x1342>
  4031e2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4031e6:	4620      	mov	r0, r4
  4031e8:	4dab      	ldr	r5, [pc, #684]	; (403498 <_svfprintf_r+0x13cc>)
  4031ea:	e000      	b.n	4031ee <_svfprintf_r+0x1122>
  4031ec:	4610      	mov	r0, r2
  4031ee:	fb85 1203 	smull	r1, r2, r5, r3
  4031f2:	17d9      	asrs	r1, r3, #31
  4031f4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4031f8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4031fc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403200:	3230      	adds	r2, #48	; 0x30
  403202:	2909      	cmp	r1, #9
  403204:	f800 2c01 	strb.w	r2, [r0, #-1]
  403208:	460b      	mov	r3, r1
  40320a:	f100 32ff 	add.w	r2, r0, #4294967295
  40320e:	dced      	bgt.n	4031ec <_svfprintf_r+0x1120>
  403210:	3330      	adds	r3, #48	; 0x30
  403212:	3802      	subs	r0, #2
  403214:	b2d9      	uxtb	r1, r3
  403216:	4284      	cmp	r4, r0
  403218:	f802 1c01 	strb.w	r1, [r2, #-1]
  40321c:	f240 8165 	bls.w	4034ea <_svfprintf_r+0x141e>
  403220:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403224:	4613      	mov	r3, r2
  403226:	e001      	b.n	40322c <_svfprintf_r+0x1160>
  403228:	f813 1b01 	ldrb.w	r1, [r3], #1
  40322c:	f800 1b01 	strb.w	r1, [r0], #1
  403230:	42a3      	cmp	r3, r4
  403232:	d1f9      	bne.n	403228 <_svfprintf_r+0x115c>
  403234:	3301      	adds	r3, #1
  403236:	1a9b      	subs	r3, r3, r2
  403238:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40323c:	4413      	add	r3, r2
  40323e:	aa21      	add	r2, sp, #132	; 0x84
  403240:	1a9b      	subs	r3, r3, r2
  403242:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403244:	931b      	str	r3, [sp, #108]	; 0x6c
  403246:	2a01      	cmp	r2, #1
  403248:	4413      	add	r3, r2
  40324a:	930e      	str	r3, [sp, #56]	; 0x38
  40324c:	f340 8119 	ble.w	403482 <_svfprintf_r+0x13b6>
  403250:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403252:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403254:	4413      	add	r3, r2
  403256:	930e      	str	r3, [sp, #56]	; 0x38
  403258:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40325c:	9308      	str	r3, [sp, #32]
  40325e:	2300      	movs	r3, #0
  403260:	9312      	str	r3, [sp, #72]	; 0x48
  403262:	e6cf      	b.n	403004 <_svfprintf_r+0xf38>
  403264:	aa25      	add	r2, sp, #148	; 0x94
  403266:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403268:	980c      	ldr	r0, [sp, #48]	; 0x30
  40326a:	f002 f937 	bl	4054dc <__ssprint_r>
  40326e:	2800      	cmp	r0, #0
  403270:	f47e affe 	bne.w	402270 <_svfprintf_r+0x1a4>
  403274:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403276:	46c8      	mov	r8, r9
  403278:	e4d7      	b.n	402c2a <_svfprintf_r+0xb5e>
  40327a:	4623      	mov	r3, r4
  40327c:	e6a2      	b.n	402fc4 <_svfprintf_r+0xef8>
  40327e:	aa25      	add	r2, sp, #148	; 0x94
  403280:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403282:	980c      	ldr	r0, [sp, #48]	; 0x30
  403284:	f002 f92a 	bl	4054dc <__ssprint_r>
  403288:	2800      	cmp	r0, #0
  40328a:	f47e aff1 	bne.w	402270 <_svfprintf_r+0x1a4>
  40328e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403290:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403292:	46c8      	mov	r8, r9
  403294:	e5ae      	b.n	402df4 <_svfprintf_r+0xd28>
  403296:	aa25      	add	r2, sp, #148	; 0x94
  403298:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40329a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40329c:	f002 f91e 	bl	4054dc <__ssprint_r>
  4032a0:	2800      	cmp	r0, #0
  4032a2:	f47e afe5 	bne.w	402270 <_svfprintf_r+0x1a4>
  4032a6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4032a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032aa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4032ac:	1a9a      	subs	r2, r3, r2
  4032ae:	46c8      	mov	r8, r9
  4032b0:	e5b8      	b.n	402e24 <_svfprintf_r+0xd58>
  4032b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032b4:	9612      	str	r6, [sp, #72]	; 0x48
  4032b6:	2b06      	cmp	r3, #6
  4032b8:	bf28      	it	cs
  4032ba:	2306      	movcs	r3, #6
  4032bc:	960a      	str	r6, [sp, #40]	; 0x28
  4032be:	4637      	mov	r7, r6
  4032c0:	9308      	str	r3, [sp, #32]
  4032c2:	950f      	str	r5, [sp, #60]	; 0x3c
  4032c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4032c8:	930e      	str	r3, [sp, #56]	; 0x38
  4032ca:	4e74      	ldr	r6, [pc, #464]	; (40349c <_svfprintf_r+0x13d0>)
  4032cc:	f7ff b816 	b.w	4022fc <_svfprintf_r+0x230>
  4032d0:	a823      	add	r0, sp, #140	; 0x8c
  4032d2:	a920      	add	r1, sp, #128	; 0x80
  4032d4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4032d6:	9004      	str	r0, [sp, #16]
  4032d8:	9103      	str	r1, [sp, #12]
  4032da:	a81f      	add	r0, sp, #124	; 0x7c
  4032dc:	2103      	movs	r1, #3
  4032de:	9002      	str	r0, [sp, #8]
  4032e0:	9a08      	ldr	r2, [sp, #32]
  4032e2:	9501      	str	r5, [sp, #4]
  4032e4:	463b      	mov	r3, r7
  4032e6:	9100      	str	r1, [sp, #0]
  4032e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032ea:	f000 f9c1 	bl	403670 <_dtoa_r>
  4032ee:	4606      	mov	r6, r0
  4032f0:	1944      	adds	r4, r0, r5
  4032f2:	e72b      	b.n	40314c <_svfprintf_r+0x1080>
  4032f4:	2306      	movs	r3, #6
  4032f6:	930a      	str	r3, [sp, #40]	; 0x28
  4032f8:	e61d      	b.n	402f36 <_svfprintf_r+0xe6a>
  4032fa:	272d      	movs	r7, #45	; 0x2d
  4032fc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403300:	f7ff bacd 	b.w	40289e <_svfprintf_r+0x7d2>
  403304:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403306:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403308:	4413      	add	r3, r2
  40330a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40330c:	930e      	str	r3, [sp, #56]	; 0x38
  40330e:	2a00      	cmp	r2, #0
  403310:	f340 80b0 	ble.w	403474 <_svfprintf_r+0x13a8>
  403314:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403318:	9308      	str	r3, [sp, #32]
  40331a:	2367      	movs	r3, #103	; 0x67
  40331c:	9311      	str	r3, [sp, #68]	; 0x44
  40331e:	e671      	b.n	403004 <_svfprintf_r+0xf38>
  403320:	2b00      	cmp	r3, #0
  403322:	f340 80c3 	ble.w	4034ac <_svfprintf_r+0x13e0>
  403326:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403328:	2a00      	cmp	r2, #0
  40332a:	f040 8099 	bne.w	403460 <_svfprintf_r+0x1394>
  40332e:	f01b 0f01 	tst.w	fp, #1
  403332:	f040 8095 	bne.w	403460 <_svfprintf_r+0x1394>
  403336:	9308      	str	r3, [sp, #32]
  403338:	930e      	str	r3, [sp, #56]	; 0x38
  40333a:	e663      	b.n	403004 <_svfprintf_r+0xf38>
  40333c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40333e:	9308      	str	r3, [sp, #32]
  403340:	930e      	str	r3, [sp, #56]	; 0x38
  403342:	900a      	str	r0, [sp, #40]	; 0x28
  403344:	950f      	str	r5, [sp, #60]	; 0x3c
  403346:	f8cd b01c 	str.w	fp, [sp, #28]
  40334a:	9012      	str	r0, [sp, #72]	; 0x48
  40334c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403350:	f7fe bfd4 	b.w	4022fc <_svfprintf_r+0x230>
  403354:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403356:	2b47      	cmp	r3, #71	; 0x47
  403358:	f47f ae20 	bne.w	402f9c <_svfprintf_r+0xed0>
  40335c:	f01b 0f01 	tst.w	fp, #1
  403360:	f47f aeee 	bne.w	403140 <_svfprintf_r+0x1074>
  403364:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403366:	1b9b      	subs	r3, r3, r6
  403368:	9313      	str	r3, [sp, #76]	; 0x4c
  40336a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40336c:	2b47      	cmp	r3, #71	; 0x47
  40336e:	f43f af18 	beq.w	4031a2 <_svfprintf_r+0x10d6>
  403372:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403374:	9312      	str	r3, [sp, #72]	; 0x48
  403376:	e721      	b.n	4031bc <_svfprintf_r+0x10f0>
  403378:	424f      	negs	r7, r1
  40337a:	3110      	adds	r1, #16
  40337c:	4d48      	ldr	r5, [pc, #288]	; (4034a0 <_svfprintf_r+0x13d4>)
  40337e:	da2f      	bge.n	4033e0 <_svfprintf_r+0x1314>
  403380:	2410      	movs	r4, #16
  403382:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403386:	e004      	b.n	403392 <_svfprintf_r+0x12c6>
  403388:	f108 0808 	add.w	r8, r8, #8
  40338c:	3f10      	subs	r7, #16
  40338e:	2f10      	cmp	r7, #16
  403390:	dd26      	ble.n	4033e0 <_svfprintf_r+0x1314>
  403392:	3301      	adds	r3, #1
  403394:	3210      	adds	r2, #16
  403396:	2b07      	cmp	r3, #7
  403398:	9227      	str	r2, [sp, #156]	; 0x9c
  40339a:	9326      	str	r3, [sp, #152]	; 0x98
  40339c:	f8c8 5000 	str.w	r5, [r8]
  4033a0:	f8c8 4004 	str.w	r4, [r8, #4]
  4033a4:	ddf0      	ble.n	403388 <_svfprintf_r+0x12bc>
  4033a6:	aa25      	add	r2, sp, #148	; 0x94
  4033a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033aa:	4658      	mov	r0, fp
  4033ac:	f002 f896 	bl	4054dc <__ssprint_r>
  4033b0:	2800      	cmp	r0, #0
  4033b2:	f47e af5d 	bne.w	402270 <_svfprintf_r+0x1a4>
  4033b6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033ba:	46c8      	mov	r8, r9
  4033bc:	e7e6      	b.n	40338c <_svfprintf_r+0x12c0>
  4033be:	aa25      	add	r2, sp, #148	; 0x94
  4033c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033c4:	f002 f88a 	bl	4054dc <__ssprint_r>
  4033c8:	2800      	cmp	r0, #0
  4033ca:	f47e af51 	bne.w	402270 <_svfprintf_r+0x1a4>
  4033ce:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4033d0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033d4:	46c8      	mov	r8, r9
  4033d6:	e667      	b.n	4030a8 <_svfprintf_r+0xfdc>
  4033d8:	2000      	movs	r0, #0
  4033da:	900a      	str	r0, [sp, #40]	; 0x28
  4033dc:	f7fe bed0 	b.w	402180 <_svfprintf_r+0xb4>
  4033e0:	3301      	adds	r3, #1
  4033e2:	443a      	add	r2, r7
  4033e4:	2b07      	cmp	r3, #7
  4033e6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4033ea:	9227      	str	r2, [sp, #156]	; 0x9c
  4033ec:	9326      	str	r3, [sp, #152]	; 0x98
  4033ee:	f108 0808 	add.w	r8, r8, #8
  4033f2:	f77f ae5c 	ble.w	4030ae <_svfprintf_r+0xfe2>
  4033f6:	aa25      	add	r2, sp, #148	; 0x94
  4033f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033fc:	f002 f86e 	bl	4054dc <__ssprint_r>
  403400:	2800      	cmp	r0, #0
  403402:	f47e af35 	bne.w	402270 <_svfprintf_r+0x1a4>
  403406:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403408:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40340a:	46c8      	mov	r8, r9
  40340c:	e64f      	b.n	4030ae <_svfprintf_r+0xfe2>
  40340e:	3330      	adds	r3, #48	; 0x30
  403410:	2230      	movs	r2, #48	; 0x30
  403412:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403416:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40341a:	ab22      	add	r3, sp, #136	; 0x88
  40341c:	e70f      	b.n	40323e <_svfprintf_r+0x1172>
  40341e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403420:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403422:	4413      	add	r3, r2
  403424:	930e      	str	r3, [sp, #56]	; 0x38
  403426:	e775      	b.n	403314 <_svfprintf_r+0x1248>
  403428:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40342a:	e5cb      	b.n	402fc4 <_svfprintf_r+0xef8>
  40342c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40342e:	4e1d      	ldr	r6, [pc, #116]	; (4034a4 <_svfprintf_r+0x13d8>)
  403430:	2b00      	cmp	r3, #0
  403432:	bfb6      	itet	lt
  403434:	272d      	movlt	r7, #45	; 0x2d
  403436:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40343a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40343e:	4b1a      	ldr	r3, [pc, #104]	; (4034a8 <_svfprintf_r+0x13dc>)
  403440:	f7ff ba2f 	b.w	4028a2 <_svfprintf_r+0x7d6>
  403444:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403446:	9808      	ldr	r0, [sp, #32]
  403448:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40344a:	4639      	mov	r1, r7
  40344c:	f003 f8da 	bl	406604 <__aeabi_dcmpeq>
  403450:	2800      	cmp	r0, #0
  403452:	f47f ae7f 	bne.w	403154 <_svfprintf_r+0x1088>
  403456:	f1c5 0501 	rsb	r5, r5, #1
  40345a:	951f      	str	r5, [sp, #124]	; 0x7c
  40345c:	442c      	add	r4, r5
  40345e:	e59e      	b.n	402f9e <_svfprintf_r+0xed2>
  403460:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403462:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403464:	4413      	add	r3, r2
  403466:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403468:	441a      	add	r2, r3
  40346a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40346e:	920e      	str	r2, [sp, #56]	; 0x38
  403470:	9308      	str	r3, [sp, #32]
  403472:	e5c7      	b.n	403004 <_svfprintf_r+0xf38>
  403474:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403476:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403478:	f1c3 0301 	rsb	r3, r3, #1
  40347c:	441a      	add	r2, r3
  40347e:	4613      	mov	r3, r2
  403480:	e7d0      	b.n	403424 <_svfprintf_r+0x1358>
  403482:	f01b 0301 	ands.w	r3, fp, #1
  403486:	9312      	str	r3, [sp, #72]	; 0x48
  403488:	f47f aee2 	bne.w	403250 <_svfprintf_r+0x1184>
  40348c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40348e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403492:	9308      	str	r3, [sp, #32]
  403494:	e5b6      	b.n	403004 <_svfprintf_r+0xf38>
  403496:	bf00      	nop
  403498:	66666667 	.word	0x66666667
  40349c:	00407720 	.word	0x00407720
  4034a0:	0040773c 	.word	0x0040773c
  4034a4:	004076f4 	.word	0x004076f4
  4034a8:	004076f0 	.word	0x004076f0
  4034ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034ae:	b913      	cbnz	r3, 4034b6 <_svfprintf_r+0x13ea>
  4034b0:	f01b 0f01 	tst.w	fp, #1
  4034b4:	d002      	beq.n	4034bc <_svfprintf_r+0x13f0>
  4034b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4034b8:	3301      	adds	r3, #1
  4034ba:	e7d4      	b.n	403466 <_svfprintf_r+0x139a>
  4034bc:	2301      	movs	r3, #1
  4034be:	e73a      	b.n	403336 <_svfprintf_r+0x126a>
  4034c0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4034c2:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4034c6:	6828      	ldr	r0, [r5, #0]
  4034c8:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4034cc:	900a      	str	r0, [sp, #40]	; 0x28
  4034ce:	4628      	mov	r0, r5
  4034d0:	3004      	adds	r0, #4
  4034d2:	46a2      	mov	sl, r4
  4034d4:	900f      	str	r0, [sp, #60]	; 0x3c
  4034d6:	f7fe be51 	b.w	40217c <_svfprintf_r+0xb0>
  4034da:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034de:	f7ff b867 	b.w	4025b0 <_svfprintf_r+0x4e4>
  4034e2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034e6:	f7ff ba15 	b.w	402914 <_svfprintf_r+0x848>
  4034ea:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4034ee:	e6a6      	b.n	40323e <_svfprintf_r+0x1172>
  4034f0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034f4:	f7ff b8eb 	b.w	4026ce <_svfprintf_r+0x602>
  4034f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4034fa:	230c      	movs	r3, #12
  4034fc:	6013      	str	r3, [r2, #0]
  4034fe:	f04f 33ff 	mov.w	r3, #4294967295
  403502:	9309      	str	r3, [sp, #36]	; 0x24
  403504:	f7fe bebd 	b.w	402282 <_svfprintf_r+0x1b6>
  403508:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40350c:	f7ff b99a 	b.w	402844 <_svfprintf_r+0x778>
  403510:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403514:	f7ff b976 	b.w	402804 <_svfprintf_r+0x738>
  403518:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40351c:	f7ff b959 	b.w	4027d2 <_svfprintf_r+0x706>
  403520:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403524:	f7ff b912 	b.w	40274c <_svfprintf_r+0x680>

00403528 <register_fini>:
  403528:	4b02      	ldr	r3, [pc, #8]	; (403534 <register_fini+0xc>)
  40352a:	b113      	cbz	r3, 403532 <register_fini+0xa>
  40352c:	4802      	ldr	r0, [pc, #8]	; (403538 <register_fini+0x10>)
  40352e:	f000 b805 	b.w	40353c <atexit>
  403532:	4770      	bx	lr
  403534:	00000000 	.word	0x00000000
  403538:	004044c5 	.word	0x004044c5

0040353c <atexit>:
  40353c:	2300      	movs	r3, #0
  40353e:	4601      	mov	r1, r0
  403540:	461a      	mov	r2, r3
  403542:	4618      	mov	r0, r3
  403544:	f002 b848 	b.w	4055d8 <__register_exitproc>

00403548 <quorem>:
  403548:	6902      	ldr	r2, [r0, #16]
  40354a:	690b      	ldr	r3, [r1, #16]
  40354c:	4293      	cmp	r3, r2
  40354e:	f300 808d 	bgt.w	40366c <quorem+0x124>
  403552:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403556:	f103 38ff 	add.w	r8, r3, #4294967295
  40355a:	f101 0714 	add.w	r7, r1, #20
  40355e:	f100 0b14 	add.w	fp, r0, #20
  403562:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403566:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40356a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40356e:	b083      	sub	sp, #12
  403570:	3201      	adds	r2, #1
  403572:	fbb3 f9f2 	udiv	r9, r3, r2
  403576:	eb0b 0304 	add.w	r3, fp, r4
  40357a:	9400      	str	r4, [sp, #0]
  40357c:	eb07 0a04 	add.w	sl, r7, r4
  403580:	9301      	str	r3, [sp, #4]
  403582:	f1b9 0f00 	cmp.w	r9, #0
  403586:	d039      	beq.n	4035fc <quorem+0xb4>
  403588:	2500      	movs	r5, #0
  40358a:	462e      	mov	r6, r5
  40358c:	46bc      	mov	ip, r7
  40358e:	46de      	mov	lr, fp
  403590:	f85c 4b04 	ldr.w	r4, [ip], #4
  403594:	f8de 3000 	ldr.w	r3, [lr]
  403598:	b2a2      	uxth	r2, r4
  40359a:	fb09 5502 	mla	r5, r9, r2, r5
  40359e:	0c22      	lsrs	r2, r4, #16
  4035a0:	0c2c      	lsrs	r4, r5, #16
  4035a2:	fb09 4202 	mla	r2, r9, r2, r4
  4035a6:	b2ad      	uxth	r5, r5
  4035a8:	1b75      	subs	r5, r6, r5
  4035aa:	b296      	uxth	r6, r2
  4035ac:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4035b0:	fa15 f383 	uxtah	r3, r5, r3
  4035b4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4035b8:	b29b      	uxth	r3, r3
  4035ba:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4035be:	45e2      	cmp	sl, ip
  4035c0:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4035c4:	f84e 3b04 	str.w	r3, [lr], #4
  4035c8:	ea4f 4626 	mov.w	r6, r6, asr #16
  4035cc:	d2e0      	bcs.n	403590 <quorem+0x48>
  4035ce:	9b00      	ldr	r3, [sp, #0]
  4035d0:	f85b 3003 	ldr.w	r3, [fp, r3]
  4035d4:	b993      	cbnz	r3, 4035fc <quorem+0xb4>
  4035d6:	9c01      	ldr	r4, [sp, #4]
  4035d8:	1f23      	subs	r3, r4, #4
  4035da:	459b      	cmp	fp, r3
  4035dc:	d20c      	bcs.n	4035f8 <quorem+0xb0>
  4035de:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4035e2:	b94b      	cbnz	r3, 4035f8 <quorem+0xb0>
  4035e4:	f1a4 0308 	sub.w	r3, r4, #8
  4035e8:	e002      	b.n	4035f0 <quorem+0xa8>
  4035ea:	681a      	ldr	r2, [r3, #0]
  4035ec:	3b04      	subs	r3, #4
  4035ee:	b91a      	cbnz	r2, 4035f8 <quorem+0xb0>
  4035f0:	459b      	cmp	fp, r3
  4035f2:	f108 38ff 	add.w	r8, r8, #4294967295
  4035f6:	d3f8      	bcc.n	4035ea <quorem+0xa2>
  4035f8:	f8c0 8010 	str.w	r8, [r0, #16]
  4035fc:	4604      	mov	r4, r0
  4035fe:	f001 fd63 	bl	4050c8 <__mcmp>
  403602:	2800      	cmp	r0, #0
  403604:	db2e      	blt.n	403664 <quorem+0x11c>
  403606:	f109 0901 	add.w	r9, r9, #1
  40360a:	465d      	mov	r5, fp
  40360c:	2300      	movs	r3, #0
  40360e:	f857 1b04 	ldr.w	r1, [r7], #4
  403612:	6828      	ldr	r0, [r5, #0]
  403614:	b28a      	uxth	r2, r1
  403616:	1a9a      	subs	r2, r3, r2
  403618:	0c0b      	lsrs	r3, r1, #16
  40361a:	fa12 f280 	uxtah	r2, r2, r0
  40361e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403622:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403626:	b292      	uxth	r2, r2
  403628:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40362c:	45ba      	cmp	sl, r7
  40362e:	f845 2b04 	str.w	r2, [r5], #4
  403632:	ea4f 4323 	mov.w	r3, r3, asr #16
  403636:	d2ea      	bcs.n	40360e <quorem+0xc6>
  403638:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40363c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403640:	b982      	cbnz	r2, 403664 <quorem+0x11c>
  403642:	1f1a      	subs	r2, r3, #4
  403644:	4593      	cmp	fp, r2
  403646:	d20b      	bcs.n	403660 <quorem+0x118>
  403648:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40364c:	b942      	cbnz	r2, 403660 <quorem+0x118>
  40364e:	3b08      	subs	r3, #8
  403650:	e002      	b.n	403658 <quorem+0x110>
  403652:	681a      	ldr	r2, [r3, #0]
  403654:	3b04      	subs	r3, #4
  403656:	b91a      	cbnz	r2, 403660 <quorem+0x118>
  403658:	459b      	cmp	fp, r3
  40365a:	f108 38ff 	add.w	r8, r8, #4294967295
  40365e:	d3f8      	bcc.n	403652 <quorem+0x10a>
  403660:	f8c4 8010 	str.w	r8, [r4, #16]
  403664:	4648      	mov	r0, r9
  403666:	b003      	add	sp, #12
  403668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40366c:	2000      	movs	r0, #0
  40366e:	4770      	bx	lr

00403670 <_dtoa_r>:
  403670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403674:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403676:	b09b      	sub	sp, #108	; 0x6c
  403678:	4604      	mov	r4, r0
  40367a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40367c:	4692      	mov	sl, r2
  40367e:	469b      	mov	fp, r3
  403680:	b141      	cbz	r1, 403694 <_dtoa_r+0x24>
  403682:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403684:	604a      	str	r2, [r1, #4]
  403686:	2301      	movs	r3, #1
  403688:	4093      	lsls	r3, r2
  40368a:	608b      	str	r3, [r1, #8]
  40368c:	f001 fb44 	bl	404d18 <_Bfree>
  403690:	2300      	movs	r3, #0
  403692:	6423      	str	r3, [r4, #64]	; 0x40
  403694:	f1bb 0f00 	cmp.w	fp, #0
  403698:	465d      	mov	r5, fp
  40369a:	db35      	blt.n	403708 <_dtoa_r+0x98>
  40369c:	2300      	movs	r3, #0
  40369e:	6033      	str	r3, [r6, #0]
  4036a0:	4b9d      	ldr	r3, [pc, #628]	; (403918 <_dtoa_r+0x2a8>)
  4036a2:	43ab      	bics	r3, r5
  4036a4:	d015      	beq.n	4036d2 <_dtoa_r+0x62>
  4036a6:	4650      	mov	r0, sl
  4036a8:	4659      	mov	r1, fp
  4036aa:	2200      	movs	r2, #0
  4036ac:	2300      	movs	r3, #0
  4036ae:	f002 ffa9 	bl	406604 <__aeabi_dcmpeq>
  4036b2:	4680      	mov	r8, r0
  4036b4:	2800      	cmp	r0, #0
  4036b6:	d02d      	beq.n	403714 <_dtoa_r+0xa4>
  4036b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036ba:	2301      	movs	r3, #1
  4036bc:	6013      	str	r3, [r2, #0]
  4036be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4036c0:	2b00      	cmp	r3, #0
  4036c2:	f000 80bd 	beq.w	403840 <_dtoa_r+0x1d0>
  4036c6:	4895      	ldr	r0, [pc, #596]	; (40391c <_dtoa_r+0x2ac>)
  4036c8:	6018      	str	r0, [r3, #0]
  4036ca:	3801      	subs	r0, #1
  4036cc:	b01b      	add	sp, #108	; 0x6c
  4036ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036d2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4036d4:	f242 730f 	movw	r3, #9999	; 0x270f
  4036d8:	6013      	str	r3, [r2, #0]
  4036da:	f1ba 0f00 	cmp.w	sl, #0
  4036de:	d10d      	bne.n	4036fc <_dtoa_r+0x8c>
  4036e0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4036e4:	b955      	cbnz	r5, 4036fc <_dtoa_r+0x8c>
  4036e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4036e8:	488d      	ldr	r0, [pc, #564]	; (403920 <_dtoa_r+0x2b0>)
  4036ea:	2b00      	cmp	r3, #0
  4036ec:	d0ee      	beq.n	4036cc <_dtoa_r+0x5c>
  4036ee:	f100 0308 	add.w	r3, r0, #8
  4036f2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4036f4:	6013      	str	r3, [r2, #0]
  4036f6:	b01b      	add	sp, #108	; 0x6c
  4036f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4036fe:	4889      	ldr	r0, [pc, #548]	; (403924 <_dtoa_r+0x2b4>)
  403700:	2b00      	cmp	r3, #0
  403702:	d0e3      	beq.n	4036cc <_dtoa_r+0x5c>
  403704:	1cc3      	adds	r3, r0, #3
  403706:	e7f4      	b.n	4036f2 <_dtoa_r+0x82>
  403708:	2301      	movs	r3, #1
  40370a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40370e:	6033      	str	r3, [r6, #0]
  403710:	46ab      	mov	fp, r5
  403712:	e7c5      	b.n	4036a0 <_dtoa_r+0x30>
  403714:	aa18      	add	r2, sp, #96	; 0x60
  403716:	ab19      	add	r3, sp, #100	; 0x64
  403718:	9201      	str	r2, [sp, #4]
  40371a:	9300      	str	r3, [sp, #0]
  40371c:	4652      	mov	r2, sl
  40371e:	465b      	mov	r3, fp
  403720:	4620      	mov	r0, r4
  403722:	f001 fd71 	bl	405208 <__d2b>
  403726:	0d2b      	lsrs	r3, r5, #20
  403728:	4681      	mov	r9, r0
  40372a:	d071      	beq.n	403810 <_dtoa_r+0x1a0>
  40372c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403730:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403734:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403736:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40373a:	4650      	mov	r0, sl
  40373c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403740:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403744:	2200      	movs	r2, #0
  403746:	4b78      	ldr	r3, [pc, #480]	; (403928 <_dtoa_r+0x2b8>)
  403748:	f002 fb40 	bl	405dcc <__aeabi_dsub>
  40374c:	a36c      	add	r3, pc, #432	; (adr r3, 403900 <_dtoa_r+0x290>)
  40374e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403752:	f002 fcef 	bl	406134 <__aeabi_dmul>
  403756:	a36c      	add	r3, pc, #432	; (adr r3, 403908 <_dtoa_r+0x298>)
  403758:	e9d3 2300 	ldrd	r2, r3, [r3]
  40375c:	f002 fb38 	bl	405dd0 <__adddf3>
  403760:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403764:	4630      	mov	r0, r6
  403766:	f002 fc7f 	bl	406068 <__aeabi_i2d>
  40376a:	a369      	add	r3, pc, #420	; (adr r3, 403910 <_dtoa_r+0x2a0>)
  40376c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403770:	f002 fce0 	bl	406134 <__aeabi_dmul>
  403774:	4602      	mov	r2, r0
  403776:	460b      	mov	r3, r1
  403778:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40377c:	f002 fb28 	bl	405dd0 <__adddf3>
  403780:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403784:	f002 ff86 	bl	406694 <__aeabi_d2iz>
  403788:	2200      	movs	r2, #0
  40378a:	9002      	str	r0, [sp, #8]
  40378c:	2300      	movs	r3, #0
  40378e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403792:	f002 ff41 	bl	406618 <__aeabi_dcmplt>
  403796:	2800      	cmp	r0, #0
  403798:	f040 8173 	bne.w	403a82 <_dtoa_r+0x412>
  40379c:	9d02      	ldr	r5, [sp, #8]
  40379e:	2d16      	cmp	r5, #22
  4037a0:	f200 815d 	bhi.w	403a5e <_dtoa_r+0x3ee>
  4037a4:	4b61      	ldr	r3, [pc, #388]	; (40392c <_dtoa_r+0x2bc>)
  4037a6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4037aa:	e9d3 0100 	ldrd	r0, r1, [r3]
  4037ae:	4652      	mov	r2, sl
  4037b0:	465b      	mov	r3, fp
  4037b2:	f002 ff4f 	bl	406654 <__aeabi_dcmpgt>
  4037b6:	2800      	cmp	r0, #0
  4037b8:	f000 81c5 	beq.w	403b46 <_dtoa_r+0x4d6>
  4037bc:	1e6b      	subs	r3, r5, #1
  4037be:	9302      	str	r3, [sp, #8]
  4037c0:	2300      	movs	r3, #0
  4037c2:	930e      	str	r3, [sp, #56]	; 0x38
  4037c4:	1bbf      	subs	r7, r7, r6
  4037c6:	1e7b      	subs	r3, r7, #1
  4037c8:	9306      	str	r3, [sp, #24]
  4037ca:	f100 8154 	bmi.w	403a76 <_dtoa_r+0x406>
  4037ce:	2300      	movs	r3, #0
  4037d0:	9308      	str	r3, [sp, #32]
  4037d2:	9b02      	ldr	r3, [sp, #8]
  4037d4:	2b00      	cmp	r3, #0
  4037d6:	f2c0 8145 	blt.w	403a64 <_dtoa_r+0x3f4>
  4037da:	9a06      	ldr	r2, [sp, #24]
  4037dc:	930d      	str	r3, [sp, #52]	; 0x34
  4037de:	4611      	mov	r1, r2
  4037e0:	4419      	add	r1, r3
  4037e2:	2300      	movs	r3, #0
  4037e4:	9106      	str	r1, [sp, #24]
  4037e6:	930c      	str	r3, [sp, #48]	; 0x30
  4037e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037ea:	2b09      	cmp	r3, #9
  4037ec:	d82a      	bhi.n	403844 <_dtoa_r+0x1d4>
  4037ee:	2b05      	cmp	r3, #5
  4037f0:	f340 865b 	ble.w	4044aa <_dtoa_r+0xe3a>
  4037f4:	3b04      	subs	r3, #4
  4037f6:	9324      	str	r3, [sp, #144]	; 0x90
  4037f8:	2500      	movs	r5, #0
  4037fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037fc:	3b02      	subs	r3, #2
  4037fe:	2b03      	cmp	r3, #3
  403800:	f200 8642 	bhi.w	404488 <_dtoa_r+0xe18>
  403804:	e8df f013 	tbh	[pc, r3, lsl #1]
  403808:	02c903d4 	.word	0x02c903d4
  40380c:	046103df 	.word	0x046103df
  403810:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403812:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403814:	443e      	add	r6, r7
  403816:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40381a:	2b20      	cmp	r3, #32
  40381c:	f340 818e 	ble.w	403b3c <_dtoa_r+0x4cc>
  403820:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403824:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403828:	409d      	lsls	r5, r3
  40382a:	fa2a f000 	lsr.w	r0, sl, r0
  40382e:	4328      	orrs	r0, r5
  403830:	f002 fc0a 	bl	406048 <__aeabi_ui2d>
  403834:	2301      	movs	r3, #1
  403836:	3e01      	subs	r6, #1
  403838:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40383c:	9314      	str	r3, [sp, #80]	; 0x50
  40383e:	e781      	b.n	403744 <_dtoa_r+0xd4>
  403840:	483b      	ldr	r0, [pc, #236]	; (403930 <_dtoa_r+0x2c0>)
  403842:	e743      	b.n	4036cc <_dtoa_r+0x5c>
  403844:	2100      	movs	r1, #0
  403846:	6461      	str	r1, [r4, #68]	; 0x44
  403848:	4620      	mov	r0, r4
  40384a:	9125      	str	r1, [sp, #148]	; 0x94
  40384c:	f001 fa3e 	bl	404ccc <_Balloc>
  403850:	f04f 33ff 	mov.w	r3, #4294967295
  403854:	930a      	str	r3, [sp, #40]	; 0x28
  403856:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403858:	930f      	str	r3, [sp, #60]	; 0x3c
  40385a:	2301      	movs	r3, #1
  40385c:	9004      	str	r0, [sp, #16]
  40385e:	6420      	str	r0, [r4, #64]	; 0x40
  403860:	9224      	str	r2, [sp, #144]	; 0x90
  403862:	930b      	str	r3, [sp, #44]	; 0x2c
  403864:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403866:	2b00      	cmp	r3, #0
  403868:	f2c0 80d9 	blt.w	403a1e <_dtoa_r+0x3ae>
  40386c:	9a02      	ldr	r2, [sp, #8]
  40386e:	2a0e      	cmp	r2, #14
  403870:	f300 80d5 	bgt.w	403a1e <_dtoa_r+0x3ae>
  403874:	4b2d      	ldr	r3, [pc, #180]	; (40392c <_dtoa_r+0x2bc>)
  403876:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40387a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40387e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403882:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403884:	2b00      	cmp	r3, #0
  403886:	f2c0 83ba 	blt.w	403ffe <_dtoa_r+0x98e>
  40388a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40388e:	4650      	mov	r0, sl
  403890:	462a      	mov	r2, r5
  403892:	4633      	mov	r3, r6
  403894:	4659      	mov	r1, fp
  403896:	f002 fd77 	bl	406388 <__aeabi_ddiv>
  40389a:	f002 fefb 	bl	406694 <__aeabi_d2iz>
  40389e:	4680      	mov	r8, r0
  4038a0:	f002 fbe2 	bl	406068 <__aeabi_i2d>
  4038a4:	462a      	mov	r2, r5
  4038a6:	4633      	mov	r3, r6
  4038a8:	f002 fc44 	bl	406134 <__aeabi_dmul>
  4038ac:	460b      	mov	r3, r1
  4038ae:	4602      	mov	r2, r0
  4038b0:	4659      	mov	r1, fp
  4038b2:	4650      	mov	r0, sl
  4038b4:	f002 fa8a 	bl	405dcc <__aeabi_dsub>
  4038b8:	9d04      	ldr	r5, [sp, #16]
  4038ba:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4038be:	702b      	strb	r3, [r5, #0]
  4038c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038c2:	2b01      	cmp	r3, #1
  4038c4:	4606      	mov	r6, r0
  4038c6:	460f      	mov	r7, r1
  4038c8:	f105 0501 	add.w	r5, r5, #1
  4038cc:	d068      	beq.n	4039a0 <_dtoa_r+0x330>
  4038ce:	2200      	movs	r2, #0
  4038d0:	4b18      	ldr	r3, [pc, #96]	; (403934 <_dtoa_r+0x2c4>)
  4038d2:	f002 fc2f 	bl	406134 <__aeabi_dmul>
  4038d6:	2200      	movs	r2, #0
  4038d8:	2300      	movs	r3, #0
  4038da:	4606      	mov	r6, r0
  4038dc:	460f      	mov	r7, r1
  4038de:	f002 fe91 	bl	406604 <__aeabi_dcmpeq>
  4038e2:	2800      	cmp	r0, #0
  4038e4:	f040 8088 	bne.w	4039f8 <_dtoa_r+0x388>
  4038e8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4038ec:	f04f 0a00 	mov.w	sl, #0
  4038f0:	f8df b040 	ldr.w	fp, [pc, #64]	; 403934 <_dtoa_r+0x2c4>
  4038f4:	940c      	str	r4, [sp, #48]	; 0x30
  4038f6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4038fa:	e028      	b.n	40394e <_dtoa_r+0x2de>
  4038fc:	f3af 8000 	nop.w
  403900:	636f4361 	.word	0x636f4361
  403904:	3fd287a7 	.word	0x3fd287a7
  403908:	8b60c8b3 	.word	0x8b60c8b3
  40390c:	3fc68a28 	.word	0x3fc68a28
  403910:	509f79fb 	.word	0x509f79fb
  403914:	3fd34413 	.word	0x3fd34413
  403918:	7ff00000 	.word	0x7ff00000
  40391c:	00407729 	.word	0x00407729
  403920:	0040774c 	.word	0x0040774c
  403924:	00407758 	.word	0x00407758
  403928:	3ff80000 	.word	0x3ff80000
  40392c:	00407788 	.word	0x00407788
  403930:	00407728 	.word	0x00407728
  403934:	40240000 	.word	0x40240000
  403938:	f002 fbfc 	bl	406134 <__aeabi_dmul>
  40393c:	2200      	movs	r2, #0
  40393e:	2300      	movs	r3, #0
  403940:	4606      	mov	r6, r0
  403942:	460f      	mov	r7, r1
  403944:	f002 fe5e 	bl	406604 <__aeabi_dcmpeq>
  403948:	2800      	cmp	r0, #0
  40394a:	f040 83c1 	bne.w	4040d0 <_dtoa_r+0xa60>
  40394e:	4642      	mov	r2, r8
  403950:	464b      	mov	r3, r9
  403952:	4630      	mov	r0, r6
  403954:	4639      	mov	r1, r7
  403956:	f002 fd17 	bl	406388 <__aeabi_ddiv>
  40395a:	f002 fe9b 	bl	406694 <__aeabi_d2iz>
  40395e:	4604      	mov	r4, r0
  403960:	f002 fb82 	bl	406068 <__aeabi_i2d>
  403964:	4642      	mov	r2, r8
  403966:	464b      	mov	r3, r9
  403968:	f002 fbe4 	bl	406134 <__aeabi_dmul>
  40396c:	4602      	mov	r2, r0
  40396e:	460b      	mov	r3, r1
  403970:	4630      	mov	r0, r6
  403972:	4639      	mov	r1, r7
  403974:	f002 fa2a 	bl	405dcc <__aeabi_dsub>
  403978:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40397c:	9e04      	ldr	r6, [sp, #16]
  40397e:	f805 eb01 	strb.w	lr, [r5], #1
  403982:	eba5 0e06 	sub.w	lr, r5, r6
  403986:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403988:	45b6      	cmp	lr, r6
  40398a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40398e:	4652      	mov	r2, sl
  403990:	465b      	mov	r3, fp
  403992:	d1d1      	bne.n	403938 <_dtoa_r+0x2c8>
  403994:	46a0      	mov	r8, r4
  403996:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40399a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40399c:	4606      	mov	r6, r0
  40399e:	460f      	mov	r7, r1
  4039a0:	4632      	mov	r2, r6
  4039a2:	463b      	mov	r3, r7
  4039a4:	4630      	mov	r0, r6
  4039a6:	4639      	mov	r1, r7
  4039a8:	f002 fa12 	bl	405dd0 <__adddf3>
  4039ac:	4606      	mov	r6, r0
  4039ae:	460f      	mov	r7, r1
  4039b0:	4602      	mov	r2, r0
  4039b2:	460b      	mov	r3, r1
  4039b4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039b8:	f002 fe2e 	bl	406618 <__aeabi_dcmplt>
  4039bc:	b948      	cbnz	r0, 4039d2 <_dtoa_r+0x362>
  4039be:	4632      	mov	r2, r6
  4039c0:	463b      	mov	r3, r7
  4039c2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039c6:	f002 fe1d 	bl	406604 <__aeabi_dcmpeq>
  4039ca:	b1a8      	cbz	r0, 4039f8 <_dtoa_r+0x388>
  4039cc:	f018 0f01 	tst.w	r8, #1
  4039d0:	d012      	beq.n	4039f8 <_dtoa_r+0x388>
  4039d2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4039d6:	9a04      	ldr	r2, [sp, #16]
  4039d8:	1e6b      	subs	r3, r5, #1
  4039da:	e004      	b.n	4039e6 <_dtoa_r+0x376>
  4039dc:	429a      	cmp	r2, r3
  4039de:	f000 8401 	beq.w	4041e4 <_dtoa_r+0xb74>
  4039e2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4039e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4039ea:	f103 0501 	add.w	r5, r3, #1
  4039ee:	d0f5      	beq.n	4039dc <_dtoa_r+0x36c>
  4039f0:	f108 0801 	add.w	r8, r8, #1
  4039f4:	f883 8000 	strb.w	r8, [r3]
  4039f8:	4649      	mov	r1, r9
  4039fa:	4620      	mov	r0, r4
  4039fc:	f001 f98c 	bl	404d18 <_Bfree>
  403a00:	2200      	movs	r2, #0
  403a02:	9b02      	ldr	r3, [sp, #8]
  403a04:	702a      	strb	r2, [r5, #0]
  403a06:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a08:	3301      	adds	r3, #1
  403a0a:	6013      	str	r3, [r2, #0]
  403a0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a0e:	2b00      	cmp	r3, #0
  403a10:	f000 839e 	beq.w	404150 <_dtoa_r+0xae0>
  403a14:	9804      	ldr	r0, [sp, #16]
  403a16:	601d      	str	r5, [r3, #0]
  403a18:	b01b      	add	sp, #108	; 0x6c
  403a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403a20:	2a00      	cmp	r2, #0
  403a22:	d03e      	beq.n	403aa2 <_dtoa_r+0x432>
  403a24:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403a26:	2a01      	cmp	r2, #1
  403a28:	f340 8311 	ble.w	40404e <_dtoa_r+0x9de>
  403a2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a2e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403a30:	1e5f      	subs	r7, r3, #1
  403a32:	42ba      	cmp	r2, r7
  403a34:	f2c0 838f 	blt.w	404156 <_dtoa_r+0xae6>
  403a38:	1bd7      	subs	r7, r2, r7
  403a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a3c:	2b00      	cmp	r3, #0
  403a3e:	f2c0 848b 	blt.w	404358 <_dtoa_r+0xce8>
  403a42:	9d08      	ldr	r5, [sp, #32]
  403a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a46:	9a08      	ldr	r2, [sp, #32]
  403a48:	441a      	add	r2, r3
  403a4a:	9208      	str	r2, [sp, #32]
  403a4c:	9a06      	ldr	r2, [sp, #24]
  403a4e:	2101      	movs	r1, #1
  403a50:	441a      	add	r2, r3
  403a52:	4620      	mov	r0, r4
  403a54:	9206      	str	r2, [sp, #24]
  403a56:	f001 f9f9 	bl	404e4c <__i2b>
  403a5a:	4606      	mov	r6, r0
  403a5c:	e024      	b.n	403aa8 <_dtoa_r+0x438>
  403a5e:	2301      	movs	r3, #1
  403a60:	930e      	str	r3, [sp, #56]	; 0x38
  403a62:	e6af      	b.n	4037c4 <_dtoa_r+0x154>
  403a64:	9a08      	ldr	r2, [sp, #32]
  403a66:	9b02      	ldr	r3, [sp, #8]
  403a68:	1ad2      	subs	r2, r2, r3
  403a6a:	425b      	negs	r3, r3
  403a6c:	930c      	str	r3, [sp, #48]	; 0x30
  403a6e:	2300      	movs	r3, #0
  403a70:	9208      	str	r2, [sp, #32]
  403a72:	930d      	str	r3, [sp, #52]	; 0x34
  403a74:	e6b8      	b.n	4037e8 <_dtoa_r+0x178>
  403a76:	f1c7 0301 	rsb	r3, r7, #1
  403a7a:	9308      	str	r3, [sp, #32]
  403a7c:	2300      	movs	r3, #0
  403a7e:	9306      	str	r3, [sp, #24]
  403a80:	e6a7      	b.n	4037d2 <_dtoa_r+0x162>
  403a82:	9d02      	ldr	r5, [sp, #8]
  403a84:	4628      	mov	r0, r5
  403a86:	f002 faef 	bl	406068 <__aeabi_i2d>
  403a8a:	4602      	mov	r2, r0
  403a8c:	460b      	mov	r3, r1
  403a8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403a92:	f002 fdb7 	bl	406604 <__aeabi_dcmpeq>
  403a96:	2800      	cmp	r0, #0
  403a98:	f47f ae80 	bne.w	40379c <_dtoa_r+0x12c>
  403a9c:	1e6b      	subs	r3, r5, #1
  403a9e:	9302      	str	r3, [sp, #8]
  403aa0:	e67c      	b.n	40379c <_dtoa_r+0x12c>
  403aa2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403aa4:	9d08      	ldr	r5, [sp, #32]
  403aa6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403aa8:	2d00      	cmp	r5, #0
  403aaa:	dd0c      	ble.n	403ac6 <_dtoa_r+0x456>
  403aac:	9906      	ldr	r1, [sp, #24]
  403aae:	2900      	cmp	r1, #0
  403ab0:	460b      	mov	r3, r1
  403ab2:	dd08      	ble.n	403ac6 <_dtoa_r+0x456>
  403ab4:	42a9      	cmp	r1, r5
  403ab6:	9a08      	ldr	r2, [sp, #32]
  403ab8:	bfa8      	it	ge
  403aba:	462b      	movge	r3, r5
  403abc:	1ad2      	subs	r2, r2, r3
  403abe:	1aed      	subs	r5, r5, r3
  403ac0:	1acb      	subs	r3, r1, r3
  403ac2:	9208      	str	r2, [sp, #32]
  403ac4:	9306      	str	r3, [sp, #24]
  403ac6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ac8:	b1d3      	cbz	r3, 403b00 <_dtoa_r+0x490>
  403aca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403acc:	2b00      	cmp	r3, #0
  403ace:	f000 82b7 	beq.w	404040 <_dtoa_r+0x9d0>
  403ad2:	2f00      	cmp	r7, #0
  403ad4:	dd10      	ble.n	403af8 <_dtoa_r+0x488>
  403ad6:	4631      	mov	r1, r6
  403ad8:	463a      	mov	r2, r7
  403ada:	4620      	mov	r0, r4
  403adc:	f001 fa52 	bl	404f84 <__pow5mult>
  403ae0:	464a      	mov	r2, r9
  403ae2:	4601      	mov	r1, r0
  403ae4:	4606      	mov	r6, r0
  403ae6:	4620      	mov	r0, r4
  403ae8:	f001 f9ba 	bl	404e60 <__multiply>
  403aec:	4649      	mov	r1, r9
  403aee:	4680      	mov	r8, r0
  403af0:	4620      	mov	r0, r4
  403af2:	f001 f911 	bl	404d18 <_Bfree>
  403af6:	46c1      	mov	r9, r8
  403af8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403afa:	1bda      	subs	r2, r3, r7
  403afc:	f040 82a1 	bne.w	404042 <_dtoa_r+0x9d2>
  403b00:	2101      	movs	r1, #1
  403b02:	4620      	mov	r0, r4
  403b04:	f001 f9a2 	bl	404e4c <__i2b>
  403b08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b0a:	2b00      	cmp	r3, #0
  403b0c:	4680      	mov	r8, r0
  403b0e:	dd1c      	ble.n	403b4a <_dtoa_r+0x4da>
  403b10:	4601      	mov	r1, r0
  403b12:	461a      	mov	r2, r3
  403b14:	4620      	mov	r0, r4
  403b16:	f001 fa35 	bl	404f84 <__pow5mult>
  403b1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b1c:	2b01      	cmp	r3, #1
  403b1e:	4680      	mov	r8, r0
  403b20:	f340 8254 	ble.w	403fcc <_dtoa_r+0x95c>
  403b24:	2300      	movs	r3, #0
  403b26:	930c      	str	r3, [sp, #48]	; 0x30
  403b28:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403b2c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403b30:	6918      	ldr	r0, [r3, #16]
  403b32:	f001 f93b 	bl	404dac <__hi0bits>
  403b36:	f1c0 0020 	rsb	r0, r0, #32
  403b3a:	e010      	b.n	403b5e <_dtoa_r+0x4ee>
  403b3c:	f1c3 0520 	rsb	r5, r3, #32
  403b40:	fa0a f005 	lsl.w	r0, sl, r5
  403b44:	e674      	b.n	403830 <_dtoa_r+0x1c0>
  403b46:	900e      	str	r0, [sp, #56]	; 0x38
  403b48:	e63c      	b.n	4037c4 <_dtoa_r+0x154>
  403b4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b4c:	2b01      	cmp	r3, #1
  403b4e:	f340 8287 	ble.w	404060 <_dtoa_r+0x9f0>
  403b52:	2300      	movs	r3, #0
  403b54:	930c      	str	r3, [sp, #48]	; 0x30
  403b56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b58:	2001      	movs	r0, #1
  403b5a:	2b00      	cmp	r3, #0
  403b5c:	d1e4      	bne.n	403b28 <_dtoa_r+0x4b8>
  403b5e:	9a06      	ldr	r2, [sp, #24]
  403b60:	4410      	add	r0, r2
  403b62:	f010 001f 	ands.w	r0, r0, #31
  403b66:	f000 80a1 	beq.w	403cac <_dtoa_r+0x63c>
  403b6a:	f1c0 0320 	rsb	r3, r0, #32
  403b6e:	2b04      	cmp	r3, #4
  403b70:	f340 849e 	ble.w	4044b0 <_dtoa_r+0xe40>
  403b74:	9b08      	ldr	r3, [sp, #32]
  403b76:	f1c0 001c 	rsb	r0, r0, #28
  403b7a:	4403      	add	r3, r0
  403b7c:	9308      	str	r3, [sp, #32]
  403b7e:	4613      	mov	r3, r2
  403b80:	4403      	add	r3, r0
  403b82:	4405      	add	r5, r0
  403b84:	9306      	str	r3, [sp, #24]
  403b86:	9b08      	ldr	r3, [sp, #32]
  403b88:	2b00      	cmp	r3, #0
  403b8a:	dd05      	ble.n	403b98 <_dtoa_r+0x528>
  403b8c:	4649      	mov	r1, r9
  403b8e:	461a      	mov	r2, r3
  403b90:	4620      	mov	r0, r4
  403b92:	f001 fa47 	bl	405024 <__lshift>
  403b96:	4681      	mov	r9, r0
  403b98:	9b06      	ldr	r3, [sp, #24]
  403b9a:	2b00      	cmp	r3, #0
  403b9c:	dd05      	ble.n	403baa <_dtoa_r+0x53a>
  403b9e:	4641      	mov	r1, r8
  403ba0:	461a      	mov	r2, r3
  403ba2:	4620      	mov	r0, r4
  403ba4:	f001 fa3e 	bl	405024 <__lshift>
  403ba8:	4680      	mov	r8, r0
  403baa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403bac:	2b00      	cmp	r3, #0
  403bae:	f040 8086 	bne.w	403cbe <_dtoa_r+0x64e>
  403bb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bb4:	2b00      	cmp	r3, #0
  403bb6:	f340 8266 	ble.w	404086 <_dtoa_r+0xa16>
  403bba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bbc:	2b00      	cmp	r3, #0
  403bbe:	f000 8098 	beq.w	403cf2 <_dtoa_r+0x682>
  403bc2:	2d00      	cmp	r5, #0
  403bc4:	dd05      	ble.n	403bd2 <_dtoa_r+0x562>
  403bc6:	4631      	mov	r1, r6
  403bc8:	462a      	mov	r2, r5
  403bca:	4620      	mov	r0, r4
  403bcc:	f001 fa2a 	bl	405024 <__lshift>
  403bd0:	4606      	mov	r6, r0
  403bd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403bd4:	2b00      	cmp	r3, #0
  403bd6:	f040 8337 	bne.w	404248 <_dtoa_r+0xbd8>
  403bda:	9606      	str	r6, [sp, #24]
  403bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bde:	9a04      	ldr	r2, [sp, #16]
  403be0:	f8dd b018 	ldr.w	fp, [sp, #24]
  403be4:	3b01      	subs	r3, #1
  403be6:	18d3      	adds	r3, r2, r3
  403be8:	930b      	str	r3, [sp, #44]	; 0x2c
  403bea:	f00a 0301 	and.w	r3, sl, #1
  403bee:	930c      	str	r3, [sp, #48]	; 0x30
  403bf0:	4617      	mov	r7, r2
  403bf2:	46c2      	mov	sl, r8
  403bf4:	4651      	mov	r1, sl
  403bf6:	4648      	mov	r0, r9
  403bf8:	f7ff fca6 	bl	403548 <quorem>
  403bfc:	4631      	mov	r1, r6
  403bfe:	4605      	mov	r5, r0
  403c00:	4648      	mov	r0, r9
  403c02:	f001 fa61 	bl	4050c8 <__mcmp>
  403c06:	465a      	mov	r2, fp
  403c08:	900a      	str	r0, [sp, #40]	; 0x28
  403c0a:	4651      	mov	r1, sl
  403c0c:	4620      	mov	r0, r4
  403c0e:	f001 fa77 	bl	405100 <__mdiff>
  403c12:	68c2      	ldr	r2, [r0, #12]
  403c14:	4680      	mov	r8, r0
  403c16:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403c1a:	2a00      	cmp	r2, #0
  403c1c:	f040 822b 	bne.w	404076 <_dtoa_r+0xa06>
  403c20:	4601      	mov	r1, r0
  403c22:	4648      	mov	r0, r9
  403c24:	9308      	str	r3, [sp, #32]
  403c26:	f001 fa4f 	bl	4050c8 <__mcmp>
  403c2a:	4641      	mov	r1, r8
  403c2c:	9006      	str	r0, [sp, #24]
  403c2e:	4620      	mov	r0, r4
  403c30:	f001 f872 	bl	404d18 <_Bfree>
  403c34:	9a06      	ldr	r2, [sp, #24]
  403c36:	9b08      	ldr	r3, [sp, #32]
  403c38:	b932      	cbnz	r2, 403c48 <_dtoa_r+0x5d8>
  403c3a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403c3c:	b921      	cbnz	r1, 403c48 <_dtoa_r+0x5d8>
  403c3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c40:	2a00      	cmp	r2, #0
  403c42:	f000 83ef 	beq.w	404424 <_dtoa_r+0xdb4>
  403c46:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403c48:	990a      	ldr	r1, [sp, #40]	; 0x28
  403c4a:	2900      	cmp	r1, #0
  403c4c:	f2c0 829f 	blt.w	40418e <_dtoa_r+0xb1e>
  403c50:	d105      	bne.n	403c5e <_dtoa_r+0x5ee>
  403c52:	9924      	ldr	r1, [sp, #144]	; 0x90
  403c54:	b919      	cbnz	r1, 403c5e <_dtoa_r+0x5ee>
  403c56:	990c      	ldr	r1, [sp, #48]	; 0x30
  403c58:	2900      	cmp	r1, #0
  403c5a:	f000 8298 	beq.w	40418e <_dtoa_r+0xb1e>
  403c5e:	2a00      	cmp	r2, #0
  403c60:	f300 8306 	bgt.w	404270 <_dtoa_r+0xc00>
  403c64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c66:	703b      	strb	r3, [r7, #0]
  403c68:	f107 0801 	add.w	r8, r7, #1
  403c6c:	4297      	cmp	r7, r2
  403c6e:	4645      	mov	r5, r8
  403c70:	f000 830c 	beq.w	40428c <_dtoa_r+0xc1c>
  403c74:	4649      	mov	r1, r9
  403c76:	2300      	movs	r3, #0
  403c78:	220a      	movs	r2, #10
  403c7a:	4620      	mov	r0, r4
  403c7c:	f001 f856 	bl	404d2c <__multadd>
  403c80:	455e      	cmp	r6, fp
  403c82:	4681      	mov	r9, r0
  403c84:	4631      	mov	r1, r6
  403c86:	f04f 0300 	mov.w	r3, #0
  403c8a:	f04f 020a 	mov.w	r2, #10
  403c8e:	4620      	mov	r0, r4
  403c90:	f000 81eb 	beq.w	40406a <_dtoa_r+0x9fa>
  403c94:	f001 f84a 	bl	404d2c <__multadd>
  403c98:	4659      	mov	r1, fp
  403c9a:	4606      	mov	r6, r0
  403c9c:	2300      	movs	r3, #0
  403c9e:	220a      	movs	r2, #10
  403ca0:	4620      	mov	r0, r4
  403ca2:	f001 f843 	bl	404d2c <__multadd>
  403ca6:	4647      	mov	r7, r8
  403ca8:	4683      	mov	fp, r0
  403caa:	e7a3      	b.n	403bf4 <_dtoa_r+0x584>
  403cac:	201c      	movs	r0, #28
  403cae:	9b08      	ldr	r3, [sp, #32]
  403cb0:	4403      	add	r3, r0
  403cb2:	9308      	str	r3, [sp, #32]
  403cb4:	9b06      	ldr	r3, [sp, #24]
  403cb6:	4403      	add	r3, r0
  403cb8:	4405      	add	r5, r0
  403cba:	9306      	str	r3, [sp, #24]
  403cbc:	e763      	b.n	403b86 <_dtoa_r+0x516>
  403cbe:	4641      	mov	r1, r8
  403cc0:	4648      	mov	r0, r9
  403cc2:	f001 fa01 	bl	4050c8 <__mcmp>
  403cc6:	2800      	cmp	r0, #0
  403cc8:	f6bf af73 	bge.w	403bb2 <_dtoa_r+0x542>
  403ccc:	9f02      	ldr	r7, [sp, #8]
  403cce:	4649      	mov	r1, r9
  403cd0:	2300      	movs	r3, #0
  403cd2:	220a      	movs	r2, #10
  403cd4:	4620      	mov	r0, r4
  403cd6:	3f01      	subs	r7, #1
  403cd8:	9702      	str	r7, [sp, #8]
  403cda:	f001 f827 	bl	404d2c <__multadd>
  403cde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ce0:	4681      	mov	r9, r0
  403ce2:	2b00      	cmp	r3, #0
  403ce4:	f040 83b6 	bne.w	404454 <_dtoa_r+0xde4>
  403ce8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403cea:	2b00      	cmp	r3, #0
  403cec:	f340 83bf 	ble.w	40446e <_dtoa_r+0xdfe>
  403cf0:	930a      	str	r3, [sp, #40]	; 0x28
  403cf2:	f8dd b010 	ldr.w	fp, [sp, #16]
  403cf6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403cf8:	465d      	mov	r5, fp
  403cfa:	e002      	b.n	403d02 <_dtoa_r+0x692>
  403cfc:	f001 f816 	bl	404d2c <__multadd>
  403d00:	4681      	mov	r9, r0
  403d02:	4641      	mov	r1, r8
  403d04:	4648      	mov	r0, r9
  403d06:	f7ff fc1f 	bl	403548 <quorem>
  403d0a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403d0e:	f805 ab01 	strb.w	sl, [r5], #1
  403d12:	eba5 030b 	sub.w	r3, r5, fp
  403d16:	42bb      	cmp	r3, r7
  403d18:	f04f 020a 	mov.w	r2, #10
  403d1c:	f04f 0300 	mov.w	r3, #0
  403d20:	4649      	mov	r1, r9
  403d22:	4620      	mov	r0, r4
  403d24:	dbea      	blt.n	403cfc <_dtoa_r+0x68c>
  403d26:	9b04      	ldr	r3, [sp, #16]
  403d28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d2a:	2a01      	cmp	r2, #1
  403d2c:	bfac      	ite	ge
  403d2e:	189b      	addge	r3, r3, r2
  403d30:	3301      	addlt	r3, #1
  403d32:	461d      	mov	r5, r3
  403d34:	f04f 0b00 	mov.w	fp, #0
  403d38:	4649      	mov	r1, r9
  403d3a:	2201      	movs	r2, #1
  403d3c:	4620      	mov	r0, r4
  403d3e:	f001 f971 	bl	405024 <__lshift>
  403d42:	4641      	mov	r1, r8
  403d44:	4681      	mov	r9, r0
  403d46:	f001 f9bf 	bl	4050c8 <__mcmp>
  403d4a:	2800      	cmp	r0, #0
  403d4c:	f340 823d 	ble.w	4041ca <_dtoa_r+0xb5a>
  403d50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403d54:	9904      	ldr	r1, [sp, #16]
  403d56:	1e6b      	subs	r3, r5, #1
  403d58:	e004      	b.n	403d64 <_dtoa_r+0x6f4>
  403d5a:	428b      	cmp	r3, r1
  403d5c:	f000 81ae 	beq.w	4040bc <_dtoa_r+0xa4c>
  403d60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403d64:	2a39      	cmp	r2, #57	; 0x39
  403d66:	f103 0501 	add.w	r5, r3, #1
  403d6a:	d0f6      	beq.n	403d5a <_dtoa_r+0x6ea>
  403d6c:	3201      	adds	r2, #1
  403d6e:	701a      	strb	r2, [r3, #0]
  403d70:	4641      	mov	r1, r8
  403d72:	4620      	mov	r0, r4
  403d74:	f000 ffd0 	bl	404d18 <_Bfree>
  403d78:	2e00      	cmp	r6, #0
  403d7a:	f43f ae3d 	beq.w	4039f8 <_dtoa_r+0x388>
  403d7e:	f1bb 0f00 	cmp.w	fp, #0
  403d82:	d005      	beq.n	403d90 <_dtoa_r+0x720>
  403d84:	45b3      	cmp	fp, r6
  403d86:	d003      	beq.n	403d90 <_dtoa_r+0x720>
  403d88:	4659      	mov	r1, fp
  403d8a:	4620      	mov	r0, r4
  403d8c:	f000 ffc4 	bl	404d18 <_Bfree>
  403d90:	4631      	mov	r1, r6
  403d92:	4620      	mov	r0, r4
  403d94:	f000 ffc0 	bl	404d18 <_Bfree>
  403d98:	e62e      	b.n	4039f8 <_dtoa_r+0x388>
  403d9a:	2300      	movs	r3, #0
  403d9c:	930b      	str	r3, [sp, #44]	; 0x2c
  403d9e:	9b02      	ldr	r3, [sp, #8]
  403da0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403da2:	4413      	add	r3, r2
  403da4:	930f      	str	r3, [sp, #60]	; 0x3c
  403da6:	3301      	adds	r3, #1
  403da8:	2b01      	cmp	r3, #1
  403daa:	461f      	mov	r7, r3
  403dac:	461e      	mov	r6, r3
  403dae:	930a      	str	r3, [sp, #40]	; 0x28
  403db0:	bfb8      	it	lt
  403db2:	2701      	movlt	r7, #1
  403db4:	2100      	movs	r1, #0
  403db6:	2f17      	cmp	r7, #23
  403db8:	6461      	str	r1, [r4, #68]	; 0x44
  403dba:	d90a      	bls.n	403dd2 <_dtoa_r+0x762>
  403dbc:	2201      	movs	r2, #1
  403dbe:	2304      	movs	r3, #4
  403dc0:	005b      	lsls	r3, r3, #1
  403dc2:	f103 0014 	add.w	r0, r3, #20
  403dc6:	4287      	cmp	r7, r0
  403dc8:	4611      	mov	r1, r2
  403dca:	f102 0201 	add.w	r2, r2, #1
  403dce:	d2f7      	bcs.n	403dc0 <_dtoa_r+0x750>
  403dd0:	6461      	str	r1, [r4, #68]	; 0x44
  403dd2:	4620      	mov	r0, r4
  403dd4:	f000 ff7a 	bl	404ccc <_Balloc>
  403dd8:	2e0e      	cmp	r6, #14
  403dda:	9004      	str	r0, [sp, #16]
  403ddc:	6420      	str	r0, [r4, #64]	; 0x40
  403dde:	f63f ad41 	bhi.w	403864 <_dtoa_r+0x1f4>
  403de2:	2d00      	cmp	r5, #0
  403de4:	f43f ad3e 	beq.w	403864 <_dtoa_r+0x1f4>
  403de8:	9902      	ldr	r1, [sp, #8]
  403dea:	2900      	cmp	r1, #0
  403dec:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403df0:	f340 8202 	ble.w	4041f8 <_dtoa_r+0xb88>
  403df4:	4bb8      	ldr	r3, [pc, #736]	; (4040d8 <_dtoa_r+0xa68>)
  403df6:	f001 020f 	and.w	r2, r1, #15
  403dfa:	110d      	asrs	r5, r1, #4
  403dfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e00:	06e9      	lsls	r1, r5, #27
  403e02:	e9d3 6700 	ldrd	r6, r7, [r3]
  403e06:	f140 81ae 	bpl.w	404166 <_dtoa_r+0xaf6>
  403e0a:	4bb4      	ldr	r3, [pc, #720]	; (4040dc <_dtoa_r+0xa6c>)
  403e0c:	4650      	mov	r0, sl
  403e0e:	4659      	mov	r1, fp
  403e10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403e14:	f002 fab8 	bl	406388 <__aeabi_ddiv>
  403e18:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403e1c:	f005 050f 	and.w	r5, r5, #15
  403e20:	f04f 0a03 	mov.w	sl, #3
  403e24:	b18d      	cbz	r5, 403e4a <_dtoa_r+0x7da>
  403e26:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4040dc <_dtoa_r+0xa6c>
  403e2a:	07ea      	lsls	r2, r5, #31
  403e2c:	d509      	bpl.n	403e42 <_dtoa_r+0x7d2>
  403e2e:	4630      	mov	r0, r6
  403e30:	4639      	mov	r1, r7
  403e32:	e9d8 2300 	ldrd	r2, r3, [r8]
  403e36:	f002 f97d 	bl	406134 <__aeabi_dmul>
  403e3a:	f10a 0a01 	add.w	sl, sl, #1
  403e3e:	4606      	mov	r6, r0
  403e40:	460f      	mov	r7, r1
  403e42:	106d      	asrs	r5, r5, #1
  403e44:	f108 0808 	add.w	r8, r8, #8
  403e48:	d1ef      	bne.n	403e2a <_dtoa_r+0x7ba>
  403e4a:	463b      	mov	r3, r7
  403e4c:	4632      	mov	r2, r6
  403e4e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403e52:	f002 fa99 	bl	406388 <__aeabi_ddiv>
  403e56:	4607      	mov	r7, r0
  403e58:	4688      	mov	r8, r1
  403e5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403e5c:	b143      	cbz	r3, 403e70 <_dtoa_r+0x800>
  403e5e:	2200      	movs	r2, #0
  403e60:	4b9f      	ldr	r3, [pc, #636]	; (4040e0 <_dtoa_r+0xa70>)
  403e62:	4638      	mov	r0, r7
  403e64:	4641      	mov	r1, r8
  403e66:	f002 fbd7 	bl	406618 <__aeabi_dcmplt>
  403e6a:	2800      	cmp	r0, #0
  403e6c:	f040 8286 	bne.w	40437c <_dtoa_r+0xd0c>
  403e70:	4650      	mov	r0, sl
  403e72:	f002 f8f9 	bl	406068 <__aeabi_i2d>
  403e76:	463a      	mov	r2, r7
  403e78:	4643      	mov	r3, r8
  403e7a:	f002 f95b 	bl	406134 <__aeabi_dmul>
  403e7e:	4b99      	ldr	r3, [pc, #612]	; (4040e4 <_dtoa_r+0xa74>)
  403e80:	2200      	movs	r2, #0
  403e82:	f001 ffa5 	bl	405dd0 <__adddf3>
  403e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e88:	4605      	mov	r5, r0
  403e8a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e8e:	2b00      	cmp	r3, #0
  403e90:	f000 813e 	beq.w	404110 <_dtoa_r+0xaa0>
  403e94:	9b02      	ldr	r3, [sp, #8]
  403e96:	9315      	str	r3, [sp, #84]	; 0x54
  403e98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e9a:	9312      	str	r3, [sp, #72]	; 0x48
  403e9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e9e:	2b00      	cmp	r3, #0
  403ea0:	f000 81fa 	beq.w	404298 <_dtoa_r+0xc28>
  403ea4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403ea6:	4b8c      	ldr	r3, [pc, #560]	; (4040d8 <_dtoa_r+0xa68>)
  403ea8:	498f      	ldr	r1, [pc, #572]	; (4040e8 <_dtoa_r+0xa78>)
  403eaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403eae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403eb2:	2000      	movs	r0, #0
  403eb4:	f002 fa68 	bl	406388 <__aeabi_ddiv>
  403eb8:	462a      	mov	r2, r5
  403eba:	4633      	mov	r3, r6
  403ebc:	f001 ff86 	bl	405dcc <__aeabi_dsub>
  403ec0:	4682      	mov	sl, r0
  403ec2:	468b      	mov	fp, r1
  403ec4:	4638      	mov	r0, r7
  403ec6:	4641      	mov	r1, r8
  403ec8:	f002 fbe4 	bl	406694 <__aeabi_d2iz>
  403ecc:	4605      	mov	r5, r0
  403ece:	f002 f8cb 	bl	406068 <__aeabi_i2d>
  403ed2:	4602      	mov	r2, r0
  403ed4:	460b      	mov	r3, r1
  403ed6:	4638      	mov	r0, r7
  403ed8:	4641      	mov	r1, r8
  403eda:	f001 ff77 	bl	405dcc <__aeabi_dsub>
  403ede:	3530      	adds	r5, #48	; 0x30
  403ee0:	fa5f f885 	uxtb.w	r8, r5
  403ee4:	9d04      	ldr	r5, [sp, #16]
  403ee6:	4606      	mov	r6, r0
  403ee8:	460f      	mov	r7, r1
  403eea:	f885 8000 	strb.w	r8, [r5]
  403eee:	4602      	mov	r2, r0
  403ef0:	460b      	mov	r3, r1
  403ef2:	4650      	mov	r0, sl
  403ef4:	4659      	mov	r1, fp
  403ef6:	3501      	adds	r5, #1
  403ef8:	f002 fbac 	bl	406654 <__aeabi_dcmpgt>
  403efc:	2800      	cmp	r0, #0
  403efe:	d154      	bne.n	403faa <_dtoa_r+0x93a>
  403f00:	4632      	mov	r2, r6
  403f02:	463b      	mov	r3, r7
  403f04:	2000      	movs	r0, #0
  403f06:	4976      	ldr	r1, [pc, #472]	; (4040e0 <_dtoa_r+0xa70>)
  403f08:	f001 ff60 	bl	405dcc <__aeabi_dsub>
  403f0c:	4602      	mov	r2, r0
  403f0e:	460b      	mov	r3, r1
  403f10:	4650      	mov	r0, sl
  403f12:	4659      	mov	r1, fp
  403f14:	f002 fb9e 	bl	406654 <__aeabi_dcmpgt>
  403f18:	2800      	cmp	r0, #0
  403f1a:	f040 8270 	bne.w	4043fe <_dtoa_r+0xd8e>
  403f1e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403f20:	2a01      	cmp	r2, #1
  403f22:	f000 8111 	beq.w	404148 <_dtoa_r+0xad8>
  403f26:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f28:	9a04      	ldr	r2, [sp, #16]
  403f2a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403f2e:	4413      	add	r3, r2
  403f30:	4699      	mov	r9, r3
  403f32:	e00d      	b.n	403f50 <_dtoa_r+0x8e0>
  403f34:	2000      	movs	r0, #0
  403f36:	496a      	ldr	r1, [pc, #424]	; (4040e0 <_dtoa_r+0xa70>)
  403f38:	f001 ff48 	bl	405dcc <__aeabi_dsub>
  403f3c:	4652      	mov	r2, sl
  403f3e:	465b      	mov	r3, fp
  403f40:	f002 fb6a 	bl	406618 <__aeabi_dcmplt>
  403f44:	2800      	cmp	r0, #0
  403f46:	f040 8258 	bne.w	4043fa <_dtoa_r+0xd8a>
  403f4a:	454d      	cmp	r5, r9
  403f4c:	f000 80fa 	beq.w	404144 <_dtoa_r+0xad4>
  403f50:	4650      	mov	r0, sl
  403f52:	4659      	mov	r1, fp
  403f54:	2200      	movs	r2, #0
  403f56:	4b65      	ldr	r3, [pc, #404]	; (4040ec <_dtoa_r+0xa7c>)
  403f58:	f002 f8ec 	bl	406134 <__aeabi_dmul>
  403f5c:	2200      	movs	r2, #0
  403f5e:	4b63      	ldr	r3, [pc, #396]	; (4040ec <_dtoa_r+0xa7c>)
  403f60:	4682      	mov	sl, r0
  403f62:	468b      	mov	fp, r1
  403f64:	4630      	mov	r0, r6
  403f66:	4639      	mov	r1, r7
  403f68:	f002 f8e4 	bl	406134 <__aeabi_dmul>
  403f6c:	460f      	mov	r7, r1
  403f6e:	4606      	mov	r6, r0
  403f70:	f002 fb90 	bl	406694 <__aeabi_d2iz>
  403f74:	4680      	mov	r8, r0
  403f76:	f002 f877 	bl	406068 <__aeabi_i2d>
  403f7a:	4602      	mov	r2, r0
  403f7c:	460b      	mov	r3, r1
  403f7e:	4630      	mov	r0, r6
  403f80:	4639      	mov	r1, r7
  403f82:	f001 ff23 	bl	405dcc <__aeabi_dsub>
  403f86:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403f8a:	fa5f f888 	uxtb.w	r8, r8
  403f8e:	4652      	mov	r2, sl
  403f90:	465b      	mov	r3, fp
  403f92:	f805 8b01 	strb.w	r8, [r5], #1
  403f96:	4606      	mov	r6, r0
  403f98:	460f      	mov	r7, r1
  403f9a:	f002 fb3d 	bl	406618 <__aeabi_dcmplt>
  403f9e:	4632      	mov	r2, r6
  403fa0:	463b      	mov	r3, r7
  403fa2:	2800      	cmp	r0, #0
  403fa4:	d0c6      	beq.n	403f34 <_dtoa_r+0x8c4>
  403fa6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403faa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403fac:	9302      	str	r3, [sp, #8]
  403fae:	e523      	b.n	4039f8 <_dtoa_r+0x388>
  403fb0:	2300      	movs	r3, #0
  403fb2:	930b      	str	r3, [sp, #44]	; 0x2c
  403fb4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403fb6:	2b00      	cmp	r3, #0
  403fb8:	f340 80dc 	ble.w	404174 <_dtoa_r+0xb04>
  403fbc:	461f      	mov	r7, r3
  403fbe:	461e      	mov	r6, r3
  403fc0:	930f      	str	r3, [sp, #60]	; 0x3c
  403fc2:	930a      	str	r3, [sp, #40]	; 0x28
  403fc4:	e6f6      	b.n	403db4 <_dtoa_r+0x744>
  403fc6:	2301      	movs	r3, #1
  403fc8:	930b      	str	r3, [sp, #44]	; 0x2c
  403fca:	e7f3      	b.n	403fb4 <_dtoa_r+0x944>
  403fcc:	f1ba 0f00 	cmp.w	sl, #0
  403fd0:	f47f ada8 	bne.w	403b24 <_dtoa_r+0x4b4>
  403fd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403fd8:	2b00      	cmp	r3, #0
  403fda:	f47f adba 	bne.w	403b52 <_dtoa_r+0x4e2>
  403fde:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403fe2:	0d3f      	lsrs	r7, r7, #20
  403fe4:	053f      	lsls	r7, r7, #20
  403fe6:	2f00      	cmp	r7, #0
  403fe8:	f000 820d 	beq.w	404406 <_dtoa_r+0xd96>
  403fec:	9b08      	ldr	r3, [sp, #32]
  403fee:	3301      	adds	r3, #1
  403ff0:	9308      	str	r3, [sp, #32]
  403ff2:	9b06      	ldr	r3, [sp, #24]
  403ff4:	3301      	adds	r3, #1
  403ff6:	9306      	str	r3, [sp, #24]
  403ff8:	2301      	movs	r3, #1
  403ffa:	930c      	str	r3, [sp, #48]	; 0x30
  403ffc:	e5ab      	b.n	403b56 <_dtoa_r+0x4e6>
  403ffe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404000:	2b00      	cmp	r3, #0
  404002:	f73f ac42 	bgt.w	40388a <_dtoa_r+0x21a>
  404006:	f040 8221 	bne.w	40444c <_dtoa_r+0xddc>
  40400a:	2200      	movs	r2, #0
  40400c:	4b38      	ldr	r3, [pc, #224]	; (4040f0 <_dtoa_r+0xa80>)
  40400e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404012:	f002 f88f 	bl	406134 <__aeabi_dmul>
  404016:	4652      	mov	r2, sl
  404018:	465b      	mov	r3, fp
  40401a:	f002 fb11 	bl	406640 <__aeabi_dcmpge>
  40401e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404022:	4646      	mov	r6, r8
  404024:	2800      	cmp	r0, #0
  404026:	d041      	beq.n	4040ac <_dtoa_r+0xa3c>
  404028:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40402a:	9d04      	ldr	r5, [sp, #16]
  40402c:	43db      	mvns	r3, r3
  40402e:	9302      	str	r3, [sp, #8]
  404030:	4641      	mov	r1, r8
  404032:	4620      	mov	r0, r4
  404034:	f000 fe70 	bl	404d18 <_Bfree>
  404038:	2e00      	cmp	r6, #0
  40403a:	f43f acdd 	beq.w	4039f8 <_dtoa_r+0x388>
  40403e:	e6a7      	b.n	403d90 <_dtoa_r+0x720>
  404040:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404042:	4649      	mov	r1, r9
  404044:	4620      	mov	r0, r4
  404046:	f000 ff9d 	bl	404f84 <__pow5mult>
  40404a:	4681      	mov	r9, r0
  40404c:	e558      	b.n	403b00 <_dtoa_r+0x490>
  40404e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404050:	2a00      	cmp	r2, #0
  404052:	f000 8187 	beq.w	404364 <_dtoa_r+0xcf4>
  404056:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40405a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40405c:	9d08      	ldr	r5, [sp, #32]
  40405e:	e4f2      	b.n	403a46 <_dtoa_r+0x3d6>
  404060:	f1ba 0f00 	cmp.w	sl, #0
  404064:	f47f ad75 	bne.w	403b52 <_dtoa_r+0x4e2>
  404068:	e7b4      	b.n	403fd4 <_dtoa_r+0x964>
  40406a:	f000 fe5f 	bl	404d2c <__multadd>
  40406e:	4647      	mov	r7, r8
  404070:	4606      	mov	r6, r0
  404072:	4683      	mov	fp, r0
  404074:	e5be      	b.n	403bf4 <_dtoa_r+0x584>
  404076:	4601      	mov	r1, r0
  404078:	4620      	mov	r0, r4
  40407a:	9306      	str	r3, [sp, #24]
  40407c:	f000 fe4c 	bl	404d18 <_Bfree>
  404080:	2201      	movs	r2, #1
  404082:	9b06      	ldr	r3, [sp, #24]
  404084:	e5e0      	b.n	403c48 <_dtoa_r+0x5d8>
  404086:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404088:	2b02      	cmp	r3, #2
  40408a:	f77f ad96 	ble.w	403bba <_dtoa_r+0x54a>
  40408e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404090:	2b00      	cmp	r3, #0
  404092:	d1c9      	bne.n	404028 <_dtoa_r+0x9b8>
  404094:	4641      	mov	r1, r8
  404096:	2205      	movs	r2, #5
  404098:	4620      	mov	r0, r4
  40409a:	f000 fe47 	bl	404d2c <__multadd>
  40409e:	4601      	mov	r1, r0
  4040a0:	4680      	mov	r8, r0
  4040a2:	4648      	mov	r0, r9
  4040a4:	f001 f810 	bl	4050c8 <__mcmp>
  4040a8:	2800      	cmp	r0, #0
  4040aa:	ddbd      	ble.n	404028 <_dtoa_r+0x9b8>
  4040ac:	9a02      	ldr	r2, [sp, #8]
  4040ae:	9904      	ldr	r1, [sp, #16]
  4040b0:	2331      	movs	r3, #49	; 0x31
  4040b2:	3201      	adds	r2, #1
  4040b4:	9202      	str	r2, [sp, #8]
  4040b6:	700b      	strb	r3, [r1, #0]
  4040b8:	1c4d      	adds	r5, r1, #1
  4040ba:	e7b9      	b.n	404030 <_dtoa_r+0x9c0>
  4040bc:	9a02      	ldr	r2, [sp, #8]
  4040be:	3201      	adds	r2, #1
  4040c0:	9202      	str	r2, [sp, #8]
  4040c2:	9a04      	ldr	r2, [sp, #16]
  4040c4:	2331      	movs	r3, #49	; 0x31
  4040c6:	7013      	strb	r3, [r2, #0]
  4040c8:	e652      	b.n	403d70 <_dtoa_r+0x700>
  4040ca:	2301      	movs	r3, #1
  4040cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4040ce:	e666      	b.n	403d9e <_dtoa_r+0x72e>
  4040d0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4040d4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4040d6:	e48f      	b.n	4039f8 <_dtoa_r+0x388>
  4040d8:	00407788 	.word	0x00407788
  4040dc:	00407760 	.word	0x00407760
  4040e0:	3ff00000 	.word	0x3ff00000
  4040e4:	401c0000 	.word	0x401c0000
  4040e8:	3fe00000 	.word	0x3fe00000
  4040ec:	40240000 	.word	0x40240000
  4040f0:	40140000 	.word	0x40140000
  4040f4:	4650      	mov	r0, sl
  4040f6:	f001 ffb7 	bl	406068 <__aeabi_i2d>
  4040fa:	463a      	mov	r2, r7
  4040fc:	4643      	mov	r3, r8
  4040fe:	f002 f819 	bl	406134 <__aeabi_dmul>
  404102:	2200      	movs	r2, #0
  404104:	4bc1      	ldr	r3, [pc, #772]	; (40440c <_dtoa_r+0xd9c>)
  404106:	f001 fe63 	bl	405dd0 <__adddf3>
  40410a:	4605      	mov	r5, r0
  40410c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404110:	4641      	mov	r1, r8
  404112:	2200      	movs	r2, #0
  404114:	4bbe      	ldr	r3, [pc, #760]	; (404410 <_dtoa_r+0xda0>)
  404116:	4638      	mov	r0, r7
  404118:	f001 fe58 	bl	405dcc <__aeabi_dsub>
  40411c:	462a      	mov	r2, r5
  40411e:	4633      	mov	r3, r6
  404120:	4682      	mov	sl, r0
  404122:	468b      	mov	fp, r1
  404124:	f002 fa96 	bl	406654 <__aeabi_dcmpgt>
  404128:	4680      	mov	r8, r0
  40412a:	2800      	cmp	r0, #0
  40412c:	f040 8110 	bne.w	404350 <_dtoa_r+0xce0>
  404130:	462a      	mov	r2, r5
  404132:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404136:	4650      	mov	r0, sl
  404138:	4659      	mov	r1, fp
  40413a:	f002 fa6d 	bl	406618 <__aeabi_dcmplt>
  40413e:	b118      	cbz	r0, 404148 <_dtoa_r+0xad8>
  404140:	4646      	mov	r6, r8
  404142:	e771      	b.n	404028 <_dtoa_r+0x9b8>
  404144:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404148:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40414c:	f7ff bb8a 	b.w	403864 <_dtoa_r+0x1f4>
  404150:	9804      	ldr	r0, [sp, #16]
  404152:	f7ff babb 	b.w	4036cc <_dtoa_r+0x5c>
  404156:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404158:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40415a:	970c      	str	r7, [sp, #48]	; 0x30
  40415c:	1afb      	subs	r3, r7, r3
  40415e:	441a      	add	r2, r3
  404160:	920d      	str	r2, [sp, #52]	; 0x34
  404162:	2700      	movs	r7, #0
  404164:	e469      	b.n	403a3a <_dtoa_r+0x3ca>
  404166:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40416a:	f04f 0a02 	mov.w	sl, #2
  40416e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404172:	e657      	b.n	403e24 <_dtoa_r+0x7b4>
  404174:	2100      	movs	r1, #0
  404176:	2301      	movs	r3, #1
  404178:	6461      	str	r1, [r4, #68]	; 0x44
  40417a:	4620      	mov	r0, r4
  40417c:	9325      	str	r3, [sp, #148]	; 0x94
  40417e:	f000 fda5 	bl	404ccc <_Balloc>
  404182:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404184:	9004      	str	r0, [sp, #16]
  404186:	6420      	str	r0, [r4, #64]	; 0x40
  404188:	930a      	str	r3, [sp, #40]	; 0x28
  40418a:	930f      	str	r3, [sp, #60]	; 0x3c
  40418c:	e629      	b.n	403de2 <_dtoa_r+0x772>
  40418e:	2a00      	cmp	r2, #0
  404190:	46d0      	mov	r8, sl
  404192:	f8cd b018 	str.w	fp, [sp, #24]
  404196:	469a      	mov	sl, r3
  404198:	dd11      	ble.n	4041be <_dtoa_r+0xb4e>
  40419a:	4649      	mov	r1, r9
  40419c:	2201      	movs	r2, #1
  40419e:	4620      	mov	r0, r4
  4041a0:	f000 ff40 	bl	405024 <__lshift>
  4041a4:	4641      	mov	r1, r8
  4041a6:	4681      	mov	r9, r0
  4041a8:	f000 ff8e 	bl	4050c8 <__mcmp>
  4041ac:	2800      	cmp	r0, #0
  4041ae:	f340 8146 	ble.w	40443e <_dtoa_r+0xdce>
  4041b2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4041b6:	f000 8106 	beq.w	4043c6 <_dtoa_r+0xd56>
  4041ba:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4041be:	46b3      	mov	fp, r6
  4041c0:	f887 a000 	strb.w	sl, [r7]
  4041c4:	1c7d      	adds	r5, r7, #1
  4041c6:	9e06      	ldr	r6, [sp, #24]
  4041c8:	e5d2      	b.n	403d70 <_dtoa_r+0x700>
  4041ca:	d104      	bne.n	4041d6 <_dtoa_r+0xb66>
  4041cc:	f01a 0f01 	tst.w	sl, #1
  4041d0:	d001      	beq.n	4041d6 <_dtoa_r+0xb66>
  4041d2:	e5bd      	b.n	403d50 <_dtoa_r+0x6e0>
  4041d4:	4615      	mov	r5, r2
  4041d6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4041da:	2b30      	cmp	r3, #48	; 0x30
  4041dc:	f105 32ff 	add.w	r2, r5, #4294967295
  4041e0:	d0f8      	beq.n	4041d4 <_dtoa_r+0xb64>
  4041e2:	e5c5      	b.n	403d70 <_dtoa_r+0x700>
  4041e4:	9904      	ldr	r1, [sp, #16]
  4041e6:	2230      	movs	r2, #48	; 0x30
  4041e8:	700a      	strb	r2, [r1, #0]
  4041ea:	9a02      	ldr	r2, [sp, #8]
  4041ec:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4041f0:	3201      	adds	r2, #1
  4041f2:	9202      	str	r2, [sp, #8]
  4041f4:	f7ff bbfc 	b.w	4039f0 <_dtoa_r+0x380>
  4041f8:	f000 80bb 	beq.w	404372 <_dtoa_r+0xd02>
  4041fc:	9b02      	ldr	r3, [sp, #8]
  4041fe:	425d      	negs	r5, r3
  404200:	4b84      	ldr	r3, [pc, #528]	; (404414 <_dtoa_r+0xda4>)
  404202:	f005 020f 	and.w	r2, r5, #15
  404206:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40420a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40420e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404212:	f001 ff8f 	bl	406134 <__aeabi_dmul>
  404216:	112d      	asrs	r5, r5, #4
  404218:	4607      	mov	r7, r0
  40421a:	4688      	mov	r8, r1
  40421c:	f000 812c 	beq.w	404478 <_dtoa_r+0xe08>
  404220:	4e7d      	ldr	r6, [pc, #500]	; (404418 <_dtoa_r+0xda8>)
  404222:	f04f 0a02 	mov.w	sl, #2
  404226:	07eb      	lsls	r3, r5, #31
  404228:	d509      	bpl.n	40423e <_dtoa_r+0xbce>
  40422a:	4638      	mov	r0, r7
  40422c:	4641      	mov	r1, r8
  40422e:	e9d6 2300 	ldrd	r2, r3, [r6]
  404232:	f001 ff7f 	bl	406134 <__aeabi_dmul>
  404236:	f10a 0a01 	add.w	sl, sl, #1
  40423a:	4607      	mov	r7, r0
  40423c:	4688      	mov	r8, r1
  40423e:	106d      	asrs	r5, r5, #1
  404240:	f106 0608 	add.w	r6, r6, #8
  404244:	d1ef      	bne.n	404226 <_dtoa_r+0xbb6>
  404246:	e608      	b.n	403e5a <_dtoa_r+0x7ea>
  404248:	6871      	ldr	r1, [r6, #4]
  40424a:	4620      	mov	r0, r4
  40424c:	f000 fd3e 	bl	404ccc <_Balloc>
  404250:	6933      	ldr	r3, [r6, #16]
  404252:	3302      	adds	r3, #2
  404254:	009a      	lsls	r2, r3, #2
  404256:	4605      	mov	r5, r0
  404258:	f106 010c 	add.w	r1, r6, #12
  40425c:	300c      	adds	r0, #12
  40425e:	f000 fc8f 	bl	404b80 <memcpy>
  404262:	4629      	mov	r1, r5
  404264:	2201      	movs	r2, #1
  404266:	4620      	mov	r0, r4
  404268:	f000 fedc 	bl	405024 <__lshift>
  40426c:	9006      	str	r0, [sp, #24]
  40426e:	e4b5      	b.n	403bdc <_dtoa_r+0x56c>
  404270:	2b39      	cmp	r3, #57	; 0x39
  404272:	f8cd b018 	str.w	fp, [sp, #24]
  404276:	46d0      	mov	r8, sl
  404278:	f000 80a5 	beq.w	4043c6 <_dtoa_r+0xd56>
  40427c:	f103 0a01 	add.w	sl, r3, #1
  404280:	46b3      	mov	fp, r6
  404282:	f887 a000 	strb.w	sl, [r7]
  404286:	1c7d      	adds	r5, r7, #1
  404288:	9e06      	ldr	r6, [sp, #24]
  40428a:	e571      	b.n	403d70 <_dtoa_r+0x700>
  40428c:	465a      	mov	r2, fp
  40428e:	46d0      	mov	r8, sl
  404290:	46b3      	mov	fp, r6
  404292:	469a      	mov	sl, r3
  404294:	4616      	mov	r6, r2
  404296:	e54f      	b.n	403d38 <_dtoa_r+0x6c8>
  404298:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40429a:	495e      	ldr	r1, [pc, #376]	; (404414 <_dtoa_r+0xda4>)
  40429c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4042a0:	462a      	mov	r2, r5
  4042a2:	4633      	mov	r3, r6
  4042a4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4042a8:	f001 ff44 	bl	406134 <__aeabi_dmul>
  4042ac:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4042b0:	4638      	mov	r0, r7
  4042b2:	4641      	mov	r1, r8
  4042b4:	f002 f9ee 	bl	406694 <__aeabi_d2iz>
  4042b8:	4605      	mov	r5, r0
  4042ba:	f001 fed5 	bl	406068 <__aeabi_i2d>
  4042be:	460b      	mov	r3, r1
  4042c0:	4602      	mov	r2, r0
  4042c2:	4641      	mov	r1, r8
  4042c4:	4638      	mov	r0, r7
  4042c6:	f001 fd81 	bl	405dcc <__aeabi_dsub>
  4042ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042cc:	460f      	mov	r7, r1
  4042ce:	9904      	ldr	r1, [sp, #16]
  4042d0:	3530      	adds	r5, #48	; 0x30
  4042d2:	2b01      	cmp	r3, #1
  4042d4:	700d      	strb	r5, [r1, #0]
  4042d6:	4606      	mov	r6, r0
  4042d8:	f101 0501 	add.w	r5, r1, #1
  4042dc:	d026      	beq.n	40432c <_dtoa_r+0xcbc>
  4042de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042e0:	9a04      	ldr	r2, [sp, #16]
  4042e2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404420 <_dtoa_r+0xdb0>
  4042e6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4042ea:	4413      	add	r3, r2
  4042ec:	f04f 0a00 	mov.w	sl, #0
  4042f0:	4699      	mov	r9, r3
  4042f2:	4652      	mov	r2, sl
  4042f4:	465b      	mov	r3, fp
  4042f6:	4630      	mov	r0, r6
  4042f8:	4639      	mov	r1, r7
  4042fa:	f001 ff1b 	bl	406134 <__aeabi_dmul>
  4042fe:	460f      	mov	r7, r1
  404300:	4606      	mov	r6, r0
  404302:	f002 f9c7 	bl	406694 <__aeabi_d2iz>
  404306:	4680      	mov	r8, r0
  404308:	f001 feae 	bl	406068 <__aeabi_i2d>
  40430c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404310:	4602      	mov	r2, r0
  404312:	460b      	mov	r3, r1
  404314:	4630      	mov	r0, r6
  404316:	4639      	mov	r1, r7
  404318:	f001 fd58 	bl	405dcc <__aeabi_dsub>
  40431c:	f805 8b01 	strb.w	r8, [r5], #1
  404320:	454d      	cmp	r5, r9
  404322:	4606      	mov	r6, r0
  404324:	460f      	mov	r7, r1
  404326:	d1e4      	bne.n	4042f2 <_dtoa_r+0xc82>
  404328:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40432c:	4b3b      	ldr	r3, [pc, #236]	; (40441c <_dtoa_r+0xdac>)
  40432e:	2200      	movs	r2, #0
  404330:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404334:	f001 fd4c 	bl	405dd0 <__adddf3>
  404338:	4632      	mov	r2, r6
  40433a:	463b      	mov	r3, r7
  40433c:	f002 f96c 	bl	406618 <__aeabi_dcmplt>
  404340:	2800      	cmp	r0, #0
  404342:	d046      	beq.n	4043d2 <_dtoa_r+0xd62>
  404344:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404346:	9302      	str	r3, [sp, #8]
  404348:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40434c:	f7ff bb43 	b.w	4039d6 <_dtoa_r+0x366>
  404350:	f04f 0800 	mov.w	r8, #0
  404354:	4646      	mov	r6, r8
  404356:	e6a9      	b.n	4040ac <_dtoa_r+0xa3c>
  404358:	9b08      	ldr	r3, [sp, #32]
  40435a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40435c:	1a9d      	subs	r5, r3, r2
  40435e:	2300      	movs	r3, #0
  404360:	f7ff bb71 	b.w	403a46 <_dtoa_r+0x3d6>
  404364:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404366:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404368:	9d08      	ldr	r5, [sp, #32]
  40436a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40436e:	f7ff bb6a 	b.w	403a46 <_dtoa_r+0x3d6>
  404372:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404376:	f04f 0a02 	mov.w	sl, #2
  40437a:	e56e      	b.n	403e5a <_dtoa_r+0x7ea>
  40437c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40437e:	2b00      	cmp	r3, #0
  404380:	f43f aeb8 	beq.w	4040f4 <_dtoa_r+0xa84>
  404384:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404386:	2b00      	cmp	r3, #0
  404388:	f77f aede 	ble.w	404148 <_dtoa_r+0xad8>
  40438c:	2200      	movs	r2, #0
  40438e:	4b24      	ldr	r3, [pc, #144]	; (404420 <_dtoa_r+0xdb0>)
  404390:	4638      	mov	r0, r7
  404392:	4641      	mov	r1, r8
  404394:	f001 fece 	bl	406134 <__aeabi_dmul>
  404398:	4607      	mov	r7, r0
  40439a:	4688      	mov	r8, r1
  40439c:	f10a 0001 	add.w	r0, sl, #1
  4043a0:	f001 fe62 	bl	406068 <__aeabi_i2d>
  4043a4:	463a      	mov	r2, r7
  4043a6:	4643      	mov	r3, r8
  4043a8:	f001 fec4 	bl	406134 <__aeabi_dmul>
  4043ac:	2200      	movs	r2, #0
  4043ae:	4b17      	ldr	r3, [pc, #92]	; (40440c <_dtoa_r+0xd9c>)
  4043b0:	f001 fd0e 	bl	405dd0 <__adddf3>
  4043b4:	9a02      	ldr	r2, [sp, #8]
  4043b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4043b8:	9312      	str	r3, [sp, #72]	; 0x48
  4043ba:	3a01      	subs	r2, #1
  4043bc:	4605      	mov	r5, r0
  4043be:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4043c2:	9215      	str	r2, [sp, #84]	; 0x54
  4043c4:	e56a      	b.n	403e9c <_dtoa_r+0x82c>
  4043c6:	2239      	movs	r2, #57	; 0x39
  4043c8:	46b3      	mov	fp, r6
  4043ca:	703a      	strb	r2, [r7, #0]
  4043cc:	9e06      	ldr	r6, [sp, #24]
  4043ce:	1c7d      	adds	r5, r7, #1
  4043d0:	e4c0      	b.n	403d54 <_dtoa_r+0x6e4>
  4043d2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4043d6:	2000      	movs	r0, #0
  4043d8:	4910      	ldr	r1, [pc, #64]	; (40441c <_dtoa_r+0xdac>)
  4043da:	f001 fcf7 	bl	405dcc <__aeabi_dsub>
  4043de:	4632      	mov	r2, r6
  4043e0:	463b      	mov	r3, r7
  4043e2:	f002 f937 	bl	406654 <__aeabi_dcmpgt>
  4043e6:	b908      	cbnz	r0, 4043ec <_dtoa_r+0xd7c>
  4043e8:	e6ae      	b.n	404148 <_dtoa_r+0xad8>
  4043ea:	4615      	mov	r5, r2
  4043ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4043f0:	2b30      	cmp	r3, #48	; 0x30
  4043f2:	f105 32ff 	add.w	r2, r5, #4294967295
  4043f6:	d0f8      	beq.n	4043ea <_dtoa_r+0xd7a>
  4043f8:	e5d7      	b.n	403faa <_dtoa_r+0x93a>
  4043fa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4043fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404400:	9302      	str	r3, [sp, #8]
  404402:	f7ff bae8 	b.w	4039d6 <_dtoa_r+0x366>
  404406:	970c      	str	r7, [sp, #48]	; 0x30
  404408:	f7ff bba5 	b.w	403b56 <_dtoa_r+0x4e6>
  40440c:	401c0000 	.word	0x401c0000
  404410:	40140000 	.word	0x40140000
  404414:	00407788 	.word	0x00407788
  404418:	00407760 	.word	0x00407760
  40441c:	3fe00000 	.word	0x3fe00000
  404420:	40240000 	.word	0x40240000
  404424:	2b39      	cmp	r3, #57	; 0x39
  404426:	f8cd b018 	str.w	fp, [sp, #24]
  40442a:	46d0      	mov	r8, sl
  40442c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404430:	469a      	mov	sl, r3
  404432:	d0c8      	beq.n	4043c6 <_dtoa_r+0xd56>
  404434:	f1bb 0f00 	cmp.w	fp, #0
  404438:	f73f aebf 	bgt.w	4041ba <_dtoa_r+0xb4a>
  40443c:	e6bf      	b.n	4041be <_dtoa_r+0xb4e>
  40443e:	f47f aebe 	bne.w	4041be <_dtoa_r+0xb4e>
  404442:	f01a 0f01 	tst.w	sl, #1
  404446:	f43f aeba 	beq.w	4041be <_dtoa_r+0xb4e>
  40444a:	e6b2      	b.n	4041b2 <_dtoa_r+0xb42>
  40444c:	f04f 0800 	mov.w	r8, #0
  404450:	4646      	mov	r6, r8
  404452:	e5e9      	b.n	404028 <_dtoa_r+0x9b8>
  404454:	4631      	mov	r1, r6
  404456:	2300      	movs	r3, #0
  404458:	220a      	movs	r2, #10
  40445a:	4620      	mov	r0, r4
  40445c:	f000 fc66 	bl	404d2c <__multadd>
  404460:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404462:	2b00      	cmp	r3, #0
  404464:	4606      	mov	r6, r0
  404466:	dd0a      	ble.n	40447e <_dtoa_r+0xe0e>
  404468:	930a      	str	r3, [sp, #40]	; 0x28
  40446a:	f7ff bbaa 	b.w	403bc2 <_dtoa_r+0x552>
  40446e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404470:	2b02      	cmp	r3, #2
  404472:	dc23      	bgt.n	4044bc <_dtoa_r+0xe4c>
  404474:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404476:	e43b      	b.n	403cf0 <_dtoa_r+0x680>
  404478:	f04f 0a02 	mov.w	sl, #2
  40447c:	e4ed      	b.n	403e5a <_dtoa_r+0x7ea>
  40447e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404480:	2b02      	cmp	r3, #2
  404482:	dc1b      	bgt.n	4044bc <_dtoa_r+0xe4c>
  404484:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404486:	e7ef      	b.n	404468 <_dtoa_r+0xdf8>
  404488:	2500      	movs	r5, #0
  40448a:	6465      	str	r5, [r4, #68]	; 0x44
  40448c:	4629      	mov	r1, r5
  40448e:	4620      	mov	r0, r4
  404490:	f000 fc1c 	bl	404ccc <_Balloc>
  404494:	f04f 33ff 	mov.w	r3, #4294967295
  404498:	930a      	str	r3, [sp, #40]	; 0x28
  40449a:	930f      	str	r3, [sp, #60]	; 0x3c
  40449c:	2301      	movs	r3, #1
  40449e:	9004      	str	r0, [sp, #16]
  4044a0:	9525      	str	r5, [sp, #148]	; 0x94
  4044a2:	6420      	str	r0, [r4, #64]	; 0x40
  4044a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4044a6:	f7ff b9dd 	b.w	403864 <_dtoa_r+0x1f4>
  4044aa:	2501      	movs	r5, #1
  4044ac:	f7ff b9a5 	b.w	4037fa <_dtoa_r+0x18a>
  4044b0:	f43f ab69 	beq.w	403b86 <_dtoa_r+0x516>
  4044b4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4044b8:	f7ff bbf9 	b.w	403cae <_dtoa_r+0x63e>
  4044bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044be:	930a      	str	r3, [sp, #40]	; 0x28
  4044c0:	e5e5      	b.n	40408e <_dtoa_r+0xa1e>
  4044c2:	bf00      	nop

004044c4 <__libc_fini_array>:
  4044c4:	b538      	push	{r3, r4, r5, lr}
  4044c6:	4c0a      	ldr	r4, [pc, #40]	; (4044f0 <__libc_fini_array+0x2c>)
  4044c8:	4d0a      	ldr	r5, [pc, #40]	; (4044f4 <__libc_fini_array+0x30>)
  4044ca:	1b64      	subs	r4, r4, r5
  4044cc:	10a4      	asrs	r4, r4, #2
  4044ce:	d00a      	beq.n	4044e6 <__libc_fini_array+0x22>
  4044d0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4044d4:	3b01      	subs	r3, #1
  4044d6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4044da:	3c01      	subs	r4, #1
  4044dc:	f855 3904 	ldr.w	r3, [r5], #-4
  4044e0:	4798      	blx	r3
  4044e2:	2c00      	cmp	r4, #0
  4044e4:	d1f9      	bne.n	4044da <__libc_fini_array+0x16>
  4044e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4044ea:	f003 ba4b 	b.w	407984 <_fini>
  4044ee:	bf00      	nop
  4044f0:	00407994 	.word	0x00407994
  4044f4:	00407990 	.word	0x00407990

004044f8 <_localeconv_r>:
  4044f8:	4a04      	ldr	r2, [pc, #16]	; (40450c <_localeconv_r+0x14>)
  4044fa:	4b05      	ldr	r3, [pc, #20]	; (404510 <_localeconv_r+0x18>)
  4044fc:	6812      	ldr	r2, [r2, #0]
  4044fe:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404500:	2800      	cmp	r0, #0
  404502:	bf08      	it	eq
  404504:	4618      	moveq	r0, r3
  404506:	30f0      	adds	r0, #240	; 0xf0
  404508:	4770      	bx	lr
  40450a:	bf00      	nop
  40450c:	20000010 	.word	0x20000010
  404510:	20000854 	.word	0x20000854

00404514 <__retarget_lock_acquire_recursive>:
  404514:	4770      	bx	lr
  404516:	bf00      	nop

00404518 <__retarget_lock_release_recursive>:
  404518:	4770      	bx	lr
  40451a:	bf00      	nop

0040451c <_malloc_r>:
  40451c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404520:	f101 060b 	add.w	r6, r1, #11
  404524:	2e16      	cmp	r6, #22
  404526:	b083      	sub	sp, #12
  404528:	4605      	mov	r5, r0
  40452a:	f240 809e 	bls.w	40466a <_malloc_r+0x14e>
  40452e:	f036 0607 	bics.w	r6, r6, #7
  404532:	f100 80bd 	bmi.w	4046b0 <_malloc_r+0x194>
  404536:	42b1      	cmp	r1, r6
  404538:	f200 80ba 	bhi.w	4046b0 <_malloc_r+0x194>
  40453c:	f000 fbba 	bl	404cb4 <__malloc_lock>
  404540:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404544:	f0c0 8293 	bcc.w	404a6e <_malloc_r+0x552>
  404548:	0a73      	lsrs	r3, r6, #9
  40454a:	f000 80b8 	beq.w	4046be <_malloc_r+0x1a2>
  40454e:	2b04      	cmp	r3, #4
  404550:	f200 8179 	bhi.w	404846 <_malloc_r+0x32a>
  404554:	09b3      	lsrs	r3, r6, #6
  404556:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40455a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40455e:	00c3      	lsls	r3, r0, #3
  404560:	4fbf      	ldr	r7, [pc, #764]	; (404860 <_malloc_r+0x344>)
  404562:	443b      	add	r3, r7
  404564:	f1a3 0108 	sub.w	r1, r3, #8
  404568:	685c      	ldr	r4, [r3, #4]
  40456a:	42a1      	cmp	r1, r4
  40456c:	d106      	bne.n	40457c <_malloc_r+0x60>
  40456e:	e00c      	b.n	40458a <_malloc_r+0x6e>
  404570:	2a00      	cmp	r2, #0
  404572:	f280 80aa 	bge.w	4046ca <_malloc_r+0x1ae>
  404576:	68e4      	ldr	r4, [r4, #12]
  404578:	42a1      	cmp	r1, r4
  40457a:	d006      	beq.n	40458a <_malloc_r+0x6e>
  40457c:	6863      	ldr	r3, [r4, #4]
  40457e:	f023 0303 	bic.w	r3, r3, #3
  404582:	1b9a      	subs	r2, r3, r6
  404584:	2a0f      	cmp	r2, #15
  404586:	ddf3      	ble.n	404570 <_malloc_r+0x54>
  404588:	4670      	mov	r0, lr
  40458a:	693c      	ldr	r4, [r7, #16]
  40458c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404874 <_malloc_r+0x358>
  404590:	4574      	cmp	r4, lr
  404592:	f000 81ab 	beq.w	4048ec <_malloc_r+0x3d0>
  404596:	6863      	ldr	r3, [r4, #4]
  404598:	f023 0303 	bic.w	r3, r3, #3
  40459c:	1b9a      	subs	r2, r3, r6
  40459e:	2a0f      	cmp	r2, #15
  4045a0:	f300 8190 	bgt.w	4048c4 <_malloc_r+0x3a8>
  4045a4:	2a00      	cmp	r2, #0
  4045a6:	f8c7 e014 	str.w	lr, [r7, #20]
  4045aa:	f8c7 e010 	str.w	lr, [r7, #16]
  4045ae:	f280 809d 	bge.w	4046ec <_malloc_r+0x1d0>
  4045b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4045b6:	f080 8161 	bcs.w	40487c <_malloc_r+0x360>
  4045ba:	08db      	lsrs	r3, r3, #3
  4045bc:	f103 0c01 	add.w	ip, r3, #1
  4045c0:	1099      	asrs	r1, r3, #2
  4045c2:	687a      	ldr	r2, [r7, #4]
  4045c4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4045c8:	f8c4 8008 	str.w	r8, [r4, #8]
  4045cc:	2301      	movs	r3, #1
  4045ce:	408b      	lsls	r3, r1
  4045d0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4045d4:	4313      	orrs	r3, r2
  4045d6:	3908      	subs	r1, #8
  4045d8:	60e1      	str	r1, [r4, #12]
  4045da:	607b      	str	r3, [r7, #4]
  4045dc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4045e0:	f8c8 400c 	str.w	r4, [r8, #12]
  4045e4:	1082      	asrs	r2, r0, #2
  4045e6:	2401      	movs	r4, #1
  4045e8:	4094      	lsls	r4, r2
  4045ea:	429c      	cmp	r4, r3
  4045ec:	f200 808b 	bhi.w	404706 <_malloc_r+0x1ea>
  4045f0:	421c      	tst	r4, r3
  4045f2:	d106      	bne.n	404602 <_malloc_r+0xe6>
  4045f4:	f020 0003 	bic.w	r0, r0, #3
  4045f8:	0064      	lsls	r4, r4, #1
  4045fa:	421c      	tst	r4, r3
  4045fc:	f100 0004 	add.w	r0, r0, #4
  404600:	d0fa      	beq.n	4045f8 <_malloc_r+0xdc>
  404602:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404606:	46cc      	mov	ip, r9
  404608:	4680      	mov	r8, r0
  40460a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40460e:	459c      	cmp	ip, r3
  404610:	d107      	bne.n	404622 <_malloc_r+0x106>
  404612:	e16d      	b.n	4048f0 <_malloc_r+0x3d4>
  404614:	2a00      	cmp	r2, #0
  404616:	f280 817b 	bge.w	404910 <_malloc_r+0x3f4>
  40461a:	68db      	ldr	r3, [r3, #12]
  40461c:	459c      	cmp	ip, r3
  40461e:	f000 8167 	beq.w	4048f0 <_malloc_r+0x3d4>
  404622:	6859      	ldr	r1, [r3, #4]
  404624:	f021 0103 	bic.w	r1, r1, #3
  404628:	1b8a      	subs	r2, r1, r6
  40462a:	2a0f      	cmp	r2, #15
  40462c:	ddf2      	ble.n	404614 <_malloc_r+0xf8>
  40462e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404632:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404636:	9300      	str	r3, [sp, #0]
  404638:	199c      	adds	r4, r3, r6
  40463a:	4628      	mov	r0, r5
  40463c:	f046 0601 	orr.w	r6, r6, #1
  404640:	f042 0501 	orr.w	r5, r2, #1
  404644:	605e      	str	r6, [r3, #4]
  404646:	f8c8 c00c 	str.w	ip, [r8, #12]
  40464a:	f8cc 8008 	str.w	r8, [ip, #8]
  40464e:	617c      	str	r4, [r7, #20]
  404650:	613c      	str	r4, [r7, #16]
  404652:	f8c4 e00c 	str.w	lr, [r4, #12]
  404656:	f8c4 e008 	str.w	lr, [r4, #8]
  40465a:	6065      	str	r5, [r4, #4]
  40465c:	505a      	str	r2, [r3, r1]
  40465e:	f000 fb2f 	bl	404cc0 <__malloc_unlock>
  404662:	9b00      	ldr	r3, [sp, #0]
  404664:	f103 0408 	add.w	r4, r3, #8
  404668:	e01e      	b.n	4046a8 <_malloc_r+0x18c>
  40466a:	2910      	cmp	r1, #16
  40466c:	d820      	bhi.n	4046b0 <_malloc_r+0x194>
  40466e:	f000 fb21 	bl	404cb4 <__malloc_lock>
  404672:	2610      	movs	r6, #16
  404674:	2318      	movs	r3, #24
  404676:	2002      	movs	r0, #2
  404678:	4f79      	ldr	r7, [pc, #484]	; (404860 <_malloc_r+0x344>)
  40467a:	443b      	add	r3, r7
  40467c:	f1a3 0208 	sub.w	r2, r3, #8
  404680:	685c      	ldr	r4, [r3, #4]
  404682:	4294      	cmp	r4, r2
  404684:	f000 813d 	beq.w	404902 <_malloc_r+0x3e6>
  404688:	6863      	ldr	r3, [r4, #4]
  40468a:	68e1      	ldr	r1, [r4, #12]
  40468c:	68a6      	ldr	r6, [r4, #8]
  40468e:	f023 0303 	bic.w	r3, r3, #3
  404692:	4423      	add	r3, r4
  404694:	4628      	mov	r0, r5
  404696:	685a      	ldr	r2, [r3, #4]
  404698:	60f1      	str	r1, [r6, #12]
  40469a:	f042 0201 	orr.w	r2, r2, #1
  40469e:	608e      	str	r6, [r1, #8]
  4046a0:	605a      	str	r2, [r3, #4]
  4046a2:	f000 fb0d 	bl	404cc0 <__malloc_unlock>
  4046a6:	3408      	adds	r4, #8
  4046a8:	4620      	mov	r0, r4
  4046aa:	b003      	add	sp, #12
  4046ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046b0:	2400      	movs	r4, #0
  4046b2:	230c      	movs	r3, #12
  4046b4:	4620      	mov	r0, r4
  4046b6:	602b      	str	r3, [r5, #0]
  4046b8:	b003      	add	sp, #12
  4046ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046be:	2040      	movs	r0, #64	; 0x40
  4046c0:	f44f 7300 	mov.w	r3, #512	; 0x200
  4046c4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4046c8:	e74a      	b.n	404560 <_malloc_r+0x44>
  4046ca:	4423      	add	r3, r4
  4046cc:	68e1      	ldr	r1, [r4, #12]
  4046ce:	685a      	ldr	r2, [r3, #4]
  4046d0:	68a6      	ldr	r6, [r4, #8]
  4046d2:	f042 0201 	orr.w	r2, r2, #1
  4046d6:	60f1      	str	r1, [r6, #12]
  4046d8:	4628      	mov	r0, r5
  4046da:	608e      	str	r6, [r1, #8]
  4046dc:	605a      	str	r2, [r3, #4]
  4046de:	f000 faef 	bl	404cc0 <__malloc_unlock>
  4046e2:	3408      	adds	r4, #8
  4046e4:	4620      	mov	r0, r4
  4046e6:	b003      	add	sp, #12
  4046e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046ec:	4423      	add	r3, r4
  4046ee:	4628      	mov	r0, r5
  4046f0:	685a      	ldr	r2, [r3, #4]
  4046f2:	f042 0201 	orr.w	r2, r2, #1
  4046f6:	605a      	str	r2, [r3, #4]
  4046f8:	f000 fae2 	bl	404cc0 <__malloc_unlock>
  4046fc:	3408      	adds	r4, #8
  4046fe:	4620      	mov	r0, r4
  404700:	b003      	add	sp, #12
  404702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404706:	68bc      	ldr	r4, [r7, #8]
  404708:	6863      	ldr	r3, [r4, #4]
  40470a:	f023 0803 	bic.w	r8, r3, #3
  40470e:	45b0      	cmp	r8, r6
  404710:	d304      	bcc.n	40471c <_malloc_r+0x200>
  404712:	eba8 0306 	sub.w	r3, r8, r6
  404716:	2b0f      	cmp	r3, #15
  404718:	f300 8085 	bgt.w	404826 <_malloc_r+0x30a>
  40471c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404878 <_malloc_r+0x35c>
  404720:	4b50      	ldr	r3, [pc, #320]	; (404864 <_malloc_r+0x348>)
  404722:	f8d9 2000 	ldr.w	r2, [r9]
  404726:	681b      	ldr	r3, [r3, #0]
  404728:	3201      	adds	r2, #1
  40472a:	4433      	add	r3, r6
  40472c:	eb04 0a08 	add.w	sl, r4, r8
  404730:	f000 8155 	beq.w	4049de <_malloc_r+0x4c2>
  404734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404738:	330f      	adds	r3, #15
  40473a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40473e:	f02b 0b0f 	bic.w	fp, fp, #15
  404742:	4659      	mov	r1, fp
  404744:	4628      	mov	r0, r5
  404746:	f000 fdbb 	bl	4052c0 <_sbrk_r>
  40474a:	1c41      	adds	r1, r0, #1
  40474c:	4602      	mov	r2, r0
  40474e:	f000 80fc 	beq.w	40494a <_malloc_r+0x42e>
  404752:	4582      	cmp	sl, r0
  404754:	f200 80f7 	bhi.w	404946 <_malloc_r+0x42a>
  404758:	4b43      	ldr	r3, [pc, #268]	; (404868 <_malloc_r+0x34c>)
  40475a:	6819      	ldr	r1, [r3, #0]
  40475c:	4459      	add	r1, fp
  40475e:	6019      	str	r1, [r3, #0]
  404760:	f000 814d 	beq.w	4049fe <_malloc_r+0x4e2>
  404764:	f8d9 0000 	ldr.w	r0, [r9]
  404768:	3001      	adds	r0, #1
  40476a:	bf1b      	ittet	ne
  40476c:	eba2 0a0a 	subne.w	sl, r2, sl
  404770:	4451      	addne	r1, sl
  404772:	f8c9 2000 	streq.w	r2, [r9]
  404776:	6019      	strne	r1, [r3, #0]
  404778:	f012 0107 	ands.w	r1, r2, #7
  40477c:	f000 8115 	beq.w	4049aa <_malloc_r+0x48e>
  404780:	f1c1 0008 	rsb	r0, r1, #8
  404784:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404788:	4402      	add	r2, r0
  40478a:	3108      	adds	r1, #8
  40478c:	eb02 090b 	add.w	r9, r2, fp
  404790:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404794:	eba1 0909 	sub.w	r9, r1, r9
  404798:	4649      	mov	r1, r9
  40479a:	4628      	mov	r0, r5
  40479c:	9301      	str	r3, [sp, #4]
  40479e:	9200      	str	r2, [sp, #0]
  4047a0:	f000 fd8e 	bl	4052c0 <_sbrk_r>
  4047a4:	1c43      	adds	r3, r0, #1
  4047a6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4047aa:	f000 8143 	beq.w	404a34 <_malloc_r+0x518>
  4047ae:	1a80      	subs	r0, r0, r2
  4047b0:	4448      	add	r0, r9
  4047b2:	f040 0001 	orr.w	r0, r0, #1
  4047b6:	6819      	ldr	r1, [r3, #0]
  4047b8:	60ba      	str	r2, [r7, #8]
  4047ba:	4449      	add	r1, r9
  4047bc:	42bc      	cmp	r4, r7
  4047be:	6050      	str	r0, [r2, #4]
  4047c0:	6019      	str	r1, [r3, #0]
  4047c2:	d017      	beq.n	4047f4 <_malloc_r+0x2d8>
  4047c4:	f1b8 0f0f 	cmp.w	r8, #15
  4047c8:	f240 80fb 	bls.w	4049c2 <_malloc_r+0x4a6>
  4047cc:	6860      	ldr	r0, [r4, #4]
  4047ce:	f1a8 020c 	sub.w	r2, r8, #12
  4047d2:	f022 0207 	bic.w	r2, r2, #7
  4047d6:	eb04 0e02 	add.w	lr, r4, r2
  4047da:	f000 0001 	and.w	r0, r0, #1
  4047de:	f04f 0c05 	mov.w	ip, #5
  4047e2:	4310      	orrs	r0, r2
  4047e4:	2a0f      	cmp	r2, #15
  4047e6:	6060      	str	r0, [r4, #4]
  4047e8:	f8ce c004 	str.w	ip, [lr, #4]
  4047ec:	f8ce c008 	str.w	ip, [lr, #8]
  4047f0:	f200 8117 	bhi.w	404a22 <_malloc_r+0x506>
  4047f4:	4b1d      	ldr	r3, [pc, #116]	; (40486c <_malloc_r+0x350>)
  4047f6:	68bc      	ldr	r4, [r7, #8]
  4047f8:	681a      	ldr	r2, [r3, #0]
  4047fa:	4291      	cmp	r1, r2
  4047fc:	bf88      	it	hi
  4047fe:	6019      	strhi	r1, [r3, #0]
  404800:	4b1b      	ldr	r3, [pc, #108]	; (404870 <_malloc_r+0x354>)
  404802:	681a      	ldr	r2, [r3, #0]
  404804:	4291      	cmp	r1, r2
  404806:	6862      	ldr	r2, [r4, #4]
  404808:	bf88      	it	hi
  40480a:	6019      	strhi	r1, [r3, #0]
  40480c:	f022 0203 	bic.w	r2, r2, #3
  404810:	4296      	cmp	r6, r2
  404812:	eba2 0306 	sub.w	r3, r2, r6
  404816:	d801      	bhi.n	40481c <_malloc_r+0x300>
  404818:	2b0f      	cmp	r3, #15
  40481a:	dc04      	bgt.n	404826 <_malloc_r+0x30a>
  40481c:	4628      	mov	r0, r5
  40481e:	f000 fa4f 	bl	404cc0 <__malloc_unlock>
  404822:	2400      	movs	r4, #0
  404824:	e740      	b.n	4046a8 <_malloc_r+0x18c>
  404826:	19a2      	adds	r2, r4, r6
  404828:	f043 0301 	orr.w	r3, r3, #1
  40482c:	f046 0601 	orr.w	r6, r6, #1
  404830:	6066      	str	r6, [r4, #4]
  404832:	4628      	mov	r0, r5
  404834:	60ba      	str	r2, [r7, #8]
  404836:	6053      	str	r3, [r2, #4]
  404838:	f000 fa42 	bl	404cc0 <__malloc_unlock>
  40483c:	3408      	adds	r4, #8
  40483e:	4620      	mov	r0, r4
  404840:	b003      	add	sp, #12
  404842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404846:	2b14      	cmp	r3, #20
  404848:	d971      	bls.n	40492e <_malloc_r+0x412>
  40484a:	2b54      	cmp	r3, #84	; 0x54
  40484c:	f200 80a3 	bhi.w	404996 <_malloc_r+0x47a>
  404850:	0b33      	lsrs	r3, r6, #12
  404852:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404856:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40485a:	00c3      	lsls	r3, r0, #3
  40485c:	e680      	b.n	404560 <_malloc_r+0x44>
  40485e:	bf00      	nop
  404860:	20000444 	.word	0x20000444
  404864:	20000aa0 	.word	0x20000aa0
  404868:	20000a70 	.word	0x20000a70
  40486c:	20000a98 	.word	0x20000a98
  404870:	20000a9c 	.word	0x20000a9c
  404874:	2000044c 	.word	0x2000044c
  404878:	2000084c 	.word	0x2000084c
  40487c:	0a5a      	lsrs	r2, r3, #9
  40487e:	2a04      	cmp	r2, #4
  404880:	d95b      	bls.n	40493a <_malloc_r+0x41e>
  404882:	2a14      	cmp	r2, #20
  404884:	f200 80ae 	bhi.w	4049e4 <_malloc_r+0x4c8>
  404888:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40488c:	00c9      	lsls	r1, r1, #3
  40488e:	325b      	adds	r2, #91	; 0x5b
  404890:	eb07 0c01 	add.w	ip, r7, r1
  404894:	5879      	ldr	r1, [r7, r1]
  404896:	f1ac 0c08 	sub.w	ip, ip, #8
  40489a:	458c      	cmp	ip, r1
  40489c:	f000 8088 	beq.w	4049b0 <_malloc_r+0x494>
  4048a0:	684a      	ldr	r2, [r1, #4]
  4048a2:	f022 0203 	bic.w	r2, r2, #3
  4048a6:	4293      	cmp	r3, r2
  4048a8:	d273      	bcs.n	404992 <_malloc_r+0x476>
  4048aa:	6889      	ldr	r1, [r1, #8]
  4048ac:	458c      	cmp	ip, r1
  4048ae:	d1f7      	bne.n	4048a0 <_malloc_r+0x384>
  4048b0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4048b4:	687b      	ldr	r3, [r7, #4]
  4048b6:	60e2      	str	r2, [r4, #12]
  4048b8:	f8c4 c008 	str.w	ip, [r4, #8]
  4048bc:	6094      	str	r4, [r2, #8]
  4048be:	f8cc 400c 	str.w	r4, [ip, #12]
  4048c2:	e68f      	b.n	4045e4 <_malloc_r+0xc8>
  4048c4:	19a1      	adds	r1, r4, r6
  4048c6:	f046 0c01 	orr.w	ip, r6, #1
  4048ca:	f042 0601 	orr.w	r6, r2, #1
  4048ce:	f8c4 c004 	str.w	ip, [r4, #4]
  4048d2:	4628      	mov	r0, r5
  4048d4:	6179      	str	r1, [r7, #20]
  4048d6:	6139      	str	r1, [r7, #16]
  4048d8:	f8c1 e00c 	str.w	lr, [r1, #12]
  4048dc:	f8c1 e008 	str.w	lr, [r1, #8]
  4048e0:	604e      	str	r6, [r1, #4]
  4048e2:	50e2      	str	r2, [r4, r3]
  4048e4:	f000 f9ec 	bl	404cc0 <__malloc_unlock>
  4048e8:	3408      	adds	r4, #8
  4048ea:	e6dd      	b.n	4046a8 <_malloc_r+0x18c>
  4048ec:	687b      	ldr	r3, [r7, #4]
  4048ee:	e679      	b.n	4045e4 <_malloc_r+0xc8>
  4048f0:	f108 0801 	add.w	r8, r8, #1
  4048f4:	f018 0f03 	tst.w	r8, #3
  4048f8:	f10c 0c08 	add.w	ip, ip, #8
  4048fc:	f47f ae85 	bne.w	40460a <_malloc_r+0xee>
  404900:	e02d      	b.n	40495e <_malloc_r+0x442>
  404902:	68dc      	ldr	r4, [r3, #12]
  404904:	42a3      	cmp	r3, r4
  404906:	bf08      	it	eq
  404908:	3002      	addeq	r0, #2
  40490a:	f43f ae3e 	beq.w	40458a <_malloc_r+0x6e>
  40490e:	e6bb      	b.n	404688 <_malloc_r+0x16c>
  404910:	4419      	add	r1, r3
  404912:	461c      	mov	r4, r3
  404914:	684a      	ldr	r2, [r1, #4]
  404916:	68db      	ldr	r3, [r3, #12]
  404918:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40491c:	f042 0201 	orr.w	r2, r2, #1
  404920:	604a      	str	r2, [r1, #4]
  404922:	4628      	mov	r0, r5
  404924:	60f3      	str	r3, [r6, #12]
  404926:	609e      	str	r6, [r3, #8]
  404928:	f000 f9ca 	bl	404cc0 <__malloc_unlock>
  40492c:	e6bc      	b.n	4046a8 <_malloc_r+0x18c>
  40492e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404932:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404936:	00c3      	lsls	r3, r0, #3
  404938:	e612      	b.n	404560 <_malloc_r+0x44>
  40493a:	099a      	lsrs	r2, r3, #6
  40493c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404940:	00c9      	lsls	r1, r1, #3
  404942:	3238      	adds	r2, #56	; 0x38
  404944:	e7a4      	b.n	404890 <_malloc_r+0x374>
  404946:	42bc      	cmp	r4, r7
  404948:	d054      	beq.n	4049f4 <_malloc_r+0x4d8>
  40494a:	68bc      	ldr	r4, [r7, #8]
  40494c:	6862      	ldr	r2, [r4, #4]
  40494e:	f022 0203 	bic.w	r2, r2, #3
  404952:	e75d      	b.n	404810 <_malloc_r+0x2f4>
  404954:	f859 3908 	ldr.w	r3, [r9], #-8
  404958:	4599      	cmp	r9, r3
  40495a:	f040 8086 	bne.w	404a6a <_malloc_r+0x54e>
  40495e:	f010 0f03 	tst.w	r0, #3
  404962:	f100 30ff 	add.w	r0, r0, #4294967295
  404966:	d1f5      	bne.n	404954 <_malloc_r+0x438>
  404968:	687b      	ldr	r3, [r7, #4]
  40496a:	ea23 0304 	bic.w	r3, r3, r4
  40496e:	607b      	str	r3, [r7, #4]
  404970:	0064      	lsls	r4, r4, #1
  404972:	429c      	cmp	r4, r3
  404974:	f63f aec7 	bhi.w	404706 <_malloc_r+0x1ea>
  404978:	2c00      	cmp	r4, #0
  40497a:	f43f aec4 	beq.w	404706 <_malloc_r+0x1ea>
  40497e:	421c      	tst	r4, r3
  404980:	4640      	mov	r0, r8
  404982:	f47f ae3e 	bne.w	404602 <_malloc_r+0xe6>
  404986:	0064      	lsls	r4, r4, #1
  404988:	421c      	tst	r4, r3
  40498a:	f100 0004 	add.w	r0, r0, #4
  40498e:	d0fa      	beq.n	404986 <_malloc_r+0x46a>
  404990:	e637      	b.n	404602 <_malloc_r+0xe6>
  404992:	468c      	mov	ip, r1
  404994:	e78c      	b.n	4048b0 <_malloc_r+0x394>
  404996:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40499a:	d815      	bhi.n	4049c8 <_malloc_r+0x4ac>
  40499c:	0bf3      	lsrs	r3, r6, #15
  40499e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4049a2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4049a6:	00c3      	lsls	r3, r0, #3
  4049a8:	e5da      	b.n	404560 <_malloc_r+0x44>
  4049aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4049ae:	e6ed      	b.n	40478c <_malloc_r+0x270>
  4049b0:	687b      	ldr	r3, [r7, #4]
  4049b2:	1092      	asrs	r2, r2, #2
  4049b4:	2101      	movs	r1, #1
  4049b6:	fa01 f202 	lsl.w	r2, r1, r2
  4049ba:	4313      	orrs	r3, r2
  4049bc:	607b      	str	r3, [r7, #4]
  4049be:	4662      	mov	r2, ip
  4049c0:	e779      	b.n	4048b6 <_malloc_r+0x39a>
  4049c2:	2301      	movs	r3, #1
  4049c4:	6053      	str	r3, [r2, #4]
  4049c6:	e729      	b.n	40481c <_malloc_r+0x300>
  4049c8:	f240 5254 	movw	r2, #1364	; 0x554
  4049cc:	4293      	cmp	r3, r2
  4049ce:	d822      	bhi.n	404a16 <_malloc_r+0x4fa>
  4049d0:	0cb3      	lsrs	r3, r6, #18
  4049d2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4049d6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4049da:	00c3      	lsls	r3, r0, #3
  4049dc:	e5c0      	b.n	404560 <_malloc_r+0x44>
  4049de:	f103 0b10 	add.w	fp, r3, #16
  4049e2:	e6ae      	b.n	404742 <_malloc_r+0x226>
  4049e4:	2a54      	cmp	r2, #84	; 0x54
  4049e6:	d829      	bhi.n	404a3c <_malloc_r+0x520>
  4049e8:	0b1a      	lsrs	r2, r3, #12
  4049ea:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4049ee:	00c9      	lsls	r1, r1, #3
  4049f0:	326e      	adds	r2, #110	; 0x6e
  4049f2:	e74d      	b.n	404890 <_malloc_r+0x374>
  4049f4:	4b20      	ldr	r3, [pc, #128]	; (404a78 <_malloc_r+0x55c>)
  4049f6:	6819      	ldr	r1, [r3, #0]
  4049f8:	4459      	add	r1, fp
  4049fa:	6019      	str	r1, [r3, #0]
  4049fc:	e6b2      	b.n	404764 <_malloc_r+0x248>
  4049fe:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404a02:	2800      	cmp	r0, #0
  404a04:	f47f aeae 	bne.w	404764 <_malloc_r+0x248>
  404a08:	eb08 030b 	add.w	r3, r8, fp
  404a0c:	68ba      	ldr	r2, [r7, #8]
  404a0e:	f043 0301 	orr.w	r3, r3, #1
  404a12:	6053      	str	r3, [r2, #4]
  404a14:	e6ee      	b.n	4047f4 <_malloc_r+0x2d8>
  404a16:	207f      	movs	r0, #127	; 0x7f
  404a18:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404a1c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404a20:	e59e      	b.n	404560 <_malloc_r+0x44>
  404a22:	f104 0108 	add.w	r1, r4, #8
  404a26:	4628      	mov	r0, r5
  404a28:	9300      	str	r3, [sp, #0]
  404a2a:	f000 feb7 	bl	40579c <_free_r>
  404a2e:	9b00      	ldr	r3, [sp, #0]
  404a30:	6819      	ldr	r1, [r3, #0]
  404a32:	e6df      	b.n	4047f4 <_malloc_r+0x2d8>
  404a34:	2001      	movs	r0, #1
  404a36:	f04f 0900 	mov.w	r9, #0
  404a3a:	e6bc      	b.n	4047b6 <_malloc_r+0x29a>
  404a3c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404a40:	d805      	bhi.n	404a4e <_malloc_r+0x532>
  404a42:	0bda      	lsrs	r2, r3, #15
  404a44:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404a48:	00c9      	lsls	r1, r1, #3
  404a4a:	3277      	adds	r2, #119	; 0x77
  404a4c:	e720      	b.n	404890 <_malloc_r+0x374>
  404a4e:	f240 5154 	movw	r1, #1364	; 0x554
  404a52:	428a      	cmp	r2, r1
  404a54:	d805      	bhi.n	404a62 <_malloc_r+0x546>
  404a56:	0c9a      	lsrs	r2, r3, #18
  404a58:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404a5c:	00c9      	lsls	r1, r1, #3
  404a5e:	327c      	adds	r2, #124	; 0x7c
  404a60:	e716      	b.n	404890 <_malloc_r+0x374>
  404a62:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404a66:	227e      	movs	r2, #126	; 0x7e
  404a68:	e712      	b.n	404890 <_malloc_r+0x374>
  404a6a:	687b      	ldr	r3, [r7, #4]
  404a6c:	e780      	b.n	404970 <_malloc_r+0x454>
  404a6e:	08f0      	lsrs	r0, r6, #3
  404a70:	f106 0308 	add.w	r3, r6, #8
  404a74:	e600      	b.n	404678 <_malloc_r+0x15c>
  404a76:	bf00      	nop
  404a78:	20000a70 	.word	0x20000a70
  404a7c:	00000000 	.word	0x00000000

00404a80 <memchr>:
  404a80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a84:	2a10      	cmp	r2, #16
  404a86:	db2b      	blt.n	404ae0 <memchr+0x60>
  404a88:	f010 0f07 	tst.w	r0, #7
  404a8c:	d008      	beq.n	404aa0 <memchr+0x20>
  404a8e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a92:	3a01      	subs	r2, #1
  404a94:	428b      	cmp	r3, r1
  404a96:	d02d      	beq.n	404af4 <memchr+0x74>
  404a98:	f010 0f07 	tst.w	r0, #7
  404a9c:	b342      	cbz	r2, 404af0 <memchr+0x70>
  404a9e:	d1f6      	bne.n	404a8e <memchr+0xe>
  404aa0:	b4f0      	push	{r4, r5, r6, r7}
  404aa2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404aa6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404aaa:	f022 0407 	bic.w	r4, r2, #7
  404aae:	f07f 0700 	mvns.w	r7, #0
  404ab2:	2300      	movs	r3, #0
  404ab4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404ab8:	3c08      	subs	r4, #8
  404aba:	ea85 0501 	eor.w	r5, r5, r1
  404abe:	ea86 0601 	eor.w	r6, r6, r1
  404ac2:	fa85 f547 	uadd8	r5, r5, r7
  404ac6:	faa3 f587 	sel	r5, r3, r7
  404aca:	fa86 f647 	uadd8	r6, r6, r7
  404ace:	faa5 f687 	sel	r6, r5, r7
  404ad2:	b98e      	cbnz	r6, 404af8 <memchr+0x78>
  404ad4:	d1ee      	bne.n	404ab4 <memchr+0x34>
  404ad6:	bcf0      	pop	{r4, r5, r6, r7}
  404ad8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404adc:	f002 0207 	and.w	r2, r2, #7
  404ae0:	b132      	cbz	r2, 404af0 <memchr+0x70>
  404ae2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ae6:	3a01      	subs	r2, #1
  404ae8:	ea83 0301 	eor.w	r3, r3, r1
  404aec:	b113      	cbz	r3, 404af4 <memchr+0x74>
  404aee:	d1f8      	bne.n	404ae2 <memchr+0x62>
  404af0:	2000      	movs	r0, #0
  404af2:	4770      	bx	lr
  404af4:	3801      	subs	r0, #1
  404af6:	4770      	bx	lr
  404af8:	2d00      	cmp	r5, #0
  404afa:	bf06      	itte	eq
  404afc:	4635      	moveq	r5, r6
  404afe:	3803      	subeq	r0, #3
  404b00:	3807      	subne	r0, #7
  404b02:	f015 0f01 	tst.w	r5, #1
  404b06:	d107      	bne.n	404b18 <memchr+0x98>
  404b08:	3001      	adds	r0, #1
  404b0a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404b0e:	bf02      	ittt	eq
  404b10:	3001      	addeq	r0, #1
  404b12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404b16:	3001      	addeq	r0, #1
  404b18:	bcf0      	pop	{r4, r5, r6, r7}
  404b1a:	3801      	subs	r0, #1
  404b1c:	4770      	bx	lr
  404b1e:	bf00      	nop

00404b20 <memcmp>:
  404b20:	2a03      	cmp	r2, #3
  404b22:	b470      	push	{r4, r5, r6}
  404b24:	d922      	bls.n	404b6c <memcmp+0x4c>
  404b26:	ea40 0301 	orr.w	r3, r0, r1
  404b2a:	079b      	lsls	r3, r3, #30
  404b2c:	d011      	beq.n	404b52 <memcmp+0x32>
  404b2e:	7803      	ldrb	r3, [r0, #0]
  404b30:	780c      	ldrb	r4, [r1, #0]
  404b32:	42a3      	cmp	r3, r4
  404b34:	d11d      	bne.n	404b72 <memcmp+0x52>
  404b36:	440a      	add	r2, r1
  404b38:	3101      	adds	r1, #1
  404b3a:	e005      	b.n	404b48 <memcmp+0x28>
  404b3c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  404b40:	f811 4b01 	ldrb.w	r4, [r1], #1
  404b44:	42a3      	cmp	r3, r4
  404b46:	d114      	bne.n	404b72 <memcmp+0x52>
  404b48:	4291      	cmp	r1, r2
  404b4a:	d1f7      	bne.n	404b3c <memcmp+0x1c>
  404b4c:	2000      	movs	r0, #0
  404b4e:	bc70      	pop	{r4, r5, r6}
  404b50:	4770      	bx	lr
  404b52:	680d      	ldr	r5, [r1, #0]
  404b54:	6806      	ldr	r6, [r0, #0]
  404b56:	42ae      	cmp	r6, r5
  404b58:	460c      	mov	r4, r1
  404b5a:	4603      	mov	r3, r0
  404b5c:	f101 0104 	add.w	r1, r1, #4
  404b60:	f100 0004 	add.w	r0, r0, #4
  404b64:	d108      	bne.n	404b78 <memcmp+0x58>
  404b66:	3a04      	subs	r2, #4
  404b68:	2a03      	cmp	r2, #3
  404b6a:	d8f2      	bhi.n	404b52 <memcmp+0x32>
  404b6c:	2a00      	cmp	r2, #0
  404b6e:	d1de      	bne.n	404b2e <memcmp+0xe>
  404b70:	e7ec      	b.n	404b4c <memcmp+0x2c>
  404b72:	1b18      	subs	r0, r3, r4
  404b74:	bc70      	pop	{r4, r5, r6}
  404b76:	4770      	bx	lr
  404b78:	4621      	mov	r1, r4
  404b7a:	4618      	mov	r0, r3
  404b7c:	e7d7      	b.n	404b2e <memcmp+0xe>
  404b7e:	bf00      	nop

00404b80 <memcpy>:
  404b80:	4684      	mov	ip, r0
  404b82:	ea41 0300 	orr.w	r3, r1, r0
  404b86:	f013 0303 	ands.w	r3, r3, #3
  404b8a:	d16d      	bne.n	404c68 <memcpy+0xe8>
  404b8c:	3a40      	subs	r2, #64	; 0x40
  404b8e:	d341      	bcc.n	404c14 <memcpy+0x94>
  404b90:	f851 3b04 	ldr.w	r3, [r1], #4
  404b94:	f840 3b04 	str.w	r3, [r0], #4
  404b98:	f851 3b04 	ldr.w	r3, [r1], #4
  404b9c:	f840 3b04 	str.w	r3, [r0], #4
  404ba0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ba4:	f840 3b04 	str.w	r3, [r0], #4
  404ba8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bac:	f840 3b04 	str.w	r3, [r0], #4
  404bb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bb4:	f840 3b04 	str.w	r3, [r0], #4
  404bb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bbc:	f840 3b04 	str.w	r3, [r0], #4
  404bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bc4:	f840 3b04 	str.w	r3, [r0], #4
  404bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bcc:	f840 3b04 	str.w	r3, [r0], #4
  404bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bd4:	f840 3b04 	str.w	r3, [r0], #4
  404bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bdc:	f840 3b04 	str.w	r3, [r0], #4
  404be0:	f851 3b04 	ldr.w	r3, [r1], #4
  404be4:	f840 3b04 	str.w	r3, [r0], #4
  404be8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bec:	f840 3b04 	str.w	r3, [r0], #4
  404bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bf4:	f840 3b04 	str.w	r3, [r0], #4
  404bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bfc:	f840 3b04 	str.w	r3, [r0], #4
  404c00:	f851 3b04 	ldr.w	r3, [r1], #4
  404c04:	f840 3b04 	str.w	r3, [r0], #4
  404c08:	f851 3b04 	ldr.w	r3, [r1], #4
  404c0c:	f840 3b04 	str.w	r3, [r0], #4
  404c10:	3a40      	subs	r2, #64	; 0x40
  404c12:	d2bd      	bcs.n	404b90 <memcpy+0x10>
  404c14:	3230      	adds	r2, #48	; 0x30
  404c16:	d311      	bcc.n	404c3c <memcpy+0xbc>
  404c18:	f851 3b04 	ldr.w	r3, [r1], #4
  404c1c:	f840 3b04 	str.w	r3, [r0], #4
  404c20:	f851 3b04 	ldr.w	r3, [r1], #4
  404c24:	f840 3b04 	str.w	r3, [r0], #4
  404c28:	f851 3b04 	ldr.w	r3, [r1], #4
  404c2c:	f840 3b04 	str.w	r3, [r0], #4
  404c30:	f851 3b04 	ldr.w	r3, [r1], #4
  404c34:	f840 3b04 	str.w	r3, [r0], #4
  404c38:	3a10      	subs	r2, #16
  404c3a:	d2ed      	bcs.n	404c18 <memcpy+0x98>
  404c3c:	320c      	adds	r2, #12
  404c3e:	d305      	bcc.n	404c4c <memcpy+0xcc>
  404c40:	f851 3b04 	ldr.w	r3, [r1], #4
  404c44:	f840 3b04 	str.w	r3, [r0], #4
  404c48:	3a04      	subs	r2, #4
  404c4a:	d2f9      	bcs.n	404c40 <memcpy+0xc0>
  404c4c:	3204      	adds	r2, #4
  404c4e:	d008      	beq.n	404c62 <memcpy+0xe2>
  404c50:	07d2      	lsls	r2, r2, #31
  404c52:	bf1c      	itt	ne
  404c54:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c58:	f800 3b01 	strbne.w	r3, [r0], #1
  404c5c:	d301      	bcc.n	404c62 <memcpy+0xe2>
  404c5e:	880b      	ldrh	r3, [r1, #0]
  404c60:	8003      	strh	r3, [r0, #0]
  404c62:	4660      	mov	r0, ip
  404c64:	4770      	bx	lr
  404c66:	bf00      	nop
  404c68:	2a08      	cmp	r2, #8
  404c6a:	d313      	bcc.n	404c94 <memcpy+0x114>
  404c6c:	078b      	lsls	r3, r1, #30
  404c6e:	d08d      	beq.n	404b8c <memcpy+0xc>
  404c70:	f010 0303 	ands.w	r3, r0, #3
  404c74:	d08a      	beq.n	404b8c <memcpy+0xc>
  404c76:	f1c3 0304 	rsb	r3, r3, #4
  404c7a:	1ad2      	subs	r2, r2, r3
  404c7c:	07db      	lsls	r3, r3, #31
  404c7e:	bf1c      	itt	ne
  404c80:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c84:	f800 3b01 	strbne.w	r3, [r0], #1
  404c88:	d380      	bcc.n	404b8c <memcpy+0xc>
  404c8a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404c8e:	f820 3b02 	strh.w	r3, [r0], #2
  404c92:	e77b      	b.n	404b8c <memcpy+0xc>
  404c94:	3a04      	subs	r2, #4
  404c96:	d3d9      	bcc.n	404c4c <memcpy+0xcc>
  404c98:	3a01      	subs	r2, #1
  404c9a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404c9e:	f800 3b01 	strb.w	r3, [r0], #1
  404ca2:	d2f9      	bcs.n	404c98 <memcpy+0x118>
  404ca4:	780b      	ldrb	r3, [r1, #0]
  404ca6:	7003      	strb	r3, [r0, #0]
  404ca8:	784b      	ldrb	r3, [r1, #1]
  404caa:	7043      	strb	r3, [r0, #1]
  404cac:	788b      	ldrb	r3, [r1, #2]
  404cae:	7083      	strb	r3, [r0, #2]
  404cb0:	4660      	mov	r0, ip
  404cb2:	4770      	bx	lr

00404cb4 <__malloc_lock>:
  404cb4:	4801      	ldr	r0, [pc, #4]	; (404cbc <__malloc_lock+0x8>)
  404cb6:	f7ff bc2d 	b.w	404514 <__retarget_lock_acquire_recursive>
  404cba:	bf00      	nop
  404cbc:	200195cc 	.word	0x200195cc

00404cc0 <__malloc_unlock>:
  404cc0:	4801      	ldr	r0, [pc, #4]	; (404cc8 <__malloc_unlock+0x8>)
  404cc2:	f7ff bc29 	b.w	404518 <__retarget_lock_release_recursive>
  404cc6:	bf00      	nop
  404cc8:	200195cc 	.word	0x200195cc

00404ccc <_Balloc>:
  404ccc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404cce:	b570      	push	{r4, r5, r6, lr}
  404cd0:	4605      	mov	r5, r0
  404cd2:	460c      	mov	r4, r1
  404cd4:	b14b      	cbz	r3, 404cea <_Balloc+0x1e>
  404cd6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404cda:	b180      	cbz	r0, 404cfe <_Balloc+0x32>
  404cdc:	6802      	ldr	r2, [r0, #0]
  404cde:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404ce2:	2300      	movs	r3, #0
  404ce4:	6103      	str	r3, [r0, #16]
  404ce6:	60c3      	str	r3, [r0, #12]
  404ce8:	bd70      	pop	{r4, r5, r6, pc}
  404cea:	2221      	movs	r2, #33	; 0x21
  404cec:	2104      	movs	r1, #4
  404cee:	f000 fcd5 	bl	40569c <_calloc_r>
  404cf2:	64e8      	str	r0, [r5, #76]	; 0x4c
  404cf4:	4603      	mov	r3, r0
  404cf6:	2800      	cmp	r0, #0
  404cf8:	d1ed      	bne.n	404cd6 <_Balloc+0xa>
  404cfa:	2000      	movs	r0, #0
  404cfc:	bd70      	pop	{r4, r5, r6, pc}
  404cfe:	2101      	movs	r1, #1
  404d00:	fa01 f604 	lsl.w	r6, r1, r4
  404d04:	1d72      	adds	r2, r6, #5
  404d06:	4628      	mov	r0, r5
  404d08:	0092      	lsls	r2, r2, #2
  404d0a:	f000 fcc7 	bl	40569c <_calloc_r>
  404d0e:	2800      	cmp	r0, #0
  404d10:	d0f3      	beq.n	404cfa <_Balloc+0x2e>
  404d12:	6044      	str	r4, [r0, #4]
  404d14:	6086      	str	r6, [r0, #8]
  404d16:	e7e4      	b.n	404ce2 <_Balloc+0x16>

00404d18 <_Bfree>:
  404d18:	b131      	cbz	r1, 404d28 <_Bfree+0x10>
  404d1a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404d1c:	684a      	ldr	r2, [r1, #4]
  404d1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404d22:	6008      	str	r0, [r1, #0]
  404d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404d28:	4770      	bx	lr
  404d2a:	bf00      	nop

00404d2c <__multadd>:
  404d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404d2e:	690c      	ldr	r4, [r1, #16]
  404d30:	b083      	sub	sp, #12
  404d32:	460d      	mov	r5, r1
  404d34:	4606      	mov	r6, r0
  404d36:	f101 0e14 	add.w	lr, r1, #20
  404d3a:	2700      	movs	r7, #0
  404d3c:	f8de 0000 	ldr.w	r0, [lr]
  404d40:	b281      	uxth	r1, r0
  404d42:	fb02 3301 	mla	r3, r2, r1, r3
  404d46:	0c01      	lsrs	r1, r0, #16
  404d48:	0c18      	lsrs	r0, r3, #16
  404d4a:	fb02 0101 	mla	r1, r2, r1, r0
  404d4e:	b29b      	uxth	r3, r3
  404d50:	3701      	adds	r7, #1
  404d52:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404d56:	42bc      	cmp	r4, r7
  404d58:	f84e 3b04 	str.w	r3, [lr], #4
  404d5c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404d60:	dcec      	bgt.n	404d3c <__multadd+0x10>
  404d62:	b13b      	cbz	r3, 404d74 <__multadd+0x48>
  404d64:	68aa      	ldr	r2, [r5, #8]
  404d66:	4294      	cmp	r4, r2
  404d68:	da07      	bge.n	404d7a <__multadd+0x4e>
  404d6a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404d6e:	3401      	adds	r4, #1
  404d70:	6153      	str	r3, [r2, #20]
  404d72:	612c      	str	r4, [r5, #16]
  404d74:	4628      	mov	r0, r5
  404d76:	b003      	add	sp, #12
  404d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d7a:	6869      	ldr	r1, [r5, #4]
  404d7c:	9301      	str	r3, [sp, #4]
  404d7e:	3101      	adds	r1, #1
  404d80:	4630      	mov	r0, r6
  404d82:	f7ff ffa3 	bl	404ccc <_Balloc>
  404d86:	692a      	ldr	r2, [r5, #16]
  404d88:	3202      	adds	r2, #2
  404d8a:	f105 010c 	add.w	r1, r5, #12
  404d8e:	4607      	mov	r7, r0
  404d90:	0092      	lsls	r2, r2, #2
  404d92:	300c      	adds	r0, #12
  404d94:	f7ff fef4 	bl	404b80 <memcpy>
  404d98:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404d9a:	6869      	ldr	r1, [r5, #4]
  404d9c:	9b01      	ldr	r3, [sp, #4]
  404d9e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404da2:	6028      	str	r0, [r5, #0]
  404da4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404da8:	463d      	mov	r5, r7
  404daa:	e7de      	b.n	404d6a <__multadd+0x3e>

00404dac <__hi0bits>:
  404dac:	0c02      	lsrs	r2, r0, #16
  404dae:	0412      	lsls	r2, r2, #16
  404db0:	4603      	mov	r3, r0
  404db2:	b9b2      	cbnz	r2, 404de2 <__hi0bits+0x36>
  404db4:	0403      	lsls	r3, r0, #16
  404db6:	2010      	movs	r0, #16
  404db8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404dbc:	bf04      	itt	eq
  404dbe:	021b      	lsleq	r3, r3, #8
  404dc0:	3008      	addeq	r0, #8
  404dc2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404dc6:	bf04      	itt	eq
  404dc8:	011b      	lsleq	r3, r3, #4
  404dca:	3004      	addeq	r0, #4
  404dcc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404dd0:	bf04      	itt	eq
  404dd2:	009b      	lsleq	r3, r3, #2
  404dd4:	3002      	addeq	r0, #2
  404dd6:	2b00      	cmp	r3, #0
  404dd8:	db02      	blt.n	404de0 <__hi0bits+0x34>
  404dda:	005b      	lsls	r3, r3, #1
  404ddc:	d403      	bmi.n	404de6 <__hi0bits+0x3a>
  404dde:	2020      	movs	r0, #32
  404de0:	4770      	bx	lr
  404de2:	2000      	movs	r0, #0
  404de4:	e7e8      	b.n	404db8 <__hi0bits+0xc>
  404de6:	3001      	adds	r0, #1
  404de8:	4770      	bx	lr
  404dea:	bf00      	nop

00404dec <__lo0bits>:
  404dec:	6803      	ldr	r3, [r0, #0]
  404dee:	f013 0207 	ands.w	r2, r3, #7
  404df2:	4601      	mov	r1, r0
  404df4:	d007      	beq.n	404e06 <__lo0bits+0x1a>
  404df6:	07da      	lsls	r2, r3, #31
  404df8:	d421      	bmi.n	404e3e <__lo0bits+0x52>
  404dfa:	0798      	lsls	r0, r3, #30
  404dfc:	d421      	bmi.n	404e42 <__lo0bits+0x56>
  404dfe:	089b      	lsrs	r3, r3, #2
  404e00:	600b      	str	r3, [r1, #0]
  404e02:	2002      	movs	r0, #2
  404e04:	4770      	bx	lr
  404e06:	b298      	uxth	r0, r3
  404e08:	b198      	cbz	r0, 404e32 <__lo0bits+0x46>
  404e0a:	4610      	mov	r0, r2
  404e0c:	f013 0fff 	tst.w	r3, #255	; 0xff
  404e10:	bf04      	itt	eq
  404e12:	0a1b      	lsreq	r3, r3, #8
  404e14:	3008      	addeq	r0, #8
  404e16:	071a      	lsls	r2, r3, #28
  404e18:	bf04      	itt	eq
  404e1a:	091b      	lsreq	r3, r3, #4
  404e1c:	3004      	addeq	r0, #4
  404e1e:	079a      	lsls	r2, r3, #30
  404e20:	bf04      	itt	eq
  404e22:	089b      	lsreq	r3, r3, #2
  404e24:	3002      	addeq	r0, #2
  404e26:	07da      	lsls	r2, r3, #31
  404e28:	d407      	bmi.n	404e3a <__lo0bits+0x4e>
  404e2a:	085b      	lsrs	r3, r3, #1
  404e2c:	d104      	bne.n	404e38 <__lo0bits+0x4c>
  404e2e:	2020      	movs	r0, #32
  404e30:	4770      	bx	lr
  404e32:	0c1b      	lsrs	r3, r3, #16
  404e34:	2010      	movs	r0, #16
  404e36:	e7e9      	b.n	404e0c <__lo0bits+0x20>
  404e38:	3001      	adds	r0, #1
  404e3a:	600b      	str	r3, [r1, #0]
  404e3c:	4770      	bx	lr
  404e3e:	2000      	movs	r0, #0
  404e40:	4770      	bx	lr
  404e42:	085b      	lsrs	r3, r3, #1
  404e44:	600b      	str	r3, [r1, #0]
  404e46:	2001      	movs	r0, #1
  404e48:	4770      	bx	lr
  404e4a:	bf00      	nop

00404e4c <__i2b>:
  404e4c:	b510      	push	{r4, lr}
  404e4e:	460c      	mov	r4, r1
  404e50:	2101      	movs	r1, #1
  404e52:	f7ff ff3b 	bl	404ccc <_Balloc>
  404e56:	2201      	movs	r2, #1
  404e58:	6144      	str	r4, [r0, #20]
  404e5a:	6102      	str	r2, [r0, #16]
  404e5c:	bd10      	pop	{r4, pc}
  404e5e:	bf00      	nop

00404e60 <__multiply>:
  404e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e64:	690c      	ldr	r4, [r1, #16]
  404e66:	6915      	ldr	r5, [r2, #16]
  404e68:	42ac      	cmp	r4, r5
  404e6a:	b083      	sub	sp, #12
  404e6c:	468b      	mov	fp, r1
  404e6e:	4616      	mov	r6, r2
  404e70:	da04      	bge.n	404e7c <__multiply+0x1c>
  404e72:	4622      	mov	r2, r4
  404e74:	46b3      	mov	fp, r6
  404e76:	462c      	mov	r4, r5
  404e78:	460e      	mov	r6, r1
  404e7a:	4615      	mov	r5, r2
  404e7c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404e80:	f8db 1004 	ldr.w	r1, [fp, #4]
  404e84:	eb04 0805 	add.w	r8, r4, r5
  404e88:	4598      	cmp	r8, r3
  404e8a:	bfc8      	it	gt
  404e8c:	3101      	addgt	r1, #1
  404e8e:	f7ff ff1d 	bl	404ccc <_Balloc>
  404e92:	f100 0914 	add.w	r9, r0, #20
  404e96:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404e9a:	45d1      	cmp	r9, sl
  404e9c:	9000      	str	r0, [sp, #0]
  404e9e:	d205      	bcs.n	404eac <__multiply+0x4c>
  404ea0:	464b      	mov	r3, r9
  404ea2:	2100      	movs	r1, #0
  404ea4:	f843 1b04 	str.w	r1, [r3], #4
  404ea8:	459a      	cmp	sl, r3
  404eaa:	d8fb      	bhi.n	404ea4 <__multiply+0x44>
  404eac:	f106 0c14 	add.w	ip, r6, #20
  404eb0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404eb4:	f10b 0b14 	add.w	fp, fp, #20
  404eb8:	459c      	cmp	ip, r3
  404eba:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404ebe:	d24c      	bcs.n	404f5a <__multiply+0xfa>
  404ec0:	f8cd a004 	str.w	sl, [sp, #4]
  404ec4:	469a      	mov	sl, r3
  404ec6:	f8dc 5000 	ldr.w	r5, [ip]
  404eca:	b2af      	uxth	r7, r5
  404ecc:	b1ef      	cbz	r7, 404f0a <__multiply+0xaa>
  404ece:	2100      	movs	r1, #0
  404ed0:	464d      	mov	r5, r9
  404ed2:	465e      	mov	r6, fp
  404ed4:	460c      	mov	r4, r1
  404ed6:	f856 2b04 	ldr.w	r2, [r6], #4
  404eda:	6828      	ldr	r0, [r5, #0]
  404edc:	b293      	uxth	r3, r2
  404ede:	b281      	uxth	r1, r0
  404ee0:	fb07 1303 	mla	r3, r7, r3, r1
  404ee4:	0c12      	lsrs	r2, r2, #16
  404ee6:	0c01      	lsrs	r1, r0, #16
  404ee8:	4423      	add	r3, r4
  404eea:	fb07 1102 	mla	r1, r7, r2, r1
  404eee:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404ef2:	b29b      	uxth	r3, r3
  404ef4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404ef8:	45b6      	cmp	lr, r6
  404efa:	f845 3b04 	str.w	r3, [r5], #4
  404efe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404f02:	d8e8      	bhi.n	404ed6 <__multiply+0x76>
  404f04:	602c      	str	r4, [r5, #0]
  404f06:	f8dc 5000 	ldr.w	r5, [ip]
  404f0a:	0c2d      	lsrs	r5, r5, #16
  404f0c:	d01d      	beq.n	404f4a <__multiply+0xea>
  404f0e:	f8d9 3000 	ldr.w	r3, [r9]
  404f12:	4648      	mov	r0, r9
  404f14:	461c      	mov	r4, r3
  404f16:	4659      	mov	r1, fp
  404f18:	2200      	movs	r2, #0
  404f1a:	880e      	ldrh	r6, [r1, #0]
  404f1c:	0c24      	lsrs	r4, r4, #16
  404f1e:	fb05 4406 	mla	r4, r5, r6, r4
  404f22:	4422      	add	r2, r4
  404f24:	b29b      	uxth	r3, r3
  404f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404f2a:	f840 3b04 	str.w	r3, [r0], #4
  404f2e:	f851 3b04 	ldr.w	r3, [r1], #4
  404f32:	6804      	ldr	r4, [r0, #0]
  404f34:	0c1b      	lsrs	r3, r3, #16
  404f36:	b2a6      	uxth	r6, r4
  404f38:	fb05 6303 	mla	r3, r5, r3, r6
  404f3c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404f40:	458e      	cmp	lr, r1
  404f42:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404f46:	d8e8      	bhi.n	404f1a <__multiply+0xba>
  404f48:	6003      	str	r3, [r0, #0]
  404f4a:	f10c 0c04 	add.w	ip, ip, #4
  404f4e:	45e2      	cmp	sl, ip
  404f50:	f109 0904 	add.w	r9, r9, #4
  404f54:	d8b7      	bhi.n	404ec6 <__multiply+0x66>
  404f56:	f8dd a004 	ldr.w	sl, [sp, #4]
  404f5a:	f1b8 0f00 	cmp.w	r8, #0
  404f5e:	dd0b      	ble.n	404f78 <__multiply+0x118>
  404f60:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404f64:	f1aa 0a04 	sub.w	sl, sl, #4
  404f68:	b11b      	cbz	r3, 404f72 <__multiply+0x112>
  404f6a:	e005      	b.n	404f78 <__multiply+0x118>
  404f6c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404f70:	b913      	cbnz	r3, 404f78 <__multiply+0x118>
  404f72:	f1b8 0801 	subs.w	r8, r8, #1
  404f76:	d1f9      	bne.n	404f6c <__multiply+0x10c>
  404f78:	9800      	ldr	r0, [sp, #0]
  404f7a:	f8c0 8010 	str.w	r8, [r0, #16]
  404f7e:	b003      	add	sp, #12
  404f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404f84 <__pow5mult>:
  404f84:	f012 0303 	ands.w	r3, r2, #3
  404f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f8c:	4614      	mov	r4, r2
  404f8e:	4607      	mov	r7, r0
  404f90:	d12e      	bne.n	404ff0 <__pow5mult+0x6c>
  404f92:	460d      	mov	r5, r1
  404f94:	10a4      	asrs	r4, r4, #2
  404f96:	d01c      	beq.n	404fd2 <__pow5mult+0x4e>
  404f98:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404f9a:	b396      	cbz	r6, 405002 <__pow5mult+0x7e>
  404f9c:	07e3      	lsls	r3, r4, #31
  404f9e:	f04f 0800 	mov.w	r8, #0
  404fa2:	d406      	bmi.n	404fb2 <__pow5mult+0x2e>
  404fa4:	1064      	asrs	r4, r4, #1
  404fa6:	d014      	beq.n	404fd2 <__pow5mult+0x4e>
  404fa8:	6830      	ldr	r0, [r6, #0]
  404faa:	b1a8      	cbz	r0, 404fd8 <__pow5mult+0x54>
  404fac:	4606      	mov	r6, r0
  404fae:	07e3      	lsls	r3, r4, #31
  404fb0:	d5f8      	bpl.n	404fa4 <__pow5mult+0x20>
  404fb2:	4632      	mov	r2, r6
  404fb4:	4629      	mov	r1, r5
  404fb6:	4638      	mov	r0, r7
  404fb8:	f7ff ff52 	bl	404e60 <__multiply>
  404fbc:	b1b5      	cbz	r5, 404fec <__pow5mult+0x68>
  404fbe:	686a      	ldr	r2, [r5, #4]
  404fc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404fc2:	1064      	asrs	r4, r4, #1
  404fc4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404fc8:	6029      	str	r1, [r5, #0]
  404fca:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404fce:	4605      	mov	r5, r0
  404fd0:	d1ea      	bne.n	404fa8 <__pow5mult+0x24>
  404fd2:	4628      	mov	r0, r5
  404fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404fd8:	4632      	mov	r2, r6
  404fda:	4631      	mov	r1, r6
  404fdc:	4638      	mov	r0, r7
  404fde:	f7ff ff3f 	bl	404e60 <__multiply>
  404fe2:	6030      	str	r0, [r6, #0]
  404fe4:	f8c0 8000 	str.w	r8, [r0]
  404fe8:	4606      	mov	r6, r0
  404fea:	e7e0      	b.n	404fae <__pow5mult+0x2a>
  404fec:	4605      	mov	r5, r0
  404fee:	e7d9      	b.n	404fa4 <__pow5mult+0x20>
  404ff0:	1e5a      	subs	r2, r3, #1
  404ff2:	4d0b      	ldr	r5, [pc, #44]	; (405020 <__pow5mult+0x9c>)
  404ff4:	2300      	movs	r3, #0
  404ff6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404ffa:	f7ff fe97 	bl	404d2c <__multadd>
  404ffe:	4605      	mov	r5, r0
  405000:	e7c8      	b.n	404f94 <__pow5mult+0x10>
  405002:	2101      	movs	r1, #1
  405004:	4638      	mov	r0, r7
  405006:	f7ff fe61 	bl	404ccc <_Balloc>
  40500a:	f240 2171 	movw	r1, #625	; 0x271
  40500e:	2201      	movs	r2, #1
  405010:	2300      	movs	r3, #0
  405012:	6141      	str	r1, [r0, #20]
  405014:	6102      	str	r2, [r0, #16]
  405016:	4606      	mov	r6, r0
  405018:	64b8      	str	r0, [r7, #72]	; 0x48
  40501a:	6003      	str	r3, [r0, #0]
  40501c:	e7be      	b.n	404f9c <__pow5mult+0x18>
  40501e:	bf00      	nop
  405020:	00407850 	.word	0x00407850

00405024 <__lshift>:
  405024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405028:	4691      	mov	r9, r2
  40502a:	690a      	ldr	r2, [r1, #16]
  40502c:	688b      	ldr	r3, [r1, #8]
  40502e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405032:	eb04 0802 	add.w	r8, r4, r2
  405036:	f108 0501 	add.w	r5, r8, #1
  40503a:	429d      	cmp	r5, r3
  40503c:	460e      	mov	r6, r1
  40503e:	4607      	mov	r7, r0
  405040:	6849      	ldr	r1, [r1, #4]
  405042:	dd04      	ble.n	40504e <__lshift+0x2a>
  405044:	005b      	lsls	r3, r3, #1
  405046:	429d      	cmp	r5, r3
  405048:	f101 0101 	add.w	r1, r1, #1
  40504c:	dcfa      	bgt.n	405044 <__lshift+0x20>
  40504e:	4638      	mov	r0, r7
  405050:	f7ff fe3c 	bl	404ccc <_Balloc>
  405054:	2c00      	cmp	r4, #0
  405056:	f100 0314 	add.w	r3, r0, #20
  40505a:	dd06      	ble.n	40506a <__lshift+0x46>
  40505c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405060:	2100      	movs	r1, #0
  405062:	f843 1b04 	str.w	r1, [r3], #4
  405066:	429a      	cmp	r2, r3
  405068:	d1fb      	bne.n	405062 <__lshift+0x3e>
  40506a:	6934      	ldr	r4, [r6, #16]
  40506c:	f106 0114 	add.w	r1, r6, #20
  405070:	f019 091f 	ands.w	r9, r9, #31
  405074:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405078:	d01d      	beq.n	4050b6 <__lshift+0x92>
  40507a:	f1c9 0c20 	rsb	ip, r9, #32
  40507e:	2200      	movs	r2, #0
  405080:	680c      	ldr	r4, [r1, #0]
  405082:	fa04 f409 	lsl.w	r4, r4, r9
  405086:	4314      	orrs	r4, r2
  405088:	f843 4b04 	str.w	r4, [r3], #4
  40508c:	f851 2b04 	ldr.w	r2, [r1], #4
  405090:	458e      	cmp	lr, r1
  405092:	fa22 f20c 	lsr.w	r2, r2, ip
  405096:	d8f3      	bhi.n	405080 <__lshift+0x5c>
  405098:	601a      	str	r2, [r3, #0]
  40509a:	b10a      	cbz	r2, 4050a0 <__lshift+0x7c>
  40509c:	f108 0502 	add.w	r5, r8, #2
  4050a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4050a2:	6872      	ldr	r2, [r6, #4]
  4050a4:	3d01      	subs	r5, #1
  4050a6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4050aa:	6105      	str	r5, [r0, #16]
  4050ac:	6031      	str	r1, [r6, #0]
  4050ae:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4050b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4050b6:	3b04      	subs	r3, #4
  4050b8:	f851 2b04 	ldr.w	r2, [r1], #4
  4050bc:	f843 2f04 	str.w	r2, [r3, #4]!
  4050c0:	458e      	cmp	lr, r1
  4050c2:	d8f9      	bhi.n	4050b8 <__lshift+0x94>
  4050c4:	e7ec      	b.n	4050a0 <__lshift+0x7c>
  4050c6:	bf00      	nop

004050c8 <__mcmp>:
  4050c8:	b430      	push	{r4, r5}
  4050ca:	690b      	ldr	r3, [r1, #16]
  4050cc:	4605      	mov	r5, r0
  4050ce:	6900      	ldr	r0, [r0, #16]
  4050d0:	1ac0      	subs	r0, r0, r3
  4050d2:	d10f      	bne.n	4050f4 <__mcmp+0x2c>
  4050d4:	009b      	lsls	r3, r3, #2
  4050d6:	3514      	adds	r5, #20
  4050d8:	3114      	adds	r1, #20
  4050da:	4419      	add	r1, r3
  4050dc:	442b      	add	r3, r5
  4050de:	e001      	b.n	4050e4 <__mcmp+0x1c>
  4050e0:	429d      	cmp	r5, r3
  4050e2:	d207      	bcs.n	4050f4 <__mcmp+0x2c>
  4050e4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4050e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4050ec:	4294      	cmp	r4, r2
  4050ee:	d0f7      	beq.n	4050e0 <__mcmp+0x18>
  4050f0:	d302      	bcc.n	4050f8 <__mcmp+0x30>
  4050f2:	2001      	movs	r0, #1
  4050f4:	bc30      	pop	{r4, r5}
  4050f6:	4770      	bx	lr
  4050f8:	f04f 30ff 	mov.w	r0, #4294967295
  4050fc:	e7fa      	b.n	4050f4 <__mcmp+0x2c>
  4050fe:	bf00      	nop

00405100 <__mdiff>:
  405100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405104:	690f      	ldr	r7, [r1, #16]
  405106:	460e      	mov	r6, r1
  405108:	6911      	ldr	r1, [r2, #16]
  40510a:	1a7f      	subs	r7, r7, r1
  40510c:	2f00      	cmp	r7, #0
  40510e:	4690      	mov	r8, r2
  405110:	d117      	bne.n	405142 <__mdiff+0x42>
  405112:	0089      	lsls	r1, r1, #2
  405114:	f106 0514 	add.w	r5, r6, #20
  405118:	f102 0e14 	add.w	lr, r2, #20
  40511c:	186b      	adds	r3, r5, r1
  40511e:	4471      	add	r1, lr
  405120:	e001      	b.n	405126 <__mdiff+0x26>
  405122:	429d      	cmp	r5, r3
  405124:	d25c      	bcs.n	4051e0 <__mdiff+0xe0>
  405126:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40512a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40512e:	42a2      	cmp	r2, r4
  405130:	d0f7      	beq.n	405122 <__mdiff+0x22>
  405132:	d25e      	bcs.n	4051f2 <__mdiff+0xf2>
  405134:	4633      	mov	r3, r6
  405136:	462c      	mov	r4, r5
  405138:	4646      	mov	r6, r8
  40513a:	4675      	mov	r5, lr
  40513c:	4698      	mov	r8, r3
  40513e:	2701      	movs	r7, #1
  405140:	e005      	b.n	40514e <__mdiff+0x4e>
  405142:	db58      	blt.n	4051f6 <__mdiff+0xf6>
  405144:	f106 0514 	add.w	r5, r6, #20
  405148:	f108 0414 	add.w	r4, r8, #20
  40514c:	2700      	movs	r7, #0
  40514e:	6871      	ldr	r1, [r6, #4]
  405150:	f7ff fdbc 	bl	404ccc <_Balloc>
  405154:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405158:	6936      	ldr	r6, [r6, #16]
  40515a:	60c7      	str	r7, [r0, #12]
  40515c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405160:	46a6      	mov	lr, r4
  405162:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405166:	f100 0414 	add.w	r4, r0, #20
  40516a:	2300      	movs	r3, #0
  40516c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405170:	f855 8b04 	ldr.w	r8, [r5], #4
  405174:	b28a      	uxth	r2, r1
  405176:	fa13 f388 	uxtah	r3, r3, r8
  40517a:	0c09      	lsrs	r1, r1, #16
  40517c:	1a9a      	subs	r2, r3, r2
  40517e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405182:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405186:	b292      	uxth	r2, r2
  405188:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40518c:	45f4      	cmp	ip, lr
  40518e:	f844 2b04 	str.w	r2, [r4], #4
  405192:	ea4f 4323 	mov.w	r3, r3, asr #16
  405196:	d8e9      	bhi.n	40516c <__mdiff+0x6c>
  405198:	42af      	cmp	r7, r5
  40519a:	d917      	bls.n	4051cc <__mdiff+0xcc>
  40519c:	46a4      	mov	ip, r4
  40519e:	46ae      	mov	lr, r5
  4051a0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4051a4:	fa13 f382 	uxtah	r3, r3, r2
  4051a8:	1419      	asrs	r1, r3, #16
  4051aa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4051ae:	b29b      	uxth	r3, r3
  4051b0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4051b4:	4577      	cmp	r7, lr
  4051b6:	f84c 2b04 	str.w	r2, [ip], #4
  4051ba:	ea4f 4321 	mov.w	r3, r1, asr #16
  4051be:	d8ef      	bhi.n	4051a0 <__mdiff+0xa0>
  4051c0:	43ed      	mvns	r5, r5
  4051c2:	442f      	add	r7, r5
  4051c4:	f027 0703 	bic.w	r7, r7, #3
  4051c8:	3704      	adds	r7, #4
  4051ca:	443c      	add	r4, r7
  4051cc:	3c04      	subs	r4, #4
  4051ce:	b922      	cbnz	r2, 4051da <__mdiff+0xda>
  4051d0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4051d4:	3e01      	subs	r6, #1
  4051d6:	2b00      	cmp	r3, #0
  4051d8:	d0fa      	beq.n	4051d0 <__mdiff+0xd0>
  4051da:	6106      	str	r6, [r0, #16]
  4051dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051e0:	2100      	movs	r1, #0
  4051e2:	f7ff fd73 	bl	404ccc <_Balloc>
  4051e6:	2201      	movs	r2, #1
  4051e8:	2300      	movs	r3, #0
  4051ea:	6102      	str	r2, [r0, #16]
  4051ec:	6143      	str	r3, [r0, #20]
  4051ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051f2:	4674      	mov	r4, lr
  4051f4:	e7ab      	b.n	40514e <__mdiff+0x4e>
  4051f6:	4633      	mov	r3, r6
  4051f8:	f106 0414 	add.w	r4, r6, #20
  4051fc:	f102 0514 	add.w	r5, r2, #20
  405200:	4616      	mov	r6, r2
  405202:	2701      	movs	r7, #1
  405204:	4698      	mov	r8, r3
  405206:	e7a2      	b.n	40514e <__mdiff+0x4e>

00405208 <__d2b>:
  405208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40520c:	b082      	sub	sp, #8
  40520e:	2101      	movs	r1, #1
  405210:	461c      	mov	r4, r3
  405212:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405216:	4615      	mov	r5, r2
  405218:	9e08      	ldr	r6, [sp, #32]
  40521a:	f7ff fd57 	bl	404ccc <_Balloc>
  40521e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405222:	4680      	mov	r8, r0
  405224:	b10f      	cbz	r7, 40522a <__d2b+0x22>
  405226:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40522a:	9401      	str	r4, [sp, #4]
  40522c:	b31d      	cbz	r5, 405276 <__d2b+0x6e>
  40522e:	a802      	add	r0, sp, #8
  405230:	f840 5d08 	str.w	r5, [r0, #-8]!
  405234:	f7ff fdda 	bl	404dec <__lo0bits>
  405238:	2800      	cmp	r0, #0
  40523a:	d134      	bne.n	4052a6 <__d2b+0x9e>
  40523c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405240:	f8c8 2014 	str.w	r2, [r8, #20]
  405244:	2b00      	cmp	r3, #0
  405246:	bf0c      	ite	eq
  405248:	2101      	moveq	r1, #1
  40524a:	2102      	movne	r1, #2
  40524c:	f8c8 3018 	str.w	r3, [r8, #24]
  405250:	f8c8 1010 	str.w	r1, [r8, #16]
  405254:	b9df      	cbnz	r7, 40528e <__d2b+0x86>
  405256:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40525a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40525e:	6030      	str	r0, [r6, #0]
  405260:	6918      	ldr	r0, [r3, #16]
  405262:	f7ff fda3 	bl	404dac <__hi0bits>
  405266:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405268:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40526c:	6018      	str	r0, [r3, #0]
  40526e:	4640      	mov	r0, r8
  405270:	b002      	add	sp, #8
  405272:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405276:	a801      	add	r0, sp, #4
  405278:	f7ff fdb8 	bl	404dec <__lo0bits>
  40527c:	9b01      	ldr	r3, [sp, #4]
  40527e:	f8c8 3014 	str.w	r3, [r8, #20]
  405282:	2101      	movs	r1, #1
  405284:	3020      	adds	r0, #32
  405286:	f8c8 1010 	str.w	r1, [r8, #16]
  40528a:	2f00      	cmp	r7, #0
  40528c:	d0e3      	beq.n	405256 <__d2b+0x4e>
  40528e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405290:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405294:	4407      	add	r7, r0
  405296:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40529a:	6037      	str	r7, [r6, #0]
  40529c:	6018      	str	r0, [r3, #0]
  40529e:	4640      	mov	r0, r8
  4052a0:	b002      	add	sp, #8
  4052a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052a6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4052aa:	f1c0 0220 	rsb	r2, r0, #32
  4052ae:	fa03 f202 	lsl.w	r2, r3, r2
  4052b2:	430a      	orrs	r2, r1
  4052b4:	40c3      	lsrs	r3, r0
  4052b6:	9301      	str	r3, [sp, #4]
  4052b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4052bc:	e7c2      	b.n	405244 <__d2b+0x3c>
  4052be:	bf00      	nop

004052c0 <_sbrk_r>:
  4052c0:	b538      	push	{r3, r4, r5, lr}
  4052c2:	4c07      	ldr	r4, [pc, #28]	; (4052e0 <_sbrk_r+0x20>)
  4052c4:	2300      	movs	r3, #0
  4052c6:	4605      	mov	r5, r0
  4052c8:	4608      	mov	r0, r1
  4052ca:	6023      	str	r3, [r4, #0]
  4052cc:	f7fc faa6 	bl	40181c <_sbrk>
  4052d0:	1c43      	adds	r3, r0, #1
  4052d2:	d000      	beq.n	4052d6 <_sbrk_r+0x16>
  4052d4:	bd38      	pop	{r3, r4, r5, pc}
  4052d6:	6823      	ldr	r3, [r4, #0]
  4052d8:	2b00      	cmp	r3, #0
  4052da:	d0fb      	beq.n	4052d4 <_sbrk_r+0x14>
  4052dc:	602b      	str	r3, [r5, #0]
  4052de:	bd38      	pop	{r3, r4, r5, pc}
  4052e0:	200195e0 	.word	0x200195e0

004052e4 <strchr>:
  4052e4:	b2c9      	uxtb	r1, r1
  4052e6:	2900      	cmp	r1, #0
  4052e8:	d041      	beq.n	40536e <strchr+0x8a>
  4052ea:	0782      	lsls	r2, r0, #30
  4052ec:	b4f0      	push	{r4, r5, r6, r7}
  4052ee:	d067      	beq.n	4053c0 <strchr+0xdc>
  4052f0:	7803      	ldrb	r3, [r0, #0]
  4052f2:	2b00      	cmp	r3, #0
  4052f4:	d068      	beq.n	4053c8 <strchr+0xe4>
  4052f6:	4299      	cmp	r1, r3
  4052f8:	d037      	beq.n	40536a <strchr+0x86>
  4052fa:	1c43      	adds	r3, r0, #1
  4052fc:	e004      	b.n	405308 <strchr+0x24>
  4052fe:	f813 0b01 	ldrb.w	r0, [r3], #1
  405302:	b390      	cbz	r0, 40536a <strchr+0x86>
  405304:	4281      	cmp	r1, r0
  405306:	d02f      	beq.n	405368 <strchr+0x84>
  405308:	079a      	lsls	r2, r3, #30
  40530a:	461c      	mov	r4, r3
  40530c:	d1f7      	bne.n	4052fe <strchr+0x1a>
  40530e:	6825      	ldr	r5, [r4, #0]
  405310:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  405314:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  405318:	ea83 0605 	eor.w	r6, r3, r5
  40531c:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  405320:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  405324:	ea20 0006 	bic.w	r0, r0, r6
  405328:	ea22 0205 	bic.w	r2, r2, r5
  40532c:	4302      	orrs	r2, r0
  40532e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  405332:	d111      	bne.n	405358 <strchr+0x74>
  405334:	4620      	mov	r0, r4
  405336:	f850 6f04 	ldr.w	r6, [r0, #4]!
  40533a:	ea83 0706 	eor.w	r7, r3, r6
  40533e:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  405342:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  405346:	ea25 0507 	bic.w	r5, r5, r7
  40534a:	ea22 0206 	bic.w	r2, r2, r6
  40534e:	432a      	orrs	r2, r5
  405350:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  405354:	d0ef      	beq.n	405336 <strchr+0x52>
  405356:	4604      	mov	r4, r0
  405358:	7820      	ldrb	r0, [r4, #0]
  40535a:	b918      	cbnz	r0, 405364 <strchr+0x80>
  40535c:	e005      	b.n	40536a <strchr+0x86>
  40535e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  405362:	b110      	cbz	r0, 40536a <strchr+0x86>
  405364:	4281      	cmp	r1, r0
  405366:	d1fa      	bne.n	40535e <strchr+0x7a>
  405368:	4620      	mov	r0, r4
  40536a:	bcf0      	pop	{r4, r5, r6, r7}
  40536c:	4770      	bx	lr
  40536e:	0783      	lsls	r3, r0, #30
  405370:	d024      	beq.n	4053bc <strchr+0xd8>
  405372:	7803      	ldrb	r3, [r0, #0]
  405374:	2b00      	cmp	r3, #0
  405376:	d0f9      	beq.n	40536c <strchr+0x88>
  405378:	1c43      	adds	r3, r0, #1
  40537a:	e003      	b.n	405384 <strchr+0xa0>
  40537c:	7802      	ldrb	r2, [r0, #0]
  40537e:	3301      	adds	r3, #1
  405380:	2a00      	cmp	r2, #0
  405382:	d0f3      	beq.n	40536c <strchr+0x88>
  405384:	0799      	lsls	r1, r3, #30
  405386:	4618      	mov	r0, r3
  405388:	d1f8      	bne.n	40537c <strchr+0x98>
  40538a:	6819      	ldr	r1, [r3, #0]
  40538c:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  405390:	ea22 0201 	bic.w	r2, r2, r1
  405394:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  405398:	d108      	bne.n	4053ac <strchr+0xc8>
  40539a:	f853 1f04 	ldr.w	r1, [r3, #4]!
  40539e:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  4053a2:	ea22 0201 	bic.w	r2, r2, r1
  4053a6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4053aa:	d0f6      	beq.n	40539a <strchr+0xb6>
  4053ac:	781a      	ldrb	r2, [r3, #0]
  4053ae:	4618      	mov	r0, r3
  4053b0:	b142      	cbz	r2, 4053c4 <strchr+0xe0>
  4053b2:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4053b6:	2b00      	cmp	r3, #0
  4053b8:	d1fb      	bne.n	4053b2 <strchr+0xce>
  4053ba:	4770      	bx	lr
  4053bc:	4603      	mov	r3, r0
  4053be:	e7e4      	b.n	40538a <strchr+0xa6>
  4053c0:	4604      	mov	r4, r0
  4053c2:	e7a4      	b.n	40530e <strchr+0x2a>
  4053c4:	4618      	mov	r0, r3
  4053c6:	4770      	bx	lr
  4053c8:	4618      	mov	r0, r3
  4053ca:	e7ce      	b.n	40536a <strchr+0x86>
	...

00405400 <strlen>:
  405400:	f890 f000 	pld	[r0]
  405404:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405408:	f020 0107 	bic.w	r1, r0, #7
  40540c:	f06f 0c00 	mvn.w	ip, #0
  405410:	f010 0407 	ands.w	r4, r0, #7
  405414:	f891 f020 	pld	[r1, #32]
  405418:	f040 8049 	bne.w	4054ae <strlen+0xae>
  40541c:	f04f 0400 	mov.w	r4, #0
  405420:	f06f 0007 	mvn.w	r0, #7
  405424:	e9d1 2300 	ldrd	r2, r3, [r1]
  405428:	f891 f040 	pld	[r1, #64]	; 0x40
  40542c:	f100 0008 	add.w	r0, r0, #8
  405430:	fa82 f24c 	uadd8	r2, r2, ip
  405434:	faa4 f28c 	sel	r2, r4, ip
  405438:	fa83 f34c 	uadd8	r3, r3, ip
  40543c:	faa2 f38c 	sel	r3, r2, ip
  405440:	bb4b      	cbnz	r3, 405496 <strlen+0x96>
  405442:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405446:	fa82 f24c 	uadd8	r2, r2, ip
  40544a:	f100 0008 	add.w	r0, r0, #8
  40544e:	faa4 f28c 	sel	r2, r4, ip
  405452:	fa83 f34c 	uadd8	r3, r3, ip
  405456:	faa2 f38c 	sel	r3, r2, ip
  40545a:	b9e3      	cbnz	r3, 405496 <strlen+0x96>
  40545c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405460:	fa82 f24c 	uadd8	r2, r2, ip
  405464:	f100 0008 	add.w	r0, r0, #8
  405468:	faa4 f28c 	sel	r2, r4, ip
  40546c:	fa83 f34c 	uadd8	r3, r3, ip
  405470:	faa2 f38c 	sel	r3, r2, ip
  405474:	b97b      	cbnz	r3, 405496 <strlen+0x96>
  405476:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40547a:	f101 0120 	add.w	r1, r1, #32
  40547e:	fa82 f24c 	uadd8	r2, r2, ip
  405482:	f100 0008 	add.w	r0, r0, #8
  405486:	faa4 f28c 	sel	r2, r4, ip
  40548a:	fa83 f34c 	uadd8	r3, r3, ip
  40548e:	faa2 f38c 	sel	r3, r2, ip
  405492:	2b00      	cmp	r3, #0
  405494:	d0c6      	beq.n	405424 <strlen+0x24>
  405496:	2a00      	cmp	r2, #0
  405498:	bf04      	itt	eq
  40549a:	3004      	addeq	r0, #4
  40549c:	461a      	moveq	r2, r3
  40549e:	ba12      	rev	r2, r2
  4054a0:	fab2 f282 	clz	r2, r2
  4054a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4054a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4054ac:	4770      	bx	lr
  4054ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4054b2:	f004 0503 	and.w	r5, r4, #3
  4054b6:	f1c4 0000 	rsb	r0, r4, #0
  4054ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4054be:	f014 0f04 	tst.w	r4, #4
  4054c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4054c6:	fa0c f505 	lsl.w	r5, ip, r5
  4054ca:	ea62 0205 	orn	r2, r2, r5
  4054ce:	bf1c      	itt	ne
  4054d0:	ea63 0305 	ornne	r3, r3, r5
  4054d4:	4662      	movne	r2, ip
  4054d6:	f04f 0400 	mov.w	r4, #0
  4054da:	e7a9      	b.n	405430 <strlen+0x30>

004054dc <__ssprint_r>:
  4054dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4054e0:	6893      	ldr	r3, [r2, #8]
  4054e2:	b083      	sub	sp, #12
  4054e4:	4690      	mov	r8, r2
  4054e6:	2b00      	cmp	r3, #0
  4054e8:	d070      	beq.n	4055cc <__ssprint_r+0xf0>
  4054ea:	4682      	mov	sl, r0
  4054ec:	460c      	mov	r4, r1
  4054ee:	6817      	ldr	r7, [r2, #0]
  4054f0:	688d      	ldr	r5, [r1, #8]
  4054f2:	6808      	ldr	r0, [r1, #0]
  4054f4:	e042      	b.n	40557c <__ssprint_r+0xa0>
  4054f6:	89a3      	ldrh	r3, [r4, #12]
  4054f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4054fc:	d02e      	beq.n	40555c <__ssprint_r+0x80>
  4054fe:	6965      	ldr	r5, [r4, #20]
  405500:	6921      	ldr	r1, [r4, #16]
  405502:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405506:	eba0 0b01 	sub.w	fp, r0, r1
  40550a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40550e:	f10b 0001 	add.w	r0, fp, #1
  405512:	106d      	asrs	r5, r5, #1
  405514:	4430      	add	r0, r6
  405516:	42a8      	cmp	r0, r5
  405518:	462a      	mov	r2, r5
  40551a:	bf84      	itt	hi
  40551c:	4605      	movhi	r5, r0
  40551e:	462a      	movhi	r2, r5
  405520:	055b      	lsls	r3, r3, #21
  405522:	d538      	bpl.n	405596 <__ssprint_r+0xba>
  405524:	4611      	mov	r1, r2
  405526:	4650      	mov	r0, sl
  405528:	f7fe fff8 	bl	40451c <_malloc_r>
  40552c:	2800      	cmp	r0, #0
  40552e:	d03c      	beq.n	4055aa <__ssprint_r+0xce>
  405530:	465a      	mov	r2, fp
  405532:	6921      	ldr	r1, [r4, #16]
  405534:	9001      	str	r0, [sp, #4]
  405536:	f7ff fb23 	bl	404b80 <memcpy>
  40553a:	89a2      	ldrh	r2, [r4, #12]
  40553c:	9b01      	ldr	r3, [sp, #4]
  40553e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405542:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405546:	81a2      	strh	r2, [r4, #12]
  405548:	eba5 020b 	sub.w	r2, r5, fp
  40554c:	eb03 000b 	add.w	r0, r3, fp
  405550:	6165      	str	r5, [r4, #20]
  405552:	6123      	str	r3, [r4, #16]
  405554:	6020      	str	r0, [r4, #0]
  405556:	60a2      	str	r2, [r4, #8]
  405558:	4635      	mov	r5, r6
  40555a:	46b3      	mov	fp, r6
  40555c:	465a      	mov	r2, fp
  40555e:	4649      	mov	r1, r9
  405560:	f000 fa18 	bl	405994 <memmove>
  405564:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405568:	68a2      	ldr	r2, [r4, #8]
  40556a:	6820      	ldr	r0, [r4, #0]
  40556c:	1b55      	subs	r5, r2, r5
  40556e:	4458      	add	r0, fp
  405570:	1b9e      	subs	r6, r3, r6
  405572:	60a5      	str	r5, [r4, #8]
  405574:	6020      	str	r0, [r4, #0]
  405576:	f8c8 6008 	str.w	r6, [r8, #8]
  40557a:	b33e      	cbz	r6, 4055cc <__ssprint_r+0xf0>
  40557c:	687e      	ldr	r6, [r7, #4]
  40557e:	463b      	mov	r3, r7
  405580:	3708      	adds	r7, #8
  405582:	2e00      	cmp	r6, #0
  405584:	d0fa      	beq.n	40557c <__ssprint_r+0xa0>
  405586:	42ae      	cmp	r6, r5
  405588:	f8d3 9000 	ldr.w	r9, [r3]
  40558c:	46ab      	mov	fp, r5
  40558e:	d2b2      	bcs.n	4054f6 <__ssprint_r+0x1a>
  405590:	4635      	mov	r5, r6
  405592:	46b3      	mov	fp, r6
  405594:	e7e2      	b.n	40555c <__ssprint_r+0x80>
  405596:	4650      	mov	r0, sl
  405598:	f000 fa60 	bl	405a5c <_realloc_r>
  40559c:	4603      	mov	r3, r0
  40559e:	2800      	cmp	r0, #0
  4055a0:	d1d2      	bne.n	405548 <__ssprint_r+0x6c>
  4055a2:	6921      	ldr	r1, [r4, #16]
  4055a4:	4650      	mov	r0, sl
  4055a6:	f000 f8f9 	bl	40579c <_free_r>
  4055aa:	230c      	movs	r3, #12
  4055ac:	f8ca 3000 	str.w	r3, [sl]
  4055b0:	89a3      	ldrh	r3, [r4, #12]
  4055b2:	2200      	movs	r2, #0
  4055b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4055b8:	f04f 30ff 	mov.w	r0, #4294967295
  4055bc:	81a3      	strh	r3, [r4, #12]
  4055be:	f8c8 2008 	str.w	r2, [r8, #8]
  4055c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4055c6:	b003      	add	sp, #12
  4055c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055cc:	2000      	movs	r0, #0
  4055ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4055d2:	b003      	add	sp, #12
  4055d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004055d8 <__register_exitproc>:
  4055d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4055dc:	4d2c      	ldr	r5, [pc, #176]	; (405690 <__register_exitproc+0xb8>)
  4055de:	4606      	mov	r6, r0
  4055e0:	6828      	ldr	r0, [r5, #0]
  4055e2:	4698      	mov	r8, r3
  4055e4:	460f      	mov	r7, r1
  4055e6:	4691      	mov	r9, r2
  4055e8:	f7fe ff94 	bl	404514 <__retarget_lock_acquire_recursive>
  4055ec:	4b29      	ldr	r3, [pc, #164]	; (405694 <__register_exitproc+0xbc>)
  4055ee:	681c      	ldr	r4, [r3, #0]
  4055f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4055f4:	2b00      	cmp	r3, #0
  4055f6:	d03e      	beq.n	405676 <__register_exitproc+0x9e>
  4055f8:	685a      	ldr	r2, [r3, #4]
  4055fa:	2a1f      	cmp	r2, #31
  4055fc:	dc1c      	bgt.n	405638 <__register_exitproc+0x60>
  4055fe:	f102 0e01 	add.w	lr, r2, #1
  405602:	b176      	cbz	r6, 405622 <__register_exitproc+0x4a>
  405604:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405608:	2401      	movs	r4, #1
  40560a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40560e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405612:	4094      	lsls	r4, r2
  405614:	4320      	orrs	r0, r4
  405616:	2e02      	cmp	r6, #2
  405618:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40561c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405620:	d023      	beq.n	40566a <__register_exitproc+0x92>
  405622:	3202      	adds	r2, #2
  405624:	f8c3 e004 	str.w	lr, [r3, #4]
  405628:	6828      	ldr	r0, [r5, #0]
  40562a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40562e:	f7fe ff73 	bl	404518 <__retarget_lock_release_recursive>
  405632:	2000      	movs	r0, #0
  405634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405638:	4b17      	ldr	r3, [pc, #92]	; (405698 <__register_exitproc+0xc0>)
  40563a:	b30b      	cbz	r3, 405680 <__register_exitproc+0xa8>
  40563c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405640:	f3af 8000 	nop.w
  405644:	4603      	mov	r3, r0
  405646:	b1d8      	cbz	r0, 405680 <__register_exitproc+0xa8>
  405648:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40564c:	6002      	str	r2, [r0, #0]
  40564e:	2100      	movs	r1, #0
  405650:	6041      	str	r1, [r0, #4]
  405652:	460a      	mov	r2, r1
  405654:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405658:	f04f 0e01 	mov.w	lr, #1
  40565c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405660:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  405664:	2e00      	cmp	r6, #0
  405666:	d0dc      	beq.n	405622 <__register_exitproc+0x4a>
  405668:	e7cc      	b.n	405604 <__register_exitproc+0x2c>
  40566a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40566e:	430c      	orrs	r4, r1
  405670:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  405674:	e7d5      	b.n	405622 <__register_exitproc+0x4a>
  405676:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40567a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40567e:	e7bb      	b.n	4055f8 <__register_exitproc+0x20>
  405680:	6828      	ldr	r0, [r5, #0]
  405682:	f7fe ff49 	bl	404518 <__retarget_lock_release_recursive>
  405686:	f04f 30ff 	mov.w	r0, #4294967295
  40568a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40568e:	bf00      	nop
  405690:	20000440 	.word	0x20000440
  405694:	004076e4 	.word	0x004076e4
  405698:	00000000 	.word	0x00000000

0040569c <_calloc_r>:
  40569c:	b510      	push	{r4, lr}
  40569e:	fb02 f101 	mul.w	r1, r2, r1
  4056a2:	f7fe ff3b 	bl	40451c <_malloc_r>
  4056a6:	4604      	mov	r4, r0
  4056a8:	b1d8      	cbz	r0, 4056e2 <_calloc_r+0x46>
  4056aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4056ae:	f022 0203 	bic.w	r2, r2, #3
  4056b2:	3a04      	subs	r2, #4
  4056b4:	2a24      	cmp	r2, #36	; 0x24
  4056b6:	d818      	bhi.n	4056ea <_calloc_r+0x4e>
  4056b8:	2a13      	cmp	r2, #19
  4056ba:	d914      	bls.n	4056e6 <_calloc_r+0x4a>
  4056bc:	2300      	movs	r3, #0
  4056be:	2a1b      	cmp	r2, #27
  4056c0:	6003      	str	r3, [r0, #0]
  4056c2:	6043      	str	r3, [r0, #4]
  4056c4:	d916      	bls.n	4056f4 <_calloc_r+0x58>
  4056c6:	2a24      	cmp	r2, #36	; 0x24
  4056c8:	6083      	str	r3, [r0, #8]
  4056ca:	60c3      	str	r3, [r0, #12]
  4056cc:	bf11      	iteee	ne
  4056ce:	f100 0210 	addne.w	r2, r0, #16
  4056d2:	6103      	streq	r3, [r0, #16]
  4056d4:	6143      	streq	r3, [r0, #20]
  4056d6:	f100 0218 	addeq.w	r2, r0, #24
  4056da:	2300      	movs	r3, #0
  4056dc:	6013      	str	r3, [r2, #0]
  4056de:	6053      	str	r3, [r2, #4]
  4056e0:	6093      	str	r3, [r2, #8]
  4056e2:	4620      	mov	r0, r4
  4056e4:	bd10      	pop	{r4, pc}
  4056e6:	4602      	mov	r2, r0
  4056e8:	e7f7      	b.n	4056da <_calloc_r+0x3e>
  4056ea:	2100      	movs	r1, #0
  4056ec:	f7fc fa16 	bl	401b1c <memset>
  4056f0:	4620      	mov	r0, r4
  4056f2:	bd10      	pop	{r4, pc}
  4056f4:	f100 0208 	add.w	r2, r0, #8
  4056f8:	e7ef      	b.n	4056da <_calloc_r+0x3e>
  4056fa:	bf00      	nop

004056fc <_malloc_trim_r>:
  4056fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4056fe:	4f24      	ldr	r7, [pc, #144]	; (405790 <_malloc_trim_r+0x94>)
  405700:	460c      	mov	r4, r1
  405702:	4606      	mov	r6, r0
  405704:	f7ff fad6 	bl	404cb4 <__malloc_lock>
  405708:	68bb      	ldr	r3, [r7, #8]
  40570a:	685d      	ldr	r5, [r3, #4]
  40570c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405710:	310f      	adds	r1, #15
  405712:	f025 0503 	bic.w	r5, r5, #3
  405716:	4429      	add	r1, r5
  405718:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40571c:	f021 010f 	bic.w	r1, r1, #15
  405720:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405724:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405728:	db07      	blt.n	40573a <_malloc_trim_r+0x3e>
  40572a:	2100      	movs	r1, #0
  40572c:	4630      	mov	r0, r6
  40572e:	f7ff fdc7 	bl	4052c0 <_sbrk_r>
  405732:	68bb      	ldr	r3, [r7, #8]
  405734:	442b      	add	r3, r5
  405736:	4298      	cmp	r0, r3
  405738:	d004      	beq.n	405744 <_malloc_trim_r+0x48>
  40573a:	4630      	mov	r0, r6
  40573c:	f7ff fac0 	bl	404cc0 <__malloc_unlock>
  405740:	2000      	movs	r0, #0
  405742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405744:	4261      	negs	r1, r4
  405746:	4630      	mov	r0, r6
  405748:	f7ff fdba 	bl	4052c0 <_sbrk_r>
  40574c:	3001      	adds	r0, #1
  40574e:	d00d      	beq.n	40576c <_malloc_trim_r+0x70>
  405750:	4b10      	ldr	r3, [pc, #64]	; (405794 <_malloc_trim_r+0x98>)
  405752:	68ba      	ldr	r2, [r7, #8]
  405754:	6819      	ldr	r1, [r3, #0]
  405756:	1b2d      	subs	r5, r5, r4
  405758:	f045 0501 	orr.w	r5, r5, #1
  40575c:	4630      	mov	r0, r6
  40575e:	1b09      	subs	r1, r1, r4
  405760:	6055      	str	r5, [r2, #4]
  405762:	6019      	str	r1, [r3, #0]
  405764:	f7ff faac 	bl	404cc0 <__malloc_unlock>
  405768:	2001      	movs	r0, #1
  40576a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40576c:	2100      	movs	r1, #0
  40576e:	4630      	mov	r0, r6
  405770:	f7ff fda6 	bl	4052c0 <_sbrk_r>
  405774:	68ba      	ldr	r2, [r7, #8]
  405776:	1a83      	subs	r3, r0, r2
  405778:	2b0f      	cmp	r3, #15
  40577a:	ddde      	ble.n	40573a <_malloc_trim_r+0x3e>
  40577c:	4c06      	ldr	r4, [pc, #24]	; (405798 <_malloc_trim_r+0x9c>)
  40577e:	4905      	ldr	r1, [pc, #20]	; (405794 <_malloc_trim_r+0x98>)
  405780:	6824      	ldr	r4, [r4, #0]
  405782:	f043 0301 	orr.w	r3, r3, #1
  405786:	1b00      	subs	r0, r0, r4
  405788:	6053      	str	r3, [r2, #4]
  40578a:	6008      	str	r0, [r1, #0]
  40578c:	e7d5      	b.n	40573a <_malloc_trim_r+0x3e>
  40578e:	bf00      	nop
  405790:	20000444 	.word	0x20000444
  405794:	20000a70 	.word	0x20000a70
  405798:	2000084c 	.word	0x2000084c

0040579c <_free_r>:
  40579c:	2900      	cmp	r1, #0
  40579e:	d044      	beq.n	40582a <_free_r+0x8e>
  4057a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4057a4:	460d      	mov	r5, r1
  4057a6:	4680      	mov	r8, r0
  4057a8:	f7ff fa84 	bl	404cb4 <__malloc_lock>
  4057ac:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4057b0:	4969      	ldr	r1, [pc, #420]	; (405958 <_free_r+0x1bc>)
  4057b2:	f027 0301 	bic.w	r3, r7, #1
  4057b6:	f1a5 0408 	sub.w	r4, r5, #8
  4057ba:	18e2      	adds	r2, r4, r3
  4057bc:	688e      	ldr	r6, [r1, #8]
  4057be:	6850      	ldr	r0, [r2, #4]
  4057c0:	42b2      	cmp	r2, r6
  4057c2:	f020 0003 	bic.w	r0, r0, #3
  4057c6:	d05e      	beq.n	405886 <_free_r+0xea>
  4057c8:	07fe      	lsls	r6, r7, #31
  4057ca:	6050      	str	r0, [r2, #4]
  4057cc:	d40b      	bmi.n	4057e6 <_free_r+0x4a>
  4057ce:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4057d2:	1be4      	subs	r4, r4, r7
  4057d4:	f101 0e08 	add.w	lr, r1, #8
  4057d8:	68a5      	ldr	r5, [r4, #8]
  4057da:	4575      	cmp	r5, lr
  4057dc:	443b      	add	r3, r7
  4057de:	d06d      	beq.n	4058bc <_free_r+0x120>
  4057e0:	68e7      	ldr	r7, [r4, #12]
  4057e2:	60ef      	str	r7, [r5, #12]
  4057e4:	60bd      	str	r5, [r7, #8]
  4057e6:	1815      	adds	r5, r2, r0
  4057e8:	686d      	ldr	r5, [r5, #4]
  4057ea:	07ed      	lsls	r5, r5, #31
  4057ec:	d53e      	bpl.n	40586c <_free_r+0xd0>
  4057ee:	f043 0201 	orr.w	r2, r3, #1
  4057f2:	6062      	str	r2, [r4, #4]
  4057f4:	50e3      	str	r3, [r4, r3]
  4057f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4057fa:	d217      	bcs.n	40582c <_free_r+0x90>
  4057fc:	08db      	lsrs	r3, r3, #3
  4057fe:	1c58      	adds	r0, r3, #1
  405800:	109a      	asrs	r2, r3, #2
  405802:	684d      	ldr	r5, [r1, #4]
  405804:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405808:	60a7      	str	r7, [r4, #8]
  40580a:	2301      	movs	r3, #1
  40580c:	4093      	lsls	r3, r2
  40580e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405812:	432b      	orrs	r3, r5
  405814:	3a08      	subs	r2, #8
  405816:	60e2      	str	r2, [r4, #12]
  405818:	604b      	str	r3, [r1, #4]
  40581a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40581e:	60fc      	str	r4, [r7, #12]
  405820:	4640      	mov	r0, r8
  405822:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405826:	f7ff ba4b 	b.w	404cc0 <__malloc_unlock>
  40582a:	4770      	bx	lr
  40582c:	0a5a      	lsrs	r2, r3, #9
  40582e:	2a04      	cmp	r2, #4
  405830:	d852      	bhi.n	4058d8 <_free_r+0x13c>
  405832:	099a      	lsrs	r2, r3, #6
  405834:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405838:	00ff      	lsls	r7, r7, #3
  40583a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40583e:	19c8      	adds	r0, r1, r7
  405840:	59ca      	ldr	r2, [r1, r7]
  405842:	3808      	subs	r0, #8
  405844:	4290      	cmp	r0, r2
  405846:	d04f      	beq.n	4058e8 <_free_r+0x14c>
  405848:	6851      	ldr	r1, [r2, #4]
  40584a:	f021 0103 	bic.w	r1, r1, #3
  40584e:	428b      	cmp	r3, r1
  405850:	d232      	bcs.n	4058b8 <_free_r+0x11c>
  405852:	6892      	ldr	r2, [r2, #8]
  405854:	4290      	cmp	r0, r2
  405856:	d1f7      	bne.n	405848 <_free_r+0xac>
  405858:	68c3      	ldr	r3, [r0, #12]
  40585a:	60a0      	str	r0, [r4, #8]
  40585c:	60e3      	str	r3, [r4, #12]
  40585e:	609c      	str	r4, [r3, #8]
  405860:	60c4      	str	r4, [r0, #12]
  405862:	4640      	mov	r0, r8
  405864:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405868:	f7ff ba2a 	b.w	404cc0 <__malloc_unlock>
  40586c:	6895      	ldr	r5, [r2, #8]
  40586e:	4f3b      	ldr	r7, [pc, #236]	; (40595c <_free_r+0x1c0>)
  405870:	42bd      	cmp	r5, r7
  405872:	4403      	add	r3, r0
  405874:	d040      	beq.n	4058f8 <_free_r+0x15c>
  405876:	68d0      	ldr	r0, [r2, #12]
  405878:	60e8      	str	r0, [r5, #12]
  40587a:	f043 0201 	orr.w	r2, r3, #1
  40587e:	6085      	str	r5, [r0, #8]
  405880:	6062      	str	r2, [r4, #4]
  405882:	50e3      	str	r3, [r4, r3]
  405884:	e7b7      	b.n	4057f6 <_free_r+0x5a>
  405886:	07ff      	lsls	r7, r7, #31
  405888:	4403      	add	r3, r0
  40588a:	d407      	bmi.n	40589c <_free_r+0x100>
  40588c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405890:	1aa4      	subs	r4, r4, r2
  405892:	4413      	add	r3, r2
  405894:	68a0      	ldr	r0, [r4, #8]
  405896:	68e2      	ldr	r2, [r4, #12]
  405898:	60c2      	str	r2, [r0, #12]
  40589a:	6090      	str	r0, [r2, #8]
  40589c:	4a30      	ldr	r2, [pc, #192]	; (405960 <_free_r+0x1c4>)
  40589e:	6812      	ldr	r2, [r2, #0]
  4058a0:	f043 0001 	orr.w	r0, r3, #1
  4058a4:	4293      	cmp	r3, r2
  4058a6:	6060      	str	r0, [r4, #4]
  4058a8:	608c      	str	r4, [r1, #8]
  4058aa:	d3b9      	bcc.n	405820 <_free_r+0x84>
  4058ac:	4b2d      	ldr	r3, [pc, #180]	; (405964 <_free_r+0x1c8>)
  4058ae:	4640      	mov	r0, r8
  4058b0:	6819      	ldr	r1, [r3, #0]
  4058b2:	f7ff ff23 	bl	4056fc <_malloc_trim_r>
  4058b6:	e7b3      	b.n	405820 <_free_r+0x84>
  4058b8:	4610      	mov	r0, r2
  4058ba:	e7cd      	b.n	405858 <_free_r+0xbc>
  4058bc:	1811      	adds	r1, r2, r0
  4058be:	6849      	ldr	r1, [r1, #4]
  4058c0:	07c9      	lsls	r1, r1, #31
  4058c2:	d444      	bmi.n	40594e <_free_r+0x1b2>
  4058c4:	6891      	ldr	r1, [r2, #8]
  4058c6:	68d2      	ldr	r2, [r2, #12]
  4058c8:	60ca      	str	r2, [r1, #12]
  4058ca:	4403      	add	r3, r0
  4058cc:	f043 0001 	orr.w	r0, r3, #1
  4058d0:	6091      	str	r1, [r2, #8]
  4058d2:	6060      	str	r0, [r4, #4]
  4058d4:	50e3      	str	r3, [r4, r3]
  4058d6:	e7a3      	b.n	405820 <_free_r+0x84>
  4058d8:	2a14      	cmp	r2, #20
  4058da:	d816      	bhi.n	40590a <_free_r+0x16e>
  4058dc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4058e0:	00ff      	lsls	r7, r7, #3
  4058e2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4058e6:	e7aa      	b.n	40583e <_free_r+0xa2>
  4058e8:	10aa      	asrs	r2, r5, #2
  4058ea:	2301      	movs	r3, #1
  4058ec:	684d      	ldr	r5, [r1, #4]
  4058ee:	4093      	lsls	r3, r2
  4058f0:	432b      	orrs	r3, r5
  4058f2:	604b      	str	r3, [r1, #4]
  4058f4:	4603      	mov	r3, r0
  4058f6:	e7b0      	b.n	40585a <_free_r+0xbe>
  4058f8:	f043 0201 	orr.w	r2, r3, #1
  4058fc:	614c      	str	r4, [r1, #20]
  4058fe:	610c      	str	r4, [r1, #16]
  405900:	60e5      	str	r5, [r4, #12]
  405902:	60a5      	str	r5, [r4, #8]
  405904:	6062      	str	r2, [r4, #4]
  405906:	50e3      	str	r3, [r4, r3]
  405908:	e78a      	b.n	405820 <_free_r+0x84>
  40590a:	2a54      	cmp	r2, #84	; 0x54
  40590c:	d806      	bhi.n	40591c <_free_r+0x180>
  40590e:	0b1a      	lsrs	r2, r3, #12
  405910:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405914:	00ff      	lsls	r7, r7, #3
  405916:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40591a:	e790      	b.n	40583e <_free_r+0xa2>
  40591c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405920:	d806      	bhi.n	405930 <_free_r+0x194>
  405922:	0bda      	lsrs	r2, r3, #15
  405924:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405928:	00ff      	lsls	r7, r7, #3
  40592a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40592e:	e786      	b.n	40583e <_free_r+0xa2>
  405930:	f240 5054 	movw	r0, #1364	; 0x554
  405934:	4282      	cmp	r2, r0
  405936:	d806      	bhi.n	405946 <_free_r+0x1aa>
  405938:	0c9a      	lsrs	r2, r3, #18
  40593a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40593e:	00ff      	lsls	r7, r7, #3
  405940:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405944:	e77b      	b.n	40583e <_free_r+0xa2>
  405946:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40594a:	257e      	movs	r5, #126	; 0x7e
  40594c:	e777      	b.n	40583e <_free_r+0xa2>
  40594e:	f043 0101 	orr.w	r1, r3, #1
  405952:	6061      	str	r1, [r4, #4]
  405954:	6013      	str	r3, [r2, #0]
  405956:	e763      	b.n	405820 <_free_r+0x84>
  405958:	20000444 	.word	0x20000444
  40595c:	2000044c 	.word	0x2000044c
  405960:	20000850 	.word	0x20000850
  405964:	20000aa0 	.word	0x20000aa0

00405968 <__ascii_mbtowc>:
  405968:	b082      	sub	sp, #8
  40596a:	b149      	cbz	r1, 405980 <__ascii_mbtowc+0x18>
  40596c:	b15a      	cbz	r2, 405986 <__ascii_mbtowc+0x1e>
  40596e:	b16b      	cbz	r3, 40598c <__ascii_mbtowc+0x24>
  405970:	7813      	ldrb	r3, [r2, #0]
  405972:	600b      	str	r3, [r1, #0]
  405974:	7812      	ldrb	r2, [r2, #0]
  405976:	1c10      	adds	r0, r2, #0
  405978:	bf18      	it	ne
  40597a:	2001      	movne	r0, #1
  40597c:	b002      	add	sp, #8
  40597e:	4770      	bx	lr
  405980:	a901      	add	r1, sp, #4
  405982:	2a00      	cmp	r2, #0
  405984:	d1f3      	bne.n	40596e <__ascii_mbtowc+0x6>
  405986:	4610      	mov	r0, r2
  405988:	b002      	add	sp, #8
  40598a:	4770      	bx	lr
  40598c:	f06f 0001 	mvn.w	r0, #1
  405990:	e7f4      	b.n	40597c <__ascii_mbtowc+0x14>
  405992:	bf00      	nop

00405994 <memmove>:
  405994:	4288      	cmp	r0, r1
  405996:	b5f0      	push	{r4, r5, r6, r7, lr}
  405998:	d90d      	bls.n	4059b6 <memmove+0x22>
  40599a:	188b      	adds	r3, r1, r2
  40599c:	4298      	cmp	r0, r3
  40599e:	d20a      	bcs.n	4059b6 <memmove+0x22>
  4059a0:	1884      	adds	r4, r0, r2
  4059a2:	2a00      	cmp	r2, #0
  4059a4:	d051      	beq.n	405a4a <memmove+0xb6>
  4059a6:	4622      	mov	r2, r4
  4059a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4059ac:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4059b0:	4299      	cmp	r1, r3
  4059b2:	d1f9      	bne.n	4059a8 <memmove+0x14>
  4059b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4059b6:	2a0f      	cmp	r2, #15
  4059b8:	d948      	bls.n	405a4c <memmove+0xb8>
  4059ba:	ea41 0300 	orr.w	r3, r1, r0
  4059be:	079b      	lsls	r3, r3, #30
  4059c0:	d146      	bne.n	405a50 <memmove+0xbc>
  4059c2:	f100 0410 	add.w	r4, r0, #16
  4059c6:	f101 0310 	add.w	r3, r1, #16
  4059ca:	4615      	mov	r5, r2
  4059cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4059d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4059d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4059d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4059dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4059e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4059e4:	3d10      	subs	r5, #16
  4059e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4059ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4059ee:	2d0f      	cmp	r5, #15
  4059f0:	f103 0310 	add.w	r3, r3, #16
  4059f4:	f104 0410 	add.w	r4, r4, #16
  4059f8:	d8e8      	bhi.n	4059cc <memmove+0x38>
  4059fa:	f1a2 0310 	sub.w	r3, r2, #16
  4059fe:	f023 030f 	bic.w	r3, r3, #15
  405a02:	f002 0e0f 	and.w	lr, r2, #15
  405a06:	3310      	adds	r3, #16
  405a08:	f1be 0f03 	cmp.w	lr, #3
  405a0c:	4419      	add	r1, r3
  405a0e:	4403      	add	r3, r0
  405a10:	d921      	bls.n	405a56 <memmove+0xc2>
  405a12:	1f1e      	subs	r6, r3, #4
  405a14:	460d      	mov	r5, r1
  405a16:	4674      	mov	r4, lr
  405a18:	3c04      	subs	r4, #4
  405a1a:	f855 7b04 	ldr.w	r7, [r5], #4
  405a1e:	f846 7f04 	str.w	r7, [r6, #4]!
  405a22:	2c03      	cmp	r4, #3
  405a24:	d8f8      	bhi.n	405a18 <memmove+0x84>
  405a26:	f1ae 0404 	sub.w	r4, lr, #4
  405a2a:	f024 0403 	bic.w	r4, r4, #3
  405a2e:	3404      	adds	r4, #4
  405a30:	4421      	add	r1, r4
  405a32:	4423      	add	r3, r4
  405a34:	f002 0203 	and.w	r2, r2, #3
  405a38:	b162      	cbz	r2, 405a54 <memmove+0xc0>
  405a3a:	3b01      	subs	r3, #1
  405a3c:	440a      	add	r2, r1
  405a3e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405a42:	f803 4f01 	strb.w	r4, [r3, #1]!
  405a46:	428a      	cmp	r2, r1
  405a48:	d1f9      	bne.n	405a3e <memmove+0xaa>
  405a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a4c:	4603      	mov	r3, r0
  405a4e:	e7f3      	b.n	405a38 <memmove+0xa4>
  405a50:	4603      	mov	r3, r0
  405a52:	e7f2      	b.n	405a3a <memmove+0xa6>
  405a54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405a56:	4672      	mov	r2, lr
  405a58:	e7ee      	b.n	405a38 <memmove+0xa4>
  405a5a:	bf00      	nop

00405a5c <_realloc_r>:
  405a5c:	2900      	cmp	r1, #0
  405a5e:	f000 8095 	beq.w	405b8c <_realloc_r+0x130>
  405a62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a66:	460d      	mov	r5, r1
  405a68:	4616      	mov	r6, r2
  405a6a:	b083      	sub	sp, #12
  405a6c:	4680      	mov	r8, r0
  405a6e:	f106 070b 	add.w	r7, r6, #11
  405a72:	f7ff f91f 	bl	404cb4 <__malloc_lock>
  405a76:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405a7a:	2f16      	cmp	r7, #22
  405a7c:	f02e 0403 	bic.w	r4, lr, #3
  405a80:	f1a5 0908 	sub.w	r9, r5, #8
  405a84:	d83c      	bhi.n	405b00 <_realloc_r+0xa4>
  405a86:	2210      	movs	r2, #16
  405a88:	4617      	mov	r7, r2
  405a8a:	42be      	cmp	r6, r7
  405a8c:	d83d      	bhi.n	405b0a <_realloc_r+0xae>
  405a8e:	4294      	cmp	r4, r2
  405a90:	da43      	bge.n	405b1a <_realloc_r+0xbe>
  405a92:	4bc4      	ldr	r3, [pc, #784]	; (405da4 <_realloc_r+0x348>)
  405a94:	6899      	ldr	r1, [r3, #8]
  405a96:	eb09 0004 	add.w	r0, r9, r4
  405a9a:	4288      	cmp	r0, r1
  405a9c:	f000 80b4 	beq.w	405c08 <_realloc_r+0x1ac>
  405aa0:	6843      	ldr	r3, [r0, #4]
  405aa2:	f023 0101 	bic.w	r1, r3, #1
  405aa6:	4401      	add	r1, r0
  405aa8:	6849      	ldr	r1, [r1, #4]
  405aaa:	07c9      	lsls	r1, r1, #31
  405aac:	d54c      	bpl.n	405b48 <_realloc_r+0xec>
  405aae:	f01e 0f01 	tst.w	lr, #1
  405ab2:	f000 809b 	beq.w	405bec <_realloc_r+0x190>
  405ab6:	4631      	mov	r1, r6
  405ab8:	4640      	mov	r0, r8
  405aba:	f7fe fd2f 	bl	40451c <_malloc_r>
  405abe:	4606      	mov	r6, r0
  405ac0:	2800      	cmp	r0, #0
  405ac2:	d03a      	beq.n	405b3a <_realloc_r+0xde>
  405ac4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405ac8:	f023 0301 	bic.w	r3, r3, #1
  405acc:	444b      	add	r3, r9
  405ace:	f1a0 0208 	sub.w	r2, r0, #8
  405ad2:	429a      	cmp	r2, r3
  405ad4:	f000 8121 	beq.w	405d1a <_realloc_r+0x2be>
  405ad8:	1f22      	subs	r2, r4, #4
  405ada:	2a24      	cmp	r2, #36	; 0x24
  405adc:	f200 8107 	bhi.w	405cee <_realloc_r+0x292>
  405ae0:	2a13      	cmp	r2, #19
  405ae2:	f200 80db 	bhi.w	405c9c <_realloc_r+0x240>
  405ae6:	4603      	mov	r3, r0
  405ae8:	462a      	mov	r2, r5
  405aea:	6811      	ldr	r1, [r2, #0]
  405aec:	6019      	str	r1, [r3, #0]
  405aee:	6851      	ldr	r1, [r2, #4]
  405af0:	6059      	str	r1, [r3, #4]
  405af2:	6892      	ldr	r2, [r2, #8]
  405af4:	609a      	str	r2, [r3, #8]
  405af6:	4629      	mov	r1, r5
  405af8:	4640      	mov	r0, r8
  405afa:	f7ff fe4f 	bl	40579c <_free_r>
  405afe:	e01c      	b.n	405b3a <_realloc_r+0xde>
  405b00:	f027 0707 	bic.w	r7, r7, #7
  405b04:	2f00      	cmp	r7, #0
  405b06:	463a      	mov	r2, r7
  405b08:	dabf      	bge.n	405a8a <_realloc_r+0x2e>
  405b0a:	2600      	movs	r6, #0
  405b0c:	230c      	movs	r3, #12
  405b0e:	4630      	mov	r0, r6
  405b10:	f8c8 3000 	str.w	r3, [r8]
  405b14:	b003      	add	sp, #12
  405b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b1a:	462e      	mov	r6, r5
  405b1c:	1be3      	subs	r3, r4, r7
  405b1e:	2b0f      	cmp	r3, #15
  405b20:	d81e      	bhi.n	405b60 <_realloc_r+0x104>
  405b22:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405b26:	f003 0301 	and.w	r3, r3, #1
  405b2a:	4323      	orrs	r3, r4
  405b2c:	444c      	add	r4, r9
  405b2e:	f8c9 3004 	str.w	r3, [r9, #4]
  405b32:	6863      	ldr	r3, [r4, #4]
  405b34:	f043 0301 	orr.w	r3, r3, #1
  405b38:	6063      	str	r3, [r4, #4]
  405b3a:	4640      	mov	r0, r8
  405b3c:	f7ff f8c0 	bl	404cc0 <__malloc_unlock>
  405b40:	4630      	mov	r0, r6
  405b42:	b003      	add	sp, #12
  405b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b48:	f023 0303 	bic.w	r3, r3, #3
  405b4c:	18e1      	adds	r1, r4, r3
  405b4e:	4291      	cmp	r1, r2
  405b50:	db1f      	blt.n	405b92 <_realloc_r+0x136>
  405b52:	68c3      	ldr	r3, [r0, #12]
  405b54:	6882      	ldr	r2, [r0, #8]
  405b56:	462e      	mov	r6, r5
  405b58:	60d3      	str	r3, [r2, #12]
  405b5a:	460c      	mov	r4, r1
  405b5c:	609a      	str	r2, [r3, #8]
  405b5e:	e7dd      	b.n	405b1c <_realloc_r+0xc0>
  405b60:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405b64:	eb09 0107 	add.w	r1, r9, r7
  405b68:	f002 0201 	and.w	r2, r2, #1
  405b6c:	444c      	add	r4, r9
  405b6e:	f043 0301 	orr.w	r3, r3, #1
  405b72:	4317      	orrs	r7, r2
  405b74:	f8c9 7004 	str.w	r7, [r9, #4]
  405b78:	604b      	str	r3, [r1, #4]
  405b7a:	6863      	ldr	r3, [r4, #4]
  405b7c:	f043 0301 	orr.w	r3, r3, #1
  405b80:	3108      	adds	r1, #8
  405b82:	6063      	str	r3, [r4, #4]
  405b84:	4640      	mov	r0, r8
  405b86:	f7ff fe09 	bl	40579c <_free_r>
  405b8a:	e7d6      	b.n	405b3a <_realloc_r+0xde>
  405b8c:	4611      	mov	r1, r2
  405b8e:	f7fe bcc5 	b.w	40451c <_malloc_r>
  405b92:	f01e 0f01 	tst.w	lr, #1
  405b96:	d18e      	bne.n	405ab6 <_realloc_r+0x5a>
  405b98:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405b9c:	eba9 0a01 	sub.w	sl, r9, r1
  405ba0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ba4:	f021 0103 	bic.w	r1, r1, #3
  405ba8:	440b      	add	r3, r1
  405baa:	4423      	add	r3, r4
  405bac:	4293      	cmp	r3, r2
  405bae:	db25      	blt.n	405bfc <_realloc_r+0x1a0>
  405bb0:	68c2      	ldr	r2, [r0, #12]
  405bb2:	6881      	ldr	r1, [r0, #8]
  405bb4:	4656      	mov	r6, sl
  405bb6:	60ca      	str	r2, [r1, #12]
  405bb8:	6091      	str	r1, [r2, #8]
  405bba:	f8da 100c 	ldr.w	r1, [sl, #12]
  405bbe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405bc2:	1f22      	subs	r2, r4, #4
  405bc4:	2a24      	cmp	r2, #36	; 0x24
  405bc6:	60c1      	str	r1, [r0, #12]
  405bc8:	6088      	str	r0, [r1, #8]
  405bca:	f200 8094 	bhi.w	405cf6 <_realloc_r+0x29a>
  405bce:	2a13      	cmp	r2, #19
  405bd0:	d96f      	bls.n	405cb2 <_realloc_r+0x256>
  405bd2:	6829      	ldr	r1, [r5, #0]
  405bd4:	f8ca 1008 	str.w	r1, [sl, #8]
  405bd8:	6869      	ldr	r1, [r5, #4]
  405bda:	f8ca 100c 	str.w	r1, [sl, #12]
  405bde:	2a1b      	cmp	r2, #27
  405be0:	f200 80a2 	bhi.w	405d28 <_realloc_r+0x2cc>
  405be4:	3508      	adds	r5, #8
  405be6:	f10a 0210 	add.w	r2, sl, #16
  405bea:	e063      	b.n	405cb4 <_realloc_r+0x258>
  405bec:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405bf0:	eba9 0a03 	sub.w	sl, r9, r3
  405bf4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405bf8:	f021 0103 	bic.w	r1, r1, #3
  405bfc:	1863      	adds	r3, r4, r1
  405bfe:	4293      	cmp	r3, r2
  405c00:	f6ff af59 	blt.w	405ab6 <_realloc_r+0x5a>
  405c04:	4656      	mov	r6, sl
  405c06:	e7d8      	b.n	405bba <_realloc_r+0x15e>
  405c08:	6841      	ldr	r1, [r0, #4]
  405c0a:	f021 0b03 	bic.w	fp, r1, #3
  405c0e:	44a3      	add	fp, r4
  405c10:	f107 0010 	add.w	r0, r7, #16
  405c14:	4583      	cmp	fp, r0
  405c16:	da56      	bge.n	405cc6 <_realloc_r+0x26a>
  405c18:	f01e 0f01 	tst.w	lr, #1
  405c1c:	f47f af4b 	bne.w	405ab6 <_realloc_r+0x5a>
  405c20:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405c24:	eba9 0a01 	sub.w	sl, r9, r1
  405c28:	f8da 1004 	ldr.w	r1, [sl, #4]
  405c2c:	f021 0103 	bic.w	r1, r1, #3
  405c30:	448b      	add	fp, r1
  405c32:	4558      	cmp	r0, fp
  405c34:	dce2      	bgt.n	405bfc <_realloc_r+0x1a0>
  405c36:	4656      	mov	r6, sl
  405c38:	f8da 100c 	ldr.w	r1, [sl, #12]
  405c3c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405c40:	1f22      	subs	r2, r4, #4
  405c42:	2a24      	cmp	r2, #36	; 0x24
  405c44:	60c1      	str	r1, [r0, #12]
  405c46:	6088      	str	r0, [r1, #8]
  405c48:	f200 808f 	bhi.w	405d6a <_realloc_r+0x30e>
  405c4c:	2a13      	cmp	r2, #19
  405c4e:	f240 808a 	bls.w	405d66 <_realloc_r+0x30a>
  405c52:	6829      	ldr	r1, [r5, #0]
  405c54:	f8ca 1008 	str.w	r1, [sl, #8]
  405c58:	6869      	ldr	r1, [r5, #4]
  405c5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405c5e:	2a1b      	cmp	r2, #27
  405c60:	f200 808a 	bhi.w	405d78 <_realloc_r+0x31c>
  405c64:	3508      	adds	r5, #8
  405c66:	f10a 0210 	add.w	r2, sl, #16
  405c6a:	6829      	ldr	r1, [r5, #0]
  405c6c:	6011      	str	r1, [r2, #0]
  405c6e:	6869      	ldr	r1, [r5, #4]
  405c70:	6051      	str	r1, [r2, #4]
  405c72:	68a9      	ldr	r1, [r5, #8]
  405c74:	6091      	str	r1, [r2, #8]
  405c76:	eb0a 0107 	add.w	r1, sl, r7
  405c7a:	ebab 0207 	sub.w	r2, fp, r7
  405c7e:	f042 0201 	orr.w	r2, r2, #1
  405c82:	6099      	str	r1, [r3, #8]
  405c84:	604a      	str	r2, [r1, #4]
  405c86:	f8da 3004 	ldr.w	r3, [sl, #4]
  405c8a:	f003 0301 	and.w	r3, r3, #1
  405c8e:	431f      	orrs	r7, r3
  405c90:	4640      	mov	r0, r8
  405c92:	f8ca 7004 	str.w	r7, [sl, #4]
  405c96:	f7ff f813 	bl	404cc0 <__malloc_unlock>
  405c9a:	e751      	b.n	405b40 <_realloc_r+0xe4>
  405c9c:	682b      	ldr	r3, [r5, #0]
  405c9e:	6003      	str	r3, [r0, #0]
  405ca0:	686b      	ldr	r3, [r5, #4]
  405ca2:	6043      	str	r3, [r0, #4]
  405ca4:	2a1b      	cmp	r2, #27
  405ca6:	d82d      	bhi.n	405d04 <_realloc_r+0x2a8>
  405ca8:	f100 0308 	add.w	r3, r0, #8
  405cac:	f105 0208 	add.w	r2, r5, #8
  405cb0:	e71b      	b.n	405aea <_realloc_r+0x8e>
  405cb2:	4632      	mov	r2, r6
  405cb4:	6829      	ldr	r1, [r5, #0]
  405cb6:	6011      	str	r1, [r2, #0]
  405cb8:	6869      	ldr	r1, [r5, #4]
  405cba:	6051      	str	r1, [r2, #4]
  405cbc:	68a9      	ldr	r1, [r5, #8]
  405cbe:	6091      	str	r1, [r2, #8]
  405cc0:	461c      	mov	r4, r3
  405cc2:	46d1      	mov	r9, sl
  405cc4:	e72a      	b.n	405b1c <_realloc_r+0xc0>
  405cc6:	eb09 0107 	add.w	r1, r9, r7
  405cca:	ebab 0b07 	sub.w	fp, fp, r7
  405cce:	f04b 0201 	orr.w	r2, fp, #1
  405cd2:	6099      	str	r1, [r3, #8]
  405cd4:	604a      	str	r2, [r1, #4]
  405cd6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405cda:	f003 0301 	and.w	r3, r3, #1
  405cde:	431f      	orrs	r7, r3
  405ce0:	4640      	mov	r0, r8
  405ce2:	f845 7c04 	str.w	r7, [r5, #-4]
  405ce6:	f7fe ffeb 	bl	404cc0 <__malloc_unlock>
  405cea:	462e      	mov	r6, r5
  405cec:	e728      	b.n	405b40 <_realloc_r+0xe4>
  405cee:	4629      	mov	r1, r5
  405cf0:	f7ff fe50 	bl	405994 <memmove>
  405cf4:	e6ff      	b.n	405af6 <_realloc_r+0x9a>
  405cf6:	4629      	mov	r1, r5
  405cf8:	4630      	mov	r0, r6
  405cfa:	461c      	mov	r4, r3
  405cfc:	46d1      	mov	r9, sl
  405cfe:	f7ff fe49 	bl	405994 <memmove>
  405d02:	e70b      	b.n	405b1c <_realloc_r+0xc0>
  405d04:	68ab      	ldr	r3, [r5, #8]
  405d06:	6083      	str	r3, [r0, #8]
  405d08:	68eb      	ldr	r3, [r5, #12]
  405d0a:	60c3      	str	r3, [r0, #12]
  405d0c:	2a24      	cmp	r2, #36	; 0x24
  405d0e:	d017      	beq.n	405d40 <_realloc_r+0x2e4>
  405d10:	f100 0310 	add.w	r3, r0, #16
  405d14:	f105 0210 	add.w	r2, r5, #16
  405d18:	e6e7      	b.n	405aea <_realloc_r+0x8e>
  405d1a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405d1e:	f023 0303 	bic.w	r3, r3, #3
  405d22:	441c      	add	r4, r3
  405d24:	462e      	mov	r6, r5
  405d26:	e6f9      	b.n	405b1c <_realloc_r+0xc0>
  405d28:	68a9      	ldr	r1, [r5, #8]
  405d2a:	f8ca 1010 	str.w	r1, [sl, #16]
  405d2e:	68e9      	ldr	r1, [r5, #12]
  405d30:	f8ca 1014 	str.w	r1, [sl, #20]
  405d34:	2a24      	cmp	r2, #36	; 0x24
  405d36:	d00c      	beq.n	405d52 <_realloc_r+0x2f6>
  405d38:	3510      	adds	r5, #16
  405d3a:	f10a 0218 	add.w	r2, sl, #24
  405d3e:	e7b9      	b.n	405cb4 <_realloc_r+0x258>
  405d40:	692b      	ldr	r3, [r5, #16]
  405d42:	6103      	str	r3, [r0, #16]
  405d44:	696b      	ldr	r3, [r5, #20]
  405d46:	6143      	str	r3, [r0, #20]
  405d48:	f105 0218 	add.w	r2, r5, #24
  405d4c:	f100 0318 	add.w	r3, r0, #24
  405d50:	e6cb      	b.n	405aea <_realloc_r+0x8e>
  405d52:	692a      	ldr	r2, [r5, #16]
  405d54:	f8ca 2018 	str.w	r2, [sl, #24]
  405d58:	696a      	ldr	r2, [r5, #20]
  405d5a:	f8ca 201c 	str.w	r2, [sl, #28]
  405d5e:	3518      	adds	r5, #24
  405d60:	f10a 0220 	add.w	r2, sl, #32
  405d64:	e7a6      	b.n	405cb4 <_realloc_r+0x258>
  405d66:	4632      	mov	r2, r6
  405d68:	e77f      	b.n	405c6a <_realloc_r+0x20e>
  405d6a:	4629      	mov	r1, r5
  405d6c:	4630      	mov	r0, r6
  405d6e:	9301      	str	r3, [sp, #4]
  405d70:	f7ff fe10 	bl	405994 <memmove>
  405d74:	9b01      	ldr	r3, [sp, #4]
  405d76:	e77e      	b.n	405c76 <_realloc_r+0x21a>
  405d78:	68a9      	ldr	r1, [r5, #8]
  405d7a:	f8ca 1010 	str.w	r1, [sl, #16]
  405d7e:	68e9      	ldr	r1, [r5, #12]
  405d80:	f8ca 1014 	str.w	r1, [sl, #20]
  405d84:	2a24      	cmp	r2, #36	; 0x24
  405d86:	d003      	beq.n	405d90 <_realloc_r+0x334>
  405d88:	3510      	adds	r5, #16
  405d8a:	f10a 0218 	add.w	r2, sl, #24
  405d8e:	e76c      	b.n	405c6a <_realloc_r+0x20e>
  405d90:	692a      	ldr	r2, [r5, #16]
  405d92:	f8ca 2018 	str.w	r2, [sl, #24]
  405d96:	696a      	ldr	r2, [r5, #20]
  405d98:	f8ca 201c 	str.w	r2, [sl, #28]
  405d9c:	3518      	adds	r5, #24
  405d9e:	f10a 0220 	add.w	r2, sl, #32
  405da2:	e762      	b.n	405c6a <_realloc_r+0x20e>
  405da4:	20000444 	.word	0x20000444

00405da8 <__ascii_wctomb>:
  405da8:	b121      	cbz	r1, 405db4 <__ascii_wctomb+0xc>
  405daa:	2aff      	cmp	r2, #255	; 0xff
  405dac:	d804      	bhi.n	405db8 <__ascii_wctomb+0x10>
  405dae:	700a      	strb	r2, [r1, #0]
  405db0:	2001      	movs	r0, #1
  405db2:	4770      	bx	lr
  405db4:	4608      	mov	r0, r1
  405db6:	4770      	bx	lr
  405db8:	238a      	movs	r3, #138	; 0x8a
  405dba:	6003      	str	r3, [r0, #0]
  405dbc:	f04f 30ff 	mov.w	r0, #4294967295
  405dc0:	4770      	bx	lr
  405dc2:	bf00      	nop

00405dc4 <__aeabi_drsub>:
  405dc4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405dc8:	e002      	b.n	405dd0 <__adddf3>
  405dca:	bf00      	nop

00405dcc <__aeabi_dsub>:
  405dcc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405dd0 <__adddf3>:
  405dd0:	b530      	push	{r4, r5, lr}
  405dd2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405dd6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405dda:	ea94 0f05 	teq	r4, r5
  405dde:	bf08      	it	eq
  405de0:	ea90 0f02 	teqeq	r0, r2
  405de4:	bf1f      	itttt	ne
  405de6:	ea54 0c00 	orrsne.w	ip, r4, r0
  405dea:	ea55 0c02 	orrsne.w	ip, r5, r2
  405dee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405df2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405df6:	f000 80e2 	beq.w	405fbe <__adddf3+0x1ee>
  405dfa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405dfe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405e02:	bfb8      	it	lt
  405e04:	426d      	neglt	r5, r5
  405e06:	dd0c      	ble.n	405e22 <__adddf3+0x52>
  405e08:	442c      	add	r4, r5
  405e0a:	ea80 0202 	eor.w	r2, r0, r2
  405e0e:	ea81 0303 	eor.w	r3, r1, r3
  405e12:	ea82 0000 	eor.w	r0, r2, r0
  405e16:	ea83 0101 	eor.w	r1, r3, r1
  405e1a:	ea80 0202 	eor.w	r2, r0, r2
  405e1e:	ea81 0303 	eor.w	r3, r1, r3
  405e22:	2d36      	cmp	r5, #54	; 0x36
  405e24:	bf88      	it	hi
  405e26:	bd30      	pophi	{r4, r5, pc}
  405e28:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405e2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405e30:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405e34:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405e38:	d002      	beq.n	405e40 <__adddf3+0x70>
  405e3a:	4240      	negs	r0, r0
  405e3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405e40:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405e44:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405e48:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405e4c:	d002      	beq.n	405e54 <__adddf3+0x84>
  405e4e:	4252      	negs	r2, r2
  405e50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405e54:	ea94 0f05 	teq	r4, r5
  405e58:	f000 80a7 	beq.w	405faa <__adddf3+0x1da>
  405e5c:	f1a4 0401 	sub.w	r4, r4, #1
  405e60:	f1d5 0e20 	rsbs	lr, r5, #32
  405e64:	db0d      	blt.n	405e82 <__adddf3+0xb2>
  405e66:	fa02 fc0e 	lsl.w	ip, r2, lr
  405e6a:	fa22 f205 	lsr.w	r2, r2, r5
  405e6e:	1880      	adds	r0, r0, r2
  405e70:	f141 0100 	adc.w	r1, r1, #0
  405e74:	fa03 f20e 	lsl.w	r2, r3, lr
  405e78:	1880      	adds	r0, r0, r2
  405e7a:	fa43 f305 	asr.w	r3, r3, r5
  405e7e:	4159      	adcs	r1, r3
  405e80:	e00e      	b.n	405ea0 <__adddf3+0xd0>
  405e82:	f1a5 0520 	sub.w	r5, r5, #32
  405e86:	f10e 0e20 	add.w	lr, lr, #32
  405e8a:	2a01      	cmp	r2, #1
  405e8c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405e90:	bf28      	it	cs
  405e92:	f04c 0c02 	orrcs.w	ip, ip, #2
  405e96:	fa43 f305 	asr.w	r3, r3, r5
  405e9a:	18c0      	adds	r0, r0, r3
  405e9c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405ea0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ea4:	d507      	bpl.n	405eb6 <__adddf3+0xe6>
  405ea6:	f04f 0e00 	mov.w	lr, #0
  405eaa:	f1dc 0c00 	rsbs	ip, ip, #0
  405eae:	eb7e 0000 	sbcs.w	r0, lr, r0
  405eb2:	eb6e 0101 	sbc.w	r1, lr, r1
  405eb6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405eba:	d31b      	bcc.n	405ef4 <__adddf3+0x124>
  405ebc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405ec0:	d30c      	bcc.n	405edc <__adddf3+0x10c>
  405ec2:	0849      	lsrs	r1, r1, #1
  405ec4:	ea5f 0030 	movs.w	r0, r0, rrx
  405ec8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405ecc:	f104 0401 	add.w	r4, r4, #1
  405ed0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405ed4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405ed8:	f080 809a 	bcs.w	406010 <__adddf3+0x240>
  405edc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405ee0:	bf08      	it	eq
  405ee2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405ee6:	f150 0000 	adcs.w	r0, r0, #0
  405eea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405eee:	ea41 0105 	orr.w	r1, r1, r5
  405ef2:	bd30      	pop	{r4, r5, pc}
  405ef4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405ef8:	4140      	adcs	r0, r0
  405efa:	eb41 0101 	adc.w	r1, r1, r1
  405efe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f02:	f1a4 0401 	sub.w	r4, r4, #1
  405f06:	d1e9      	bne.n	405edc <__adddf3+0x10c>
  405f08:	f091 0f00 	teq	r1, #0
  405f0c:	bf04      	itt	eq
  405f0e:	4601      	moveq	r1, r0
  405f10:	2000      	moveq	r0, #0
  405f12:	fab1 f381 	clz	r3, r1
  405f16:	bf08      	it	eq
  405f18:	3320      	addeq	r3, #32
  405f1a:	f1a3 030b 	sub.w	r3, r3, #11
  405f1e:	f1b3 0220 	subs.w	r2, r3, #32
  405f22:	da0c      	bge.n	405f3e <__adddf3+0x16e>
  405f24:	320c      	adds	r2, #12
  405f26:	dd08      	ble.n	405f3a <__adddf3+0x16a>
  405f28:	f102 0c14 	add.w	ip, r2, #20
  405f2c:	f1c2 020c 	rsb	r2, r2, #12
  405f30:	fa01 f00c 	lsl.w	r0, r1, ip
  405f34:	fa21 f102 	lsr.w	r1, r1, r2
  405f38:	e00c      	b.n	405f54 <__adddf3+0x184>
  405f3a:	f102 0214 	add.w	r2, r2, #20
  405f3e:	bfd8      	it	le
  405f40:	f1c2 0c20 	rsble	ip, r2, #32
  405f44:	fa01 f102 	lsl.w	r1, r1, r2
  405f48:	fa20 fc0c 	lsr.w	ip, r0, ip
  405f4c:	bfdc      	itt	le
  405f4e:	ea41 010c 	orrle.w	r1, r1, ip
  405f52:	4090      	lslle	r0, r2
  405f54:	1ae4      	subs	r4, r4, r3
  405f56:	bfa2      	ittt	ge
  405f58:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405f5c:	4329      	orrge	r1, r5
  405f5e:	bd30      	popge	{r4, r5, pc}
  405f60:	ea6f 0404 	mvn.w	r4, r4
  405f64:	3c1f      	subs	r4, #31
  405f66:	da1c      	bge.n	405fa2 <__adddf3+0x1d2>
  405f68:	340c      	adds	r4, #12
  405f6a:	dc0e      	bgt.n	405f8a <__adddf3+0x1ba>
  405f6c:	f104 0414 	add.w	r4, r4, #20
  405f70:	f1c4 0220 	rsb	r2, r4, #32
  405f74:	fa20 f004 	lsr.w	r0, r0, r4
  405f78:	fa01 f302 	lsl.w	r3, r1, r2
  405f7c:	ea40 0003 	orr.w	r0, r0, r3
  405f80:	fa21 f304 	lsr.w	r3, r1, r4
  405f84:	ea45 0103 	orr.w	r1, r5, r3
  405f88:	bd30      	pop	{r4, r5, pc}
  405f8a:	f1c4 040c 	rsb	r4, r4, #12
  405f8e:	f1c4 0220 	rsb	r2, r4, #32
  405f92:	fa20 f002 	lsr.w	r0, r0, r2
  405f96:	fa01 f304 	lsl.w	r3, r1, r4
  405f9a:	ea40 0003 	orr.w	r0, r0, r3
  405f9e:	4629      	mov	r1, r5
  405fa0:	bd30      	pop	{r4, r5, pc}
  405fa2:	fa21 f004 	lsr.w	r0, r1, r4
  405fa6:	4629      	mov	r1, r5
  405fa8:	bd30      	pop	{r4, r5, pc}
  405faa:	f094 0f00 	teq	r4, #0
  405fae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405fb2:	bf06      	itte	eq
  405fb4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405fb8:	3401      	addeq	r4, #1
  405fba:	3d01      	subne	r5, #1
  405fbc:	e74e      	b.n	405e5c <__adddf3+0x8c>
  405fbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405fc2:	bf18      	it	ne
  405fc4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405fc8:	d029      	beq.n	40601e <__adddf3+0x24e>
  405fca:	ea94 0f05 	teq	r4, r5
  405fce:	bf08      	it	eq
  405fd0:	ea90 0f02 	teqeq	r0, r2
  405fd4:	d005      	beq.n	405fe2 <__adddf3+0x212>
  405fd6:	ea54 0c00 	orrs.w	ip, r4, r0
  405fda:	bf04      	itt	eq
  405fdc:	4619      	moveq	r1, r3
  405fde:	4610      	moveq	r0, r2
  405fe0:	bd30      	pop	{r4, r5, pc}
  405fe2:	ea91 0f03 	teq	r1, r3
  405fe6:	bf1e      	ittt	ne
  405fe8:	2100      	movne	r1, #0
  405fea:	2000      	movne	r0, #0
  405fec:	bd30      	popne	{r4, r5, pc}
  405fee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405ff2:	d105      	bne.n	406000 <__adddf3+0x230>
  405ff4:	0040      	lsls	r0, r0, #1
  405ff6:	4149      	adcs	r1, r1
  405ff8:	bf28      	it	cs
  405ffa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405ffe:	bd30      	pop	{r4, r5, pc}
  406000:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406004:	bf3c      	itt	cc
  406006:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40600a:	bd30      	popcc	{r4, r5, pc}
  40600c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406010:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406014:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406018:	f04f 0000 	mov.w	r0, #0
  40601c:	bd30      	pop	{r4, r5, pc}
  40601e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406022:	bf1a      	itte	ne
  406024:	4619      	movne	r1, r3
  406026:	4610      	movne	r0, r2
  406028:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40602c:	bf1c      	itt	ne
  40602e:	460b      	movne	r3, r1
  406030:	4602      	movne	r2, r0
  406032:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406036:	bf06      	itte	eq
  406038:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40603c:	ea91 0f03 	teqeq	r1, r3
  406040:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406044:	bd30      	pop	{r4, r5, pc}
  406046:	bf00      	nop

00406048 <__aeabi_ui2d>:
  406048:	f090 0f00 	teq	r0, #0
  40604c:	bf04      	itt	eq
  40604e:	2100      	moveq	r1, #0
  406050:	4770      	bxeq	lr
  406052:	b530      	push	{r4, r5, lr}
  406054:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406058:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40605c:	f04f 0500 	mov.w	r5, #0
  406060:	f04f 0100 	mov.w	r1, #0
  406064:	e750      	b.n	405f08 <__adddf3+0x138>
  406066:	bf00      	nop

00406068 <__aeabi_i2d>:
  406068:	f090 0f00 	teq	r0, #0
  40606c:	bf04      	itt	eq
  40606e:	2100      	moveq	r1, #0
  406070:	4770      	bxeq	lr
  406072:	b530      	push	{r4, r5, lr}
  406074:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406078:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40607c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406080:	bf48      	it	mi
  406082:	4240      	negmi	r0, r0
  406084:	f04f 0100 	mov.w	r1, #0
  406088:	e73e      	b.n	405f08 <__adddf3+0x138>
  40608a:	bf00      	nop

0040608c <__aeabi_f2d>:
  40608c:	0042      	lsls	r2, r0, #1
  40608e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406092:	ea4f 0131 	mov.w	r1, r1, rrx
  406096:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40609a:	bf1f      	itttt	ne
  40609c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4060a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4060a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4060a8:	4770      	bxne	lr
  4060aa:	f092 0f00 	teq	r2, #0
  4060ae:	bf14      	ite	ne
  4060b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4060b4:	4770      	bxeq	lr
  4060b6:	b530      	push	{r4, r5, lr}
  4060b8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4060bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4060c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4060c4:	e720      	b.n	405f08 <__adddf3+0x138>
  4060c6:	bf00      	nop

004060c8 <__aeabi_ul2d>:
  4060c8:	ea50 0201 	orrs.w	r2, r0, r1
  4060cc:	bf08      	it	eq
  4060ce:	4770      	bxeq	lr
  4060d0:	b530      	push	{r4, r5, lr}
  4060d2:	f04f 0500 	mov.w	r5, #0
  4060d6:	e00a      	b.n	4060ee <__aeabi_l2d+0x16>

004060d8 <__aeabi_l2d>:
  4060d8:	ea50 0201 	orrs.w	r2, r0, r1
  4060dc:	bf08      	it	eq
  4060de:	4770      	bxeq	lr
  4060e0:	b530      	push	{r4, r5, lr}
  4060e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4060e6:	d502      	bpl.n	4060ee <__aeabi_l2d+0x16>
  4060e8:	4240      	negs	r0, r0
  4060ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4060ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4060f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4060f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4060fa:	f43f aedc 	beq.w	405eb6 <__adddf3+0xe6>
  4060fe:	f04f 0203 	mov.w	r2, #3
  406102:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406106:	bf18      	it	ne
  406108:	3203      	addne	r2, #3
  40610a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40610e:	bf18      	it	ne
  406110:	3203      	addne	r2, #3
  406112:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406116:	f1c2 0320 	rsb	r3, r2, #32
  40611a:	fa00 fc03 	lsl.w	ip, r0, r3
  40611e:	fa20 f002 	lsr.w	r0, r0, r2
  406122:	fa01 fe03 	lsl.w	lr, r1, r3
  406126:	ea40 000e 	orr.w	r0, r0, lr
  40612a:	fa21 f102 	lsr.w	r1, r1, r2
  40612e:	4414      	add	r4, r2
  406130:	e6c1      	b.n	405eb6 <__adddf3+0xe6>
  406132:	bf00      	nop

00406134 <__aeabi_dmul>:
  406134:	b570      	push	{r4, r5, r6, lr}
  406136:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40613a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40613e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406142:	bf1d      	ittte	ne
  406144:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406148:	ea94 0f0c 	teqne	r4, ip
  40614c:	ea95 0f0c 	teqne	r5, ip
  406150:	f000 f8de 	bleq	406310 <__aeabi_dmul+0x1dc>
  406154:	442c      	add	r4, r5
  406156:	ea81 0603 	eor.w	r6, r1, r3
  40615a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40615e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406162:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406166:	bf18      	it	ne
  406168:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40616c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406170:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406174:	d038      	beq.n	4061e8 <__aeabi_dmul+0xb4>
  406176:	fba0 ce02 	umull	ip, lr, r0, r2
  40617a:	f04f 0500 	mov.w	r5, #0
  40617e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406182:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406186:	fbe0 e503 	umlal	lr, r5, r0, r3
  40618a:	f04f 0600 	mov.w	r6, #0
  40618e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406192:	f09c 0f00 	teq	ip, #0
  406196:	bf18      	it	ne
  406198:	f04e 0e01 	orrne.w	lr, lr, #1
  40619c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4061a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4061a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4061a8:	d204      	bcs.n	4061b4 <__aeabi_dmul+0x80>
  4061aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4061ae:	416d      	adcs	r5, r5
  4061b0:	eb46 0606 	adc.w	r6, r6, r6
  4061b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4061b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4061bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4061c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4061c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4061c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4061cc:	bf88      	it	hi
  4061ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4061d2:	d81e      	bhi.n	406212 <__aeabi_dmul+0xde>
  4061d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4061d8:	bf08      	it	eq
  4061da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4061de:	f150 0000 	adcs.w	r0, r0, #0
  4061e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4061e6:	bd70      	pop	{r4, r5, r6, pc}
  4061e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4061ec:	ea46 0101 	orr.w	r1, r6, r1
  4061f0:	ea40 0002 	orr.w	r0, r0, r2
  4061f4:	ea81 0103 	eor.w	r1, r1, r3
  4061f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4061fc:	bfc2      	ittt	gt
  4061fe:	ebd4 050c 	rsbsgt	r5, r4, ip
  406202:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406206:	bd70      	popgt	{r4, r5, r6, pc}
  406208:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40620c:	f04f 0e00 	mov.w	lr, #0
  406210:	3c01      	subs	r4, #1
  406212:	f300 80ab 	bgt.w	40636c <__aeabi_dmul+0x238>
  406216:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40621a:	bfde      	ittt	le
  40621c:	2000      	movle	r0, #0
  40621e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406222:	bd70      	pople	{r4, r5, r6, pc}
  406224:	f1c4 0400 	rsb	r4, r4, #0
  406228:	3c20      	subs	r4, #32
  40622a:	da35      	bge.n	406298 <__aeabi_dmul+0x164>
  40622c:	340c      	adds	r4, #12
  40622e:	dc1b      	bgt.n	406268 <__aeabi_dmul+0x134>
  406230:	f104 0414 	add.w	r4, r4, #20
  406234:	f1c4 0520 	rsb	r5, r4, #32
  406238:	fa00 f305 	lsl.w	r3, r0, r5
  40623c:	fa20 f004 	lsr.w	r0, r0, r4
  406240:	fa01 f205 	lsl.w	r2, r1, r5
  406244:	ea40 0002 	orr.w	r0, r0, r2
  406248:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40624c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406250:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406254:	fa21 f604 	lsr.w	r6, r1, r4
  406258:	eb42 0106 	adc.w	r1, r2, r6
  40625c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406260:	bf08      	it	eq
  406262:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406266:	bd70      	pop	{r4, r5, r6, pc}
  406268:	f1c4 040c 	rsb	r4, r4, #12
  40626c:	f1c4 0520 	rsb	r5, r4, #32
  406270:	fa00 f304 	lsl.w	r3, r0, r4
  406274:	fa20 f005 	lsr.w	r0, r0, r5
  406278:	fa01 f204 	lsl.w	r2, r1, r4
  40627c:	ea40 0002 	orr.w	r0, r0, r2
  406280:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406284:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406288:	f141 0100 	adc.w	r1, r1, #0
  40628c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406290:	bf08      	it	eq
  406292:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406296:	bd70      	pop	{r4, r5, r6, pc}
  406298:	f1c4 0520 	rsb	r5, r4, #32
  40629c:	fa00 f205 	lsl.w	r2, r0, r5
  4062a0:	ea4e 0e02 	orr.w	lr, lr, r2
  4062a4:	fa20 f304 	lsr.w	r3, r0, r4
  4062a8:	fa01 f205 	lsl.w	r2, r1, r5
  4062ac:	ea43 0302 	orr.w	r3, r3, r2
  4062b0:	fa21 f004 	lsr.w	r0, r1, r4
  4062b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062b8:	fa21 f204 	lsr.w	r2, r1, r4
  4062bc:	ea20 0002 	bic.w	r0, r0, r2
  4062c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4062c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4062c8:	bf08      	it	eq
  4062ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4062ce:	bd70      	pop	{r4, r5, r6, pc}
  4062d0:	f094 0f00 	teq	r4, #0
  4062d4:	d10f      	bne.n	4062f6 <__aeabi_dmul+0x1c2>
  4062d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4062da:	0040      	lsls	r0, r0, #1
  4062dc:	eb41 0101 	adc.w	r1, r1, r1
  4062e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4062e4:	bf08      	it	eq
  4062e6:	3c01      	subeq	r4, #1
  4062e8:	d0f7      	beq.n	4062da <__aeabi_dmul+0x1a6>
  4062ea:	ea41 0106 	orr.w	r1, r1, r6
  4062ee:	f095 0f00 	teq	r5, #0
  4062f2:	bf18      	it	ne
  4062f4:	4770      	bxne	lr
  4062f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4062fa:	0052      	lsls	r2, r2, #1
  4062fc:	eb43 0303 	adc.w	r3, r3, r3
  406300:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406304:	bf08      	it	eq
  406306:	3d01      	subeq	r5, #1
  406308:	d0f7      	beq.n	4062fa <__aeabi_dmul+0x1c6>
  40630a:	ea43 0306 	orr.w	r3, r3, r6
  40630e:	4770      	bx	lr
  406310:	ea94 0f0c 	teq	r4, ip
  406314:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406318:	bf18      	it	ne
  40631a:	ea95 0f0c 	teqne	r5, ip
  40631e:	d00c      	beq.n	40633a <__aeabi_dmul+0x206>
  406320:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406324:	bf18      	it	ne
  406326:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40632a:	d1d1      	bne.n	4062d0 <__aeabi_dmul+0x19c>
  40632c:	ea81 0103 	eor.w	r1, r1, r3
  406330:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406334:	f04f 0000 	mov.w	r0, #0
  406338:	bd70      	pop	{r4, r5, r6, pc}
  40633a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40633e:	bf06      	itte	eq
  406340:	4610      	moveq	r0, r2
  406342:	4619      	moveq	r1, r3
  406344:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406348:	d019      	beq.n	40637e <__aeabi_dmul+0x24a>
  40634a:	ea94 0f0c 	teq	r4, ip
  40634e:	d102      	bne.n	406356 <__aeabi_dmul+0x222>
  406350:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406354:	d113      	bne.n	40637e <__aeabi_dmul+0x24a>
  406356:	ea95 0f0c 	teq	r5, ip
  40635a:	d105      	bne.n	406368 <__aeabi_dmul+0x234>
  40635c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406360:	bf1c      	itt	ne
  406362:	4610      	movne	r0, r2
  406364:	4619      	movne	r1, r3
  406366:	d10a      	bne.n	40637e <__aeabi_dmul+0x24a>
  406368:	ea81 0103 	eor.w	r1, r1, r3
  40636c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406370:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406374:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406378:	f04f 0000 	mov.w	r0, #0
  40637c:	bd70      	pop	{r4, r5, r6, pc}
  40637e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406382:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406386:	bd70      	pop	{r4, r5, r6, pc}

00406388 <__aeabi_ddiv>:
  406388:	b570      	push	{r4, r5, r6, lr}
  40638a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40638e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406392:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406396:	bf1d      	ittte	ne
  406398:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40639c:	ea94 0f0c 	teqne	r4, ip
  4063a0:	ea95 0f0c 	teqne	r5, ip
  4063a4:	f000 f8a7 	bleq	4064f6 <__aeabi_ddiv+0x16e>
  4063a8:	eba4 0405 	sub.w	r4, r4, r5
  4063ac:	ea81 0e03 	eor.w	lr, r1, r3
  4063b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4063b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4063b8:	f000 8088 	beq.w	4064cc <__aeabi_ddiv+0x144>
  4063bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4063c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4063c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4063c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4063cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4063d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4063d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4063d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4063dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4063e0:	429d      	cmp	r5, r3
  4063e2:	bf08      	it	eq
  4063e4:	4296      	cmpeq	r6, r2
  4063e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4063ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4063ee:	d202      	bcs.n	4063f6 <__aeabi_ddiv+0x6e>
  4063f0:	085b      	lsrs	r3, r3, #1
  4063f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4063f6:	1ab6      	subs	r6, r6, r2
  4063f8:	eb65 0503 	sbc.w	r5, r5, r3
  4063fc:	085b      	lsrs	r3, r3, #1
  4063fe:	ea4f 0232 	mov.w	r2, r2, rrx
  406402:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406406:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40640a:	ebb6 0e02 	subs.w	lr, r6, r2
  40640e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406412:	bf22      	ittt	cs
  406414:	1ab6      	subcs	r6, r6, r2
  406416:	4675      	movcs	r5, lr
  406418:	ea40 000c 	orrcs.w	r0, r0, ip
  40641c:	085b      	lsrs	r3, r3, #1
  40641e:	ea4f 0232 	mov.w	r2, r2, rrx
  406422:	ebb6 0e02 	subs.w	lr, r6, r2
  406426:	eb75 0e03 	sbcs.w	lr, r5, r3
  40642a:	bf22      	ittt	cs
  40642c:	1ab6      	subcs	r6, r6, r2
  40642e:	4675      	movcs	r5, lr
  406430:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406434:	085b      	lsrs	r3, r3, #1
  406436:	ea4f 0232 	mov.w	r2, r2, rrx
  40643a:	ebb6 0e02 	subs.w	lr, r6, r2
  40643e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406442:	bf22      	ittt	cs
  406444:	1ab6      	subcs	r6, r6, r2
  406446:	4675      	movcs	r5, lr
  406448:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40644c:	085b      	lsrs	r3, r3, #1
  40644e:	ea4f 0232 	mov.w	r2, r2, rrx
  406452:	ebb6 0e02 	subs.w	lr, r6, r2
  406456:	eb75 0e03 	sbcs.w	lr, r5, r3
  40645a:	bf22      	ittt	cs
  40645c:	1ab6      	subcs	r6, r6, r2
  40645e:	4675      	movcs	r5, lr
  406460:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406464:	ea55 0e06 	orrs.w	lr, r5, r6
  406468:	d018      	beq.n	40649c <__aeabi_ddiv+0x114>
  40646a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40646e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406472:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406476:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40647a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40647e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406482:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406486:	d1c0      	bne.n	40640a <__aeabi_ddiv+0x82>
  406488:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40648c:	d10b      	bne.n	4064a6 <__aeabi_ddiv+0x11e>
  40648e:	ea41 0100 	orr.w	r1, r1, r0
  406492:	f04f 0000 	mov.w	r0, #0
  406496:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40649a:	e7b6      	b.n	40640a <__aeabi_ddiv+0x82>
  40649c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4064a0:	bf04      	itt	eq
  4064a2:	4301      	orreq	r1, r0
  4064a4:	2000      	moveq	r0, #0
  4064a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4064aa:	bf88      	it	hi
  4064ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4064b0:	f63f aeaf 	bhi.w	406212 <__aeabi_dmul+0xde>
  4064b4:	ebb5 0c03 	subs.w	ip, r5, r3
  4064b8:	bf04      	itt	eq
  4064ba:	ebb6 0c02 	subseq.w	ip, r6, r2
  4064be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4064c2:	f150 0000 	adcs.w	r0, r0, #0
  4064c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4064ca:	bd70      	pop	{r4, r5, r6, pc}
  4064cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4064d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4064d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4064d8:	bfc2      	ittt	gt
  4064da:	ebd4 050c 	rsbsgt	r5, r4, ip
  4064de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4064e2:	bd70      	popgt	{r4, r5, r6, pc}
  4064e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4064e8:	f04f 0e00 	mov.w	lr, #0
  4064ec:	3c01      	subs	r4, #1
  4064ee:	e690      	b.n	406212 <__aeabi_dmul+0xde>
  4064f0:	ea45 0e06 	orr.w	lr, r5, r6
  4064f4:	e68d      	b.n	406212 <__aeabi_dmul+0xde>
  4064f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4064fa:	ea94 0f0c 	teq	r4, ip
  4064fe:	bf08      	it	eq
  406500:	ea95 0f0c 	teqeq	r5, ip
  406504:	f43f af3b 	beq.w	40637e <__aeabi_dmul+0x24a>
  406508:	ea94 0f0c 	teq	r4, ip
  40650c:	d10a      	bne.n	406524 <__aeabi_ddiv+0x19c>
  40650e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406512:	f47f af34 	bne.w	40637e <__aeabi_dmul+0x24a>
  406516:	ea95 0f0c 	teq	r5, ip
  40651a:	f47f af25 	bne.w	406368 <__aeabi_dmul+0x234>
  40651e:	4610      	mov	r0, r2
  406520:	4619      	mov	r1, r3
  406522:	e72c      	b.n	40637e <__aeabi_dmul+0x24a>
  406524:	ea95 0f0c 	teq	r5, ip
  406528:	d106      	bne.n	406538 <__aeabi_ddiv+0x1b0>
  40652a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40652e:	f43f aefd 	beq.w	40632c <__aeabi_dmul+0x1f8>
  406532:	4610      	mov	r0, r2
  406534:	4619      	mov	r1, r3
  406536:	e722      	b.n	40637e <__aeabi_dmul+0x24a>
  406538:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40653c:	bf18      	it	ne
  40653e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406542:	f47f aec5 	bne.w	4062d0 <__aeabi_dmul+0x19c>
  406546:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40654a:	f47f af0d 	bne.w	406368 <__aeabi_dmul+0x234>
  40654e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406552:	f47f aeeb 	bne.w	40632c <__aeabi_dmul+0x1f8>
  406556:	e712      	b.n	40637e <__aeabi_dmul+0x24a>

00406558 <__gedf2>:
  406558:	f04f 3cff 	mov.w	ip, #4294967295
  40655c:	e006      	b.n	40656c <__cmpdf2+0x4>
  40655e:	bf00      	nop

00406560 <__ledf2>:
  406560:	f04f 0c01 	mov.w	ip, #1
  406564:	e002      	b.n	40656c <__cmpdf2+0x4>
  406566:	bf00      	nop

00406568 <__cmpdf2>:
  406568:	f04f 0c01 	mov.w	ip, #1
  40656c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406570:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406574:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406578:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40657c:	bf18      	it	ne
  40657e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406582:	d01b      	beq.n	4065bc <__cmpdf2+0x54>
  406584:	b001      	add	sp, #4
  406586:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40658a:	bf0c      	ite	eq
  40658c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406590:	ea91 0f03 	teqne	r1, r3
  406594:	bf02      	ittt	eq
  406596:	ea90 0f02 	teqeq	r0, r2
  40659a:	2000      	moveq	r0, #0
  40659c:	4770      	bxeq	lr
  40659e:	f110 0f00 	cmn.w	r0, #0
  4065a2:	ea91 0f03 	teq	r1, r3
  4065a6:	bf58      	it	pl
  4065a8:	4299      	cmppl	r1, r3
  4065aa:	bf08      	it	eq
  4065ac:	4290      	cmpeq	r0, r2
  4065ae:	bf2c      	ite	cs
  4065b0:	17d8      	asrcs	r0, r3, #31
  4065b2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4065b6:	f040 0001 	orr.w	r0, r0, #1
  4065ba:	4770      	bx	lr
  4065bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4065c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065c4:	d102      	bne.n	4065cc <__cmpdf2+0x64>
  4065c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4065ca:	d107      	bne.n	4065dc <__cmpdf2+0x74>
  4065cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4065d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065d4:	d1d6      	bne.n	406584 <__cmpdf2+0x1c>
  4065d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4065da:	d0d3      	beq.n	406584 <__cmpdf2+0x1c>
  4065dc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4065e0:	4770      	bx	lr
  4065e2:	bf00      	nop

004065e4 <__aeabi_cdrcmple>:
  4065e4:	4684      	mov	ip, r0
  4065e6:	4610      	mov	r0, r2
  4065e8:	4662      	mov	r2, ip
  4065ea:	468c      	mov	ip, r1
  4065ec:	4619      	mov	r1, r3
  4065ee:	4663      	mov	r3, ip
  4065f0:	e000      	b.n	4065f4 <__aeabi_cdcmpeq>
  4065f2:	bf00      	nop

004065f4 <__aeabi_cdcmpeq>:
  4065f4:	b501      	push	{r0, lr}
  4065f6:	f7ff ffb7 	bl	406568 <__cmpdf2>
  4065fa:	2800      	cmp	r0, #0
  4065fc:	bf48      	it	mi
  4065fe:	f110 0f00 	cmnmi.w	r0, #0
  406602:	bd01      	pop	{r0, pc}

00406604 <__aeabi_dcmpeq>:
  406604:	f84d ed08 	str.w	lr, [sp, #-8]!
  406608:	f7ff fff4 	bl	4065f4 <__aeabi_cdcmpeq>
  40660c:	bf0c      	ite	eq
  40660e:	2001      	moveq	r0, #1
  406610:	2000      	movne	r0, #0
  406612:	f85d fb08 	ldr.w	pc, [sp], #8
  406616:	bf00      	nop

00406618 <__aeabi_dcmplt>:
  406618:	f84d ed08 	str.w	lr, [sp, #-8]!
  40661c:	f7ff ffea 	bl	4065f4 <__aeabi_cdcmpeq>
  406620:	bf34      	ite	cc
  406622:	2001      	movcc	r0, #1
  406624:	2000      	movcs	r0, #0
  406626:	f85d fb08 	ldr.w	pc, [sp], #8
  40662a:	bf00      	nop

0040662c <__aeabi_dcmple>:
  40662c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406630:	f7ff ffe0 	bl	4065f4 <__aeabi_cdcmpeq>
  406634:	bf94      	ite	ls
  406636:	2001      	movls	r0, #1
  406638:	2000      	movhi	r0, #0
  40663a:	f85d fb08 	ldr.w	pc, [sp], #8
  40663e:	bf00      	nop

00406640 <__aeabi_dcmpge>:
  406640:	f84d ed08 	str.w	lr, [sp, #-8]!
  406644:	f7ff ffce 	bl	4065e4 <__aeabi_cdrcmple>
  406648:	bf94      	ite	ls
  40664a:	2001      	movls	r0, #1
  40664c:	2000      	movhi	r0, #0
  40664e:	f85d fb08 	ldr.w	pc, [sp], #8
  406652:	bf00      	nop

00406654 <__aeabi_dcmpgt>:
  406654:	f84d ed08 	str.w	lr, [sp, #-8]!
  406658:	f7ff ffc4 	bl	4065e4 <__aeabi_cdrcmple>
  40665c:	bf34      	ite	cc
  40665e:	2001      	movcc	r0, #1
  406660:	2000      	movcs	r0, #0
  406662:	f85d fb08 	ldr.w	pc, [sp], #8
  406666:	bf00      	nop

00406668 <__aeabi_dcmpun>:
  406668:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40666c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406670:	d102      	bne.n	406678 <__aeabi_dcmpun+0x10>
  406672:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406676:	d10a      	bne.n	40668e <__aeabi_dcmpun+0x26>
  406678:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40667c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406680:	d102      	bne.n	406688 <__aeabi_dcmpun+0x20>
  406682:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406686:	d102      	bne.n	40668e <__aeabi_dcmpun+0x26>
  406688:	f04f 0000 	mov.w	r0, #0
  40668c:	4770      	bx	lr
  40668e:	f04f 0001 	mov.w	r0, #1
  406692:	4770      	bx	lr

00406694 <__aeabi_d2iz>:
  406694:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406698:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40669c:	d215      	bcs.n	4066ca <__aeabi_d2iz+0x36>
  40669e:	d511      	bpl.n	4066c4 <__aeabi_d2iz+0x30>
  4066a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4066a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4066a8:	d912      	bls.n	4066d0 <__aeabi_d2iz+0x3c>
  4066aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4066ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4066b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4066b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4066ba:	fa23 f002 	lsr.w	r0, r3, r2
  4066be:	bf18      	it	ne
  4066c0:	4240      	negne	r0, r0
  4066c2:	4770      	bx	lr
  4066c4:	f04f 0000 	mov.w	r0, #0
  4066c8:	4770      	bx	lr
  4066ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4066ce:	d105      	bne.n	4066dc <__aeabi_d2iz+0x48>
  4066d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4066d4:	bf08      	it	eq
  4066d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4066da:	4770      	bx	lr
  4066dc:	f04f 0000 	mov.w	r0, #0
  4066e0:	4770      	bx	lr
  4066e2:	bf00      	nop

004066e4 <__aeabi_uldivmod>:
  4066e4:	b953      	cbnz	r3, 4066fc <__aeabi_uldivmod+0x18>
  4066e6:	b94a      	cbnz	r2, 4066fc <__aeabi_uldivmod+0x18>
  4066e8:	2900      	cmp	r1, #0
  4066ea:	bf08      	it	eq
  4066ec:	2800      	cmpeq	r0, #0
  4066ee:	bf1c      	itt	ne
  4066f0:	f04f 31ff 	movne.w	r1, #4294967295
  4066f4:	f04f 30ff 	movne.w	r0, #4294967295
  4066f8:	f000 b97a 	b.w	4069f0 <__aeabi_idiv0>
  4066fc:	f1ad 0c08 	sub.w	ip, sp, #8
  406700:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406704:	f000 f806 	bl	406714 <__udivmoddi4>
  406708:	f8dd e004 	ldr.w	lr, [sp, #4]
  40670c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406710:	b004      	add	sp, #16
  406712:	4770      	bx	lr

00406714 <__udivmoddi4>:
  406714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406718:	468c      	mov	ip, r1
  40671a:	460d      	mov	r5, r1
  40671c:	4604      	mov	r4, r0
  40671e:	9e08      	ldr	r6, [sp, #32]
  406720:	2b00      	cmp	r3, #0
  406722:	d151      	bne.n	4067c8 <__udivmoddi4+0xb4>
  406724:	428a      	cmp	r2, r1
  406726:	4617      	mov	r7, r2
  406728:	d96d      	bls.n	406806 <__udivmoddi4+0xf2>
  40672a:	fab2 fe82 	clz	lr, r2
  40672e:	f1be 0f00 	cmp.w	lr, #0
  406732:	d00b      	beq.n	40674c <__udivmoddi4+0x38>
  406734:	f1ce 0c20 	rsb	ip, lr, #32
  406738:	fa01 f50e 	lsl.w	r5, r1, lr
  40673c:	fa20 fc0c 	lsr.w	ip, r0, ip
  406740:	fa02 f70e 	lsl.w	r7, r2, lr
  406744:	ea4c 0c05 	orr.w	ip, ip, r5
  406748:	fa00 f40e 	lsl.w	r4, r0, lr
  40674c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406750:	0c25      	lsrs	r5, r4, #16
  406752:	fbbc f8fa 	udiv	r8, ip, sl
  406756:	fa1f f987 	uxth.w	r9, r7
  40675a:	fb0a cc18 	mls	ip, sl, r8, ip
  40675e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406762:	fb08 f309 	mul.w	r3, r8, r9
  406766:	42ab      	cmp	r3, r5
  406768:	d90a      	bls.n	406780 <__udivmoddi4+0x6c>
  40676a:	19ed      	adds	r5, r5, r7
  40676c:	f108 32ff 	add.w	r2, r8, #4294967295
  406770:	f080 8123 	bcs.w	4069ba <__udivmoddi4+0x2a6>
  406774:	42ab      	cmp	r3, r5
  406776:	f240 8120 	bls.w	4069ba <__udivmoddi4+0x2a6>
  40677a:	f1a8 0802 	sub.w	r8, r8, #2
  40677e:	443d      	add	r5, r7
  406780:	1aed      	subs	r5, r5, r3
  406782:	b2a4      	uxth	r4, r4
  406784:	fbb5 f0fa 	udiv	r0, r5, sl
  406788:	fb0a 5510 	mls	r5, sl, r0, r5
  40678c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406790:	fb00 f909 	mul.w	r9, r0, r9
  406794:	45a1      	cmp	r9, r4
  406796:	d909      	bls.n	4067ac <__udivmoddi4+0x98>
  406798:	19e4      	adds	r4, r4, r7
  40679a:	f100 33ff 	add.w	r3, r0, #4294967295
  40679e:	f080 810a 	bcs.w	4069b6 <__udivmoddi4+0x2a2>
  4067a2:	45a1      	cmp	r9, r4
  4067a4:	f240 8107 	bls.w	4069b6 <__udivmoddi4+0x2a2>
  4067a8:	3802      	subs	r0, #2
  4067aa:	443c      	add	r4, r7
  4067ac:	eba4 0409 	sub.w	r4, r4, r9
  4067b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4067b4:	2100      	movs	r1, #0
  4067b6:	2e00      	cmp	r6, #0
  4067b8:	d061      	beq.n	40687e <__udivmoddi4+0x16a>
  4067ba:	fa24 f40e 	lsr.w	r4, r4, lr
  4067be:	2300      	movs	r3, #0
  4067c0:	6034      	str	r4, [r6, #0]
  4067c2:	6073      	str	r3, [r6, #4]
  4067c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4067c8:	428b      	cmp	r3, r1
  4067ca:	d907      	bls.n	4067dc <__udivmoddi4+0xc8>
  4067cc:	2e00      	cmp	r6, #0
  4067ce:	d054      	beq.n	40687a <__udivmoddi4+0x166>
  4067d0:	2100      	movs	r1, #0
  4067d2:	e886 0021 	stmia.w	r6, {r0, r5}
  4067d6:	4608      	mov	r0, r1
  4067d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4067dc:	fab3 f183 	clz	r1, r3
  4067e0:	2900      	cmp	r1, #0
  4067e2:	f040 808e 	bne.w	406902 <__udivmoddi4+0x1ee>
  4067e6:	42ab      	cmp	r3, r5
  4067e8:	d302      	bcc.n	4067f0 <__udivmoddi4+0xdc>
  4067ea:	4282      	cmp	r2, r0
  4067ec:	f200 80fa 	bhi.w	4069e4 <__udivmoddi4+0x2d0>
  4067f0:	1a84      	subs	r4, r0, r2
  4067f2:	eb65 0503 	sbc.w	r5, r5, r3
  4067f6:	2001      	movs	r0, #1
  4067f8:	46ac      	mov	ip, r5
  4067fa:	2e00      	cmp	r6, #0
  4067fc:	d03f      	beq.n	40687e <__udivmoddi4+0x16a>
  4067fe:	e886 1010 	stmia.w	r6, {r4, ip}
  406802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406806:	b912      	cbnz	r2, 40680e <__udivmoddi4+0xfa>
  406808:	2701      	movs	r7, #1
  40680a:	fbb7 f7f2 	udiv	r7, r7, r2
  40680e:	fab7 fe87 	clz	lr, r7
  406812:	f1be 0f00 	cmp.w	lr, #0
  406816:	d134      	bne.n	406882 <__udivmoddi4+0x16e>
  406818:	1beb      	subs	r3, r5, r7
  40681a:	0c3a      	lsrs	r2, r7, #16
  40681c:	fa1f fc87 	uxth.w	ip, r7
  406820:	2101      	movs	r1, #1
  406822:	fbb3 f8f2 	udiv	r8, r3, r2
  406826:	0c25      	lsrs	r5, r4, #16
  406828:	fb02 3318 	mls	r3, r2, r8, r3
  40682c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406830:	fb0c f308 	mul.w	r3, ip, r8
  406834:	42ab      	cmp	r3, r5
  406836:	d907      	bls.n	406848 <__udivmoddi4+0x134>
  406838:	19ed      	adds	r5, r5, r7
  40683a:	f108 30ff 	add.w	r0, r8, #4294967295
  40683e:	d202      	bcs.n	406846 <__udivmoddi4+0x132>
  406840:	42ab      	cmp	r3, r5
  406842:	f200 80d1 	bhi.w	4069e8 <__udivmoddi4+0x2d4>
  406846:	4680      	mov	r8, r0
  406848:	1aed      	subs	r5, r5, r3
  40684a:	b2a3      	uxth	r3, r4
  40684c:	fbb5 f0f2 	udiv	r0, r5, r2
  406850:	fb02 5510 	mls	r5, r2, r0, r5
  406854:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406858:	fb0c fc00 	mul.w	ip, ip, r0
  40685c:	45a4      	cmp	ip, r4
  40685e:	d907      	bls.n	406870 <__udivmoddi4+0x15c>
  406860:	19e4      	adds	r4, r4, r7
  406862:	f100 33ff 	add.w	r3, r0, #4294967295
  406866:	d202      	bcs.n	40686e <__udivmoddi4+0x15a>
  406868:	45a4      	cmp	ip, r4
  40686a:	f200 80b8 	bhi.w	4069de <__udivmoddi4+0x2ca>
  40686e:	4618      	mov	r0, r3
  406870:	eba4 040c 	sub.w	r4, r4, ip
  406874:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406878:	e79d      	b.n	4067b6 <__udivmoddi4+0xa2>
  40687a:	4631      	mov	r1, r6
  40687c:	4630      	mov	r0, r6
  40687e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406882:	f1ce 0420 	rsb	r4, lr, #32
  406886:	fa05 f30e 	lsl.w	r3, r5, lr
  40688a:	fa07 f70e 	lsl.w	r7, r7, lr
  40688e:	fa20 f804 	lsr.w	r8, r0, r4
  406892:	0c3a      	lsrs	r2, r7, #16
  406894:	fa25 f404 	lsr.w	r4, r5, r4
  406898:	ea48 0803 	orr.w	r8, r8, r3
  40689c:	fbb4 f1f2 	udiv	r1, r4, r2
  4068a0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4068a4:	fb02 4411 	mls	r4, r2, r1, r4
  4068a8:	fa1f fc87 	uxth.w	ip, r7
  4068ac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4068b0:	fb01 f30c 	mul.w	r3, r1, ip
  4068b4:	42ab      	cmp	r3, r5
  4068b6:	fa00 f40e 	lsl.w	r4, r0, lr
  4068ba:	d909      	bls.n	4068d0 <__udivmoddi4+0x1bc>
  4068bc:	19ed      	adds	r5, r5, r7
  4068be:	f101 30ff 	add.w	r0, r1, #4294967295
  4068c2:	f080 808a 	bcs.w	4069da <__udivmoddi4+0x2c6>
  4068c6:	42ab      	cmp	r3, r5
  4068c8:	f240 8087 	bls.w	4069da <__udivmoddi4+0x2c6>
  4068cc:	3902      	subs	r1, #2
  4068ce:	443d      	add	r5, r7
  4068d0:	1aeb      	subs	r3, r5, r3
  4068d2:	fa1f f588 	uxth.w	r5, r8
  4068d6:	fbb3 f0f2 	udiv	r0, r3, r2
  4068da:	fb02 3310 	mls	r3, r2, r0, r3
  4068de:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4068e2:	fb00 f30c 	mul.w	r3, r0, ip
  4068e6:	42ab      	cmp	r3, r5
  4068e8:	d907      	bls.n	4068fa <__udivmoddi4+0x1e6>
  4068ea:	19ed      	adds	r5, r5, r7
  4068ec:	f100 38ff 	add.w	r8, r0, #4294967295
  4068f0:	d26f      	bcs.n	4069d2 <__udivmoddi4+0x2be>
  4068f2:	42ab      	cmp	r3, r5
  4068f4:	d96d      	bls.n	4069d2 <__udivmoddi4+0x2be>
  4068f6:	3802      	subs	r0, #2
  4068f8:	443d      	add	r5, r7
  4068fa:	1aeb      	subs	r3, r5, r3
  4068fc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406900:	e78f      	b.n	406822 <__udivmoddi4+0x10e>
  406902:	f1c1 0720 	rsb	r7, r1, #32
  406906:	fa22 f807 	lsr.w	r8, r2, r7
  40690a:	408b      	lsls	r3, r1
  40690c:	fa05 f401 	lsl.w	r4, r5, r1
  406910:	ea48 0303 	orr.w	r3, r8, r3
  406914:	fa20 fe07 	lsr.w	lr, r0, r7
  406918:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40691c:	40fd      	lsrs	r5, r7
  40691e:	ea4e 0e04 	orr.w	lr, lr, r4
  406922:	fbb5 f9fc 	udiv	r9, r5, ip
  406926:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40692a:	fb0c 5519 	mls	r5, ip, r9, r5
  40692e:	fa1f f883 	uxth.w	r8, r3
  406932:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406936:	fb09 f408 	mul.w	r4, r9, r8
  40693a:	42ac      	cmp	r4, r5
  40693c:	fa02 f201 	lsl.w	r2, r2, r1
  406940:	fa00 fa01 	lsl.w	sl, r0, r1
  406944:	d908      	bls.n	406958 <__udivmoddi4+0x244>
  406946:	18ed      	adds	r5, r5, r3
  406948:	f109 30ff 	add.w	r0, r9, #4294967295
  40694c:	d243      	bcs.n	4069d6 <__udivmoddi4+0x2c2>
  40694e:	42ac      	cmp	r4, r5
  406950:	d941      	bls.n	4069d6 <__udivmoddi4+0x2c2>
  406952:	f1a9 0902 	sub.w	r9, r9, #2
  406956:	441d      	add	r5, r3
  406958:	1b2d      	subs	r5, r5, r4
  40695a:	fa1f fe8e 	uxth.w	lr, lr
  40695e:	fbb5 f0fc 	udiv	r0, r5, ip
  406962:	fb0c 5510 	mls	r5, ip, r0, r5
  406966:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40696a:	fb00 f808 	mul.w	r8, r0, r8
  40696e:	45a0      	cmp	r8, r4
  406970:	d907      	bls.n	406982 <__udivmoddi4+0x26e>
  406972:	18e4      	adds	r4, r4, r3
  406974:	f100 35ff 	add.w	r5, r0, #4294967295
  406978:	d229      	bcs.n	4069ce <__udivmoddi4+0x2ba>
  40697a:	45a0      	cmp	r8, r4
  40697c:	d927      	bls.n	4069ce <__udivmoddi4+0x2ba>
  40697e:	3802      	subs	r0, #2
  406980:	441c      	add	r4, r3
  406982:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406986:	eba4 0408 	sub.w	r4, r4, r8
  40698a:	fba0 8902 	umull	r8, r9, r0, r2
  40698e:	454c      	cmp	r4, r9
  406990:	46c6      	mov	lr, r8
  406992:	464d      	mov	r5, r9
  406994:	d315      	bcc.n	4069c2 <__udivmoddi4+0x2ae>
  406996:	d012      	beq.n	4069be <__udivmoddi4+0x2aa>
  406998:	b156      	cbz	r6, 4069b0 <__udivmoddi4+0x29c>
  40699a:	ebba 030e 	subs.w	r3, sl, lr
  40699e:	eb64 0405 	sbc.w	r4, r4, r5
  4069a2:	fa04 f707 	lsl.w	r7, r4, r7
  4069a6:	40cb      	lsrs	r3, r1
  4069a8:	431f      	orrs	r7, r3
  4069aa:	40cc      	lsrs	r4, r1
  4069ac:	6037      	str	r7, [r6, #0]
  4069ae:	6074      	str	r4, [r6, #4]
  4069b0:	2100      	movs	r1, #0
  4069b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069b6:	4618      	mov	r0, r3
  4069b8:	e6f8      	b.n	4067ac <__udivmoddi4+0x98>
  4069ba:	4690      	mov	r8, r2
  4069bc:	e6e0      	b.n	406780 <__udivmoddi4+0x6c>
  4069be:	45c2      	cmp	sl, r8
  4069c0:	d2ea      	bcs.n	406998 <__udivmoddi4+0x284>
  4069c2:	ebb8 0e02 	subs.w	lr, r8, r2
  4069c6:	eb69 0503 	sbc.w	r5, r9, r3
  4069ca:	3801      	subs	r0, #1
  4069cc:	e7e4      	b.n	406998 <__udivmoddi4+0x284>
  4069ce:	4628      	mov	r0, r5
  4069d0:	e7d7      	b.n	406982 <__udivmoddi4+0x26e>
  4069d2:	4640      	mov	r0, r8
  4069d4:	e791      	b.n	4068fa <__udivmoddi4+0x1e6>
  4069d6:	4681      	mov	r9, r0
  4069d8:	e7be      	b.n	406958 <__udivmoddi4+0x244>
  4069da:	4601      	mov	r1, r0
  4069dc:	e778      	b.n	4068d0 <__udivmoddi4+0x1bc>
  4069de:	3802      	subs	r0, #2
  4069e0:	443c      	add	r4, r7
  4069e2:	e745      	b.n	406870 <__udivmoddi4+0x15c>
  4069e4:	4608      	mov	r0, r1
  4069e6:	e708      	b.n	4067fa <__udivmoddi4+0xe6>
  4069e8:	f1a8 0802 	sub.w	r8, r8, #2
  4069ec:	443d      	add	r5, r7
  4069ee:	e72b      	b.n	406848 <__udivmoddi4+0x134>

004069f0 <__aeabi_idiv0>:
  4069f0:	4770      	bx	lr
  4069f2:	bf00      	nop

004069f4 <OV2640_JPEG>:
  4069f4:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  406a04:	ffff 0000                                   ....

00406a08 <OV2640_JPEG_1024x768>:
  406a08:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406a18:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406a28:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406a38:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  406a48:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

00406a58 <OV2640_JPEG_1280x1024>:
  406a58:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406a68:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406a78:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406a88:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  406a98:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  406aa8:	ffff 0000                                   ....

00406aac <OV2640_JPEG_1600x1200>:
  406aac:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406abc:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406acc:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406adc:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  406aec:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  406afc:	ffff 0000                                   ....

00406b00 <OV2640_JPEG_320x240>:
  406b00:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  406b10:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  406b20:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  406b30:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  406b40:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

00406b50 <OV2640_JPEG_640x480>:
  406b50:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406b60:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406b70:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406b80:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  406b90:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  406ba0:	ffff 0000                                   ....

00406ba4 <OV2640_JPEG_800x600>:
  406ba4:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406bb4:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406bc4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406bd4:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  406be4:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  406bf4:	ffff 0000                                   ....

00406bf8 <OV2640_JPEG_INIT>:
  406bf8:	00ff ff2c df2e 01ff 323c 0111 0209 2804     ..,.....<2.....(
  406c08:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  406c18:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  406c28:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  406c38:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  406c48:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  406c58:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  406c68:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  406c78:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  406c88:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  406c98:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  406ca8:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  406cb8:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  406cc8:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  406cd8:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  406ce8:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  406cf8:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  406d08:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  406d18:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  406d28:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  406d38:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  406d48:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  406d58:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  406d68:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00406d78 <OV2640_QQVGA_RGB888>:
  406d78:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  406d88:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  406d98:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  406da8:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  406db8:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  406dc8:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  406dd8:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  406de8:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  406df8:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  406e08:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  406e18:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  406e28:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  406e38:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  406e48:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  406e58:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  406e68:	0228 ffff                                   (...

00406e6c <OV2640_QQVGA_YUV422>:
  406e6c:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  406e7c:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  406e8c:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  406e9c:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  406eac:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  406ebc:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  406ecc:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  406edc:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  406eec:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  406efc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  406f0c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  406f1c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  406f2c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  406f3c:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  406f4c:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  406f5c:	00d9 ffff                                   ....

00406f60 <OV2640_QVGA_RGB888>:
  406f60:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  406f70:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  406f80:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  406f90:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  406fa0:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  406fb0:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  406fc0:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  406fd0:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  406fe0:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  406ff0:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  407000:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  407010:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  407020:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  407030:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  407040:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  407050:	0228 ffff                                   (...

00407054 <OV2640_QVGA_YUV422_10FPS>:
  407054:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  407064:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  407074:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  407084:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407094:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4070a4:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4070b4:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4070c4:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4070d4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4070e4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4070f4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  407104:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  407114:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  407124:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  407134:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00407144 <OV2640_QVGA_YUV422_15FPS>:
  407144:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  407154:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  407164:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  407174:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407184:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407194:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4071a4:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4071b4:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4071c4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4071d4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4071e4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4071f4:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  407204:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  407214:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  407224:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00407234 <OV2640_QVGA_YUV422_20FPS>:
  407234:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  407244:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  407254:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  407264:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407274:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407284:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407294:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4072a4:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4072b4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4072c4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4072d4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4072e4:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4072f4:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  407304:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  407314:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00407324 <OV2640_QVGA_YUV422_30FPS>:
  407324:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  407334:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  407344:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  407354:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407364:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407374:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407384:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  407394:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4073a4:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4073b4:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4073c4:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4073d4:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4073e4:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4073f4:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  407404:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00407414 <OV2640_TEST_PATTERN>:
  407414:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  407424:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  407434:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  407444:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407454:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407464:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407474:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  407484:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  407494:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  4074a4:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  4074b4:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  4074c4:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  4074d4:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  4074e4:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  4074f4:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  407504:	0228 ffff                                   (...

00407508 <OV2640_VGA_YUV422_20FPS>:
  407508:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  407518:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  407528:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  407538:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407548:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407558:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407568:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  407578:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  407588:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  407598:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4075a8:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4075b8:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4075c8:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4075d8:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  4075e8:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

004075f8 <OV2640_YUV422>:
  4075f8:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  407608:	0000 ffff c200 0001 00c0 0000 0800 0000     ................
	...
  407624:	5553 4343 5345 0053 6d69 6761 5f65 6574     SUCCESS.image_te
  407634:	7473 2520 0064 0000 7325 0a0d 0000 0000     st %d...%s......
  407644:	6573 2074 6f63 6d6d 675f 6970 206f 6425     set comm_gpio %d
  407654:	0000 0000 6573 2074 656e 5f74 7067 6f69     ....set net_gpio
  407664:	2520 0064 6573 2074 6c63 6569 746e 5f73      %d.set clients_
  407674:	7067 6f69 2520 0064 6573 2074 6c77 6e61     gpio %d.set wlan
  407684:	675f 6970 206f 6425 0000 0000 6573 2074     _gpio %d....set 
  407694:	6577 7362 636f 656b 5f74 7067 6f69 2520     websocket_gpio %
  4076a4:	0064 0000 6573 2074 7061 675f 6970 206f     d...set ap_gpio 
  4076b4:	6425 0000 6573 2074 7073 5f69 6162 6475     %d..set spi_baud
  4076c4:	2520 0064 7270 766f 7369 6f69 006e 0000      %d.provision...
  4076d4:	6567 2074 616d 0063 6574 7473 0000 0000     get mac.test....

004076e4 <_global_impure_ptr>:
  4076e4:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  4076f4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  407704:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  407714:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  407724:	296c 0000 0030 0000                         l)..0...

0040772c <blanks.7223>:
  40772c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040773c <zeroes.7224>:
  40773c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40774c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40775c:	0000 0000                                   ....

00407760 <__mprec_bigtens>:
  407760:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407770:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407780:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407788 <__mprec_tens>:
  407788:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407798:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4077a8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4077b8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4077c8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4077d8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4077e8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4077f8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407808:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407818:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407828:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407838:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407848:	9db4 79d9 7843 44ea                         ...yCx.D

00407850 <p05.6055>:
  407850:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  407860:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040786c <_ctype_>:
  40786c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40787c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40788c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40789c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4078ac:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4078bc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4078cc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4078dc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4078ec:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407970 <_init>:
  407970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407972:	bf00      	nop
  407974:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407976:	bc08      	pop	{r3}
  407978:	469e      	mov	lr, r3
  40797a:	4770      	bx	lr

0040797c <__init_array_start>:
  40797c:	00403529 	.word	0x00403529

00407980 <__frame_dummy_init_array_entry>:
  407980:	004000f1                                ..@.

00407984 <_fini>:
  407984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407986:	bf00      	nop
  407988:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40798a:	bc08      	pop	{r3}
  40798c:	469e      	mov	lr, r3
  40798e:	4770      	bx	lr

00407990 <__fini_array_start>:
  407990:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	95bc 2001                                   ... 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....

20000854 <__global_locale>:
20000854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000934:	5da9 0040 5969 0040 0000 0000 786c 0040     .]@.iY@.....lx@.
20000944:	7868 0040 7640 0040 7640 0040 7640 0040     hx@.@v@.@v@.@v@.
20000954:	7640 0040 7640 0040 7640 0040 7640 0040     @v@.@v@.@v@.@v@.
20000964:	7640 0040 7640 0040 ffff ffff ffff ffff     @v@.@v@.........
20000974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
