
REPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000940c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040940c  0040940c  0001940c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  00409414  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f0  204009bc  00409dd0  000209bc  2**2
                  ALLOC
  4 .stack        00002004  20400aac  00409ec0  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402ab0  0040bec4  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   00016b7f  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002bfe  00000000  00000000  000375c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000744e  00000000  00000000  0003a1c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000cb0  00000000  00000000  0004160e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c08  00000000  00000000  000422be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020d0f  00000000  00000000  00042ec6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000df06  00000000  00000000  00063bd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008e3b8  00000000  00000000  00071adb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004814  00000000  00000000  000ffe94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b0 2a 40 20 11 21 40 00 c1 21 40 00 c1 21 40 00     .*@ .!@..!@..!@.
  400010:	c1 21 40 00 c1 21 40 00 c1 21 40 00 00 00 00 00     .!@..!@..!@.....
	...
  40002c:	c1 21 40 00 c1 21 40 00 00 00 00 00 c1 21 40 00     .!@..!@......!@.
  40003c:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  40004c:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  40005c:	c1 21 40 00 c1 21 40 00 00 00 00 00 ad 15 40 00     .!@..!@.......@.
  40006c:	c5 15 40 00 dd 15 40 00 c1 21 40 00 c1 21 40 00     ..@...@..!@..!@.
  40007c:	c1 21 40 00 f5 15 40 00 0d 16 40 00 c1 21 40 00     .!@...@...@..!@.
  40008c:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  40009c:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  4000ac:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  4000bc:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  4000cc:	c1 21 40 00 00 00 00 00 c1 21 40 00 00 00 00 00     .!@......!@.....
  4000dc:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  4000ec:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  4000fc:	c1 21 40 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .!@..!@..!@..!@.
  40010c:	c1 21 40 00 c1 21 40 00 00 00 00 00 00 00 00 00     .!@..!@.........
  40011c:	00 00 00 00 c1 21 40 00 c1 21 40 00 c1 21 40 00     .....!@..!@..!@.
  40012c:	c1 21 40 00 c1 21 40 00 00 00 00 00 c1 21 40 00     .!@..!@......!@.
  40013c:	c1 21 40 00                                         .!@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	00409414 	.word	0x00409414

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409414 	.word	0x00409414
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	00409414 	.word	0x00409414
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d825      	bhi.n	400206 <osc_get_rate+0x5a>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_get_rate+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e7 	.word	0x004001e7
  4001c8:	004001ed 	.word	0x004001ed
  4001cc:	004001f3 	.word	0x004001f3
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001fb 	.word	0x004001fb
  4001d8:	004001ff 	.word	0x004001ff
  4001dc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4001e0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4001e4:	e010      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4001e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001ea:	e00d      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4001ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001f0:	e00a      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4001f2:	4b08      	ldr	r3, [pc, #32]	; (400214 <osc_get_rate+0x68>)
  4001f4:	e008      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_get_rate+0x6c>)
  4001f8:	e006      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4001fa:	4b08      	ldr	r3, [pc, #32]	; (40021c <osc_get_rate+0x70>)
  4001fc:	e004      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4001fe:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_get_rate+0x70>)
  400200:	e002      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400202:	4b06      	ldr	r3, [pc, #24]	; (40021c <osc_get_rate+0x70>)
  400204:	e000      	b.n	400208 <osc_get_rate+0x5c>
	}

	return 0;
  400206:	2300      	movs	r3, #0
}
  400208:	4618      	mov	r0, r3
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr
  400214:	003d0900 	.word	0x003d0900
  400218:	007a1200 	.word	0x007a1200
  40021c:	00b71b00 	.word	0x00b71b00

00400220 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400220:	b580      	push	{r7, lr}
  400222:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400224:	2006      	movs	r0, #6
  400226:	4b05      	ldr	r3, [pc, #20]	; (40023c <sysclk_get_main_hz+0x1c>)
  400228:	4798      	blx	r3
  40022a:	4602      	mov	r2, r0
  40022c:	4613      	mov	r3, r2
  40022e:	009b      	lsls	r3, r3, #2
  400230:	4413      	add	r3, r2
  400232:	009a      	lsls	r2, r3, #2
  400234:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400236:	4618      	mov	r0, r3
  400238:	bd80      	pop	{r7, pc}
  40023a:	bf00      	nop
  40023c:	004001ad 	.word	0x004001ad

00400240 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400240:	b580      	push	{r7, lr}
  400242:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400244:	4b02      	ldr	r3, [pc, #8]	; (400250 <sysclk_get_peripheral_hz+0x10>)
  400246:	4798      	blx	r3
  400248:	4603      	mov	r3, r0
  40024a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40024c:	4618      	mov	r0, r3
  40024e:	bd80      	pop	{r7, pc}
  400250:	00400221 	.word	0x00400221

00400254 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400254:	b580      	push	{r7, lr}
  400256:	b082      	sub	sp, #8
  400258:	af00      	add	r7, sp, #0
  40025a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40025c:	6878      	ldr	r0, [r7, #4]
  40025e:	4b03      	ldr	r3, [pc, #12]	; (40026c <sysclk_enable_peripheral_clock+0x18>)
  400260:	4798      	blx	r3
}
  400262:	bf00      	nop
  400264:	3708      	adds	r7, #8
  400266:	46bd      	mov	sp, r7
  400268:	bd80      	pop	{r7, pc}
  40026a:	bf00      	nop
  40026c:	004018e9 	.word	0x004018e9

00400270 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400270:	b580      	push	{r7, lr}
  400272:	b082      	sub	sp, #8
  400274:	af00      	add	r7, sp, #0
  400276:	6078      	str	r0, [r7, #4]
  400278:	460b      	mov	r3, r1
  40027a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	4a36      	ldr	r2, [pc, #216]	; (400358 <usart_serial_putchar+0xe8>)
  400280:	4293      	cmp	r3, r2
  400282:	d10a      	bne.n	40029a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400284:	bf00      	nop
  400286:	78fb      	ldrb	r3, [r7, #3]
  400288:	4619      	mov	r1, r3
  40028a:	6878      	ldr	r0, [r7, #4]
  40028c:	4b33      	ldr	r3, [pc, #204]	; (40035c <usart_serial_putchar+0xec>)
  40028e:	4798      	blx	r3
  400290:	4603      	mov	r3, r0
  400292:	2b00      	cmp	r3, #0
  400294:	d1f7      	bne.n	400286 <usart_serial_putchar+0x16>
		return 1;
  400296:	2301      	movs	r3, #1
  400298:	e05a      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40029a:	687b      	ldr	r3, [r7, #4]
  40029c:	4a30      	ldr	r2, [pc, #192]	; (400360 <usart_serial_putchar+0xf0>)
  40029e:	4293      	cmp	r3, r2
  4002a0:	d10a      	bne.n	4002b8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002a2:	bf00      	nop
  4002a4:	78fb      	ldrb	r3, [r7, #3]
  4002a6:	4619      	mov	r1, r3
  4002a8:	6878      	ldr	r0, [r7, #4]
  4002aa:	4b2c      	ldr	r3, [pc, #176]	; (40035c <usart_serial_putchar+0xec>)
  4002ac:	4798      	blx	r3
  4002ae:	4603      	mov	r3, r0
  4002b0:	2b00      	cmp	r3, #0
  4002b2:	d1f7      	bne.n	4002a4 <usart_serial_putchar+0x34>
		return 1;
  4002b4:	2301      	movs	r3, #1
  4002b6:	e04b      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002b8:	687b      	ldr	r3, [r7, #4]
  4002ba:	4a2a      	ldr	r2, [pc, #168]	; (400364 <usart_serial_putchar+0xf4>)
  4002bc:	4293      	cmp	r3, r2
  4002be:	d10a      	bne.n	4002d6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002c0:	bf00      	nop
  4002c2:	78fb      	ldrb	r3, [r7, #3]
  4002c4:	4619      	mov	r1, r3
  4002c6:	6878      	ldr	r0, [r7, #4]
  4002c8:	4b24      	ldr	r3, [pc, #144]	; (40035c <usart_serial_putchar+0xec>)
  4002ca:	4798      	blx	r3
  4002cc:	4603      	mov	r3, r0
  4002ce:	2b00      	cmp	r3, #0
  4002d0:	d1f7      	bne.n	4002c2 <usart_serial_putchar+0x52>
		return 1;
  4002d2:	2301      	movs	r3, #1
  4002d4:	e03c      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	4a23      	ldr	r2, [pc, #140]	; (400368 <usart_serial_putchar+0xf8>)
  4002da:	4293      	cmp	r3, r2
  4002dc:	d10a      	bne.n	4002f4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002de:	bf00      	nop
  4002e0:	78fb      	ldrb	r3, [r7, #3]
  4002e2:	4619      	mov	r1, r3
  4002e4:	6878      	ldr	r0, [r7, #4]
  4002e6:	4b1d      	ldr	r3, [pc, #116]	; (40035c <usart_serial_putchar+0xec>)
  4002e8:	4798      	blx	r3
  4002ea:	4603      	mov	r3, r0
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d1f7      	bne.n	4002e0 <usart_serial_putchar+0x70>
		return 1;
  4002f0:	2301      	movs	r3, #1
  4002f2:	e02d      	b.n	400350 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f4:	687b      	ldr	r3, [r7, #4]
  4002f6:	4a1d      	ldr	r2, [pc, #116]	; (40036c <usart_serial_putchar+0xfc>)
  4002f8:	4293      	cmp	r3, r2
  4002fa:	d10a      	bne.n	400312 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4002fc:	bf00      	nop
  4002fe:	78fb      	ldrb	r3, [r7, #3]
  400300:	4619      	mov	r1, r3
  400302:	6878      	ldr	r0, [r7, #4]
  400304:	4b1a      	ldr	r3, [pc, #104]	; (400370 <usart_serial_putchar+0x100>)
  400306:	4798      	blx	r3
  400308:	4603      	mov	r3, r0
  40030a:	2b00      	cmp	r3, #0
  40030c:	d1f7      	bne.n	4002fe <usart_serial_putchar+0x8e>
		return 1;
  40030e:	2301      	movs	r3, #1
  400310:	e01e      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400312:	687b      	ldr	r3, [r7, #4]
  400314:	4a17      	ldr	r2, [pc, #92]	; (400374 <usart_serial_putchar+0x104>)
  400316:	4293      	cmp	r3, r2
  400318:	d10a      	bne.n	400330 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40031a:	bf00      	nop
  40031c:	78fb      	ldrb	r3, [r7, #3]
  40031e:	4619      	mov	r1, r3
  400320:	6878      	ldr	r0, [r7, #4]
  400322:	4b13      	ldr	r3, [pc, #76]	; (400370 <usart_serial_putchar+0x100>)
  400324:	4798      	blx	r3
  400326:	4603      	mov	r3, r0
  400328:	2b00      	cmp	r3, #0
  40032a:	d1f7      	bne.n	40031c <usart_serial_putchar+0xac>
		return 1;
  40032c:	2301      	movs	r3, #1
  40032e:	e00f      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400330:	687b      	ldr	r3, [r7, #4]
  400332:	4a11      	ldr	r2, [pc, #68]	; (400378 <usart_serial_putchar+0x108>)
  400334:	4293      	cmp	r3, r2
  400336:	d10a      	bne.n	40034e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400338:	bf00      	nop
  40033a:	78fb      	ldrb	r3, [r7, #3]
  40033c:	4619      	mov	r1, r3
  40033e:	6878      	ldr	r0, [r7, #4]
  400340:	4b0b      	ldr	r3, [pc, #44]	; (400370 <usart_serial_putchar+0x100>)
  400342:	4798      	blx	r3
  400344:	4603      	mov	r3, r0
  400346:	2b00      	cmp	r3, #0
  400348:	d1f7      	bne.n	40033a <usart_serial_putchar+0xca>
		return 1;
  40034a:	2301      	movs	r3, #1
  40034c:	e000      	b.n	400350 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40034e:	2300      	movs	r3, #0
}
  400350:	4618      	mov	r0, r3
  400352:	3708      	adds	r7, #8
  400354:	46bd      	mov	sp, r7
  400356:	bd80      	pop	{r7, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	00401d9d 	.word	0x00401d9d
  400360:	400e0a00 	.word	0x400e0a00
  400364:	400e1a00 	.word	0x400e1a00
  400368:	400e1c00 	.word	0x400e1c00
  40036c:	40024000 	.word	0x40024000
  400370:	00402001 	.word	0x00402001
  400374:	40028000 	.word	0x40028000
  400378:	4002c000 	.word	0x4002c000

0040037c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b084      	sub	sp, #16
  400380:	af00      	add	r7, sp, #0
  400382:	6078      	str	r0, [r7, #4]
  400384:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400386:	2300      	movs	r3, #0
  400388:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40038a:	687b      	ldr	r3, [r7, #4]
  40038c:	4a34      	ldr	r2, [pc, #208]	; (400460 <usart_serial_getchar+0xe4>)
  40038e:	4293      	cmp	r3, r2
  400390:	d107      	bne.n	4003a2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400392:	bf00      	nop
  400394:	6839      	ldr	r1, [r7, #0]
  400396:	6878      	ldr	r0, [r7, #4]
  400398:	4b32      	ldr	r3, [pc, #200]	; (400464 <usart_serial_getchar+0xe8>)
  40039a:	4798      	blx	r3
  40039c:	4603      	mov	r3, r0
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d1f8      	bne.n	400394 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4003a2:	687b      	ldr	r3, [r7, #4]
  4003a4:	4a30      	ldr	r2, [pc, #192]	; (400468 <usart_serial_getchar+0xec>)
  4003a6:	4293      	cmp	r3, r2
  4003a8:	d107      	bne.n	4003ba <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4003aa:	bf00      	nop
  4003ac:	6839      	ldr	r1, [r7, #0]
  4003ae:	6878      	ldr	r0, [r7, #4]
  4003b0:	4b2c      	ldr	r3, [pc, #176]	; (400464 <usart_serial_getchar+0xe8>)
  4003b2:	4798      	blx	r3
  4003b4:	4603      	mov	r3, r0
  4003b6:	2b00      	cmp	r3, #0
  4003b8:	d1f8      	bne.n	4003ac <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4003ba:	687b      	ldr	r3, [r7, #4]
  4003bc:	4a2b      	ldr	r2, [pc, #172]	; (40046c <usart_serial_getchar+0xf0>)
  4003be:	4293      	cmp	r3, r2
  4003c0:	d107      	bne.n	4003d2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4003c2:	bf00      	nop
  4003c4:	6839      	ldr	r1, [r7, #0]
  4003c6:	6878      	ldr	r0, [r7, #4]
  4003c8:	4b26      	ldr	r3, [pc, #152]	; (400464 <usart_serial_getchar+0xe8>)
  4003ca:	4798      	blx	r3
  4003cc:	4603      	mov	r3, r0
  4003ce:	2b00      	cmp	r3, #0
  4003d0:	d1f8      	bne.n	4003c4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4003d2:	687b      	ldr	r3, [r7, #4]
  4003d4:	4a26      	ldr	r2, [pc, #152]	; (400470 <usart_serial_getchar+0xf4>)
  4003d6:	4293      	cmp	r3, r2
  4003d8:	d107      	bne.n	4003ea <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4003da:	bf00      	nop
  4003dc:	6839      	ldr	r1, [r7, #0]
  4003de:	6878      	ldr	r0, [r7, #4]
  4003e0:	4b20      	ldr	r3, [pc, #128]	; (400464 <usart_serial_getchar+0xe8>)
  4003e2:	4798      	blx	r3
  4003e4:	4603      	mov	r3, r0
  4003e6:	2b00      	cmp	r3, #0
  4003e8:	d1f8      	bne.n	4003dc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003ea:	687b      	ldr	r3, [r7, #4]
  4003ec:	4a21      	ldr	r2, [pc, #132]	; (400474 <usart_serial_getchar+0xf8>)
  4003ee:	4293      	cmp	r3, r2
  4003f0:	d10d      	bne.n	40040e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4003f2:	bf00      	nop
  4003f4:	f107 030c 	add.w	r3, r7, #12
  4003f8:	4619      	mov	r1, r3
  4003fa:	6878      	ldr	r0, [r7, #4]
  4003fc:	4b1e      	ldr	r3, [pc, #120]	; (400478 <usart_serial_getchar+0xfc>)
  4003fe:	4798      	blx	r3
  400400:	4603      	mov	r3, r0
  400402:	2b00      	cmp	r3, #0
  400404:	d1f6      	bne.n	4003f4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  400406:	68fb      	ldr	r3, [r7, #12]
  400408:	b2da      	uxtb	r2, r3
  40040a:	683b      	ldr	r3, [r7, #0]
  40040c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40040e:	687b      	ldr	r3, [r7, #4]
  400410:	4a1a      	ldr	r2, [pc, #104]	; (40047c <usart_serial_getchar+0x100>)
  400412:	4293      	cmp	r3, r2
  400414:	d10d      	bne.n	400432 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  400416:	bf00      	nop
  400418:	f107 030c 	add.w	r3, r7, #12
  40041c:	4619      	mov	r1, r3
  40041e:	6878      	ldr	r0, [r7, #4]
  400420:	4b15      	ldr	r3, [pc, #84]	; (400478 <usart_serial_getchar+0xfc>)
  400422:	4798      	blx	r3
  400424:	4603      	mov	r3, r0
  400426:	2b00      	cmp	r3, #0
  400428:	d1f6      	bne.n	400418 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40042a:	68fb      	ldr	r3, [r7, #12]
  40042c:	b2da      	uxtb	r2, r3
  40042e:	683b      	ldr	r3, [r7, #0]
  400430:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400432:	687b      	ldr	r3, [r7, #4]
  400434:	4a12      	ldr	r2, [pc, #72]	; (400480 <usart_serial_getchar+0x104>)
  400436:	4293      	cmp	r3, r2
  400438:	d10d      	bne.n	400456 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40043a:	bf00      	nop
  40043c:	f107 030c 	add.w	r3, r7, #12
  400440:	4619      	mov	r1, r3
  400442:	6878      	ldr	r0, [r7, #4]
  400444:	4b0c      	ldr	r3, [pc, #48]	; (400478 <usart_serial_getchar+0xfc>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	d1f6      	bne.n	40043c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40044e:	68fb      	ldr	r3, [r7, #12]
  400450:	b2da      	uxtb	r2, r3
  400452:	683b      	ldr	r3, [r7, #0]
  400454:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400456:	bf00      	nop
  400458:	3710      	adds	r7, #16
  40045a:	46bd      	mov	sp, r7
  40045c:	bd80      	pop	{r7, pc}
  40045e:	bf00      	nop
  400460:	400e0800 	.word	0x400e0800
  400464:	00401dcd 	.word	0x00401dcd
  400468:	400e0a00 	.word	0x400e0a00
  40046c:	400e1a00 	.word	0x400e1a00
  400470:	400e1c00 	.word	0x400e1c00
  400474:	40024000 	.word	0x40024000
  400478:	00402033 	.word	0x00402033
  40047c:	40028000 	.word	0x40028000
  400480:	4002c000 	.word	0x4002c000

00400484 <USART0_init>:
#include "asf.h"

/**
 * \brief Configure UART console.
 */
 void USART0_init(void){
  400484:	b580      	push	{r7, lr}
  400486:	b086      	sub	sp, #24
  400488:	af00      	add	r7, sp, #0
  
	/* Configura USART0 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  40048a:	200b      	movs	r0, #11
  40048c:	4b19      	ldr	r3, [pc, #100]	; (4004f4 <USART0_init+0x70>)
  40048e:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  400490:	2201      	movs	r2, #1
  400492:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400496:	4818      	ldr	r0, [pc, #96]	; (4004f8 <USART0_init+0x74>)
  400498:	4b18      	ldr	r3, [pc, #96]	; (4004fc <USART0_init+0x78>)
  40049a:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  40049c:	2202      	movs	r2, #2
  40049e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4004a2:	4815      	ldr	r0, [pc, #84]	; (4004f8 <USART0_init+0x74>)
  4004a4:	4b15      	ldr	r3, [pc, #84]	; (4004fc <USART0_init+0x78>)
  4004a6:	4798      	blx	r3
  
	/* Configura opcoes USART */
	const sam_usart_opt_t usart_settings = {
  4004a8:	463b      	mov	r3, r7
  4004aa:	2200      	movs	r2, #0
  4004ac:	601a      	str	r2, [r3, #0]
  4004ae:	605a      	str	r2, [r3, #4]
  4004b0:	609a      	str	r2, [r3, #8]
  4004b2:	60da      	str	r2, [r3, #12]
  4004b4:	611a      	str	r2, [r3, #16]
  4004b6:	615a      	str	r2, [r3, #20]
  4004b8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4004bc:	603b      	str	r3, [r7, #0]
  4004be:	23c0      	movs	r3, #192	; 0xc0
  4004c0:	607b      	str	r3, [r7, #4]
  4004c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004c6:	60bb      	str	r3, [r7, #8]
		.stop_bits    = US_MR_NBSTOP_1_BIT,
		.channel_mode = US_MR_CHMODE_NORMAL
	};

	/* Ativa Clock periferico USART0 */
	sysclk_enable_peripheral_clock(ID_USART0);
  4004c8:	200d      	movs	r0, #13
  4004ca:	4b0a      	ldr	r3, [pc, #40]	; (4004f4 <USART0_init+0x70>)
  4004cc:	4798      	blx	r3
  
	/* Configura USART para operar em modo RS232 */
	usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  4004ce:	4b0c      	ldr	r3, [pc, #48]	; (400500 <USART0_init+0x7c>)
  4004d0:	4798      	blx	r3
  4004d2:	4602      	mov	r2, r0
  4004d4:	463b      	mov	r3, r7
  4004d6:	4619      	mov	r1, r3
  4004d8:	480a      	ldr	r0, [pc, #40]	; (400504 <USART0_init+0x80>)
  4004da:	4b0b      	ldr	r3, [pc, #44]	; (400508 <USART0_init+0x84>)
  4004dc:	4798      	blx	r3
  
	/* Enable the receiver and transmitter. */
		usart_enable_tx(USART0);
  4004de:	4809      	ldr	r0, [pc, #36]	; (400504 <USART0_init+0x80>)
  4004e0:	4b0a      	ldr	r3, [pc, #40]	; (40050c <USART0_init+0x88>)
  4004e2:	4798      	blx	r3
		usart_enable_rx(USART0);
  4004e4:	4807      	ldr	r0, [pc, #28]	; (400504 <USART0_init+0x80>)
  4004e6:	4b0a      	ldr	r3, [pc, #40]	; (400510 <USART0_init+0x8c>)
  4004e8:	4798      	blx	r3
 }
  4004ea:	bf00      	nop
  4004ec:	3718      	adds	r7, #24
  4004ee:	46bd      	mov	sp, r7
  4004f0:	bd80      	pop	{r7, pc}
  4004f2:	bf00      	nop
  4004f4:	00400255 	.word	0x00400255
  4004f8:	400e1000 	.word	0x400e1000
  4004fc:	00401169 	.word	0x00401169
  400500:	00400241 	.word	0x00400241
  400504:	40024000 	.word	0x40024000
  400508:	00401edd 	.word	0x00401edd
  40050c:	00401f61 	.word	0x00401f61
  400510:	00401f95 	.word	0x00401f95

00400514 <usart_putString>:

 /**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  400514:	b580      	push	{r7, lr}
  400516:	b084      	sub	sp, #16
  400518:	af00      	add	r7, sp, #0
  40051a:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  40051c:	2300      	movs	r3, #0
  40051e:	60fb      	str	r3, [r7, #12]

	while(*(pstring + i)){
  400520:	e010      	b.n	400544 <usart_putString+0x30>
		usart_serial_putchar(USART0, *(pstring+i++));
  400522:	68fb      	ldr	r3, [r7, #12]
  400524:	1c5a      	adds	r2, r3, #1
  400526:	60fa      	str	r2, [r7, #12]
  400528:	687a      	ldr	r2, [r7, #4]
  40052a:	4413      	add	r3, r2
  40052c:	781b      	ldrb	r3, [r3, #0]
  40052e:	4619      	mov	r1, r3
  400530:	480a      	ldr	r0, [pc, #40]	; (40055c <usart_putString+0x48>)
  400532:	4b0b      	ldr	r3, [pc, #44]	; (400560 <usart_putString+0x4c>)
  400534:	4798      	blx	r3
		while(!uart_is_tx_empty(USART0)){};
  400536:	bf00      	nop
  400538:	4808      	ldr	r0, [pc, #32]	; (40055c <usart_putString+0x48>)
  40053a:	4b0a      	ldr	r3, [pc, #40]	; (400564 <usart_putString+0x50>)
  40053c:	4798      	blx	r3
  40053e:	4603      	mov	r3, r0
  400540:	2b00      	cmp	r3, #0
  400542:	d0f9      	beq.n	400538 <usart_putString+0x24>
	while(*(pstring + i)){
  400544:	687a      	ldr	r2, [r7, #4]
  400546:	68fb      	ldr	r3, [r7, #12]
  400548:	4413      	add	r3, r2
  40054a:	781b      	ldrb	r3, [r3, #0]
  40054c:	2b00      	cmp	r3, #0
  40054e:	d1e8      	bne.n	400522 <usart_putString+0xe>
	}  
     
	return(i);
  400550:	68fb      	ldr	r3, [r7, #12]
}
  400552:	4618      	mov	r0, r3
  400554:	3710      	adds	r7, #16
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	40024000 	.word	0x40024000
  400560:	00400271 	.word	0x00400271
  400564:	00401d77 	.word	0x00401d77

00400568 <usart_getString>:


/*
 * Busca do UART uma string
 */
uint32_t usart_getString(uint8_t *pstring){
  400568:	b580      	push	{r7, lr}
  40056a:	b084      	sub	sp, #16
  40056c:	af00      	add	r7, sp, #0
  40056e:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  400570:	2300      	movs	r3, #0
  400572:	60fb      	str	r3, [r7, #12]
	
	usart_serial_getchar(USART0, (pstring+i));
  400574:	687a      	ldr	r2, [r7, #4]
  400576:	68fb      	ldr	r3, [r7, #12]
  400578:	4413      	add	r3, r2
  40057a:	4619      	mov	r1, r3
  40057c:	480f      	ldr	r0, [pc, #60]	; (4005bc <usart_getString+0x54>)
  40057e:	4b10      	ldr	r3, [pc, #64]	; (4005c0 <usart_getString+0x58>)
  400580:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400582:	e009      	b.n	400598 <usart_getString+0x30>
		usart_serial_getchar(USART0, (pstring+(++i)));
  400584:	68fb      	ldr	r3, [r7, #12]
  400586:	3301      	adds	r3, #1
  400588:	60fb      	str	r3, [r7, #12]
  40058a:	687a      	ldr	r2, [r7, #4]
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	4413      	add	r3, r2
  400590:	4619      	mov	r1, r3
  400592:	480a      	ldr	r0, [pc, #40]	; (4005bc <usart_getString+0x54>)
  400594:	4b0a      	ldr	r3, [pc, #40]	; (4005c0 <usart_getString+0x58>)
  400596:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400598:	687a      	ldr	r2, [r7, #4]
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	4413      	add	r3, r2
  40059e:	781b      	ldrb	r3, [r3, #0]
  4005a0:	2b0a      	cmp	r3, #10
  4005a2:	d1ef      	bne.n	400584 <usart_getString+0x1c>
	}
	*(pstring+i+1)= 0x00;
  4005a4:	68fb      	ldr	r3, [r7, #12]
  4005a6:	3301      	adds	r3, #1
  4005a8:	687a      	ldr	r2, [r7, #4]
  4005aa:	4413      	add	r3, r2
  4005ac:	2200      	movs	r2, #0
  4005ae:	701a      	strb	r2, [r3, #0]
	return(i);
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	4618      	mov	r0, r3
  4005b4:	3710      	adds	r7, #16
  4005b6:	46bd      	mov	sp, r7
  4005b8:	bd80      	pop	{r7, pc}
  4005ba:	bf00      	nop
  4005bc:	40024000 	.word	0x40024000
  4005c0:	0040037d 	.word	0x0040037d

004005c4 <osc_get_rate>:
{
  4005c4:	b480      	push	{r7}
  4005c6:	b083      	sub	sp, #12
  4005c8:	af00      	add	r7, sp, #0
  4005ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4005cc:	687b      	ldr	r3, [r7, #4]
  4005ce:	2b07      	cmp	r3, #7
  4005d0:	d825      	bhi.n	40061e <osc_get_rate+0x5a>
  4005d2:	a201      	add	r2, pc, #4	; (adr r2, 4005d8 <osc_get_rate+0x14>)
  4005d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4005d8:	004005f9 	.word	0x004005f9
  4005dc:	004005ff 	.word	0x004005ff
  4005e0:	00400605 	.word	0x00400605
  4005e4:	0040060b 	.word	0x0040060b
  4005e8:	0040060f 	.word	0x0040060f
  4005ec:	00400613 	.word	0x00400613
  4005f0:	00400617 	.word	0x00400617
  4005f4:	0040061b 	.word	0x0040061b
		return OSC_SLCK_32K_RC_HZ;
  4005f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4005fc:	e010      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4005fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400602:	e00d      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400604:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400608:	e00a      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40060a:	4b08      	ldr	r3, [pc, #32]	; (40062c <osc_get_rate+0x68>)
  40060c:	e008      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40060e:	4b08      	ldr	r3, [pc, #32]	; (400630 <osc_get_rate+0x6c>)
  400610:	e006      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400612:	4b08      	ldr	r3, [pc, #32]	; (400634 <osc_get_rate+0x70>)
  400614:	e004      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400616:	4b07      	ldr	r3, [pc, #28]	; (400634 <osc_get_rate+0x70>)
  400618:	e002      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40061a:	4b06      	ldr	r3, [pc, #24]	; (400634 <osc_get_rate+0x70>)
  40061c:	e000      	b.n	400620 <osc_get_rate+0x5c>
	return 0;
  40061e:	2300      	movs	r3, #0
}
  400620:	4618      	mov	r0, r3
  400622:	370c      	adds	r7, #12
  400624:	46bd      	mov	sp, r7
  400626:	f85d 7b04 	ldr.w	r7, [sp], #4
  40062a:	4770      	bx	lr
  40062c:	003d0900 	.word	0x003d0900
  400630:	007a1200 	.word	0x007a1200
  400634:	00b71b00 	.word	0x00b71b00

00400638 <sysclk_get_main_hz>:
{
  400638:	b580      	push	{r7, lr}
  40063a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40063c:	2006      	movs	r0, #6
  40063e:	4b05      	ldr	r3, [pc, #20]	; (400654 <sysclk_get_main_hz+0x1c>)
  400640:	4798      	blx	r3
  400642:	4602      	mov	r2, r0
  400644:	4613      	mov	r3, r2
  400646:	009b      	lsls	r3, r3, #2
  400648:	4413      	add	r3, r2
  40064a:	009a      	lsls	r2, r3, #2
  40064c:	4413      	add	r3, r2
}
  40064e:	4618      	mov	r0, r3
  400650:	bd80      	pop	{r7, pc}
  400652:	bf00      	nop
  400654:	004005c5 	.word	0x004005c5

00400658 <sysclk_get_cpu_hz>:
{
  400658:	b580      	push	{r7, lr}
  40065a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40065c:	4b02      	ldr	r3, [pc, #8]	; (400668 <sysclk_get_cpu_hz+0x10>)
  40065e:	4798      	blx	r3
  400660:	4603      	mov	r3, r0
}
  400662:	4618      	mov	r0, r3
  400664:	bd80      	pop	{r7, pc}
  400666:	bf00      	nop
  400668:	00400639 	.word	0x00400639

0040066c <mcu6050_i2c_bus_init>:
#include "asf.h"
/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  40066c:	b580      	push	{r7, lr}
  40066e:	b084      	sub	sp, #16
  400670:	af00      	add	r7, sp, #0
	twihs_options_t mcu6050_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  400672:	2013      	movs	r0, #19
  400674:	4b08      	ldr	r3, [pc, #32]	; (400698 <mcu6050_i2c_bus_init+0x2c>)
  400676:	4798      	blx	r3

	/* Configure the options of TWI driver */
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  400678:	4b08      	ldr	r3, [pc, #32]	; (40069c <mcu6050_i2c_bus_init+0x30>)
  40067a:	4798      	blx	r3
  40067c:	4603      	mov	r3, r0
  40067e:	607b      	str	r3, [r7, #4]
	mcu6050_option.speed      = 40000;
  400680:	f649 4340 	movw	r3, #40000	; 0x9c40
  400684:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &mcu6050_option);
  400686:	1d3b      	adds	r3, r7, #4
  400688:	4619      	mov	r1, r3
  40068a:	4805      	ldr	r0, [pc, #20]	; (4006a0 <mcu6050_i2c_bus_init+0x34>)
  40068c:	4b05      	ldr	r3, [pc, #20]	; (4006a4 <mcu6050_i2c_bus_init+0x38>)
  40068e:	4798      	blx	r3
}
  400690:	bf00      	nop
  400692:	3710      	adds	r7, #16
  400694:	46bd      	mov	sp, r7
  400696:	bd80      	pop	{r7, pc}
  400698:	004018e9 	.word	0x004018e9
  40069c:	00400659 	.word	0x00400659
  4006a0:	40018000 	.word	0x40018000
  4006a4:	00401995 	.word	0x00401995

004006a8 <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006a8:	b580      	push	{r7, lr}
  4006aa:	b088      	sub	sp, #32
  4006ac:	af00      	add	r7, sp, #0
  4006ae:	603a      	str	r2, [r7, #0]
  4006b0:	461a      	mov	r2, r3
  4006b2:	4603      	mov	r3, r0
  4006b4:	71fb      	strb	r3, [r7, #7]
  4006b6:	460b      	mov	r3, r1
  4006b8:	71bb      	strb	r3, [r7, #6]
  4006ba:	4613      	mov	r3, r2
  4006bc:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  4006be:	2300      	movs	r3, #0
  4006c0:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4006c2:	79fb      	ldrb	r3, [r7, #7]
  4006c4:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  4006c6:	79bb      	ldrb	r3, [r7, #6]
  4006c8:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  4006ca:	2301      	movs	r3, #1
  4006cc:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  4006ce:	683b      	ldr	r3, [r7, #0]
  4006d0:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  4006d2:	797b      	ldrb	r3, [r7, #5]
  4006d4:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  4006d6:	f107 0308 	add.w	r3, r7, #8
  4006da:	4619      	mov	r1, r3
  4006dc:	4805      	ldr	r0, [pc, #20]	; (4006f4 <mcu6050_i2c_bus_write+0x4c>)
  4006de:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <mcu6050_i2c_bus_write+0x50>)
  4006e0:	4798      	blx	r3
  4006e2:	4603      	mov	r3, r0
  4006e4:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  4006e6:	69fb      	ldr	r3, [r7, #28]
  4006e8:	b25b      	sxtb	r3, r3
}
  4006ea:	4618      	mov	r0, r3
  4006ec:	3720      	adds	r7, #32
  4006ee:	46bd      	mov	sp, r7
  4006f0:	bd80      	pop	{r7, pc}
  4006f2:	bf00      	nop
  4006f4:	40018000 	.word	0x40018000
  4006f8:	00401c25 	.word	0x00401c25

004006fc <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006fc:	b580      	push	{r7, lr}
  4006fe:	b088      	sub	sp, #32
  400700:	af00      	add	r7, sp, #0
  400702:	603a      	str	r2, [r7, #0]
  400704:	461a      	mov	r2, r3
  400706:	4603      	mov	r3, r0
  400708:	71fb      	strb	r3, [r7, #7]
  40070a:	460b      	mov	r3, r1
  40070c:	71bb      	strb	r3, [r7, #6]
  40070e:	4613      	mov	r3, r2
  400710:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  400712:	2300      	movs	r3, #0
  400714:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  400716:	79fb      	ldrb	r3, [r7, #7]
  400718:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  40071a:	79bb      	ldrb	r3, [r7, #6]
  40071c:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  40071e:	2301      	movs	r3, #1
  400720:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  400722:	683b      	ldr	r3, [r7, #0]
  400724:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  400726:	797b      	ldrb	r3, [r7, #5]
  400728:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40072a:	f107 0308 	add.w	r3, r7, #8
  40072e:	4619      	mov	r1, r3
  400730:	4809      	ldr	r0, [pc, #36]	; (400758 <mcu6050_i2c_bus_read+0x5c>)
  400732:	4b0a      	ldr	r3, [pc, #40]	; (40075c <mcu6050_i2c_bus_read+0x60>)
  400734:	4798      	blx	r3
  400736:	4603      	mov	r3, r0
  400738:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40073a:	f107 0308 	add.w	r3, r7, #8
  40073e:	4619      	mov	r1, r3
  400740:	4805      	ldr	r0, [pc, #20]	; (400758 <mcu6050_i2c_bus_read+0x5c>)
  400742:	4b06      	ldr	r3, [pc, #24]	; (40075c <mcu6050_i2c_bus_read+0x60>)
  400744:	4798      	blx	r3
  400746:	4603      	mov	r3, r0
  400748:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  40074a:	69fb      	ldr	r3, [r7, #28]
  40074c:	b25b      	sxtb	r3, r3
  40074e:	4618      	mov	r0, r3
  400750:	3720      	adds	r7, #32
  400752:	46bd      	mov	sp, r7
  400754:	bd80      	pop	{r7, pc}
  400756:	bf00      	nop
  400758:	40018000 	.word	0x40018000
  40075c:	00401b3d 	.word	0x00401b3d

00400760 <osc_enable>:
{
  400760:	b580      	push	{r7, lr}
  400762:	b082      	sub	sp, #8
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	2b07      	cmp	r3, #7
  40076c:	d831      	bhi.n	4007d2 <osc_enable+0x72>
  40076e:	a201      	add	r2, pc, #4	; (adr r2, 400774 <osc_enable+0x14>)
  400770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400774:	004007d1 	.word	0x004007d1
  400778:	00400795 	.word	0x00400795
  40077c:	0040079d 	.word	0x0040079d
  400780:	004007a5 	.word	0x004007a5
  400784:	004007ad 	.word	0x004007ad
  400788:	004007b5 	.word	0x004007b5
  40078c:	004007bd 	.word	0x004007bd
  400790:	004007c7 	.word	0x004007c7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400794:	2000      	movs	r0, #0
  400796:	4b11      	ldr	r3, [pc, #68]	; (4007dc <osc_enable+0x7c>)
  400798:	4798      	blx	r3
		break;
  40079a:	e01a      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40079c:	2001      	movs	r0, #1
  40079e:	4b0f      	ldr	r3, [pc, #60]	; (4007dc <osc_enable+0x7c>)
  4007a0:	4798      	blx	r3
		break;
  4007a2:	e016      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4007a4:	2000      	movs	r0, #0
  4007a6:	4b0e      	ldr	r3, [pc, #56]	; (4007e0 <osc_enable+0x80>)
  4007a8:	4798      	blx	r3
		break;
  4007aa:	e012      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4007ac:	2010      	movs	r0, #16
  4007ae:	4b0c      	ldr	r3, [pc, #48]	; (4007e0 <osc_enable+0x80>)
  4007b0:	4798      	blx	r3
		break;
  4007b2:	e00e      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4007b4:	2020      	movs	r0, #32
  4007b6:	4b0a      	ldr	r3, [pc, #40]	; (4007e0 <osc_enable+0x80>)
  4007b8:	4798      	blx	r3
		break;
  4007ba:	e00a      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007bc:	213e      	movs	r1, #62	; 0x3e
  4007be:	2000      	movs	r0, #0
  4007c0:	4b08      	ldr	r3, [pc, #32]	; (4007e4 <osc_enable+0x84>)
  4007c2:	4798      	blx	r3
		break;
  4007c4:	e005      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4007c6:	213e      	movs	r1, #62	; 0x3e
  4007c8:	2001      	movs	r0, #1
  4007ca:	4b06      	ldr	r3, [pc, #24]	; (4007e4 <osc_enable+0x84>)
  4007cc:	4798      	blx	r3
		break;
  4007ce:	e000      	b.n	4007d2 <osc_enable+0x72>
		break;
  4007d0:	bf00      	nop
}
  4007d2:	bf00      	nop
  4007d4:	3708      	adds	r7, #8
  4007d6:	46bd      	mov	sp, r7
  4007d8:	bd80      	pop	{r7, pc}
  4007da:	bf00      	nop
  4007dc:	00401725 	.word	0x00401725
  4007e0:	00401791 	.word	0x00401791
  4007e4:	00401801 	.word	0x00401801

004007e8 <osc_is_ready>:
{
  4007e8:	b580      	push	{r7, lr}
  4007ea:	b082      	sub	sp, #8
  4007ec:	af00      	add	r7, sp, #0
  4007ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007f0:	687b      	ldr	r3, [r7, #4]
  4007f2:	2b07      	cmp	r3, #7
  4007f4:	d826      	bhi.n	400844 <osc_is_ready+0x5c>
  4007f6:	a201      	add	r2, pc, #4	; (adr r2, 4007fc <osc_is_ready+0x14>)
  4007f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007fc:	0040081d 	.word	0x0040081d
  400800:	00400821 	.word	0x00400821
  400804:	00400821 	.word	0x00400821
  400808:	00400833 	.word	0x00400833
  40080c:	00400833 	.word	0x00400833
  400810:	00400833 	.word	0x00400833
  400814:	00400833 	.word	0x00400833
  400818:	00400833 	.word	0x00400833
		return 1;
  40081c:	2301      	movs	r3, #1
  40081e:	e012      	b.n	400846 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400820:	4b0b      	ldr	r3, [pc, #44]	; (400850 <osc_is_ready+0x68>)
  400822:	4798      	blx	r3
  400824:	4603      	mov	r3, r0
  400826:	2b00      	cmp	r3, #0
  400828:	bf14      	ite	ne
  40082a:	2301      	movne	r3, #1
  40082c:	2300      	moveq	r3, #0
  40082e:	b2db      	uxtb	r3, r3
  400830:	e009      	b.n	400846 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400832:	4b08      	ldr	r3, [pc, #32]	; (400854 <osc_is_ready+0x6c>)
  400834:	4798      	blx	r3
  400836:	4603      	mov	r3, r0
  400838:	2b00      	cmp	r3, #0
  40083a:	bf14      	ite	ne
  40083c:	2301      	movne	r3, #1
  40083e:	2300      	moveq	r3, #0
  400840:	b2db      	uxtb	r3, r3
  400842:	e000      	b.n	400846 <osc_is_ready+0x5e>
	return 0;
  400844:	2300      	movs	r3, #0
}
  400846:	4618      	mov	r0, r3
  400848:	3708      	adds	r7, #8
  40084a:	46bd      	mov	sp, r7
  40084c:	bd80      	pop	{r7, pc}
  40084e:	bf00      	nop
  400850:	0040175d 	.word	0x0040175d
  400854:	00401879 	.word	0x00401879

00400858 <osc_get_rate>:
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400860:	687b      	ldr	r3, [r7, #4]
  400862:	2b07      	cmp	r3, #7
  400864:	d825      	bhi.n	4008b2 <osc_get_rate+0x5a>
  400866:	a201      	add	r2, pc, #4	; (adr r2, 40086c <osc_get_rate+0x14>)
  400868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40086c:	0040088d 	.word	0x0040088d
  400870:	00400893 	.word	0x00400893
  400874:	00400899 	.word	0x00400899
  400878:	0040089f 	.word	0x0040089f
  40087c:	004008a3 	.word	0x004008a3
  400880:	004008a7 	.word	0x004008a7
  400884:	004008ab 	.word	0x004008ab
  400888:	004008af 	.word	0x004008af
		return OSC_SLCK_32K_RC_HZ;
  40088c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400890:	e010      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400896:	e00d      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400898:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40089c:	e00a      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40089e:	4b08      	ldr	r3, [pc, #32]	; (4008c0 <osc_get_rate+0x68>)
  4008a0:	e008      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4008a2:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <osc_get_rate+0x6c>)
  4008a4:	e006      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4008a6:	4b08      	ldr	r3, [pc, #32]	; (4008c8 <osc_get_rate+0x70>)
  4008a8:	e004      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4008aa:	4b07      	ldr	r3, [pc, #28]	; (4008c8 <osc_get_rate+0x70>)
  4008ac:	e002      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4008ae:	4b06      	ldr	r3, [pc, #24]	; (4008c8 <osc_get_rate+0x70>)
  4008b0:	e000      	b.n	4008b4 <osc_get_rate+0x5c>
	return 0;
  4008b2:	2300      	movs	r3, #0
}
  4008b4:	4618      	mov	r0, r3
  4008b6:	370c      	adds	r7, #12
  4008b8:	46bd      	mov	sp, r7
  4008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008be:	4770      	bx	lr
  4008c0:	003d0900 	.word	0x003d0900
  4008c4:	007a1200 	.word	0x007a1200
  4008c8:	00b71b00 	.word	0x00b71b00

004008cc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4008cc:	b580      	push	{r7, lr}
  4008ce:	b082      	sub	sp, #8
  4008d0:	af00      	add	r7, sp, #0
  4008d2:	4603      	mov	r3, r0
  4008d4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4008d6:	bf00      	nop
  4008d8:	79fb      	ldrb	r3, [r7, #7]
  4008da:	4618      	mov	r0, r3
  4008dc:	4b05      	ldr	r3, [pc, #20]	; (4008f4 <osc_wait_ready+0x28>)
  4008de:	4798      	blx	r3
  4008e0:	4603      	mov	r3, r0
  4008e2:	f083 0301 	eor.w	r3, r3, #1
  4008e6:	b2db      	uxtb	r3, r3
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d1f5      	bne.n	4008d8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4008ec:	bf00      	nop
  4008ee:	3708      	adds	r7, #8
  4008f0:	46bd      	mov	sp, r7
  4008f2:	bd80      	pop	{r7, pc}
  4008f4:	004007e9 	.word	0x004007e9

004008f8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4008f8:	b580      	push	{r7, lr}
  4008fa:	b086      	sub	sp, #24
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	60f8      	str	r0, [r7, #12]
  400900:	607a      	str	r2, [r7, #4]
  400902:	603b      	str	r3, [r7, #0]
  400904:	460b      	mov	r3, r1
  400906:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	2b00      	cmp	r3, #0
  40090c:	d107      	bne.n	40091e <pll_config_init+0x26>
  40090e:	683b      	ldr	r3, [r7, #0]
  400910:	2b00      	cmp	r3, #0
  400912:	d104      	bne.n	40091e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40091a:	601a      	str	r2, [r3, #0]
  40091c:	e019      	b.n	400952 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40091e:	7afb      	ldrb	r3, [r7, #11]
  400920:	4618      	mov	r0, r3
  400922:	4b0e      	ldr	r3, [pc, #56]	; (40095c <pll_config_init+0x64>)
  400924:	4798      	blx	r3
  400926:	4602      	mov	r2, r0
  400928:	687b      	ldr	r3, [r7, #4]
  40092a:	fbb2 f3f3 	udiv	r3, r2, r3
  40092e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400930:	697b      	ldr	r3, [r7, #20]
  400932:	683a      	ldr	r2, [r7, #0]
  400934:	fb02 f303 	mul.w	r3, r2, r3
  400938:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40093a:	683b      	ldr	r3, [r7, #0]
  40093c:	3b01      	subs	r3, #1
  40093e:	041a      	lsls	r2, r3, #16
  400940:	4b07      	ldr	r3, [pc, #28]	; (400960 <pll_config_init+0x68>)
  400942:	4013      	ands	r3, r2
  400944:	687a      	ldr	r2, [r7, #4]
  400946:	b2d2      	uxtb	r2, r2
  400948:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40094a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	601a      	str	r2, [r3, #0]
	}
}
  400952:	bf00      	nop
  400954:	3718      	adds	r7, #24
  400956:	46bd      	mov	sp, r7
  400958:	bd80      	pop	{r7, pc}
  40095a:	bf00      	nop
  40095c:	00400859 	.word	0x00400859
  400960:	07ff0000 	.word	0x07ff0000

00400964 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400964:	b580      	push	{r7, lr}
  400966:	b082      	sub	sp, #8
  400968:	af00      	add	r7, sp, #0
  40096a:	6078      	str	r0, [r7, #4]
  40096c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40096e:	683b      	ldr	r3, [r7, #0]
  400970:	2b00      	cmp	r3, #0
  400972:	d108      	bne.n	400986 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400974:	4b09      	ldr	r3, [pc, #36]	; (40099c <pll_enable+0x38>)
  400976:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400978:	4a09      	ldr	r2, [pc, #36]	; (4009a0 <pll_enable+0x3c>)
  40097a:	687b      	ldr	r3, [r7, #4]
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400982:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400984:	e005      	b.n	400992 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400986:	4a06      	ldr	r2, [pc, #24]	; (4009a0 <pll_enable+0x3c>)
  400988:	687b      	ldr	r3, [r7, #4]
  40098a:	681b      	ldr	r3, [r3, #0]
  40098c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400990:	61d3      	str	r3, [r2, #28]
}
  400992:	bf00      	nop
  400994:	3708      	adds	r7, #8
  400996:	46bd      	mov	sp, r7
  400998:	bd80      	pop	{r7, pc}
  40099a:	bf00      	nop
  40099c:	00401895 	.word	0x00401895
  4009a0:	400e0600 	.word	0x400e0600

004009a4 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4009a4:	b580      	push	{r7, lr}
  4009a6:	b082      	sub	sp, #8
  4009a8:	af00      	add	r7, sp, #0
  4009aa:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	2b00      	cmp	r3, #0
  4009b0:	d103      	bne.n	4009ba <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4009b2:	4b05      	ldr	r3, [pc, #20]	; (4009c8 <pll_is_locked+0x24>)
  4009b4:	4798      	blx	r3
  4009b6:	4603      	mov	r3, r0
  4009b8:	e002      	b.n	4009c0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4009ba:	4b04      	ldr	r3, [pc, #16]	; (4009cc <pll_is_locked+0x28>)
  4009bc:	4798      	blx	r3
  4009be:	4603      	mov	r3, r0
	}
}
  4009c0:	4618      	mov	r0, r3
  4009c2:	3708      	adds	r7, #8
  4009c4:	46bd      	mov	sp, r7
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	004018b1 	.word	0x004018b1
  4009cc:	004018cd 	.word	0x004018cd

004009d0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	b082      	sub	sp, #8
  4009d4:	af00      	add	r7, sp, #0
  4009d6:	4603      	mov	r3, r0
  4009d8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4009da:	79fb      	ldrb	r3, [r7, #7]
  4009dc:	3b03      	subs	r3, #3
  4009de:	2b04      	cmp	r3, #4
  4009e0:	d808      	bhi.n	4009f4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4009e2:	79fb      	ldrb	r3, [r7, #7]
  4009e4:	4618      	mov	r0, r3
  4009e6:	4b06      	ldr	r3, [pc, #24]	; (400a00 <pll_enable_source+0x30>)
  4009e8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4009ea:	79fb      	ldrb	r3, [r7, #7]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b05      	ldr	r3, [pc, #20]	; (400a04 <pll_enable_source+0x34>)
  4009f0:	4798      	blx	r3
		break;
  4009f2:	e000      	b.n	4009f6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4009f4:	bf00      	nop
	}
}
  4009f6:	bf00      	nop
  4009f8:	3708      	adds	r7, #8
  4009fa:	46bd      	mov	sp, r7
  4009fc:	bd80      	pop	{r7, pc}
  4009fe:	bf00      	nop
  400a00:	00400761 	.word	0x00400761
  400a04:	004008cd 	.word	0x004008cd

00400a08 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400a08:	b580      	push	{r7, lr}
  400a0a:	b082      	sub	sp, #8
  400a0c:	af00      	add	r7, sp, #0
  400a0e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a10:	bf00      	nop
  400a12:	6878      	ldr	r0, [r7, #4]
  400a14:	4b04      	ldr	r3, [pc, #16]	; (400a28 <pll_wait_for_lock+0x20>)
  400a16:	4798      	blx	r3
  400a18:	4603      	mov	r3, r0
  400a1a:	2b00      	cmp	r3, #0
  400a1c:	d0f9      	beq.n	400a12 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400a1e:	2300      	movs	r3, #0
}
  400a20:	4618      	mov	r0, r3
  400a22:	3708      	adds	r7, #8
  400a24:	46bd      	mov	sp, r7
  400a26:	bd80      	pop	{r7, pc}
  400a28:	004009a5 	.word	0x004009a5

00400a2c <sysclk_get_main_hz>:
{
  400a2c:	b580      	push	{r7, lr}
  400a2e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400a30:	2006      	movs	r0, #6
  400a32:	4b05      	ldr	r3, [pc, #20]	; (400a48 <sysclk_get_main_hz+0x1c>)
  400a34:	4798      	blx	r3
  400a36:	4602      	mov	r2, r0
  400a38:	4613      	mov	r3, r2
  400a3a:	009b      	lsls	r3, r3, #2
  400a3c:	4413      	add	r3, r2
  400a3e:	009a      	lsls	r2, r3, #2
  400a40:	4413      	add	r3, r2
}
  400a42:	4618      	mov	r0, r3
  400a44:	bd80      	pop	{r7, pc}
  400a46:	bf00      	nop
  400a48:	00400859 	.word	0x00400859

00400a4c <sysclk_get_cpu_hz>:
{
  400a4c:	b580      	push	{r7, lr}
  400a4e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400a50:	4b02      	ldr	r3, [pc, #8]	; (400a5c <sysclk_get_cpu_hz+0x10>)
  400a52:	4798      	blx	r3
  400a54:	4603      	mov	r3, r0
}
  400a56:	4618      	mov	r0, r3
  400a58:	bd80      	pop	{r7, pc}
  400a5a:	bf00      	nop
  400a5c:	00400a2d 	.word	0x00400a2d

00400a60 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a60:	b590      	push	{r4, r7, lr}
  400a62:	b083      	sub	sp, #12
  400a64:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a66:	4813      	ldr	r0, [pc, #76]	; (400ab4 <sysclk_init+0x54>)
  400a68:	4b13      	ldr	r3, [pc, #76]	; (400ab8 <sysclk_init+0x58>)
  400a6a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400a6c:	2006      	movs	r0, #6
  400a6e:	4b13      	ldr	r3, [pc, #76]	; (400abc <sysclk_init+0x5c>)
  400a70:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400a72:	1d38      	adds	r0, r7, #4
  400a74:	2319      	movs	r3, #25
  400a76:	2201      	movs	r2, #1
  400a78:	2106      	movs	r1, #6
  400a7a:	4c11      	ldr	r4, [pc, #68]	; (400ac0 <sysclk_init+0x60>)
  400a7c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400a7e:	1d3b      	adds	r3, r7, #4
  400a80:	2100      	movs	r1, #0
  400a82:	4618      	mov	r0, r3
  400a84:	4b0f      	ldr	r3, [pc, #60]	; (400ac4 <sysclk_init+0x64>)
  400a86:	4798      	blx	r3
		pll_wait_for_lock(0);
  400a88:	2000      	movs	r0, #0
  400a8a:	4b0f      	ldr	r3, [pc, #60]	; (400ac8 <sysclk_init+0x68>)
  400a8c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a8e:	2002      	movs	r0, #2
  400a90:	4b0e      	ldr	r3, [pc, #56]	; (400acc <sysclk_init+0x6c>)
  400a92:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a94:	2000      	movs	r0, #0
  400a96:	4b0e      	ldr	r3, [pc, #56]	; (400ad0 <sysclk_init+0x70>)
  400a98:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a9a:	4b0e      	ldr	r3, [pc, #56]	; (400ad4 <sysclk_init+0x74>)
  400a9c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a9e:	4b0e      	ldr	r3, [pc, #56]	; (400ad8 <sysclk_init+0x78>)
  400aa0:	4798      	blx	r3
  400aa2:	4603      	mov	r3, r0
  400aa4:	4618      	mov	r0, r3
  400aa6:	4b04      	ldr	r3, [pc, #16]	; (400ab8 <sysclk_init+0x58>)
  400aa8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400aaa:	bf00      	nop
  400aac:	370c      	adds	r7, #12
  400aae:	46bd      	mov	sp, r7
  400ab0:	bd90      	pop	{r4, r7, pc}
  400ab2:	bf00      	nop
  400ab4:	11e1a300 	.word	0x11e1a300
  400ab8:	00402331 	.word	0x00402331
  400abc:	004009d1 	.word	0x004009d1
  400ac0:	004008f9 	.word	0x004008f9
  400ac4:	00400965 	.word	0x00400965
  400ac8:	00400a09 	.word	0x00400a09
  400acc:	00401625 	.word	0x00401625
  400ad0:	004016a1 	.word	0x004016a1
  400ad4:	004021c9 	.word	0x004021c9
  400ad8:	00400a4d 	.word	0x00400a4d

00400adc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400adc:	b580      	push	{r7, lr}
  400ade:	b086      	sub	sp, #24
  400ae0:	af00      	add	r7, sp, #0
  400ae2:	60f8      	str	r0, [r7, #12]
  400ae4:	60b9      	str	r1, [r7, #8]
  400ae6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400ae8:	2300      	movs	r3, #0
  400aea:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400aec:	68fb      	ldr	r3, [r7, #12]
  400aee:	2b00      	cmp	r3, #0
  400af0:	d012      	beq.n	400b18 <_read+0x3c>
		return -1;
  400af2:	f04f 33ff 	mov.w	r3, #4294967295
  400af6:	e013      	b.n	400b20 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400af8:	4b0b      	ldr	r3, [pc, #44]	; (400b28 <_read+0x4c>)
  400afa:	681b      	ldr	r3, [r3, #0]
  400afc:	4a0b      	ldr	r2, [pc, #44]	; (400b2c <_read+0x50>)
  400afe:	6812      	ldr	r2, [r2, #0]
  400b00:	68b9      	ldr	r1, [r7, #8]
  400b02:	4610      	mov	r0, r2
  400b04:	4798      	blx	r3
		ptr++;
  400b06:	68bb      	ldr	r3, [r7, #8]
  400b08:	3301      	adds	r3, #1
  400b0a:	60bb      	str	r3, [r7, #8]
		nChars++;
  400b0c:	697b      	ldr	r3, [r7, #20]
  400b0e:	3301      	adds	r3, #1
  400b10:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  400b12:	687b      	ldr	r3, [r7, #4]
  400b14:	3b01      	subs	r3, #1
  400b16:	607b      	str	r3, [r7, #4]
  400b18:	687b      	ldr	r3, [r7, #4]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	dcec      	bgt.n	400af8 <_read+0x1c>
	}
	return nChars;
  400b1e:	697b      	ldr	r3, [r7, #20]
}
  400b20:	4618      	mov	r0, r3
  400b22:	3718      	adds	r7, #24
  400b24:	46bd      	mov	sp, r7
  400b26:	bd80      	pop	{r7, pc}
  400b28:	20400a88 	.word	0x20400a88
  400b2c:	20400a90 	.word	0x20400a90

00400b30 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b30:	b580      	push	{r7, lr}
  400b32:	b086      	sub	sp, #24
  400b34:	af00      	add	r7, sp, #0
  400b36:	60f8      	str	r0, [r7, #12]
  400b38:	60b9      	str	r1, [r7, #8]
  400b3a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400b3c:	2300      	movs	r3, #0
  400b3e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b40:	68fb      	ldr	r3, [r7, #12]
  400b42:	2b01      	cmp	r3, #1
  400b44:	d01e      	beq.n	400b84 <_write+0x54>
  400b46:	68fb      	ldr	r3, [r7, #12]
  400b48:	2b02      	cmp	r3, #2
  400b4a:	d01b      	beq.n	400b84 <_write+0x54>
  400b4c:	68fb      	ldr	r3, [r7, #12]
  400b4e:	2b03      	cmp	r3, #3
  400b50:	d018      	beq.n	400b84 <_write+0x54>
		return -1;
  400b52:	f04f 33ff 	mov.w	r3, #4294967295
  400b56:	e019      	b.n	400b8c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b58:	4b0e      	ldr	r3, [pc, #56]	; (400b94 <_write+0x64>)
  400b5a:	681a      	ldr	r2, [r3, #0]
  400b5c:	4b0e      	ldr	r3, [pc, #56]	; (400b98 <_write+0x68>)
  400b5e:	6818      	ldr	r0, [r3, #0]
  400b60:	68bb      	ldr	r3, [r7, #8]
  400b62:	1c59      	adds	r1, r3, #1
  400b64:	60b9      	str	r1, [r7, #8]
  400b66:	781b      	ldrb	r3, [r3, #0]
  400b68:	4619      	mov	r1, r3
  400b6a:	4790      	blx	r2
  400b6c:	4603      	mov	r3, r0
  400b6e:	2b00      	cmp	r3, #0
  400b70:	da02      	bge.n	400b78 <_write+0x48>
			return -1;
  400b72:	f04f 33ff 	mov.w	r3, #4294967295
  400b76:	e009      	b.n	400b8c <_write+0x5c>
		}
		++nChars;
  400b78:	697b      	ldr	r3, [r7, #20]
  400b7a:	3301      	adds	r3, #1
  400b7c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  400b7e:	687b      	ldr	r3, [r7, #4]
  400b80:	3b01      	subs	r3, #1
  400b82:	607b      	str	r3, [r7, #4]
  400b84:	687b      	ldr	r3, [r7, #4]
  400b86:	2b00      	cmp	r3, #0
  400b88:	d1e6      	bne.n	400b58 <_write+0x28>
	}
	return nChars;
  400b8a:	697b      	ldr	r3, [r7, #20]
}
  400b8c:	4618      	mov	r0, r3
  400b8e:	3718      	adds	r7, #24
  400b90:	46bd      	mov	sp, r7
  400b92:	bd80      	pop	{r7, pc}
  400b94:	20400a8c 	.word	0x20400a8c
  400b98:	20400a90 	.word	0x20400a90

00400b9c <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400b9c:	b480      	push	{r7}
  400b9e:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ba4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400ba8:	4b09      	ldr	r3, [pc, #36]	; (400bd0 <SCB_EnableICache+0x34>)
  400baa:	2200      	movs	r2, #0
  400bac:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bb0:	4a07      	ldr	r2, [pc, #28]	; (400bd0 <SCB_EnableICache+0x34>)
  400bb2:	4b07      	ldr	r3, [pc, #28]	; (400bd0 <SCB_EnableICache+0x34>)
  400bb4:	695b      	ldr	r3, [r3, #20]
  400bb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400bba:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400bbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bc0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400bc4:	bf00      	nop
  400bc6:	46bd      	mov	sp, r7
  400bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bcc:	4770      	bx	lr
  400bce:	bf00      	nop
  400bd0:	e000ed00 	.word	0xe000ed00

00400bd4 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400bd4:	b480      	push	{r7}
  400bd6:	b08b      	sub	sp, #44	; 0x2c
  400bd8:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bda:	4b26      	ldr	r3, [pc, #152]	; (400c74 <SCB_EnableDCache+0xa0>)
  400bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400be0:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  400be2:	69fb      	ldr	r3, [r7, #28]
  400be4:	0b5b      	lsrs	r3, r3, #13
  400be6:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400bea:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bec:	69fb      	ldr	r3, [r7, #28]
  400bee:	f003 0307 	and.w	r3, r3, #7
  400bf2:	3304      	adds	r3, #4
  400bf4:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400bf6:	69fb      	ldr	r3, [r7, #28]
  400bf8:	08db      	lsrs	r3, r3, #3
  400bfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400bfe:	617b      	str	r3, [r7, #20]
  400c00:	697b      	ldr	r3, [r7, #20]
  400c02:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400c04:	68bb      	ldr	r3, [r7, #8]
  400c06:	fab3 f383 	clz	r3, r3
  400c0a:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400c0c:	687b      	ldr	r3, [r7, #4]
  400c0e:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  400c10:	f003 031f 	and.w	r3, r3, #31
  400c14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  400c16:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400c1a:	697b      	ldr	r3, [r7, #20]
  400c1c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400c1e:	6a3a      	ldr	r2, [r7, #32]
  400c20:	693b      	ldr	r3, [r7, #16]
  400c22:	fa02 f303 	lsl.w	r3, r2, r3
  400c26:	4619      	mov	r1, r3
  400c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400c2a:	69bb      	ldr	r3, [r7, #24]
  400c2c:	fa02 f303 	lsl.w	r3, r2, r3
  400c30:	430b      	orrs	r3, r1
  400c32:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  400c34:	4a0f      	ldr	r2, [pc, #60]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c36:	68fb      	ldr	r3, [r7, #12]
  400c38:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400c3c:	6a3b      	ldr	r3, [r7, #32]
  400c3e:	1e5a      	subs	r2, r3, #1
  400c40:	623a      	str	r2, [r7, #32]
  400c42:	2b00      	cmp	r3, #0
  400c44:	d1eb      	bne.n	400c1e <SCB_EnableDCache+0x4a>
        } while(sets--);
  400c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c48:	1e5a      	subs	r2, r3, #1
  400c4a:	627a      	str	r2, [r7, #36]	; 0x24
  400c4c:	2b00      	cmp	r3, #0
  400c4e:	d1e4      	bne.n	400c1a <SCB_EnableDCache+0x46>
  400c50:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c54:	4a07      	ldr	r2, [pc, #28]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c56:	4b07      	ldr	r3, [pc, #28]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c58:	695b      	ldr	r3, [r3, #20]
  400c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400c5e:	6153      	str	r3, [r2, #20]
  400c60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c64:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  400c68:	bf00      	nop
  400c6a:	372c      	adds	r7, #44	; 0x2c
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr
  400c74:	e000ed00 	.word	0xe000ed00

00400c78 <sysclk_enable_peripheral_clock>:
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	b082      	sub	sp, #8
  400c7c:	af00      	add	r7, sp, #0
  400c7e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400c80:	6878      	ldr	r0, [r7, #4]
  400c82:	4b03      	ldr	r3, [pc, #12]	; (400c90 <sysclk_enable_peripheral_clock+0x18>)
  400c84:	4798      	blx	r3
}
  400c86:	bf00      	nop
  400c88:	3708      	adds	r7, #8
  400c8a:	46bd      	mov	sp, r7
  400c8c:	bd80      	pop	{r7, pc}
  400c8e:	bf00      	nop
  400c90:	004018e9 	.word	0x004018e9

00400c94 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400c98:	200a      	movs	r0, #10
  400c9a:	4b08      	ldr	r3, [pc, #32]	; (400cbc <ioport_init+0x28>)
  400c9c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400c9e:	200b      	movs	r0, #11
  400ca0:	4b06      	ldr	r3, [pc, #24]	; (400cbc <ioport_init+0x28>)
  400ca2:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400ca4:	200c      	movs	r0, #12
  400ca6:	4b05      	ldr	r3, [pc, #20]	; (400cbc <ioport_init+0x28>)
  400ca8:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400caa:	2010      	movs	r0, #16
  400cac:	4b03      	ldr	r3, [pc, #12]	; (400cbc <ioport_init+0x28>)
  400cae:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400cb0:	2011      	movs	r0, #17
  400cb2:	4b02      	ldr	r3, [pc, #8]	; (400cbc <ioport_init+0x28>)
  400cb4:	4798      	blx	r3
	arch_ioport_init();
}
  400cb6:	bf00      	nop
  400cb8:	bd80      	pop	{r7, pc}
  400cba:	bf00      	nop
  400cbc:	00400c79 	.word	0x00400c79

00400cc0 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400cc0:	b480      	push	{r7}
  400cc2:	b089      	sub	sp, #36	; 0x24
  400cc4:	af00      	add	r7, sp, #0
  400cc6:	6078      	str	r0, [r7, #4]
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	61fb      	str	r3, [r7, #28]
  400ccc:	69fb      	ldr	r3, [r7, #28]
  400cce:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400cd0:	69bb      	ldr	r3, [r7, #24]
  400cd2:	095a      	lsrs	r2, r3, #5
  400cd4:	69fb      	ldr	r3, [r7, #28]
  400cd6:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400cd8:	697b      	ldr	r3, [r7, #20]
  400cda:	f003 031f 	and.w	r3, r3, #31
  400cde:	2101      	movs	r1, #1
  400ce0:	fa01 f303 	lsl.w	r3, r1, r3
  400ce4:	613a      	str	r2, [r7, #16]
  400ce6:	60fb      	str	r3, [r7, #12]
  400ce8:	693b      	ldr	r3, [r7, #16]
  400cea:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400cec:	68ba      	ldr	r2, [r7, #8]
  400cee:	4b06      	ldr	r3, [pc, #24]	; (400d08 <ioport_disable_pin+0x48>)
  400cf0:	4413      	add	r3, r2
  400cf2:	025b      	lsls	r3, r3, #9
  400cf4:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400cf6:	68fb      	ldr	r3, [r7, #12]
  400cf8:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400cfa:	bf00      	nop
  400cfc:	3724      	adds	r7, #36	; 0x24
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	00200707 	.word	0x00200707

00400d0c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b08d      	sub	sp, #52	; 0x34
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
  400d14:	6039      	str	r1, [r7, #0]
  400d16:	687b      	ldr	r3, [r7, #4]
  400d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d1a:	683b      	ldr	r3, [r7, #0]
  400d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  400d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d20:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d24:	095a      	lsrs	r2, r3, #5
  400d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d28:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400d2a:	6a3b      	ldr	r3, [r7, #32]
  400d2c:	f003 031f 	and.w	r3, r3, #31
  400d30:	2101      	movs	r1, #1
  400d32:	fa01 f303 	lsl.w	r3, r1, r3
  400d36:	61fa      	str	r2, [r7, #28]
  400d38:	61bb      	str	r3, [r7, #24]
  400d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400d3c:	617b      	str	r3, [r7, #20]
  400d3e:	69fb      	ldr	r3, [r7, #28]
  400d40:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d42:	693a      	ldr	r2, [r7, #16]
  400d44:	4b37      	ldr	r3, [pc, #220]	; (400e24 <ioport_set_pin_mode+0x118>)
  400d46:	4413      	add	r3, r2
  400d48:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400d4a:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400d4c:	697b      	ldr	r3, [r7, #20]
  400d4e:	f003 0308 	and.w	r3, r3, #8
  400d52:	2b00      	cmp	r3, #0
  400d54:	d003      	beq.n	400d5e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400d56:	68fb      	ldr	r3, [r7, #12]
  400d58:	69ba      	ldr	r2, [r7, #24]
  400d5a:	665a      	str	r2, [r3, #100]	; 0x64
  400d5c:	e002      	b.n	400d64 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400d5e:	68fb      	ldr	r3, [r7, #12]
  400d60:	69ba      	ldr	r2, [r7, #24]
  400d62:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400d64:	697b      	ldr	r3, [r7, #20]
  400d66:	f003 0310 	and.w	r3, r3, #16
  400d6a:	2b00      	cmp	r3, #0
  400d6c:	d004      	beq.n	400d78 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400d6e:	68fb      	ldr	r3, [r7, #12]
  400d70:	69ba      	ldr	r2, [r7, #24]
  400d72:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400d76:	e003      	b.n	400d80 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400d78:	68fb      	ldr	r3, [r7, #12]
  400d7a:	69ba      	ldr	r2, [r7, #24]
  400d7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400d80:	697b      	ldr	r3, [r7, #20]
  400d82:	f003 0320 	and.w	r3, r3, #32
  400d86:	2b00      	cmp	r3, #0
  400d88:	d003      	beq.n	400d92 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400d8a:	68fb      	ldr	r3, [r7, #12]
  400d8c:	69ba      	ldr	r2, [r7, #24]
  400d8e:	651a      	str	r2, [r3, #80]	; 0x50
  400d90:	e002      	b.n	400d98 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	69ba      	ldr	r2, [r7, #24]
  400d96:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400d98:	697b      	ldr	r3, [r7, #20]
  400d9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400d9e:	2b00      	cmp	r3, #0
  400da0:	d003      	beq.n	400daa <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400da2:	68fb      	ldr	r3, [r7, #12]
  400da4:	69ba      	ldr	r2, [r7, #24]
  400da6:	621a      	str	r2, [r3, #32]
  400da8:	e002      	b.n	400db0 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	69ba      	ldr	r2, [r7, #24]
  400dae:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400db0:	697b      	ldr	r3, [r7, #20]
  400db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400db6:	2b00      	cmp	r3, #0
  400db8:	d004      	beq.n	400dc4 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400dba:	68fb      	ldr	r3, [r7, #12]
  400dbc:	69ba      	ldr	r2, [r7, #24]
  400dbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400dc2:	e003      	b.n	400dcc <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400dc4:	68fb      	ldr	r3, [r7, #12]
  400dc6:	69ba      	ldr	r2, [r7, #24]
  400dc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400dcc:	697b      	ldr	r3, [r7, #20]
  400dce:	f003 0301 	and.w	r3, r3, #1
  400dd2:	2b00      	cmp	r3, #0
  400dd4:	d006      	beq.n	400de4 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400dd6:	68fb      	ldr	r3, [r7, #12]
  400dd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dda:	69bb      	ldr	r3, [r7, #24]
  400ddc:	431a      	orrs	r2, r3
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	671a      	str	r2, [r3, #112]	; 0x70
  400de2:	e006      	b.n	400df2 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400de4:	68fb      	ldr	r3, [r7, #12]
  400de6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400de8:	69bb      	ldr	r3, [r7, #24]
  400dea:	43db      	mvns	r3, r3
  400dec:	401a      	ands	r2, r3
  400dee:	68fb      	ldr	r3, [r7, #12]
  400df0:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400df2:	697b      	ldr	r3, [r7, #20]
  400df4:	f003 0302 	and.w	r3, r3, #2
  400df8:	2b00      	cmp	r3, #0
  400dfa:	d006      	beq.n	400e0a <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400dfc:	68fb      	ldr	r3, [r7, #12]
  400dfe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e00:	69bb      	ldr	r3, [r7, #24]
  400e02:	431a      	orrs	r2, r3
  400e04:	68fb      	ldr	r3, [r7, #12]
  400e06:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400e08:	e006      	b.n	400e18 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e0a:	68fb      	ldr	r3, [r7, #12]
  400e0c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e0e:	69bb      	ldr	r3, [r7, #24]
  400e10:	43db      	mvns	r3, r3
  400e12:	401a      	ands	r2, r3
  400e14:	68fb      	ldr	r3, [r7, #12]
  400e16:	675a      	str	r2, [r3, #116]	; 0x74
  400e18:	bf00      	nop
  400e1a:	3734      	adds	r7, #52	; 0x34
  400e1c:	46bd      	mov	sp, r7
  400e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e22:	4770      	bx	lr
  400e24:	00200707 	.word	0x00200707

00400e28 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400e28:	b480      	push	{r7}
  400e2a:	b08d      	sub	sp, #52	; 0x34
  400e2c:	af00      	add	r7, sp, #0
  400e2e:	6078      	str	r0, [r7, #4]
  400e30:	460b      	mov	r3, r1
  400e32:	70fb      	strb	r3, [r7, #3]
  400e34:	687b      	ldr	r3, [r7, #4]
  400e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e38:	78fb      	ldrb	r3, [r7, #3]
  400e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e40:	627b      	str	r3, [r7, #36]	; 0x24
  400e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e44:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400e46:	6a3b      	ldr	r3, [r7, #32]
  400e48:	095b      	lsrs	r3, r3, #5
  400e4a:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e4c:	69fa      	ldr	r2, [r7, #28]
  400e4e:	4b17      	ldr	r3, [pc, #92]	; (400eac <ioport_set_pin_dir+0x84>)
  400e50:	4413      	add	r3, r2
  400e52:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400e54:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400e56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e5a:	2b01      	cmp	r3, #1
  400e5c:	d109      	bne.n	400e72 <ioport_set_pin_dir+0x4a>
  400e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e60:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400e62:	697b      	ldr	r3, [r7, #20]
  400e64:	f003 031f 	and.w	r3, r3, #31
  400e68:	2201      	movs	r2, #1
  400e6a:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e6c:	69bb      	ldr	r3, [r7, #24]
  400e6e:	611a      	str	r2, [r3, #16]
  400e70:	e00c      	b.n	400e8c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400e72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e76:	2b00      	cmp	r3, #0
  400e78:	d108      	bne.n	400e8c <ioport_set_pin_dir+0x64>
  400e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e7c:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400e7e:	693b      	ldr	r3, [r7, #16]
  400e80:	f003 031f 	and.w	r3, r3, #31
  400e84:	2201      	movs	r2, #1
  400e86:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e88:	69bb      	ldr	r3, [r7, #24]
  400e8a:	615a      	str	r2, [r3, #20]
  400e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e8e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400e90:	68fb      	ldr	r3, [r7, #12]
  400e92:	f003 031f 	and.w	r3, r3, #31
  400e96:	2201      	movs	r2, #1
  400e98:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e9a:	69bb      	ldr	r3, [r7, #24]
  400e9c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400ea0:	bf00      	nop
  400ea2:	3734      	adds	r7, #52	; 0x34
  400ea4:	46bd      	mov	sp, r7
  400ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eaa:	4770      	bx	lr
  400eac:	00200707 	.word	0x00200707

00400eb0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400eb0:	b480      	push	{r7}
  400eb2:	b08b      	sub	sp, #44	; 0x2c
  400eb4:	af00      	add	r7, sp, #0
  400eb6:	6078      	str	r0, [r7, #4]
  400eb8:	460b      	mov	r3, r1
  400eba:	70fb      	strb	r3, [r7, #3]
  400ebc:	687b      	ldr	r3, [r7, #4]
  400ebe:	627b      	str	r3, [r7, #36]	; 0x24
  400ec0:	78fb      	ldrb	r3, [r7, #3]
  400ec2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ec8:	61fb      	str	r3, [r7, #28]
  400eca:	69fb      	ldr	r3, [r7, #28]
  400ecc:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400ece:	69bb      	ldr	r3, [r7, #24]
  400ed0:	095b      	lsrs	r3, r3, #5
  400ed2:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ed4:	697a      	ldr	r2, [r7, #20]
  400ed6:	4b10      	ldr	r3, [pc, #64]	; (400f18 <ioport_set_pin_level+0x68>)
  400ed8:	4413      	add	r3, r2
  400eda:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400edc:	613b      	str	r3, [r7, #16]

	if (level) {
  400ede:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400ee2:	2b00      	cmp	r3, #0
  400ee4:	d009      	beq.n	400efa <ioport_set_pin_level+0x4a>
  400ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ee8:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400eea:	68fb      	ldr	r3, [r7, #12]
  400eec:	f003 031f 	and.w	r3, r3, #31
  400ef0:	2201      	movs	r2, #1
  400ef2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ef4:	693b      	ldr	r3, [r7, #16]
  400ef6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400ef8:	e008      	b.n	400f0c <ioport_set_pin_level+0x5c>
  400efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400efc:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400efe:	68bb      	ldr	r3, [r7, #8]
  400f00:	f003 031f 	and.w	r3, r3, #31
  400f04:	2201      	movs	r2, #1
  400f06:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f08:	693b      	ldr	r3, [r7, #16]
  400f0a:	635a      	str	r2, [r3, #52]	; 0x34
  400f0c:	bf00      	nop
  400f0e:	372c      	adds	r7, #44	; 0x2c
  400f10:	46bd      	mov	sp, r7
  400f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f16:	4770      	bx	lr
  400f18:	00200707 	.word	0x00200707

00400f1c <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400f1c:	b480      	push	{r7}
  400f1e:	b08d      	sub	sp, #52	; 0x34
  400f20:	af00      	add	r7, sp, #0
  400f22:	6078      	str	r0, [r7, #4]
  400f24:	460b      	mov	r3, r1
  400f26:	70fb      	strb	r3, [r7, #3]
  400f28:	687b      	ldr	r3, [r7, #4]
  400f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f2c:	78fb      	ldrb	r3, [r7, #3]
  400f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f34:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f38:	095a      	lsrs	r2, r3, #5
  400f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f3c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f3e:	6a3b      	ldr	r3, [r7, #32]
  400f40:	f003 031f 	and.w	r3, r3, #31
  400f44:	2101      	movs	r1, #1
  400f46:	fa01 f303 	lsl.w	r3, r1, r3
  400f4a:	61fa      	str	r2, [r7, #28]
  400f4c:	61bb      	str	r3, [r7, #24]
  400f4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f52:	75fb      	strb	r3, [r7, #23]
  400f54:	69fb      	ldr	r3, [r7, #28]
  400f56:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f58:	693a      	ldr	r2, [r7, #16]
  400f5a:	4b23      	ldr	r3, [pc, #140]	; (400fe8 <ioport_set_pin_sense_mode+0xcc>)
  400f5c:	4413      	add	r3, r2
  400f5e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f60:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400f62:	7dfb      	ldrb	r3, [r7, #23]
  400f64:	3b01      	subs	r3, #1
  400f66:	2b03      	cmp	r3, #3
  400f68:	d82e      	bhi.n	400fc8 <ioport_set_pin_sense_mode+0xac>
  400f6a:	a201      	add	r2, pc, #4	; (adr r2, 400f70 <ioport_set_pin_sense_mode+0x54>)
  400f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f70:	00400fa5 	.word	0x00400fa5
  400f74:	00400fb7 	.word	0x00400fb7
  400f78:	00400f81 	.word	0x00400f81
  400f7c:	00400f93 	.word	0x00400f93
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400f80:	68fb      	ldr	r3, [r7, #12]
  400f82:	69ba      	ldr	r2, [r7, #24]
  400f84:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400f88:	68fb      	ldr	r3, [r7, #12]
  400f8a:	69ba      	ldr	r2, [r7, #24]
  400f8c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400f90:	e01f      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400f92:	68fb      	ldr	r3, [r7, #12]
  400f94:	69ba      	ldr	r2, [r7, #24]
  400f96:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400f9a:	68fb      	ldr	r3, [r7, #12]
  400f9c:	69ba      	ldr	r2, [r7, #24]
  400f9e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fa2:	e016      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400fa4:	68fb      	ldr	r3, [r7, #12]
  400fa6:	69ba      	ldr	r2, [r7, #24]
  400fa8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400fac:	68fb      	ldr	r3, [r7, #12]
  400fae:	69ba      	ldr	r2, [r7, #24]
  400fb0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400fb4:	e00d      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400fb6:	68fb      	ldr	r3, [r7, #12]
  400fb8:	69ba      	ldr	r2, [r7, #24]
  400fba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	69ba      	ldr	r2, [r7, #24]
  400fc2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fc6:	e004      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400fc8:	68fb      	ldr	r3, [r7, #12]
  400fca:	69ba      	ldr	r2, [r7, #24]
  400fcc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400fd0:	e003      	b.n	400fda <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400fd2:	68fb      	ldr	r3, [r7, #12]
  400fd4:	69ba      	ldr	r2, [r7, #24]
  400fd6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400fda:	bf00      	nop
  400fdc:	3734      	adds	r7, #52	; 0x34
  400fde:	46bd      	mov	sp, r7
  400fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe4:	4770      	bx	lr
  400fe6:	bf00      	nop
  400fe8:	00200707 	.word	0x00200707

00400fec <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400fec:	b480      	push	{r7}
  400fee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  400ff0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ff4:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ff8:	4a0c      	ldr	r2, [pc, #48]	; (40102c <tcm_disable+0x40>)
  400ffa:	4b0c      	ldr	r3, [pc, #48]	; (40102c <tcm_disable+0x40>)
  400ffc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401000:	f023 0301 	bic.w	r3, r3, #1
  401004:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401008:	4a08      	ldr	r2, [pc, #32]	; (40102c <tcm_disable+0x40>)
  40100a:	4b08      	ldr	r3, [pc, #32]	; (40102c <tcm_disable+0x40>)
  40100c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401010:	f023 0301 	bic.w	r3, r3, #1
  401014:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401018:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40101c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401020:	bf00      	nop
  401022:	46bd      	mov	sp, r7
  401024:	f85d 7b04 	ldr.w	r7, [sp], #4
  401028:	4770      	bx	lr
  40102a:	bf00      	nop
  40102c:	e000ed00 	.word	0xe000ed00

00401030 <board_init>:
#endif

void board_init(void)
{
  401030:	b580      	push	{r7, lr}
  401032:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401034:	4b25      	ldr	r3, [pc, #148]	; (4010cc <board_init+0x9c>)
  401036:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40103a:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  40103c:	4b24      	ldr	r3, [pc, #144]	; (4010d0 <board_init+0xa0>)
  40103e:	4798      	blx	r3
	SCB_EnableDCache();
  401040:	4b24      	ldr	r3, [pc, #144]	; (4010d4 <board_init+0xa4>)
  401042:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401044:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <board_init+0xa8>)
  401046:	4a25      	ldr	r2, [pc, #148]	; (4010dc <board_init+0xac>)
  401048:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40104a:	4b23      	ldr	r3, [pc, #140]	; (4010d8 <board_init+0xa8>)
  40104c:	4a24      	ldr	r2, [pc, #144]	; (4010e0 <board_init+0xb0>)
  40104e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401050:	4b24      	ldr	r3, [pc, #144]	; (4010e4 <board_init+0xb4>)
  401052:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401054:	4b24      	ldr	r3, [pc, #144]	; (4010e8 <board_init+0xb8>)
  401056:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401058:	2101      	movs	r1, #1
  40105a:	2048      	movs	r0, #72	; 0x48
  40105c:	4b23      	ldr	r3, [pc, #140]	; (4010ec <board_init+0xbc>)
  40105e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401060:	2101      	movs	r1, #1
  401062:	2048      	movs	r0, #72	; 0x48
  401064:	4b22      	ldr	r3, [pc, #136]	; (4010f0 <board_init+0xc0>)
  401066:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401068:	2100      	movs	r1, #0
  40106a:	200b      	movs	r0, #11
  40106c:	4b1f      	ldr	r3, [pc, #124]	; (4010ec <board_init+0xbc>)
  40106e:	4798      	blx	r3
  401070:	2188      	movs	r1, #136	; 0x88
  401072:	200b      	movs	r0, #11
  401074:	4b1f      	ldr	r3, [pc, #124]	; (4010f4 <board_init+0xc4>)
  401076:	4798      	blx	r3
  401078:	2102      	movs	r1, #2
  40107a:	200b      	movs	r0, #11
  40107c:	4b1e      	ldr	r3, [pc, #120]	; (4010f8 <board_init+0xc8>)
  40107e:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  401080:	2100      	movs	r1, #0
  401082:	2015      	movs	r0, #21
  401084:	4b1b      	ldr	r3, [pc, #108]	; (4010f4 <board_init+0xc4>)
  401086:	4798      	blx	r3
  401088:	2015      	movs	r0, #21
  40108a:	4b1c      	ldr	r3, [pc, #112]	; (4010fc <board_init+0xcc>)
  40108c:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40108e:	4a1c      	ldr	r2, [pc, #112]	; (401100 <board_init+0xd0>)
  401090:	4b1b      	ldr	r3, [pc, #108]	; (401100 <board_init+0xd0>)
  401092:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401096:	f043 0310 	orr.w	r3, r3, #16
  40109a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40109e:	2103      	movs	r1, #3
  4010a0:	2024      	movs	r0, #36	; 0x24
  4010a2:	4b14      	ldr	r3, [pc, #80]	; (4010f4 <board_init+0xc4>)
  4010a4:	4798      	blx	r3
  4010a6:	2024      	movs	r0, #36	; 0x24
  4010a8:	4b14      	ldr	r3, [pc, #80]	; (4010fc <board_init+0xcc>)
  4010aa:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  4010ac:	2100      	movs	r1, #0
  4010ae:	2003      	movs	r0, #3
  4010b0:	4b10      	ldr	r3, [pc, #64]	; (4010f4 <board_init+0xc4>)
  4010b2:	4798      	blx	r3
  4010b4:	2003      	movs	r0, #3
  4010b6:	4b11      	ldr	r3, [pc, #68]	; (4010fc <board_init+0xcc>)
  4010b8:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  4010ba:	2100      	movs	r1, #0
  4010bc:	2004      	movs	r0, #4
  4010be:	4b0d      	ldr	r3, [pc, #52]	; (4010f4 <board_init+0xc4>)
  4010c0:	4798      	blx	r3
  4010c2:	2004      	movs	r0, #4
  4010c4:	4b0d      	ldr	r3, [pc, #52]	; (4010fc <board_init+0xcc>)
  4010c6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4010c8:	bf00      	nop
  4010ca:	bd80      	pop	{r7, pc}
  4010cc:	400e1850 	.word	0x400e1850
  4010d0:	00400b9d 	.word	0x00400b9d
  4010d4:	00400bd5 	.word	0x00400bd5
  4010d8:	400e0c00 	.word	0x400e0c00
  4010dc:	5a00080c 	.word	0x5a00080c
  4010e0:	5a00070c 	.word	0x5a00070c
  4010e4:	00400fed 	.word	0x00400fed
  4010e8:	00400c95 	.word	0x00400c95
  4010ec:	00400e29 	.word	0x00400e29
  4010f0:	00400eb1 	.word	0x00400eb1
  4010f4:	00400d0d 	.word	0x00400d0d
  4010f8:	00400f1d 	.word	0x00400f1d
  4010fc:	00400cc1 	.word	0x00400cc1
  401100:	40088000 	.word	0x40088000

00401104 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401104:	b480      	push	{r7}
  401106:	b085      	sub	sp, #20
  401108:	af00      	add	r7, sp, #0
  40110a:	60f8      	str	r0, [r7, #12]
  40110c:	60b9      	str	r1, [r7, #8]
  40110e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	2b00      	cmp	r3, #0
  401114:	d003      	beq.n	40111e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	68ba      	ldr	r2, [r7, #8]
  40111a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  40111c:	e002      	b.n	401124 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	68ba      	ldr	r2, [r7, #8]
  401122:	661a      	str	r2, [r3, #96]	; 0x60
}
  401124:	bf00      	nop
  401126:	3714      	adds	r7, #20
  401128:	46bd      	mov	sp, r7
  40112a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40112e:	4770      	bx	lr

00401130 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401130:	b480      	push	{r7}
  401132:	b083      	sub	sp, #12
  401134:	af00      	add	r7, sp, #0
  401136:	6078      	str	r0, [r7, #4]
  401138:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40113a:	687b      	ldr	r3, [r7, #4]
  40113c:	683a      	ldr	r2, [r7, #0]
  40113e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401140:	bf00      	nop
  401142:	370c      	adds	r7, #12
  401144:	46bd      	mov	sp, r7
  401146:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114a:	4770      	bx	lr

0040114c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
  401154:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401156:	687b      	ldr	r3, [r7, #4]
  401158:	683a      	ldr	r2, [r7, #0]
  40115a:	635a      	str	r2, [r3, #52]	; 0x34
}
  40115c:	bf00      	nop
  40115e:	370c      	adds	r7, #12
  401160:	46bd      	mov	sp, r7
  401162:	f85d 7b04 	ldr.w	r7, [sp], #4
  401166:	4770      	bx	lr

00401168 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401168:	b480      	push	{r7}
  40116a:	b087      	sub	sp, #28
  40116c:	af00      	add	r7, sp, #0
  40116e:	60f8      	str	r0, [r7, #12]
  401170:	60b9      	str	r1, [r7, #8]
  401172:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401174:	68fb      	ldr	r3, [r7, #12]
  401176:	687a      	ldr	r2, [r7, #4]
  401178:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40117a:	68bb      	ldr	r3, [r7, #8]
  40117c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401180:	d04a      	beq.n	401218 <pio_set_peripheral+0xb0>
  401182:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401186:	d808      	bhi.n	40119a <pio_set_peripheral+0x32>
  401188:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40118c:	d016      	beq.n	4011bc <pio_set_peripheral+0x54>
  40118e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401192:	d02c      	beq.n	4011ee <pio_set_peripheral+0x86>
  401194:	2b00      	cmp	r3, #0
  401196:	d069      	beq.n	40126c <pio_set_peripheral+0x104>
  401198:	e064      	b.n	401264 <pio_set_peripheral+0xfc>
  40119a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40119e:	d065      	beq.n	40126c <pio_set_peripheral+0x104>
  4011a0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011a4:	d803      	bhi.n	4011ae <pio_set_peripheral+0x46>
  4011a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4011aa:	d04a      	beq.n	401242 <pio_set_peripheral+0xda>
  4011ac:	e05a      	b.n	401264 <pio_set_peripheral+0xfc>
  4011ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011b2:	d05b      	beq.n	40126c <pio_set_peripheral+0x104>
  4011b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011b8:	d058      	beq.n	40126c <pio_set_peripheral+0x104>
  4011ba:	e053      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011bc:	68fb      	ldr	r3, [r7, #12]
  4011be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011c0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011c2:	68fb      	ldr	r3, [r7, #12]
  4011c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4011c6:	687b      	ldr	r3, [r7, #4]
  4011c8:	43d9      	mvns	r1, r3
  4011ca:	697b      	ldr	r3, [r7, #20]
  4011cc:	400b      	ands	r3, r1
  4011ce:	401a      	ands	r2, r3
  4011d0:	68fb      	ldr	r3, [r7, #12]
  4011d2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011d4:	68fb      	ldr	r3, [r7, #12]
  4011d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4011d8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011da:	68fb      	ldr	r3, [r7, #12]
  4011dc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4011de:	687b      	ldr	r3, [r7, #4]
  4011e0:	43d9      	mvns	r1, r3
  4011e2:	697b      	ldr	r3, [r7, #20]
  4011e4:	400b      	ands	r3, r1
  4011e6:	401a      	ands	r2, r3
  4011e8:	68fb      	ldr	r3, [r7, #12]
  4011ea:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4011ec:	e03a      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011ee:	68fb      	ldr	r3, [r7, #12]
  4011f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011f4:	687a      	ldr	r2, [r7, #4]
  4011f6:	697b      	ldr	r3, [r7, #20]
  4011f8:	431a      	orrs	r2, r3
  4011fa:	68fb      	ldr	r3, [r7, #12]
  4011fc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011fe:	68fb      	ldr	r3, [r7, #12]
  401200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401202:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401204:	68fb      	ldr	r3, [r7, #12]
  401206:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401208:	687b      	ldr	r3, [r7, #4]
  40120a:	43d9      	mvns	r1, r3
  40120c:	697b      	ldr	r3, [r7, #20]
  40120e:	400b      	ands	r3, r1
  401210:	401a      	ands	r2, r3
  401212:	68fb      	ldr	r3, [r7, #12]
  401214:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401216:	e025      	b.n	401264 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401218:	68fb      	ldr	r3, [r7, #12]
  40121a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40121c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40121e:	68fb      	ldr	r3, [r7, #12]
  401220:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401222:	687b      	ldr	r3, [r7, #4]
  401224:	43d9      	mvns	r1, r3
  401226:	697b      	ldr	r3, [r7, #20]
  401228:	400b      	ands	r3, r1
  40122a:	401a      	ands	r2, r3
  40122c:	68fb      	ldr	r3, [r7, #12]
  40122e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401230:	68fb      	ldr	r3, [r7, #12]
  401232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401234:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401236:	687a      	ldr	r2, [r7, #4]
  401238:	697b      	ldr	r3, [r7, #20]
  40123a:	431a      	orrs	r2, r3
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401240:	e010      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401242:	68fb      	ldr	r3, [r7, #12]
  401244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401246:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401248:	687a      	ldr	r2, [r7, #4]
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	431a      	orrs	r2, r3
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401252:	68fb      	ldr	r3, [r7, #12]
  401254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401256:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401258:	687a      	ldr	r2, [r7, #4]
  40125a:	697b      	ldr	r3, [r7, #20]
  40125c:	431a      	orrs	r2, r3
  40125e:	68fb      	ldr	r3, [r7, #12]
  401260:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401262:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401264:	68fb      	ldr	r3, [r7, #12]
  401266:	687a      	ldr	r2, [r7, #4]
  401268:	605a      	str	r2, [r3, #4]
  40126a:	e000      	b.n	40126e <pio_set_peripheral+0x106>
		return;
  40126c:	bf00      	nop
}
  40126e:	371c      	adds	r7, #28
  401270:	46bd      	mov	sp, r7
  401272:	f85d 7b04 	ldr.w	r7, [sp], #4
  401276:	4770      	bx	lr

00401278 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401278:	b580      	push	{r7, lr}
  40127a:	b084      	sub	sp, #16
  40127c:	af00      	add	r7, sp, #0
  40127e:	60f8      	str	r0, [r7, #12]
  401280:	60b9      	str	r1, [r7, #8]
  401282:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401284:	68b9      	ldr	r1, [r7, #8]
  401286:	68f8      	ldr	r0, [r7, #12]
  401288:	4b19      	ldr	r3, [pc, #100]	; (4012f0 <pio_set_input+0x78>)
  40128a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40128c:	687b      	ldr	r3, [r7, #4]
  40128e:	f003 0301 	and.w	r3, r3, #1
  401292:	461a      	mov	r2, r3
  401294:	68b9      	ldr	r1, [r7, #8]
  401296:	68f8      	ldr	r0, [r7, #12]
  401298:	4b16      	ldr	r3, [pc, #88]	; (4012f4 <pio_set_input+0x7c>)
  40129a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40129c:	687b      	ldr	r3, [r7, #4]
  40129e:	f003 030a 	and.w	r3, r3, #10
  4012a2:	2b00      	cmp	r3, #0
  4012a4:	d003      	beq.n	4012ae <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4012a6:	68fb      	ldr	r3, [r7, #12]
  4012a8:	68ba      	ldr	r2, [r7, #8]
  4012aa:	621a      	str	r2, [r3, #32]
  4012ac:	e002      	b.n	4012b4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4012ae:	68fb      	ldr	r3, [r7, #12]
  4012b0:	68ba      	ldr	r2, [r7, #8]
  4012b2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4012b4:	687b      	ldr	r3, [r7, #4]
  4012b6:	f003 0302 	and.w	r3, r3, #2
  4012ba:	2b00      	cmp	r3, #0
  4012bc:	d004      	beq.n	4012c8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4012be:	68fb      	ldr	r3, [r7, #12]
  4012c0:	68ba      	ldr	r2, [r7, #8]
  4012c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4012c6:	e008      	b.n	4012da <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	f003 0308 	and.w	r3, r3, #8
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	d003      	beq.n	4012da <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4012d2:	68fb      	ldr	r3, [r7, #12]
  4012d4:	68ba      	ldr	r2, [r7, #8]
  4012d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4012da:	68fb      	ldr	r3, [r7, #12]
  4012dc:	68ba      	ldr	r2, [r7, #8]
  4012de:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4012e0:	68fb      	ldr	r3, [r7, #12]
  4012e2:	68ba      	ldr	r2, [r7, #8]
  4012e4:	601a      	str	r2, [r3, #0]
}
  4012e6:	bf00      	nop
  4012e8:	3710      	adds	r7, #16
  4012ea:	46bd      	mov	sp, r7
  4012ec:	bd80      	pop	{r7, pc}
  4012ee:	bf00      	nop
  4012f0:	0040140d 	.word	0x0040140d
  4012f4:	00401105 	.word	0x00401105

004012f8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4012f8:	b580      	push	{r7, lr}
  4012fa:	b084      	sub	sp, #16
  4012fc:	af00      	add	r7, sp, #0
  4012fe:	60f8      	str	r0, [r7, #12]
  401300:	60b9      	str	r1, [r7, #8]
  401302:	607a      	str	r2, [r7, #4]
  401304:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401306:	68b9      	ldr	r1, [r7, #8]
  401308:	68f8      	ldr	r0, [r7, #12]
  40130a:	4b12      	ldr	r3, [pc, #72]	; (401354 <pio_set_output+0x5c>)
  40130c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40130e:	69ba      	ldr	r2, [r7, #24]
  401310:	68b9      	ldr	r1, [r7, #8]
  401312:	68f8      	ldr	r0, [r7, #12]
  401314:	4b10      	ldr	r3, [pc, #64]	; (401358 <pio_set_output+0x60>)
  401316:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401318:	683b      	ldr	r3, [r7, #0]
  40131a:	2b00      	cmp	r3, #0
  40131c:	d003      	beq.n	401326 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40131e:	68fb      	ldr	r3, [r7, #12]
  401320:	68ba      	ldr	r2, [r7, #8]
  401322:	651a      	str	r2, [r3, #80]	; 0x50
  401324:	e002      	b.n	40132c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401326:	68fb      	ldr	r3, [r7, #12]
  401328:	68ba      	ldr	r2, [r7, #8]
  40132a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40132c:	687b      	ldr	r3, [r7, #4]
  40132e:	2b00      	cmp	r3, #0
  401330:	d003      	beq.n	40133a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401332:	68fb      	ldr	r3, [r7, #12]
  401334:	68ba      	ldr	r2, [r7, #8]
  401336:	631a      	str	r2, [r3, #48]	; 0x30
  401338:	e002      	b.n	401340 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40133a:	68fb      	ldr	r3, [r7, #12]
  40133c:	68ba      	ldr	r2, [r7, #8]
  40133e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401340:	68fb      	ldr	r3, [r7, #12]
  401342:	68ba      	ldr	r2, [r7, #8]
  401344:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401346:	68fb      	ldr	r3, [r7, #12]
  401348:	68ba      	ldr	r2, [r7, #8]
  40134a:	601a      	str	r2, [r3, #0]
}
  40134c:	bf00      	nop
  40134e:	3710      	adds	r7, #16
  401350:	46bd      	mov	sp, r7
  401352:	bd80      	pop	{r7, pc}
  401354:	0040140d 	.word	0x0040140d
  401358:	00401105 	.word	0x00401105

0040135c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  40135c:	b480      	push	{r7}
  40135e:	b083      	sub	sp, #12
  401360:	af00      	add	r7, sp, #0
  401362:	6078      	str	r0, [r7, #4]
  401364:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401366:	687b      	ldr	r3, [r7, #4]
  401368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40136a:	683b      	ldr	r3, [r7, #0]
  40136c:	4013      	ands	r3, r2
  40136e:	2b00      	cmp	r3, #0
  401370:	d101      	bne.n	401376 <pio_get_output_data_status+0x1a>
		return 0;
  401372:	2300      	movs	r3, #0
  401374:	e000      	b.n	401378 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  401376:	2301      	movs	r3, #1
	}
}
  401378:	4618      	mov	r0, r3
  40137a:	370c      	adds	r7, #12
  40137c:	46bd      	mov	sp, r7
  40137e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401382:	4770      	bx	lr

00401384 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401384:	b480      	push	{r7}
  401386:	b085      	sub	sp, #20
  401388:	af00      	add	r7, sp, #0
  40138a:	60f8      	str	r0, [r7, #12]
  40138c:	60b9      	str	r1, [r7, #8]
  40138e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401390:	687b      	ldr	r3, [r7, #4]
  401392:	f003 0310 	and.w	r3, r3, #16
  401396:	2b00      	cmp	r3, #0
  401398:	d020      	beq.n	4013dc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40139a:	68fb      	ldr	r3, [r7, #12]
  40139c:	68ba      	ldr	r2, [r7, #8]
  40139e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4013a2:	687b      	ldr	r3, [r7, #4]
  4013a4:	f003 0320 	and.w	r3, r3, #32
  4013a8:	2b00      	cmp	r3, #0
  4013aa:	d004      	beq.n	4013b6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4013ac:	68fb      	ldr	r3, [r7, #12]
  4013ae:	68ba      	ldr	r2, [r7, #8]
  4013b0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4013b4:	e003      	b.n	4013be <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4013b6:	68fb      	ldr	r3, [r7, #12]
  4013b8:	68ba      	ldr	r2, [r7, #8]
  4013ba:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4013be:	687b      	ldr	r3, [r7, #4]
  4013c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4013c4:	2b00      	cmp	r3, #0
  4013c6:	d004      	beq.n	4013d2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4013c8:	68fb      	ldr	r3, [r7, #12]
  4013ca:	68ba      	ldr	r2, [r7, #8]
  4013cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4013d0:	e008      	b.n	4013e4 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4013d2:	68fb      	ldr	r3, [r7, #12]
  4013d4:	68ba      	ldr	r2, [r7, #8]
  4013d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4013da:	e003      	b.n	4013e4 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4013dc:	68fb      	ldr	r3, [r7, #12]
  4013de:	68ba      	ldr	r2, [r7, #8]
  4013e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4013e4:	bf00      	nop
  4013e6:	3714      	adds	r7, #20
  4013e8:	46bd      	mov	sp, r7
  4013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ee:	4770      	bx	lr

004013f0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4013f0:	b480      	push	{r7}
  4013f2:	b083      	sub	sp, #12
  4013f4:	af00      	add	r7, sp, #0
  4013f6:	6078      	str	r0, [r7, #4]
  4013f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4013fa:	687b      	ldr	r3, [r7, #4]
  4013fc:	683a      	ldr	r2, [r7, #0]
  4013fe:	641a      	str	r2, [r3, #64]	; 0x40
}
  401400:	bf00      	nop
  401402:	370c      	adds	r7, #12
  401404:	46bd      	mov	sp, r7
  401406:	f85d 7b04 	ldr.w	r7, [sp], #4
  40140a:	4770      	bx	lr

0040140c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40140c:	b480      	push	{r7}
  40140e:	b083      	sub	sp, #12
  401410:	af00      	add	r7, sp, #0
  401412:	6078      	str	r0, [r7, #4]
  401414:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401416:	687b      	ldr	r3, [r7, #4]
  401418:	683a      	ldr	r2, [r7, #0]
  40141a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40141c:	bf00      	nop
  40141e:	370c      	adds	r7, #12
  401420:	46bd      	mov	sp, r7
  401422:	f85d 7b04 	ldr.w	r7, [sp], #4
  401426:	4770      	bx	lr

00401428 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401428:	b480      	push	{r7}
  40142a:	b083      	sub	sp, #12
  40142c:	af00      	add	r7, sp, #0
  40142e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401430:	687b      	ldr	r3, [r7, #4]
  401432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401434:	4618      	mov	r0, r3
  401436:	370c      	adds	r7, #12
  401438:	46bd      	mov	sp, r7
  40143a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40143e:	4770      	bx	lr

00401440 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401440:	b480      	push	{r7}
  401442:	b083      	sub	sp, #12
  401444:	af00      	add	r7, sp, #0
  401446:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401448:	687b      	ldr	r3, [r7, #4]
  40144a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40144c:	4618      	mov	r0, r3
  40144e:	370c      	adds	r7, #12
  401450:	46bd      	mov	sp, r7
  401452:	f85d 7b04 	ldr.w	r7, [sp], #4
  401456:	4770      	bx	lr

00401458 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401458:	b580      	push	{r7, lr}
  40145a:	b084      	sub	sp, #16
  40145c:	af00      	add	r7, sp, #0
  40145e:	6078      	str	r0, [r7, #4]
  401460:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401462:	6878      	ldr	r0, [r7, #4]
  401464:	4b26      	ldr	r3, [pc, #152]	; (401500 <pio_handler_process+0xa8>)
  401466:	4798      	blx	r3
  401468:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40146a:	6878      	ldr	r0, [r7, #4]
  40146c:	4b25      	ldr	r3, [pc, #148]	; (401504 <pio_handler_process+0xac>)
  40146e:	4798      	blx	r3
  401470:	4602      	mov	r2, r0
  401472:	68fb      	ldr	r3, [r7, #12]
  401474:	4013      	ands	r3, r2
  401476:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401478:	68fb      	ldr	r3, [r7, #12]
  40147a:	2b00      	cmp	r3, #0
  40147c:	d03c      	beq.n	4014f8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40147e:	2300      	movs	r3, #0
  401480:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401482:	e034      	b.n	4014ee <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401484:	4a20      	ldr	r2, [pc, #128]	; (401508 <pio_handler_process+0xb0>)
  401486:	68bb      	ldr	r3, [r7, #8]
  401488:	011b      	lsls	r3, r3, #4
  40148a:	4413      	add	r3, r2
  40148c:	681a      	ldr	r2, [r3, #0]
  40148e:	683b      	ldr	r3, [r7, #0]
  401490:	429a      	cmp	r2, r3
  401492:	d126      	bne.n	4014e2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401494:	4a1c      	ldr	r2, [pc, #112]	; (401508 <pio_handler_process+0xb0>)
  401496:	68bb      	ldr	r3, [r7, #8]
  401498:	011b      	lsls	r3, r3, #4
  40149a:	4413      	add	r3, r2
  40149c:	3304      	adds	r3, #4
  40149e:	681a      	ldr	r2, [r3, #0]
  4014a0:	68fb      	ldr	r3, [r7, #12]
  4014a2:	4013      	ands	r3, r2
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d01c      	beq.n	4014e2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4014a8:	4a17      	ldr	r2, [pc, #92]	; (401508 <pio_handler_process+0xb0>)
  4014aa:	68bb      	ldr	r3, [r7, #8]
  4014ac:	011b      	lsls	r3, r3, #4
  4014ae:	4413      	add	r3, r2
  4014b0:	330c      	adds	r3, #12
  4014b2:	681b      	ldr	r3, [r3, #0]
  4014b4:	4914      	ldr	r1, [pc, #80]	; (401508 <pio_handler_process+0xb0>)
  4014b6:	68ba      	ldr	r2, [r7, #8]
  4014b8:	0112      	lsls	r2, r2, #4
  4014ba:	440a      	add	r2, r1
  4014bc:	6810      	ldr	r0, [r2, #0]
  4014be:	4912      	ldr	r1, [pc, #72]	; (401508 <pio_handler_process+0xb0>)
  4014c0:	68ba      	ldr	r2, [r7, #8]
  4014c2:	0112      	lsls	r2, r2, #4
  4014c4:	440a      	add	r2, r1
  4014c6:	3204      	adds	r2, #4
  4014c8:	6812      	ldr	r2, [r2, #0]
  4014ca:	4611      	mov	r1, r2
  4014cc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014ce:	4a0e      	ldr	r2, [pc, #56]	; (401508 <pio_handler_process+0xb0>)
  4014d0:	68bb      	ldr	r3, [r7, #8]
  4014d2:	011b      	lsls	r3, r3, #4
  4014d4:	4413      	add	r3, r2
  4014d6:	3304      	adds	r3, #4
  4014d8:	681b      	ldr	r3, [r3, #0]
  4014da:	43db      	mvns	r3, r3
  4014dc:	68fa      	ldr	r2, [r7, #12]
  4014de:	4013      	ands	r3, r2
  4014e0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4014e2:	68bb      	ldr	r3, [r7, #8]
  4014e4:	3301      	adds	r3, #1
  4014e6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014e8:	68bb      	ldr	r3, [r7, #8]
  4014ea:	2b06      	cmp	r3, #6
  4014ec:	d803      	bhi.n	4014f6 <pio_handler_process+0x9e>
		while (status != 0) {
  4014ee:	68fb      	ldr	r3, [r7, #12]
  4014f0:	2b00      	cmp	r3, #0
  4014f2:	d1c7      	bne.n	401484 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014f4:	e000      	b.n	4014f8 <pio_handler_process+0xa0>
				break;
  4014f6:	bf00      	nop
}
  4014f8:	bf00      	nop
  4014fa:	3710      	adds	r7, #16
  4014fc:	46bd      	mov	sp, r7
  4014fe:	bd80      	pop	{r7, pc}
  401500:	00401429 	.word	0x00401429
  401504:	00401441 	.word	0x00401441
  401508:	204009d8 	.word	0x204009d8

0040150c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40150c:	b580      	push	{r7, lr}
  40150e:	b086      	sub	sp, #24
  401510:	af00      	add	r7, sp, #0
  401512:	60f8      	str	r0, [r7, #12]
  401514:	60b9      	str	r1, [r7, #8]
  401516:	607a      	str	r2, [r7, #4]
  401518:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40151a:	4b21      	ldr	r3, [pc, #132]	; (4015a0 <pio_handler_set+0x94>)
  40151c:	681b      	ldr	r3, [r3, #0]
  40151e:	2b06      	cmp	r3, #6
  401520:	d901      	bls.n	401526 <pio_handler_set+0x1a>
		return 1;
  401522:	2301      	movs	r3, #1
  401524:	e038      	b.n	401598 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401526:	2300      	movs	r3, #0
  401528:	75fb      	strb	r3, [r7, #23]
  40152a:	e011      	b.n	401550 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40152c:	7dfb      	ldrb	r3, [r7, #23]
  40152e:	011b      	lsls	r3, r3, #4
  401530:	4a1c      	ldr	r2, [pc, #112]	; (4015a4 <pio_handler_set+0x98>)
  401532:	4413      	add	r3, r2
  401534:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401536:	693b      	ldr	r3, [r7, #16]
  401538:	681a      	ldr	r2, [r3, #0]
  40153a:	68bb      	ldr	r3, [r7, #8]
  40153c:	429a      	cmp	r2, r3
  40153e:	d104      	bne.n	40154a <pio_handler_set+0x3e>
  401540:	693b      	ldr	r3, [r7, #16]
  401542:	685a      	ldr	r2, [r3, #4]
  401544:	687b      	ldr	r3, [r7, #4]
  401546:	429a      	cmp	r2, r3
  401548:	d008      	beq.n	40155c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40154a:	7dfb      	ldrb	r3, [r7, #23]
  40154c:	3301      	adds	r3, #1
  40154e:	75fb      	strb	r3, [r7, #23]
  401550:	7dfa      	ldrb	r2, [r7, #23]
  401552:	4b13      	ldr	r3, [pc, #76]	; (4015a0 <pio_handler_set+0x94>)
  401554:	681b      	ldr	r3, [r3, #0]
  401556:	429a      	cmp	r2, r3
  401558:	d9e8      	bls.n	40152c <pio_handler_set+0x20>
  40155a:	e000      	b.n	40155e <pio_handler_set+0x52>
			break;
  40155c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40155e:	693b      	ldr	r3, [r7, #16]
  401560:	68ba      	ldr	r2, [r7, #8]
  401562:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401564:	693b      	ldr	r3, [r7, #16]
  401566:	687a      	ldr	r2, [r7, #4]
  401568:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40156a:	693b      	ldr	r3, [r7, #16]
  40156c:	683a      	ldr	r2, [r7, #0]
  40156e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401570:	693b      	ldr	r3, [r7, #16]
  401572:	6a3a      	ldr	r2, [r7, #32]
  401574:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401576:	7dfa      	ldrb	r2, [r7, #23]
  401578:	4b09      	ldr	r3, [pc, #36]	; (4015a0 <pio_handler_set+0x94>)
  40157a:	681b      	ldr	r3, [r3, #0]
  40157c:	3301      	adds	r3, #1
  40157e:	429a      	cmp	r2, r3
  401580:	d104      	bne.n	40158c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  401582:	4b07      	ldr	r3, [pc, #28]	; (4015a0 <pio_handler_set+0x94>)
  401584:	681b      	ldr	r3, [r3, #0]
  401586:	3301      	adds	r3, #1
  401588:	4a05      	ldr	r2, [pc, #20]	; (4015a0 <pio_handler_set+0x94>)
  40158a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40158c:	683a      	ldr	r2, [r7, #0]
  40158e:	6879      	ldr	r1, [r7, #4]
  401590:	68f8      	ldr	r0, [r7, #12]
  401592:	4b05      	ldr	r3, [pc, #20]	; (4015a8 <pio_handler_set+0x9c>)
  401594:	4798      	blx	r3

	return 0;
  401596:	2300      	movs	r3, #0
}
  401598:	4618      	mov	r0, r3
  40159a:	3718      	adds	r7, #24
  40159c:	46bd      	mov	sp, r7
  40159e:	bd80      	pop	{r7, pc}
  4015a0:	20400a48 	.word	0x20400a48
  4015a4:	204009d8 	.word	0x204009d8
  4015a8:	00401385 	.word	0x00401385

004015ac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4015b0:	210a      	movs	r1, #10
  4015b2:	4802      	ldr	r0, [pc, #8]	; (4015bc <PIOA_Handler+0x10>)
  4015b4:	4b02      	ldr	r3, [pc, #8]	; (4015c0 <PIOA_Handler+0x14>)
  4015b6:	4798      	blx	r3
}
  4015b8:	bf00      	nop
  4015ba:	bd80      	pop	{r7, pc}
  4015bc:	400e0e00 	.word	0x400e0e00
  4015c0:	00401459 	.word	0x00401459

004015c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4015c4:	b580      	push	{r7, lr}
  4015c6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4015c8:	210b      	movs	r1, #11
  4015ca:	4802      	ldr	r0, [pc, #8]	; (4015d4 <PIOB_Handler+0x10>)
  4015cc:	4b02      	ldr	r3, [pc, #8]	; (4015d8 <PIOB_Handler+0x14>)
  4015ce:	4798      	blx	r3
}
  4015d0:	bf00      	nop
  4015d2:	bd80      	pop	{r7, pc}
  4015d4:	400e1000 	.word	0x400e1000
  4015d8:	00401459 	.word	0x00401459

004015dc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4015dc:	b580      	push	{r7, lr}
  4015de:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4015e0:	210c      	movs	r1, #12
  4015e2:	4802      	ldr	r0, [pc, #8]	; (4015ec <PIOC_Handler+0x10>)
  4015e4:	4b02      	ldr	r3, [pc, #8]	; (4015f0 <PIOC_Handler+0x14>)
  4015e6:	4798      	blx	r3
}
  4015e8:	bf00      	nop
  4015ea:	bd80      	pop	{r7, pc}
  4015ec:	400e1200 	.word	0x400e1200
  4015f0:	00401459 	.word	0x00401459

004015f4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4015f4:	b580      	push	{r7, lr}
  4015f6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4015f8:	2110      	movs	r1, #16
  4015fa:	4802      	ldr	r0, [pc, #8]	; (401604 <PIOD_Handler+0x10>)
  4015fc:	4b02      	ldr	r3, [pc, #8]	; (401608 <PIOD_Handler+0x14>)
  4015fe:	4798      	blx	r3
}
  401600:	bf00      	nop
  401602:	bd80      	pop	{r7, pc}
  401604:	400e1400 	.word	0x400e1400
  401608:	00401459 	.word	0x00401459

0040160c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40160c:	b580      	push	{r7, lr}
  40160e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401610:	2111      	movs	r1, #17
  401612:	4802      	ldr	r0, [pc, #8]	; (40161c <PIOE_Handler+0x10>)
  401614:	4b02      	ldr	r3, [pc, #8]	; (401620 <PIOE_Handler+0x14>)
  401616:	4798      	blx	r3
}
  401618:	bf00      	nop
  40161a:	bd80      	pop	{r7, pc}
  40161c:	400e1600 	.word	0x400e1600
  401620:	00401459 	.word	0x00401459

00401624 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401624:	b480      	push	{r7}
  401626:	b083      	sub	sp, #12
  401628:	af00      	add	r7, sp, #0
  40162a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40162c:	687b      	ldr	r3, [r7, #4]
  40162e:	3b01      	subs	r3, #1
  401630:	2b03      	cmp	r3, #3
  401632:	d81a      	bhi.n	40166a <pmc_mck_set_division+0x46>
  401634:	a201      	add	r2, pc, #4	; (adr r2, 40163c <pmc_mck_set_division+0x18>)
  401636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40163a:	bf00      	nop
  40163c:	0040164d 	.word	0x0040164d
  401640:	00401653 	.word	0x00401653
  401644:	0040165b 	.word	0x0040165b
  401648:	00401663 	.word	0x00401663
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40164c:	2300      	movs	r3, #0
  40164e:	607b      	str	r3, [r7, #4]
			break;
  401650:	e00e      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401652:	f44f 7380 	mov.w	r3, #256	; 0x100
  401656:	607b      	str	r3, [r7, #4]
			break;
  401658:	e00a      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40165a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40165e:	607b      	str	r3, [r7, #4]
			break;
  401660:	e006      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401662:	f44f 7300 	mov.w	r3, #512	; 0x200
  401666:	607b      	str	r3, [r7, #4]
			break;
  401668:	e002      	b.n	401670 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40166a:	2300      	movs	r3, #0
  40166c:	607b      	str	r3, [r7, #4]
			break;
  40166e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401670:	490a      	ldr	r1, [pc, #40]	; (40169c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401672:	4b0a      	ldr	r3, [pc, #40]	; (40169c <pmc_mck_set_division+0x78>)
  401674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401676:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40167a:	687b      	ldr	r3, [r7, #4]
  40167c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40167e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401680:	bf00      	nop
  401682:	4b06      	ldr	r3, [pc, #24]	; (40169c <pmc_mck_set_division+0x78>)
  401684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401686:	f003 0308 	and.w	r3, r3, #8
  40168a:	2b00      	cmp	r3, #0
  40168c:	d0f9      	beq.n	401682 <pmc_mck_set_division+0x5e>
}
  40168e:	bf00      	nop
  401690:	370c      	adds	r7, #12
  401692:	46bd      	mov	sp, r7
  401694:	f85d 7b04 	ldr.w	r7, [sp], #4
  401698:	4770      	bx	lr
  40169a:	bf00      	nop
  40169c:	400e0600 	.word	0x400e0600

004016a0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4016a0:	b480      	push	{r7}
  4016a2:	b085      	sub	sp, #20
  4016a4:	af00      	add	r7, sp, #0
  4016a6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4016a8:	491d      	ldr	r1, [pc, #116]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016aa:	4b1d      	ldr	r3, [pc, #116]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4016b2:	687b      	ldr	r3, [r7, #4]
  4016b4:	4313      	orrs	r3, r2
  4016b6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016bc:	60fb      	str	r3, [r7, #12]
  4016be:	e007      	b.n	4016d0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016c0:	68fb      	ldr	r3, [r7, #12]
  4016c2:	2b00      	cmp	r3, #0
  4016c4:	d101      	bne.n	4016ca <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4016c6:	2301      	movs	r3, #1
  4016c8:	e023      	b.n	401712 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4016ca:	68fb      	ldr	r3, [r7, #12]
  4016cc:	3b01      	subs	r3, #1
  4016ce:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016d0:	4b13      	ldr	r3, [pc, #76]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016d4:	f003 0308 	and.w	r3, r3, #8
  4016d8:	2b00      	cmp	r3, #0
  4016da:	d0f1      	beq.n	4016c0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4016dc:	4a10      	ldr	r2, [pc, #64]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016de:	4b10      	ldr	r3, [pc, #64]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016e2:	f023 0303 	bic.w	r3, r3, #3
  4016e6:	f043 0302 	orr.w	r3, r3, #2
  4016ea:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016f0:	60fb      	str	r3, [r7, #12]
  4016f2:	e007      	b.n	401704 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016f4:	68fb      	ldr	r3, [r7, #12]
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	d101      	bne.n	4016fe <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4016fa:	2301      	movs	r3, #1
  4016fc:	e009      	b.n	401712 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4016fe:	68fb      	ldr	r3, [r7, #12]
  401700:	3b01      	subs	r3, #1
  401702:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401704:	4b06      	ldr	r3, [pc, #24]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  401706:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401708:	f003 0308 	and.w	r3, r3, #8
  40170c:	2b00      	cmp	r3, #0
  40170e:	d0f1      	beq.n	4016f4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401710:	2300      	movs	r3, #0
}
  401712:	4618      	mov	r0, r3
  401714:	3714      	adds	r7, #20
  401716:	46bd      	mov	sp, r7
  401718:	f85d 7b04 	ldr.w	r7, [sp], #4
  40171c:	4770      	bx	lr
  40171e:	bf00      	nop
  401720:	400e0600 	.word	0x400e0600

00401724 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401724:	b480      	push	{r7}
  401726:	b083      	sub	sp, #12
  401728:	af00      	add	r7, sp, #0
  40172a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40172c:	687b      	ldr	r3, [r7, #4]
  40172e:	2b01      	cmp	r3, #1
  401730:	d105      	bne.n	40173e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401732:	4907      	ldr	r1, [pc, #28]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401734:	4b06      	ldr	r3, [pc, #24]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401736:	689a      	ldr	r2, [r3, #8]
  401738:	4b06      	ldr	r3, [pc, #24]	; (401754 <pmc_switch_sclk_to_32kxtal+0x30>)
  40173a:	4313      	orrs	r3, r2
  40173c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40173e:	4b04      	ldr	r3, [pc, #16]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401740:	4a05      	ldr	r2, [pc, #20]	; (401758 <pmc_switch_sclk_to_32kxtal+0x34>)
  401742:	601a      	str	r2, [r3, #0]
}
  401744:	bf00      	nop
  401746:	370c      	adds	r7, #12
  401748:	46bd      	mov	sp, r7
  40174a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40174e:	4770      	bx	lr
  401750:	400e1810 	.word	0x400e1810
  401754:	a5100000 	.word	0xa5100000
  401758:	a5000008 	.word	0xa5000008

0040175c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40175c:	b480      	push	{r7}
  40175e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401760:	4b09      	ldr	r3, [pc, #36]	; (401788 <pmc_osc_is_ready_32kxtal+0x2c>)
  401762:	695b      	ldr	r3, [r3, #20]
  401764:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401768:	2b00      	cmp	r3, #0
  40176a:	d007      	beq.n	40177c <pmc_osc_is_ready_32kxtal+0x20>
  40176c:	4b07      	ldr	r3, [pc, #28]	; (40178c <pmc_osc_is_ready_32kxtal+0x30>)
  40176e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401770:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401774:	2b00      	cmp	r3, #0
  401776:	d001      	beq.n	40177c <pmc_osc_is_ready_32kxtal+0x20>
  401778:	2301      	movs	r3, #1
  40177a:	e000      	b.n	40177e <pmc_osc_is_ready_32kxtal+0x22>
  40177c:	2300      	movs	r3, #0
}
  40177e:	4618      	mov	r0, r3
  401780:	46bd      	mov	sp, r7
  401782:	f85d 7b04 	ldr.w	r7, [sp], #4
  401786:	4770      	bx	lr
  401788:	400e1810 	.word	0x400e1810
  40178c:	400e0600 	.word	0x400e0600

00401790 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401790:	b480      	push	{r7}
  401792:	b083      	sub	sp, #12
  401794:	af00      	add	r7, sp, #0
  401796:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401798:	4915      	ldr	r1, [pc, #84]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  40179a:	4b15      	ldr	r3, [pc, #84]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  40179c:	6a1a      	ldr	r2, [r3, #32]
  40179e:	4b15      	ldr	r3, [pc, #84]	; (4017f4 <pmc_switch_mainck_to_fastrc+0x64>)
  4017a0:	4313      	orrs	r3, r2
  4017a2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017a4:	bf00      	nop
  4017a6:	4b12      	ldr	r3, [pc, #72]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017ae:	2b00      	cmp	r3, #0
  4017b0:	d0f9      	beq.n	4017a6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017b2:	490f      	ldr	r1, [pc, #60]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017b4:	4b0e      	ldr	r3, [pc, #56]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017b6:	6a1a      	ldr	r2, [r3, #32]
  4017b8:	4b0f      	ldr	r3, [pc, #60]	; (4017f8 <pmc_switch_mainck_to_fastrc+0x68>)
  4017ba:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4017bc:	687a      	ldr	r2, [r7, #4]
  4017be:	4313      	orrs	r3, r2
  4017c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017c4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017c6:	bf00      	nop
  4017c8:	4b09      	ldr	r3, [pc, #36]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017d0:	2b00      	cmp	r3, #0
  4017d2:	d0f9      	beq.n	4017c8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4017d4:	4906      	ldr	r1, [pc, #24]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017d6:	4b06      	ldr	r3, [pc, #24]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017d8:	6a1a      	ldr	r2, [r3, #32]
  4017da:	4b08      	ldr	r3, [pc, #32]	; (4017fc <pmc_switch_mainck_to_fastrc+0x6c>)
  4017dc:	4013      	ands	r3, r2
  4017de:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4017e2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4017e4:	bf00      	nop
  4017e6:	370c      	adds	r7, #12
  4017e8:	46bd      	mov	sp, r7
  4017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ee:	4770      	bx	lr
  4017f0:	400e0600 	.word	0x400e0600
  4017f4:	00370008 	.word	0x00370008
  4017f8:	ffc8ff8f 	.word	0xffc8ff8f
  4017fc:	fec8ffff 	.word	0xfec8ffff

00401800 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401800:	b480      	push	{r7}
  401802:	b083      	sub	sp, #12
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
  401808:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	2b00      	cmp	r3, #0
  40180e:	d008      	beq.n	401822 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401810:	4913      	ldr	r1, [pc, #76]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401812:	4b13      	ldr	r3, [pc, #76]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401814:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401816:	4a13      	ldr	r2, [pc, #76]	; (401864 <pmc_switch_mainck_to_xtal+0x64>)
  401818:	401a      	ands	r2, r3
  40181a:	4b13      	ldr	r3, [pc, #76]	; (401868 <pmc_switch_mainck_to_xtal+0x68>)
  40181c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40181e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401820:	e018      	b.n	401854 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401822:	490f      	ldr	r1, [pc, #60]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401824:	4b0e      	ldr	r3, [pc, #56]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401826:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401828:	4b10      	ldr	r3, [pc, #64]	; (40186c <pmc_switch_mainck_to_xtal+0x6c>)
  40182a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40182c:	683a      	ldr	r2, [r7, #0]
  40182e:	0212      	lsls	r2, r2, #8
  401830:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401832:	431a      	orrs	r2, r3
  401834:	4b0e      	ldr	r3, [pc, #56]	; (401870 <pmc_switch_mainck_to_xtal+0x70>)
  401836:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401838:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40183a:	bf00      	nop
  40183c:	4b08      	ldr	r3, [pc, #32]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40183e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401840:	f003 0301 	and.w	r3, r3, #1
  401844:	2b00      	cmp	r3, #0
  401846:	d0f9      	beq.n	40183c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401848:	4905      	ldr	r1, [pc, #20]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40184a:	4b05      	ldr	r3, [pc, #20]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40184c:	6a1a      	ldr	r2, [r3, #32]
  40184e:	4b09      	ldr	r3, [pc, #36]	; (401874 <pmc_switch_mainck_to_xtal+0x74>)
  401850:	4313      	orrs	r3, r2
  401852:	620b      	str	r3, [r1, #32]
}
  401854:	bf00      	nop
  401856:	370c      	adds	r7, #12
  401858:	46bd      	mov	sp, r7
  40185a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40185e:	4770      	bx	lr
  401860:	400e0600 	.word	0x400e0600
  401864:	fec8fffc 	.word	0xfec8fffc
  401868:	01370002 	.word	0x01370002
  40186c:	ffc8fffc 	.word	0xffc8fffc
  401870:	00370001 	.word	0x00370001
  401874:	01370000 	.word	0x01370000

00401878 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401878:	b480      	push	{r7}
  40187a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40187c:	4b04      	ldr	r3, [pc, #16]	; (401890 <pmc_osc_is_ready_mainck+0x18>)
  40187e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401884:	4618      	mov	r0, r3
  401886:	46bd      	mov	sp, r7
  401888:	f85d 7b04 	ldr.w	r7, [sp], #4
  40188c:	4770      	bx	lr
  40188e:	bf00      	nop
  401890:	400e0600 	.word	0x400e0600

00401894 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401894:	b480      	push	{r7}
  401896:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401898:	4b04      	ldr	r3, [pc, #16]	; (4018ac <pmc_disable_pllack+0x18>)
  40189a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40189e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4018a0:	bf00      	nop
  4018a2:	46bd      	mov	sp, r7
  4018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018a8:	4770      	bx	lr
  4018aa:	bf00      	nop
  4018ac:	400e0600 	.word	0x400e0600

004018b0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4018b0:	b480      	push	{r7}
  4018b2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4018b4:	4b04      	ldr	r3, [pc, #16]	; (4018c8 <pmc_is_locked_pllack+0x18>)
  4018b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018b8:	f003 0302 	and.w	r3, r3, #2
}
  4018bc:	4618      	mov	r0, r3
  4018be:	46bd      	mov	sp, r7
  4018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018c4:	4770      	bx	lr
  4018c6:	bf00      	nop
  4018c8:	400e0600 	.word	0x400e0600

004018cc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4018cc:	b480      	push	{r7}
  4018ce:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4018d0:	4b04      	ldr	r3, [pc, #16]	; (4018e4 <pmc_is_locked_upll+0x18>)
  4018d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4018d8:	4618      	mov	r0, r3
  4018da:	46bd      	mov	sp, r7
  4018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018e0:	4770      	bx	lr
  4018e2:	bf00      	nop
  4018e4:	400e0600 	.word	0x400e0600

004018e8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4018e8:	b480      	push	{r7}
  4018ea:	b083      	sub	sp, #12
  4018ec:	af00      	add	r7, sp, #0
  4018ee:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4018f0:	687b      	ldr	r3, [r7, #4]
  4018f2:	2b3f      	cmp	r3, #63	; 0x3f
  4018f4:	d901      	bls.n	4018fa <pmc_enable_periph_clk+0x12>
		return 1;
  4018f6:	2301      	movs	r3, #1
  4018f8:	e02f      	b.n	40195a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4018fa:	687b      	ldr	r3, [r7, #4]
  4018fc:	2b1f      	cmp	r3, #31
  4018fe:	d813      	bhi.n	401928 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401900:	4b19      	ldr	r3, [pc, #100]	; (401968 <pmc_enable_periph_clk+0x80>)
  401902:	699a      	ldr	r2, [r3, #24]
  401904:	2101      	movs	r1, #1
  401906:	687b      	ldr	r3, [r7, #4]
  401908:	fa01 f303 	lsl.w	r3, r1, r3
  40190c:	401a      	ands	r2, r3
  40190e:	2101      	movs	r1, #1
  401910:	687b      	ldr	r3, [r7, #4]
  401912:	fa01 f303 	lsl.w	r3, r1, r3
  401916:	429a      	cmp	r2, r3
  401918:	d01e      	beq.n	401958 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40191a:	4a13      	ldr	r2, [pc, #76]	; (401968 <pmc_enable_periph_clk+0x80>)
  40191c:	2101      	movs	r1, #1
  40191e:	687b      	ldr	r3, [r7, #4]
  401920:	fa01 f303 	lsl.w	r3, r1, r3
  401924:	6113      	str	r3, [r2, #16]
  401926:	e017      	b.n	401958 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401928:	687b      	ldr	r3, [r7, #4]
  40192a:	3b20      	subs	r3, #32
  40192c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40192e:	4b0e      	ldr	r3, [pc, #56]	; (401968 <pmc_enable_periph_clk+0x80>)
  401930:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401934:	2101      	movs	r1, #1
  401936:	687b      	ldr	r3, [r7, #4]
  401938:	fa01 f303 	lsl.w	r3, r1, r3
  40193c:	401a      	ands	r2, r3
  40193e:	2101      	movs	r1, #1
  401940:	687b      	ldr	r3, [r7, #4]
  401942:	fa01 f303 	lsl.w	r3, r1, r3
  401946:	429a      	cmp	r2, r3
  401948:	d006      	beq.n	401958 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40194a:	4a07      	ldr	r2, [pc, #28]	; (401968 <pmc_enable_periph_clk+0x80>)
  40194c:	2101      	movs	r1, #1
  40194e:	687b      	ldr	r3, [r7, #4]
  401950:	fa01 f303 	lsl.w	r3, r1, r3
  401954:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401958:	2300      	movs	r3, #0
}
  40195a:	4618      	mov	r0, r3
  40195c:	370c      	adds	r7, #12
  40195e:	46bd      	mov	sp, r7
  401960:	f85d 7b04 	ldr.w	r7, [sp], #4
  401964:	4770      	bx	lr
  401966:	bf00      	nop
  401968:	400e0600 	.word	0x400e0600

0040196c <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  40196c:	b480      	push	{r7}
  40196e:	b083      	sub	sp, #12
  401970:	af00      	add	r7, sp, #0
  401972:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401974:	687b      	ldr	r3, [r7, #4]
  401976:	2208      	movs	r2, #8
  401978:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  40197a:	687b      	ldr	r3, [r7, #4]
  40197c:	2220      	movs	r2, #32
  40197e:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401980:	687b      	ldr	r3, [r7, #4]
  401982:	2204      	movs	r2, #4
  401984:	601a      	str	r2, [r3, #0]
}
  401986:	bf00      	nop
  401988:	370c      	adds	r7, #12
  40198a:	46bd      	mov	sp, r7
  40198c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401990:	4770      	bx	lr
	...

00401994 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401994:	b580      	push	{r7, lr}
  401996:	b084      	sub	sp, #16
  401998:	af00      	add	r7, sp, #0
  40199a:	6078      	str	r0, [r7, #4]
  40199c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  40199e:	2300      	movs	r3, #0
  4019a0:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  4019a2:	687b      	ldr	r3, [r7, #4]
  4019a4:	f04f 32ff 	mov.w	r2, #4294967295
  4019a8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  4019aa:	687b      	ldr	r3, [r7, #4]
  4019ac:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  4019ae:	6878      	ldr	r0, [r7, #4]
  4019b0:	4b0b      	ldr	r3, [pc, #44]	; (4019e0 <twihs_master_init+0x4c>)
  4019b2:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  4019b4:	6878      	ldr	r0, [r7, #4]
  4019b6:	4b0b      	ldr	r3, [pc, #44]	; (4019e4 <twihs_master_init+0x50>)
  4019b8:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4019ba:	683b      	ldr	r3, [r7, #0]
  4019bc:	6859      	ldr	r1, [r3, #4]
  4019be:	683b      	ldr	r3, [r7, #0]
  4019c0:	681b      	ldr	r3, [r3, #0]
  4019c2:	461a      	mov	r2, r3
  4019c4:	6878      	ldr	r0, [r7, #4]
  4019c6:	4b08      	ldr	r3, [pc, #32]	; (4019e8 <twihs_master_init+0x54>)
  4019c8:	4798      	blx	r3
  4019ca:	4603      	mov	r3, r0
  4019cc:	2b01      	cmp	r3, #1
  4019ce:	d101      	bne.n	4019d4 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  4019d0:	2301      	movs	r3, #1
  4019d2:	60fb      	str	r3, [r7, #12]
	}

	return status;
  4019d4:	68fb      	ldr	r3, [r7, #12]
}
  4019d6:	4618      	mov	r0, r3
  4019d8:	3710      	adds	r7, #16
  4019da:	46bd      	mov	sp, r7
  4019dc:	bd80      	pop	{r7, pc}
  4019de:	bf00      	nop
  4019e0:	00401d01 	.word	0x00401d01
  4019e4:	0040196d 	.word	0x0040196d
  4019e8:	004019ed 	.word	0x004019ed

004019ec <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  4019ec:	b480      	push	{r7}
  4019ee:	b089      	sub	sp, #36	; 0x24
  4019f0:	af00      	add	r7, sp, #0
  4019f2:	60f8      	str	r0, [r7, #12]
  4019f4:	60b9      	str	r1, [r7, #8]
  4019f6:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  4019f8:	2300      	movs	r3, #0
  4019fa:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4019fc:	68bb      	ldr	r3, [r7, #8]
  4019fe:	4a34      	ldr	r2, [pc, #208]	; (401ad0 <twihs_set_speed+0xe4>)
  401a00:	4293      	cmp	r3, r2
  401a02:	d901      	bls.n	401a08 <twihs_set_speed+0x1c>
		return FAIL;
  401a04:	2301      	movs	r3, #1
  401a06:	e05d      	b.n	401ac4 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401a08:	68bb      	ldr	r3, [r7, #8]
  401a0a:	4a32      	ldr	r2, [pc, #200]	; (401ad4 <twihs_set_speed+0xe8>)
  401a0c:	4293      	cmp	r3, r2
  401a0e:	d937      	bls.n	401a80 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401a10:	687b      	ldr	r3, [r7, #4]
  401a12:	4a31      	ldr	r2, [pc, #196]	; (401ad8 <twihs_set_speed+0xec>)
  401a14:	fba2 2303 	umull	r2, r3, r2, r3
  401a18:	0b9b      	lsrs	r3, r3, #14
  401a1a:	3b03      	subs	r3, #3
  401a1c:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401a1e:	68ba      	ldr	r2, [r7, #8]
  401a20:	4b2e      	ldr	r3, [pc, #184]	; (401adc <twihs_set_speed+0xf0>)
  401a22:	4413      	add	r3, r2
  401a24:	009b      	lsls	r3, r3, #2
  401a26:	687a      	ldr	r2, [r7, #4]
  401a28:	fbb2 f3f3 	udiv	r3, r2, r3
  401a2c:	3b03      	subs	r3, #3
  401a2e:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a30:	e005      	b.n	401a3e <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401a32:	69fb      	ldr	r3, [r7, #28]
  401a34:	3301      	adds	r3, #1
  401a36:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401a38:	697b      	ldr	r3, [r7, #20]
  401a3a:	085b      	lsrs	r3, r3, #1
  401a3c:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a3e:	697b      	ldr	r3, [r7, #20]
  401a40:	2bff      	cmp	r3, #255	; 0xff
  401a42:	d909      	bls.n	401a58 <twihs_set_speed+0x6c>
  401a44:	69fb      	ldr	r3, [r7, #28]
  401a46:	2b06      	cmp	r3, #6
  401a48:	d9f3      	bls.n	401a32 <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a4a:	e005      	b.n	401a58 <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401a4c:	69fb      	ldr	r3, [r7, #28]
  401a4e:	3301      	adds	r3, #1
  401a50:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401a52:	693b      	ldr	r3, [r7, #16]
  401a54:	085b      	lsrs	r3, r3, #1
  401a56:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a58:	693b      	ldr	r3, [r7, #16]
  401a5a:	2bff      	cmp	r3, #255	; 0xff
  401a5c:	d902      	bls.n	401a64 <twihs_set_speed+0x78>
  401a5e:	69fb      	ldr	r3, [r7, #28]
  401a60:	2b06      	cmp	r3, #6
  401a62:	d9f3      	bls.n	401a4c <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401a64:	697b      	ldr	r3, [r7, #20]
  401a66:	b2da      	uxtb	r2, r3
  401a68:	693b      	ldr	r3, [r7, #16]
  401a6a:	021b      	lsls	r3, r3, #8
  401a6c:	b29b      	uxth	r3, r3
  401a6e:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401a70:	69fb      	ldr	r3, [r7, #28]
  401a72:	041b      	lsls	r3, r3, #16
  401a74:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401a78:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401a7a:	68fb      	ldr	r3, [r7, #12]
  401a7c:	611a      	str	r2, [r3, #16]
  401a7e:	e020      	b.n	401ac2 <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401a80:	68bb      	ldr	r3, [r7, #8]
  401a82:	005b      	lsls	r3, r3, #1
  401a84:	687a      	ldr	r2, [r7, #4]
  401a86:	fbb2 f3f3 	udiv	r3, r2, r3
  401a8a:	3b03      	subs	r3, #3
  401a8c:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a8e:	e005      	b.n	401a9c <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401a90:	69fb      	ldr	r3, [r7, #28]
  401a92:	3301      	adds	r3, #1
  401a94:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401a96:	69bb      	ldr	r3, [r7, #24]
  401a98:	085b      	lsrs	r3, r3, #1
  401a9a:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401a9c:	69bb      	ldr	r3, [r7, #24]
  401a9e:	2bff      	cmp	r3, #255	; 0xff
  401aa0:	d902      	bls.n	401aa8 <twihs_set_speed+0xbc>
  401aa2:	69fb      	ldr	r3, [r7, #28]
  401aa4:	2b06      	cmp	r3, #6
  401aa6:	d9f3      	bls.n	401a90 <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401aa8:	69bb      	ldr	r3, [r7, #24]
  401aaa:	b2da      	uxtb	r2, r3
  401aac:	69bb      	ldr	r3, [r7, #24]
  401aae:	021b      	lsls	r3, r3, #8
  401ab0:	b29b      	uxth	r3, r3
  401ab2:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401ab4:	69fb      	ldr	r3, [r7, #28]
  401ab6:	041b      	lsls	r3, r3, #16
  401ab8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401abc:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401abe:	68fb      	ldr	r3, [r7, #12]
  401ac0:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  401ac2:	2300      	movs	r3, #0
}
  401ac4:	4618      	mov	r0, r3
  401ac6:	3724      	adds	r7, #36	; 0x24
  401ac8:	46bd      	mov	sp, r7
  401aca:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ace:	4770      	bx	lr
  401ad0:	00061a80 	.word	0x00061a80
  401ad4:	0005dc00 	.word	0x0005dc00
  401ad8:	057619f1 	.word	0x057619f1
  401adc:	3ffd1200 	.word	0x3ffd1200

00401ae0 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401ae0:	b480      	push	{r7}
  401ae2:	b085      	sub	sp, #20
  401ae4:	af00      	add	r7, sp, #0
  401ae6:	6078      	str	r0, [r7, #4]
  401ae8:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401aea:	683b      	ldr	r3, [r7, #0]
  401aec:	2b00      	cmp	r3, #0
  401aee:	d101      	bne.n	401af4 <twihs_mk_addr+0x14>
		return 0;
  401af0:	2300      	movs	r3, #0
  401af2:	e01d      	b.n	401b30 <twihs_mk_addr+0x50>

	val = addr[0];
  401af4:	687b      	ldr	r3, [r7, #4]
  401af6:	781b      	ldrb	r3, [r3, #0]
  401af8:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401afa:	683b      	ldr	r3, [r7, #0]
  401afc:	2b01      	cmp	r3, #1
  401afe:	dd09      	ble.n	401b14 <twihs_mk_addr+0x34>
		val <<= 8;
  401b00:	68fb      	ldr	r3, [r7, #12]
  401b02:	021b      	lsls	r3, r3, #8
  401b04:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401b06:	687b      	ldr	r3, [r7, #4]
  401b08:	3301      	adds	r3, #1
  401b0a:	781b      	ldrb	r3, [r3, #0]
  401b0c:	461a      	mov	r2, r3
  401b0e:	68fb      	ldr	r3, [r7, #12]
  401b10:	4313      	orrs	r3, r2
  401b12:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401b14:	683b      	ldr	r3, [r7, #0]
  401b16:	2b02      	cmp	r3, #2
  401b18:	dd09      	ble.n	401b2e <twihs_mk_addr+0x4e>
		val <<= 8;
  401b1a:	68fb      	ldr	r3, [r7, #12]
  401b1c:	021b      	lsls	r3, r3, #8
  401b1e:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401b20:	687b      	ldr	r3, [r7, #4]
  401b22:	3302      	adds	r3, #2
  401b24:	781b      	ldrb	r3, [r3, #0]
  401b26:	461a      	mov	r2, r3
  401b28:	68fb      	ldr	r3, [r7, #12]
  401b2a:	4313      	orrs	r3, r2
  401b2c:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401b2e:	68fb      	ldr	r3, [r7, #12]
}
  401b30:	4618      	mov	r0, r3
  401b32:	3714      	adds	r7, #20
  401b34:	46bd      	mov	sp, r7
  401b36:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b3a:	4770      	bx	lr

00401b3c <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401b3c:	b580      	push	{r7, lr}
  401b3e:	b086      	sub	sp, #24
  401b40:	af00      	add	r7, sp, #0
  401b42:	6078      	str	r0, [r7, #4]
  401b44:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401b46:	683b      	ldr	r3, [r7, #0]
  401b48:	68db      	ldr	r3, [r3, #12]
  401b4a:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401b4c:	683b      	ldr	r3, [r7, #0]
  401b4e:	689b      	ldr	r3, [r3, #8]
  401b50:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401b52:	f643 2398 	movw	r3, #15000	; 0x3a98
  401b56:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401b58:	697b      	ldr	r3, [r7, #20]
  401b5a:	2b00      	cmp	r3, #0
  401b5c:	d101      	bne.n	401b62 <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401b5e:	2301      	movs	r3, #1
  401b60:	e059      	b.n	401c16 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401b62:	687b      	ldr	r3, [r7, #4]
  401b64:	2200      	movs	r2, #0
  401b66:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401b68:	683b      	ldr	r3, [r7, #0]
  401b6a:	7c1b      	ldrb	r3, [r3, #16]
  401b6c:	041b      	lsls	r3, r3, #16
  401b6e:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401b72:	683b      	ldr	r3, [r7, #0]
  401b74:	685b      	ldr	r3, [r3, #4]
  401b76:	021b      	lsls	r3, r3, #8
  401b78:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401b7c:	4313      	orrs	r3, r2
  401b7e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401b82:	687b      	ldr	r3, [r7, #4]
  401b84:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401b86:	687b      	ldr	r3, [r7, #4]
  401b88:	2200      	movs	r2, #0
  401b8a:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401b8c:	683a      	ldr	r2, [r7, #0]
  401b8e:	683b      	ldr	r3, [r7, #0]
  401b90:	685b      	ldr	r3, [r3, #4]
  401b92:	4619      	mov	r1, r3
  401b94:	4610      	mov	r0, r2
  401b96:	4b22      	ldr	r3, [pc, #136]	; (401c20 <twihs_master_read+0xe4>)
  401b98:	4798      	blx	r3
  401b9a:	4602      	mov	r2, r0
  401b9c:	687b      	ldr	r3, [r7, #4]
  401b9e:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401ba0:	687b      	ldr	r3, [r7, #4]
  401ba2:	2201      	movs	r2, #1
  401ba4:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401ba6:	e029      	b.n	401bfc <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401ba8:	687b      	ldr	r3, [r7, #4]
  401baa:	6a1b      	ldr	r3, [r3, #32]
  401bac:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401bae:	68bb      	ldr	r3, [r7, #8]
  401bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401bb4:	2b00      	cmp	r3, #0
  401bb6:	d001      	beq.n	401bbc <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401bb8:	2305      	movs	r3, #5
  401bba:	e02c      	b.n	401c16 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401bbc:	68fb      	ldr	r3, [r7, #12]
  401bbe:	1e5a      	subs	r2, r3, #1
  401bc0:	60fa      	str	r2, [r7, #12]
  401bc2:	2b00      	cmp	r3, #0
  401bc4:	d101      	bne.n	401bca <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401bc6:	2309      	movs	r3, #9
  401bc8:	e025      	b.n	401c16 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401bca:	697b      	ldr	r3, [r7, #20]
  401bcc:	2b01      	cmp	r3, #1
  401bce:	d102      	bne.n	401bd6 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401bd0:	687b      	ldr	r3, [r7, #4]
  401bd2:	2202      	movs	r2, #2
  401bd4:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401bd6:	68bb      	ldr	r3, [r7, #8]
  401bd8:	f003 0302 	and.w	r3, r3, #2
  401bdc:	2b00      	cmp	r3, #0
  401bde:	d100      	bne.n	401be2 <twihs_master_read+0xa6>
			continue;
  401be0:	e00c      	b.n	401bfc <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401be2:	693b      	ldr	r3, [r7, #16]
  401be4:	1c5a      	adds	r2, r3, #1
  401be6:	613a      	str	r2, [r7, #16]
  401be8:	687a      	ldr	r2, [r7, #4]
  401bea:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401bec:	b2d2      	uxtb	r2, r2
  401bee:	701a      	strb	r2, [r3, #0]

		cnt--;
  401bf0:	697b      	ldr	r3, [r7, #20]
  401bf2:	3b01      	subs	r3, #1
  401bf4:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401bf6:	f643 2398 	movw	r3, #15000	; 0x3a98
  401bfa:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  401bfc:	697b      	ldr	r3, [r7, #20]
  401bfe:	2b00      	cmp	r3, #0
  401c00:	d1d2      	bne.n	401ba8 <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401c02:	bf00      	nop
  401c04:	687b      	ldr	r3, [r7, #4]
  401c06:	6a1b      	ldr	r3, [r3, #32]
  401c08:	f003 0301 	and.w	r3, r3, #1
  401c0c:	2b00      	cmp	r3, #0
  401c0e:	d0f9      	beq.n	401c04 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401c10:	687b      	ldr	r3, [r7, #4]
  401c12:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401c14:	2300      	movs	r3, #0
}
  401c16:	4618      	mov	r0, r3
  401c18:	3718      	adds	r7, #24
  401c1a:	46bd      	mov	sp, r7
  401c1c:	bd80      	pop	{r7, pc}
  401c1e:	bf00      	nop
  401c20:	00401ae1 	.word	0x00401ae1

00401c24 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401c24:	b580      	push	{r7, lr}
  401c26:	b086      	sub	sp, #24
  401c28:	af00      	add	r7, sp, #0
  401c2a:	6078      	str	r0, [r7, #4]
  401c2c:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401c2e:	683b      	ldr	r3, [r7, #0]
  401c30:	68db      	ldr	r3, [r3, #12]
  401c32:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401c34:	683b      	ldr	r3, [r7, #0]
  401c36:	689b      	ldr	r3, [r3, #8]
  401c38:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401c3a:	697b      	ldr	r3, [r7, #20]
  401c3c:	2b00      	cmp	r3, #0
  401c3e:	d101      	bne.n	401c44 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401c40:	2301      	movs	r3, #1
  401c42:	e056      	b.n	401cf2 <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401c44:	687b      	ldr	r3, [r7, #4]
  401c46:	2200      	movs	r2, #0
  401c48:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401c4a:	683b      	ldr	r3, [r7, #0]
  401c4c:	7c1b      	ldrb	r3, [r3, #16]
  401c4e:	041b      	lsls	r3, r3, #16
  401c50:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401c54:	683b      	ldr	r3, [r7, #0]
  401c56:	685b      	ldr	r3, [r3, #4]
  401c58:	021b      	lsls	r3, r3, #8
  401c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401c5e:	431a      	orrs	r2, r3
  401c60:	687b      	ldr	r3, [r7, #4]
  401c62:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401c64:	687b      	ldr	r3, [r7, #4]
  401c66:	2200      	movs	r2, #0
  401c68:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401c6a:	683a      	ldr	r2, [r7, #0]
  401c6c:	683b      	ldr	r3, [r7, #0]
  401c6e:	685b      	ldr	r3, [r3, #4]
  401c70:	4619      	mov	r1, r3
  401c72:	4610      	mov	r0, r2
  401c74:	4b21      	ldr	r3, [pc, #132]	; (401cfc <twihs_master_write+0xd8>)
  401c76:	4798      	blx	r3
  401c78:	4602      	mov	r2, r0
  401c7a:	687b      	ldr	r3, [r7, #4]
  401c7c:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401c7e:	e019      	b.n	401cb4 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401c80:	687b      	ldr	r3, [r7, #4]
  401c82:	6a1b      	ldr	r3, [r3, #32]
  401c84:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401c86:	68fb      	ldr	r3, [r7, #12]
  401c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401c8c:	2b00      	cmp	r3, #0
  401c8e:	d001      	beq.n	401c94 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401c90:	2305      	movs	r3, #5
  401c92:	e02e      	b.n	401cf2 <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401c94:	68fb      	ldr	r3, [r7, #12]
  401c96:	f003 0304 	and.w	r3, r3, #4
  401c9a:	2b00      	cmp	r3, #0
  401c9c:	d100      	bne.n	401ca0 <twihs_master_write+0x7c>
			continue;
  401c9e:	e009      	b.n	401cb4 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401ca0:	693b      	ldr	r3, [r7, #16]
  401ca2:	1c5a      	adds	r2, r3, #1
  401ca4:	613a      	str	r2, [r7, #16]
  401ca6:	781b      	ldrb	r3, [r3, #0]
  401ca8:	461a      	mov	r2, r3
  401caa:	687b      	ldr	r3, [r7, #4]
  401cac:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401cae:	697b      	ldr	r3, [r7, #20]
  401cb0:	3b01      	subs	r3, #1
  401cb2:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401cb4:	697b      	ldr	r3, [r7, #20]
  401cb6:	2b00      	cmp	r3, #0
  401cb8:	d1e2      	bne.n	401c80 <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401cba:	687b      	ldr	r3, [r7, #4]
  401cbc:	6a1b      	ldr	r3, [r3, #32]
  401cbe:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401cc0:	68fb      	ldr	r3, [r7, #12]
  401cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401cc6:	2b00      	cmp	r3, #0
  401cc8:	d001      	beq.n	401cce <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401cca:	2305      	movs	r3, #5
  401ccc:	e011      	b.n	401cf2 <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401cce:	68fb      	ldr	r3, [r7, #12]
  401cd0:	f003 0304 	and.w	r3, r3, #4
  401cd4:	2b00      	cmp	r3, #0
  401cd6:	d100      	bne.n	401cda <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  401cd8:	e7ef      	b.n	401cba <twihs_master_write+0x96>
			break;
  401cda:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401cdc:	687b      	ldr	r3, [r7, #4]
  401cde:	2202      	movs	r2, #2
  401ce0:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401ce2:	bf00      	nop
  401ce4:	687b      	ldr	r3, [r7, #4]
  401ce6:	6a1b      	ldr	r3, [r3, #32]
  401ce8:	f003 0301 	and.w	r3, r3, #1
  401cec:	2b00      	cmp	r3, #0
  401cee:	d0f9      	beq.n	401ce4 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401cf0:	2300      	movs	r3, #0
}
  401cf2:	4618      	mov	r0, r3
  401cf4:	3718      	adds	r7, #24
  401cf6:	46bd      	mov	sp, r7
  401cf8:	bd80      	pop	{r7, pc}
  401cfa:	bf00      	nop
  401cfc:	00401ae1 	.word	0x00401ae1

00401d00 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401d00:	b480      	push	{r7}
  401d02:	b083      	sub	sp, #12
  401d04:	af00      	add	r7, sp, #0
  401d06:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401d08:	687b      	ldr	r3, [r7, #4]
  401d0a:	2280      	movs	r2, #128	; 0x80
  401d0c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401d0e:	687b      	ldr	r3, [r7, #4]
  401d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401d12:	bf00      	nop
  401d14:	370c      	adds	r7, #12
  401d16:	46bd      	mov	sp, r7
  401d18:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d1c:	4770      	bx	lr

00401d1e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401d1e:	b480      	push	{r7}
  401d20:	b085      	sub	sp, #20
  401d22:	af00      	add	r7, sp, #0
  401d24:	6078      	str	r0, [r7, #4]
  401d26:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401d28:	2300      	movs	r3, #0
  401d2a:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401d2c:	687b      	ldr	r3, [r7, #4]
  401d2e:	22ac      	movs	r2, #172	; 0xac
  401d30:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401d32:	683b      	ldr	r3, [r7, #0]
  401d34:	681a      	ldr	r2, [r3, #0]
  401d36:	683b      	ldr	r3, [r7, #0]
  401d38:	685b      	ldr	r3, [r3, #4]
  401d3a:	fbb2 f3f3 	udiv	r3, r2, r3
  401d3e:	091b      	lsrs	r3, r3, #4
  401d40:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401d42:	68fb      	ldr	r3, [r7, #12]
  401d44:	2b00      	cmp	r3, #0
  401d46:	d003      	beq.n	401d50 <uart_init+0x32>
  401d48:	68fb      	ldr	r3, [r7, #12]
  401d4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401d4e:	d301      	bcc.n	401d54 <uart_init+0x36>
		return 1;
  401d50:	2301      	movs	r3, #1
  401d52:	e00a      	b.n	401d6a <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401d54:	687b      	ldr	r3, [r7, #4]
  401d56:	68fa      	ldr	r2, [r7, #12]
  401d58:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401d5a:	683b      	ldr	r3, [r7, #0]
  401d5c:	689a      	ldr	r2, [r3, #8]
  401d5e:	687b      	ldr	r3, [r7, #4]
  401d60:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401d62:	687b      	ldr	r3, [r7, #4]
  401d64:	2250      	movs	r2, #80	; 0x50
  401d66:	601a      	str	r2, [r3, #0]

	return 0;
  401d68:	2300      	movs	r3, #0
}
  401d6a:	4618      	mov	r0, r3
  401d6c:	3714      	adds	r7, #20
  401d6e:	46bd      	mov	sp, r7
  401d70:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d74:	4770      	bx	lr

00401d76 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  401d76:	b480      	push	{r7}
  401d78:	b083      	sub	sp, #12
  401d7a:	af00      	add	r7, sp, #0
  401d7c:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  401d7e:	687b      	ldr	r3, [r7, #4]
  401d80:	695b      	ldr	r3, [r3, #20]
  401d82:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401d86:	2b00      	cmp	r3, #0
  401d88:	bf14      	ite	ne
  401d8a:	2301      	movne	r3, #1
  401d8c:	2300      	moveq	r3, #0
  401d8e:	b2db      	uxtb	r3, r3
}
  401d90:	4618      	mov	r0, r3
  401d92:	370c      	adds	r7, #12
  401d94:	46bd      	mov	sp, r7
  401d96:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d9a:	4770      	bx	lr

00401d9c <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401d9c:	b480      	push	{r7}
  401d9e:	b083      	sub	sp, #12
  401da0:	af00      	add	r7, sp, #0
  401da2:	6078      	str	r0, [r7, #4]
  401da4:	460b      	mov	r3, r1
  401da6:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401da8:	687b      	ldr	r3, [r7, #4]
  401daa:	695b      	ldr	r3, [r3, #20]
  401dac:	f003 0302 	and.w	r3, r3, #2
  401db0:	2b00      	cmp	r3, #0
  401db2:	d101      	bne.n	401db8 <uart_write+0x1c>
		return 1;
  401db4:	2301      	movs	r3, #1
  401db6:	e003      	b.n	401dc0 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401db8:	78fa      	ldrb	r2, [r7, #3]
  401dba:	687b      	ldr	r3, [r7, #4]
  401dbc:	61da      	str	r2, [r3, #28]
	return 0;
  401dbe:	2300      	movs	r3, #0
}
  401dc0:	4618      	mov	r0, r3
  401dc2:	370c      	adds	r7, #12
  401dc4:	46bd      	mov	sp, r7
  401dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dca:	4770      	bx	lr

00401dcc <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401dcc:	b480      	push	{r7}
  401dce:	b083      	sub	sp, #12
  401dd0:	af00      	add	r7, sp, #0
  401dd2:	6078      	str	r0, [r7, #4]
  401dd4:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401dd6:	687b      	ldr	r3, [r7, #4]
  401dd8:	695b      	ldr	r3, [r3, #20]
  401dda:	f003 0301 	and.w	r3, r3, #1
  401dde:	2b00      	cmp	r3, #0
  401de0:	d101      	bne.n	401de6 <uart_read+0x1a>
		return 1;
  401de2:	2301      	movs	r3, #1
  401de4:	e005      	b.n	401df2 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401de6:	687b      	ldr	r3, [r7, #4]
  401de8:	699b      	ldr	r3, [r3, #24]
  401dea:	b2da      	uxtb	r2, r3
  401dec:	683b      	ldr	r3, [r7, #0]
  401dee:	701a      	strb	r2, [r3, #0]
	return 0;
  401df0:	2300      	movs	r3, #0
}
  401df2:	4618      	mov	r0, r3
  401df4:	370c      	adds	r7, #12
  401df6:	46bd      	mov	sp, r7
  401df8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dfc:	4770      	bx	lr

00401dfe <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401dfe:	b480      	push	{r7}
  401e00:	b089      	sub	sp, #36	; 0x24
  401e02:	af00      	add	r7, sp, #0
  401e04:	60f8      	str	r0, [r7, #12]
  401e06:	60b9      	str	r1, [r7, #8]
  401e08:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401e0a:	68bb      	ldr	r3, [r7, #8]
  401e0c:	011a      	lsls	r2, r3, #4
  401e0e:	687b      	ldr	r3, [r7, #4]
  401e10:	429a      	cmp	r2, r3
  401e12:	d802      	bhi.n	401e1a <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401e14:	2310      	movs	r3, #16
  401e16:	61fb      	str	r3, [r7, #28]
  401e18:	e001      	b.n	401e1e <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401e1a:	2308      	movs	r3, #8
  401e1c:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401e1e:	687b      	ldr	r3, [r7, #4]
  401e20:	00da      	lsls	r2, r3, #3
  401e22:	69fb      	ldr	r3, [r7, #28]
  401e24:	68b9      	ldr	r1, [r7, #8]
  401e26:	fb01 f303 	mul.w	r3, r1, r3
  401e2a:	085b      	lsrs	r3, r3, #1
  401e2c:	441a      	add	r2, r3
  401e2e:	69fb      	ldr	r3, [r7, #28]
  401e30:	68b9      	ldr	r1, [r7, #8]
  401e32:	fb01 f303 	mul.w	r3, r1, r3
  401e36:	fbb2 f3f3 	udiv	r3, r2, r3
  401e3a:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401e3c:	69bb      	ldr	r3, [r7, #24]
  401e3e:	08db      	lsrs	r3, r3, #3
  401e40:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401e42:	69bb      	ldr	r3, [r7, #24]
  401e44:	f003 0307 	and.w	r3, r3, #7
  401e48:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401e4a:	697b      	ldr	r3, [r7, #20]
  401e4c:	2b00      	cmp	r3, #0
  401e4e:	d003      	beq.n	401e58 <usart_set_async_baudrate+0x5a>
  401e50:	697b      	ldr	r3, [r7, #20]
  401e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401e56:	d301      	bcc.n	401e5c <usart_set_async_baudrate+0x5e>
		return 1;
  401e58:	2301      	movs	r3, #1
  401e5a:	e00f      	b.n	401e7c <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401e5c:	69fb      	ldr	r3, [r7, #28]
  401e5e:	2b08      	cmp	r3, #8
  401e60:	d105      	bne.n	401e6e <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401e62:	68fb      	ldr	r3, [r7, #12]
  401e64:	685b      	ldr	r3, [r3, #4]
  401e66:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401e6a:	68fb      	ldr	r3, [r7, #12]
  401e6c:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401e6e:	693b      	ldr	r3, [r7, #16]
  401e70:	041a      	lsls	r2, r3, #16
  401e72:	697b      	ldr	r3, [r7, #20]
  401e74:	431a      	orrs	r2, r3
  401e76:	68fb      	ldr	r3, [r7, #12]
  401e78:	621a      	str	r2, [r3, #32]

	return 0;
  401e7a:	2300      	movs	r3, #0
}
  401e7c:	4618      	mov	r0, r3
  401e7e:	3724      	adds	r7, #36	; 0x24
  401e80:	46bd      	mov	sp, r7
  401e82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e86:	4770      	bx	lr

00401e88 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401e88:	b580      	push	{r7, lr}
  401e8a:	b082      	sub	sp, #8
  401e8c:	af00      	add	r7, sp, #0
  401e8e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401e90:	6878      	ldr	r0, [r7, #4]
  401e92:	4b0d      	ldr	r3, [pc, #52]	; (401ec8 <usart_reset+0x40>)
  401e94:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401e96:	687b      	ldr	r3, [r7, #4]
  401e98:	2200      	movs	r2, #0
  401e9a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401e9c:	687b      	ldr	r3, [r7, #4]
  401e9e:	2200      	movs	r2, #0
  401ea0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ea2:	687b      	ldr	r3, [r7, #4]
  401ea4:	2200      	movs	r2, #0
  401ea6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401ea8:	6878      	ldr	r0, [r7, #4]
  401eaa:	4b08      	ldr	r3, [pc, #32]	; (401ecc <usart_reset+0x44>)
  401eac:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401eae:	6878      	ldr	r0, [r7, #4]
  401eb0:	4b07      	ldr	r3, [pc, #28]	; (401ed0 <usart_reset+0x48>)
  401eb2:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401eb4:	6878      	ldr	r0, [r7, #4]
  401eb6:	4b07      	ldr	r3, [pc, #28]	; (401ed4 <usart_reset+0x4c>)
  401eb8:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401eba:	6878      	ldr	r0, [r7, #4]
  401ebc:	4b06      	ldr	r3, [pc, #24]	; (401ed8 <usart_reset+0x50>)
  401ebe:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401ec0:	bf00      	nop
  401ec2:	3708      	adds	r7, #8
  401ec4:	46bd      	mov	sp, r7
  401ec6:	bd80      	pop	{r7, pc}
  401ec8:	00402069 	.word	0x00402069
  401ecc:	00401f7b 	.word	0x00401f7b
  401ed0:	00401faf 	.word	0x00401faf
  401ed4:	00401fc9 	.word	0x00401fc9
  401ed8:	00401fe5 	.word	0x00401fe5

00401edc <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401edc:	b580      	push	{r7, lr}
  401ede:	b084      	sub	sp, #16
  401ee0:	af00      	add	r7, sp, #0
  401ee2:	60f8      	str	r0, [r7, #12]
  401ee4:	60b9      	str	r1, [r7, #8]
  401ee6:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401ee8:	68f8      	ldr	r0, [r7, #12]
  401eea:	4b1a      	ldr	r3, [pc, #104]	; (401f54 <usart_init_rs232+0x78>)
  401eec:	4798      	blx	r3

	ul_reg_val = 0;
  401eee:	4b1a      	ldr	r3, [pc, #104]	; (401f58 <usart_init_rs232+0x7c>)
  401ef0:	2200      	movs	r2, #0
  401ef2:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401ef4:	68bb      	ldr	r3, [r7, #8]
  401ef6:	2b00      	cmp	r3, #0
  401ef8:	d009      	beq.n	401f0e <usart_init_rs232+0x32>
  401efa:	68bb      	ldr	r3, [r7, #8]
  401efc:	681b      	ldr	r3, [r3, #0]
  401efe:	687a      	ldr	r2, [r7, #4]
  401f00:	4619      	mov	r1, r3
  401f02:	68f8      	ldr	r0, [r7, #12]
  401f04:	4b15      	ldr	r3, [pc, #84]	; (401f5c <usart_init_rs232+0x80>)
  401f06:	4798      	blx	r3
  401f08:	4603      	mov	r3, r0
  401f0a:	2b00      	cmp	r3, #0
  401f0c:	d001      	beq.n	401f12 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401f0e:	2301      	movs	r3, #1
  401f10:	e01b      	b.n	401f4a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401f12:	68bb      	ldr	r3, [r7, #8]
  401f14:	685a      	ldr	r2, [r3, #4]
  401f16:	68bb      	ldr	r3, [r7, #8]
  401f18:	689b      	ldr	r3, [r3, #8]
  401f1a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401f1c:	68bb      	ldr	r3, [r7, #8]
  401f1e:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401f20:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401f22:	68bb      	ldr	r3, [r7, #8]
  401f24:	68db      	ldr	r3, [r3, #12]
  401f26:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401f28:	4b0b      	ldr	r3, [pc, #44]	; (401f58 <usart_init_rs232+0x7c>)
  401f2a:	681b      	ldr	r3, [r3, #0]
  401f2c:	4313      	orrs	r3, r2
  401f2e:	4a0a      	ldr	r2, [pc, #40]	; (401f58 <usart_init_rs232+0x7c>)
  401f30:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401f32:	4b09      	ldr	r3, [pc, #36]	; (401f58 <usart_init_rs232+0x7c>)
  401f34:	681b      	ldr	r3, [r3, #0]
  401f36:	4a08      	ldr	r2, [pc, #32]	; (401f58 <usart_init_rs232+0x7c>)
  401f38:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401f3a:	68fb      	ldr	r3, [r7, #12]
  401f3c:	685a      	ldr	r2, [r3, #4]
  401f3e:	4b06      	ldr	r3, [pc, #24]	; (401f58 <usart_init_rs232+0x7c>)
  401f40:	681b      	ldr	r3, [r3, #0]
  401f42:	431a      	orrs	r2, r3
  401f44:	68fb      	ldr	r3, [r7, #12]
  401f46:	605a      	str	r2, [r3, #4]

	return 0;
  401f48:	2300      	movs	r3, #0
}
  401f4a:	4618      	mov	r0, r3
  401f4c:	3710      	adds	r7, #16
  401f4e:	46bd      	mov	sp, r7
  401f50:	bd80      	pop	{r7, pc}
  401f52:	bf00      	nop
  401f54:	00401e89 	.word	0x00401e89
  401f58:	20400a4c 	.word	0x20400a4c
  401f5c:	00401dff 	.word	0x00401dff

00401f60 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  401f60:	b480      	push	{r7}
  401f62:	b083      	sub	sp, #12
  401f64:	af00      	add	r7, sp, #0
  401f66:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401f68:	687b      	ldr	r3, [r7, #4]
  401f6a:	2240      	movs	r2, #64	; 0x40
  401f6c:	601a      	str	r2, [r3, #0]
}
  401f6e:	bf00      	nop
  401f70:	370c      	adds	r7, #12
  401f72:	46bd      	mov	sp, r7
  401f74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f78:	4770      	bx	lr

00401f7a <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  401f7a:	b480      	push	{r7}
  401f7c:	b083      	sub	sp, #12
  401f7e:	af00      	add	r7, sp, #0
  401f80:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401f82:	687b      	ldr	r3, [r7, #4]
  401f84:	2288      	movs	r2, #136	; 0x88
  401f86:	601a      	str	r2, [r3, #0]
}
  401f88:	bf00      	nop
  401f8a:	370c      	adds	r7, #12
  401f8c:	46bd      	mov	sp, r7
  401f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f92:	4770      	bx	lr

00401f94 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  401f94:	b480      	push	{r7}
  401f96:	b083      	sub	sp, #12
  401f98:	af00      	add	r7, sp, #0
  401f9a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	2210      	movs	r2, #16
  401fa0:	601a      	str	r2, [r3, #0]
}
  401fa2:	bf00      	nop
  401fa4:	370c      	adds	r7, #12
  401fa6:	46bd      	mov	sp, r7
  401fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fac:	4770      	bx	lr

00401fae <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401fae:	b480      	push	{r7}
  401fb0:	b083      	sub	sp, #12
  401fb2:	af00      	add	r7, sp, #0
  401fb4:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401fb6:	687b      	ldr	r3, [r7, #4]
  401fb8:	2224      	movs	r2, #36	; 0x24
  401fba:	601a      	str	r2, [r3, #0]
}
  401fbc:	bf00      	nop
  401fbe:	370c      	adds	r7, #12
  401fc0:	46bd      	mov	sp, r7
  401fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fc6:	4770      	bx	lr

00401fc8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401fc8:	b480      	push	{r7}
  401fca:	b083      	sub	sp, #12
  401fcc:	af00      	add	r7, sp, #0
  401fce:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401fd0:	687b      	ldr	r3, [r7, #4]
  401fd2:	f44f 7280 	mov.w	r2, #256	; 0x100
  401fd6:	601a      	str	r2, [r3, #0]
}
  401fd8:	bf00      	nop
  401fda:	370c      	adds	r7, #12
  401fdc:	46bd      	mov	sp, r7
  401fde:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fe2:	4770      	bx	lr

00401fe4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401fe4:	b480      	push	{r7}
  401fe6:	b083      	sub	sp, #12
  401fe8:	af00      	add	r7, sp, #0
  401fea:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401fec:	687b      	ldr	r3, [r7, #4]
  401fee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401ff2:	601a      	str	r2, [r3, #0]
}
  401ff4:	bf00      	nop
  401ff6:	370c      	adds	r7, #12
  401ff8:	46bd      	mov	sp, r7
  401ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ffe:	4770      	bx	lr

00402000 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  402000:	b480      	push	{r7}
  402002:	b083      	sub	sp, #12
  402004:	af00      	add	r7, sp, #0
  402006:	6078      	str	r0, [r7, #4]
  402008:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40200a:	687b      	ldr	r3, [r7, #4]
  40200c:	695b      	ldr	r3, [r3, #20]
  40200e:	f003 0302 	and.w	r3, r3, #2
  402012:	2b00      	cmp	r3, #0
  402014:	d101      	bne.n	40201a <usart_write+0x1a>
		return 1;
  402016:	2301      	movs	r3, #1
  402018:	e005      	b.n	402026 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40201a:	683b      	ldr	r3, [r7, #0]
  40201c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402020:	687b      	ldr	r3, [r7, #4]
  402022:	61da      	str	r2, [r3, #28]
	return 0;
  402024:	2300      	movs	r3, #0
}
  402026:	4618      	mov	r0, r3
  402028:	370c      	adds	r7, #12
  40202a:	46bd      	mov	sp, r7
  40202c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402030:	4770      	bx	lr

00402032 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  402032:	b480      	push	{r7}
  402034:	b083      	sub	sp, #12
  402036:	af00      	add	r7, sp, #0
  402038:	6078      	str	r0, [r7, #4]
  40203a:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40203c:	687b      	ldr	r3, [r7, #4]
  40203e:	695b      	ldr	r3, [r3, #20]
  402040:	f003 0301 	and.w	r3, r3, #1
  402044:	2b00      	cmp	r3, #0
  402046:	d101      	bne.n	40204c <usart_read+0x1a>
		return 1;
  402048:	2301      	movs	r3, #1
  40204a:	e006      	b.n	40205a <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40204c:	687b      	ldr	r3, [r7, #4]
  40204e:	699b      	ldr	r3, [r3, #24]
  402050:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402054:	683b      	ldr	r3, [r7, #0]
  402056:	601a      	str	r2, [r3, #0]

	return 0;
  402058:	2300      	movs	r3, #0
}
  40205a:	4618      	mov	r0, r3
  40205c:	370c      	adds	r7, #12
  40205e:	46bd      	mov	sp, r7
  402060:	f85d 7b04 	ldr.w	r7, [sp], #4
  402064:	4770      	bx	lr
	...

00402068 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  402068:	b480      	push	{r7}
  40206a:	b083      	sub	sp, #12
  40206c:	af00      	add	r7, sp, #0
  40206e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  402070:	687b      	ldr	r3, [r7, #4]
  402072:	4a04      	ldr	r2, [pc, #16]	; (402084 <usart_disable_writeprotect+0x1c>)
  402074:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  402078:	bf00      	nop
  40207a:	370c      	adds	r7, #12
  40207c:	46bd      	mov	sp, r7
  40207e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402082:	4770      	bx	lr
  402084:	55534100 	.word	0x55534100

00402088 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402088:	b480      	push	{r7}
  40208a:	b083      	sub	sp, #12
  40208c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40208e:	f3ef 8310 	mrs	r3, PRIMASK
  402092:	607b      	str	r3, [r7, #4]
  return(result);
  402094:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402096:	2b00      	cmp	r3, #0
  402098:	bf0c      	ite	eq
  40209a:	2301      	moveq	r3, #1
  40209c:	2300      	movne	r3, #0
  40209e:	b2db      	uxtb	r3, r3
  4020a0:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4020a2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4020a4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4020a8:	4b04      	ldr	r3, [pc, #16]	; (4020bc <cpu_irq_save+0x34>)
  4020aa:	2200      	movs	r2, #0
  4020ac:	701a      	strb	r2, [r3, #0]
	return flags;
  4020ae:	683b      	ldr	r3, [r7, #0]
}
  4020b0:	4618      	mov	r0, r3
  4020b2:	370c      	adds	r7, #12
  4020b4:	46bd      	mov	sp, r7
  4020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020ba:	4770      	bx	lr
  4020bc:	2040000a 	.word	0x2040000a

004020c0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4020c0:	b480      	push	{r7}
  4020c2:	b083      	sub	sp, #12
  4020c4:	af00      	add	r7, sp, #0
  4020c6:	6078      	str	r0, [r7, #4]
	return (flags);
  4020c8:	687b      	ldr	r3, [r7, #4]
  4020ca:	2b00      	cmp	r3, #0
  4020cc:	bf14      	ite	ne
  4020ce:	2301      	movne	r3, #1
  4020d0:	2300      	moveq	r3, #0
  4020d2:	b2db      	uxtb	r3, r3
}
  4020d4:	4618      	mov	r0, r3
  4020d6:	370c      	adds	r7, #12
  4020d8:	46bd      	mov	sp, r7
  4020da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020de:	4770      	bx	lr

004020e0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4020e0:	b580      	push	{r7, lr}
  4020e2:	b082      	sub	sp, #8
  4020e4:	af00      	add	r7, sp, #0
  4020e6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4020e8:	6878      	ldr	r0, [r7, #4]
  4020ea:	4b07      	ldr	r3, [pc, #28]	; (402108 <cpu_irq_restore+0x28>)
  4020ec:	4798      	blx	r3
  4020ee:	4603      	mov	r3, r0
  4020f0:	2b00      	cmp	r3, #0
  4020f2:	d005      	beq.n	402100 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4020f4:	4b05      	ldr	r3, [pc, #20]	; (40210c <cpu_irq_restore+0x2c>)
  4020f6:	2201      	movs	r2, #1
  4020f8:	701a      	strb	r2, [r3, #0]
  4020fa:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4020fe:	b662      	cpsie	i
}
  402100:	bf00      	nop
  402102:	3708      	adds	r7, #8
  402104:	46bd      	mov	sp, r7
  402106:	bd80      	pop	{r7, pc}
  402108:	004020c1 	.word	0x004020c1
  40210c:	2040000a 	.word	0x2040000a

00402110 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402110:	b580      	push	{r7, lr}
  402112:	b084      	sub	sp, #16
  402114:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402116:	4b1e      	ldr	r3, [pc, #120]	; (402190 <Reset_Handler+0x80>)
  402118:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40211a:	4b1e      	ldr	r3, [pc, #120]	; (402194 <Reset_Handler+0x84>)
  40211c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40211e:	68fa      	ldr	r2, [r7, #12]
  402120:	68bb      	ldr	r3, [r7, #8]
  402122:	429a      	cmp	r2, r3
  402124:	d00c      	beq.n	402140 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402126:	e007      	b.n	402138 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402128:	68bb      	ldr	r3, [r7, #8]
  40212a:	1d1a      	adds	r2, r3, #4
  40212c:	60ba      	str	r2, [r7, #8]
  40212e:	68fa      	ldr	r2, [r7, #12]
  402130:	1d11      	adds	r1, r2, #4
  402132:	60f9      	str	r1, [r7, #12]
  402134:	6812      	ldr	r2, [r2, #0]
  402136:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402138:	68bb      	ldr	r3, [r7, #8]
  40213a:	4a17      	ldr	r2, [pc, #92]	; (402198 <Reset_Handler+0x88>)
  40213c:	4293      	cmp	r3, r2
  40213e:	d3f3      	bcc.n	402128 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402140:	4b16      	ldr	r3, [pc, #88]	; (40219c <Reset_Handler+0x8c>)
  402142:	60bb      	str	r3, [r7, #8]
  402144:	e004      	b.n	402150 <Reset_Handler+0x40>
                *pDest++ = 0;
  402146:	68bb      	ldr	r3, [r7, #8]
  402148:	1d1a      	adds	r2, r3, #4
  40214a:	60ba      	str	r2, [r7, #8]
  40214c:	2200      	movs	r2, #0
  40214e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402150:	68bb      	ldr	r3, [r7, #8]
  402152:	4a13      	ldr	r2, [pc, #76]	; (4021a0 <Reset_Handler+0x90>)
  402154:	4293      	cmp	r3, r2
  402156:	d3f6      	bcc.n	402146 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402158:	4b12      	ldr	r3, [pc, #72]	; (4021a4 <Reset_Handler+0x94>)
  40215a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40215c:	4a12      	ldr	r2, [pc, #72]	; (4021a8 <Reset_Handler+0x98>)
  40215e:	68fb      	ldr	r3, [r7, #12]
  402160:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402164:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402166:	4b11      	ldr	r3, [pc, #68]	; (4021ac <Reset_Handler+0x9c>)
  402168:	4798      	blx	r3
  40216a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  40216c:	4a10      	ldr	r2, [pc, #64]	; (4021b0 <Reset_Handler+0xa0>)
  40216e:	4b10      	ldr	r3, [pc, #64]	; (4021b0 <Reset_Handler+0xa0>)
  402170:	681b      	ldr	r3, [r3, #0]
  402172:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402176:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402178:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40217c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402180:	6878      	ldr	r0, [r7, #4]
  402182:	4b0c      	ldr	r3, [pc, #48]	; (4021b4 <Reset_Handler+0xa4>)
  402184:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402186:	4b0c      	ldr	r3, [pc, #48]	; (4021b8 <Reset_Handler+0xa8>)
  402188:	4798      	blx	r3

        /* Branch to main function */
        main();
  40218a:	4b0c      	ldr	r3, [pc, #48]	; (4021bc <Reset_Handler+0xac>)
  40218c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40218e:	e7fe      	b.n	40218e <Reset_Handler+0x7e>
  402190:	00409414 	.word	0x00409414
  402194:	20400000 	.word	0x20400000
  402198:	204009bc 	.word	0x204009bc
  40219c:	204009bc 	.word	0x204009bc
  4021a0:	20400aac 	.word	0x20400aac
  4021a4:	00400000 	.word	0x00400000
  4021a8:	e000ed00 	.word	0xe000ed00
  4021ac:	00402089 	.word	0x00402089
  4021b0:	e000ed88 	.word	0xe000ed88
  4021b4:	004020e1 	.word	0x004020e1
  4021b8:	00403125 	.word	0x00403125
  4021bc:	00402b5d 	.word	0x00402b5d

004021c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4021c0:	b480      	push	{r7}
  4021c2:	af00      	add	r7, sp, #0
        while (1) {
  4021c4:	e7fe      	b.n	4021c4 <Dummy_Handler+0x4>
	...

004021c8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4021c8:	b480      	push	{r7}
  4021ca:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4021cc:	4b52      	ldr	r3, [pc, #328]	; (402318 <SystemCoreClockUpdate+0x150>)
  4021ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021d0:	f003 0303 	and.w	r3, r3, #3
  4021d4:	2b01      	cmp	r3, #1
  4021d6:	d014      	beq.n	402202 <SystemCoreClockUpdate+0x3a>
  4021d8:	2b01      	cmp	r3, #1
  4021da:	d302      	bcc.n	4021e2 <SystemCoreClockUpdate+0x1a>
  4021dc:	2b02      	cmp	r3, #2
  4021de:	d038      	beq.n	402252 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4021e0:	e07a      	b.n	4022d8 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4021e2:	4b4e      	ldr	r3, [pc, #312]	; (40231c <SystemCoreClockUpdate+0x154>)
  4021e4:	695b      	ldr	r3, [r3, #20]
  4021e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4021ea:	2b00      	cmp	r3, #0
  4021ec:	d004      	beq.n	4021f8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4021ee:	4b4c      	ldr	r3, [pc, #304]	; (402320 <SystemCoreClockUpdate+0x158>)
  4021f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4021f4:	601a      	str	r2, [r3, #0]
    break;
  4021f6:	e06f      	b.n	4022d8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4021f8:	4b49      	ldr	r3, [pc, #292]	; (402320 <SystemCoreClockUpdate+0x158>)
  4021fa:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4021fe:	601a      	str	r2, [r3, #0]
    break;
  402200:	e06a      	b.n	4022d8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402202:	4b45      	ldr	r3, [pc, #276]	; (402318 <SystemCoreClockUpdate+0x150>)
  402204:	6a1b      	ldr	r3, [r3, #32]
  402206:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40220a:	2b00      	cmp	r3, #0
  40220c:	d003      	beq.n	402216 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40220e:	4b44      	ldr	r3, [pc, #272]	; (402320 <SystemCoreClockUpdate+0x158>)
  402210:	4a44      	ldr	r2, [pc, #272]	; (402324 <SystemCoreClockUpdate+0x15c>)
  402212:	601a      	str	r2, [r3, #0]
    break;
  402214:	e060      	b.n	4022d8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402216:	4b42      	ldr	r3, [pc, #264]	; (402320 <SystemCoreClockUpdate+0x158>)
  402218:	4a43      	ldr	r2, [pc, #268]	; (402328 <SystemCoreClockUpdate+0x160>)
  40221a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40221c:	4b3e      	ldr	r3, [pc, #248]	; (402318 <SystemCoreClockUpdate+0x150>)
  40221e:	6a1b      	ldr	r3, [r3, #32]
  402220:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402224:	2b10      	cmp	r3, #16
  402226:	d004      	beq.n	402232 <SystemCoreClockUpdate+0x6a>
  402228:	2b20      	cmp	r3, #32
  40222a:	d008      	beq.n	40223e <SystemCoreClockUpdate+0x76>
  40222c:	2b00      	cmp	r3, #0
  40222e:	d00e      	beq.n	40224e <SystemCoreClockUpdate+0x86>
          break;
  402230:	e00e      	b.n	402250 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402232:	4b3b      	ldr	r3, [pc, #236]	; (402320 <SystemCoreClockUpdate+0x158>)
  402234:	681b      	ldr	r3, [r3, #0]
  402236:	005b      	lsls	r3, r3, #1
  402238:	4a39      	ldr	r2, [pc, #228]	; (402320 <SystemCoreClockUpdate+0x158>)
  40223a:	6013      	str	r3, [r2, #0]
          break;
  40223c:	e008      	b.n	402250 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40223e:	4b38      	ldr	r3, [pc, #224]	; (402320 <SystemCoreClockUpdate+0x158>)
  402240:	681a      	ldr	r2, [r3, #0]
  402242:	4613      	mov	r3, r2
  402244:	005b      	lsls	r3, r3, #1
  402246:	4413      	add	r3, r2
  402248:	4a35      	ldr	r2, [pc, #212]	; (402320 <SystemCoreClockUpdate+0x158>)
  40224a:	6013      	str	r3, [r2, #0]
          break;
  40224c:	e000      	b.n	402250 <SystemCoreClockUpdate+0x88>
          break;
  40224e:	bf00      	nop
    break;
  402250:	e042      	b.n	4022d8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402252:	4b31      	ldr	r3, [pc, #196]	; (402318 <SystemCoreClockUpdate+0x150>)
  402254:	6a1b      	ldr	r3, [r3, #32]
  402256:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40225a:	2b00      	cmp	r3, #0
  40225c:	d003      	beq.n	402266 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40225e:	4b30      	ldr	r3, [pc, #192]	; (402320 <SystemCoreClockUpdate+0x158>)
  402260:	4a30      	ldr	r2, [pc, #192]	; (402324 <SystemCoreClockUpdate+0x15c>)
  402262:	601a      	str	r2, [r3, #0]
  402264:	e01c      	b.n	4022a0 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402266:	4b2e      	ldr	r3, [pc, #184]	; (402320 <SystemCoreClockUpdate+0x158>)
  402268:	4a2f      	ldr	r2, [pc, #188]	; (402328 <SystemCoreClockUpdate+0x160>)
  40226a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40226c:	4b2a      	ldr	r3, [pc, #168]	; (402318 <SystemCoreClockUpdate+0x150>)
  40226e:	6a1b      	ldr	r3, [r3, #32]
  402270:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402274:	2b10      	cmp	r3, #16
  402276:	d004      	beq.n	402282 <SystemCoreClockUpdate+0xba>
  402278:	2b20      	cmp	r3, #32
  40227a:	d008      	beq.n	40228e <SystemCoreClockUpdate+0xc6>
  40227c:	2b00      	cmp	r3, #0
  40227e:	d00e      	beq.n	40229e <SystemCoreClockUpdate+0xd6>
          break;
  402280:	e00e      	b.n	4022a0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402282:	4b27      	ldr	r3, [pc, #156]	; (402320 <SystemCoreClockUpdate+0x158>)
  402284:	681b      	ldr	r3, [r3, #0]
  402286:	005b      	lsls	r3, r3, #1
  402288:	4a25      	ldr	r2, [pc, #148]	; (402320 <SystemCoreClockUpdate+0x158>)
  40228a:	6013      	str	r3, [r2, #0]
          break;
  40228c:	e008      	b.n	4022a0 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40228e:	4b24      	ldr	r3, [pc, #144]	; (402320 <SystemCoreClockUpdate+0x158>)
  402290:	681a      	ldr	r2, [r3, #0]
  402292:	4613      	mov	r3, r2
  402294:	005b      	lsls	r3, r3, #1
  402296:	4413      	add	r3, r2
  402298:	4a21      	ldr	r2, [pc, #132]	; (402320 <SystemCoreClockUpdate+0x158>)
  40229a:	6013      	str	r3, [r2, #0]
          break;
  40229c:	e000      	b.n	4022a0 <SystemCoreClockUpdate+0xd8>
          break;
  40229e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4022a0:	4b1d      	ldr	r3, [pc, #116]	; (402318 <SystemCoreClockUpdate+0x150>)
  4022a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022a4:	f003 0303 	and.w	r3, r3, #3
  4022a8:	2b02      	cmp	r3, #2
  4022aa:	d114      	bne.n	4022d6 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4022ac:	4b1a      	ldr	r3, [pc, #104]	; (402318 <SystemCoreClockUpdate+0x150>)
  4022ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4022b0:	0c1b      	lsrs	r3, r3, #16
  4022b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4022b6:	3301      	adds	r3, #1
  4022b8:	4a19      	ldr	r2, [pc, #100]	; (402320 <SystemCoreClockUpdate+0x158>)
  4022ba:	6812      	ldr	r2, [r2, #0]
  4022bc:	fb02 f303 	mul.w	r3, r2, r3
  4022c0:	4a17      	ldr	r2, [pc, #92]	; (402320 <SystemCoreClockUpdate+0x158>)
  4022c2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4022c4:	4b14      	ldr	r3, [pc, #80]	; (402318 <SystemCoreClockUpdate+0x150>)
  4022c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4022c8:	b2db      	uxtb	r3, r3
  4022ca:	4a15      	ldr	r2, [pc, #84]	; (402320 <SystemCoreClockUpdate+0x158>)
  4022cc:	6812      	ldr	r2, [r2, #0]
  4022ce:	fbb2 f3f3 	udiv	r3, r2, r3
  4022d2:	4a13      	ldr	r2, [pc, #76]	; (402320 <SystemCoreClockUpdate+0x158>)
  4022d4:	6013      	str	r3, [r2, #0]
    break;
  4022d6:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4022d8:	4b0f      	ldr	r3, [pc, #60]	; (402318 <SystemCoreClockUpdate+0x150>)
  4022da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4022e0:	2b70      	cmp	r3, #112	; 0x70
  4022e2:	d108      	bne.n	4022f6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4022e4:	4b0e      	ldr	r3, [pc, #56]	; (402320 <SystemCoreClockUpdate+0x158>)
  4022e6:	681b      	ldr	r3, [r3, #0]
  4022e8:	4a10      	ldr	r2, [pc, #64]	; (40232c <SystemCoreClockUpdate+0x164>)
  4022ea:	fba2 2303 	umull	r2, r3, r2, r3
  4022ee:	085b      	lsrs	r3, r3, #1
  4022f0:	4a0b      	ldr	r2, [pc, #44]	; (402320 <SystemCoreClockUpdate+0x158>)
  4022f2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4022f4:	e00a      	b.n	40230c <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4022f6:	4b08      	ldr	r3, [pc, #32]	; (402318 <SystemCoreClockUpdate+0x150>)
  4022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4022fa:	091b      	lsrs	r3, r3, #4
  4022fc:	f003 0307 	and.w	r3, r3, #7
  402300:	4a07      	ldr	r2, [pc, #28]	; (402320 <SystemCoreClockUpdate+0x158>)
  402302:	6812      	ldr	r2, [r2, #0]
  402304:	fa22 f303 	lsr.w	r3, r2, r3
  402308:	4a05      	ldr	r2, [pc, #20]	; (402320 <SystemCoreClockUpdate+0x158>)
  40230a:	6013      	str	r3, [r2, #0]
}
  40230c:	bf00      	nop
  40230e:	46bd      	mov	sp, r7
  402310:	f85d 7b04 	ldr.w	r7, [sp], #4
  402314:	4770      	bx	lr
  402316:	bf00      	nop
  402318:	400e0600 	.word	0x400e0600
  40231c:	400e1810 	.word	0x400e1810
  402320:	2040000c 	.word	0x2040000c
  402324:	00b71b00 	.word	0x00b71b00
  402328:	003d0900 	.word	0x003d0900
  40232c:	aaaaaaab 	.word	0xaaaaaaab

00402330 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402330:	b480      	push	{r7}
  402332:	b083      	sub	sp, #12
  402334:	af00      	add	r7, sp, #0
  402336:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402338:	687b      	ldr	r3, [r7, #4]
  40233a:	4a19      	ldr	r2, [pc, #100]	; (4023a0 <system_init_flash+0x70>)
  40233c:	4293      	cmp	r3, r2
  40233e:	d804      	bhi.n	40234a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402340:	4b18      	ldr	r3, [pc, #96]	; (4023a4 <system_init_flash+0x74>)
  402342:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402346:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402348:	e023      	b.n	402392 <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40234a:	687b      	ldr	r3, [r7, #4]
  40234c:	4a16      	ldr	r2, [pc, #88]	; (4023a8 <system_init_flash+0x78>)
  40234e:	4293      	cmp	r3, r2
  402350:	d803      	bhi.n	40235a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402352:	4b14      	ldr	r3, [pc, #80]	; (4023a4 <system_init_flash+0x74>)
  402354:	4a15      	ldr	r2, [pc, #84]	; (4023ac <system_init_flash+0x7c>)
  402356:	601a      	str	r2, [r3, #0]
}
  402358:	e01b      	b.n	402392 <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40235a:	687b      	ldr	r3, [r7, #4]
  40235c:	4a14      	ldr	r2, [pc, #80]	; (4023b0 <system_init_flash+0x80>)
  40235e:	4293      	cmp	r3, r2
  402360:	d803      	bhi.n	40236a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402362:	4b10      	ldr	r3, [pc, #64]	; (4023a4 <system_init_flash+0x74>)
  402364:	4a13      	ldr	r2, [pc, #76]	; (4023b4 <system_init_flash+0x84>)
  402366:	601a      	str	r2, [r3, #0]
}
  402368:	e013      	b.n	402392 <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40236a:	687b      	ldr	r3, [r7, #4]
  40236c:	4a12      	ldr	r2, [pc, #72]	; (4023b8 <system_init_flash+0x88>)
  40236e:	4293      	cmp	r3, r2
  402370:	d803      	bhi.n	40237a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402372:	4b0c      	ldr	r3, [pc, #48]	; (4023a4 <system_init_flash+0x74>)
  402374:	4a11      	ldr	r2, [pc, #68]	; (4023bc <system_init_flash+0x8c>)
  402376:	601a      	str	r2, [r3, #0]
}
  402378:	e00b      	b.n	402392 <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40237a:	687b      	ldr	r3, [r7, #4]
  40237c:	4a10      	ldr	r2, [pc, #64]	; (4023c0 <system_init_flash+0x90>)
  40237e:	4293      	cmp	r3, r2
  402380:	d804      	bhi.n	40238c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402382:	4b08      	ldr	r3, [pc, #32]	; (4023a4 <system_init_flash+0x74>)
  402384:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402388:	601a      	str	r2, [r3, #0]
}
  40238a:	e002      	b.n	402392 <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40238c:	4b05      	ldr	r3, [pc, #20]	; (4023a4 <system_init_flash+0x74>)
  40238e:	4a0d      	ldr	r2, [pc, #52]	; (4023c4 <system_init_flash+0x94>)
  402390:	601a      	str	r2, [r3, #0]
}
  402392:	bf00      	nop
  402394:	370c      	adds	r7, #12
  402396:	46bd      	mov	sp, r7
  402398:	f85d 7b04 	ldr.w	r7, [sp], #4
  40239c:	4770      	bx	lr
  40239e:	bf00      	nop
  4023a0:	01312cff 	.word	0x01312cff
  4023a4:	400e0c00 	.word	0x400e0c00
  4023a8:	026259ff 	.word	0x026259ff
  4023ac:	04000100 	.word	0x04000100
  4023b0:	039386ff 	.word	0x039386ff
  4023b4:	04000200 	.word	0x04000200
  4023b8:	04c4b3ff 	.word	0x04c4b3ff
  4023bc:	04000300 	.word	0x04000300
  4023c0:	05f5e0ff 	.word	0x05f5e0ff
  4023c4:	04000500 	.word	0x04000500

004023c8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4023c8:	b480      	push	{r7}
  4023ca:	b085      	sub	sp, #20
  4023cc:	af00      	add	r7, sp, #0
  4023ce:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4023d0:	4b10      	ldr	r3, [pc, #64]	; (402414 <_sbrk+0x4c>)
  4023d2:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4023d4:	4b10      	ldr	r3, [pc, #64]	; (402418 <_sbrk+0x50>)
  4023d6:	681b      	ldr	r3, [r3, #0]
  4023d8:	2b00      	cmp	r3, #0
  4023da:	d102      	bne.n	4023e2 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4023dc:	4b0e      	ldr	r3, [pc, #56]	; (402418 <_sbrk+0x50>)
  4023de:	4a0f      	ldr	r2, [pc, #60]	; (40241c <_sbrk+0x54>)
  4023e0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4023e2:	4b0d      	ldr	r3, [pc, #52]	; (402418 <_sbrk+0x50>)
  4023e4:	681b      	ldr	r3, [r3, #0]
  4023e6:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4023e8:	68ba      	ldr	r2, [r7, #8]
  4023ea:	687b      	ldr	r3, [r7, #4]
  4023ec:	441a      	add	r2, r3
  4023ee:	68fb      	ldr	r3, [r7, #12]
  4023f0:	429a      	cmp	r2, r3
  4023f2:	dd02      	ble.n	4023fa <_sbrk+0x32>
		return (caddr_t) -1;	
  4023f4:	f04f 33ff 	mov.w	r3, #4294967295
  4023f8:	e006      	b.n	402408 <_sbrk+0x40>
	}

	heap += incr;
  4023fa:	4b07      	ldr	r3, [pc, #28]	; (402418 <_sbrk+0x50>)
  4023fc:	681a      	ldr	r2, [r3, #0]
  4023fe:	687b      	ldr	r3, [r7, #4]
  402400:	4413      	add	r3, r2
  402402:	4a05      	ldr	r2, [pc, #20]	; (402418 <_sbrk+0x50>)
  402404:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402406:	68bb      	ldr	r3, [r7, #8]
}
  402408:	4618      	mov	r0, r3
  40240a:	3714      	adds	r7, #20
  40240c:	46bd      	mov	sp, r7
  40240e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402412:	4770      	bx	lr
  402414:	2045fffc 	.word	0x2045fffc
  402418:	20400a50 	.word	0x20400a50
  40241c:	20402cb0 	.word	0x20402cb0

00402420 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402420:	b480      	push	{r7}
  402422:	b083      	sub	sp, #12
  402424:	af00      	add	r7, sp, #0
  402426:	6078      	str	r0, [r7, #4]
	return -1;
  402428:	f04f 33ff 	mov.w	r3, #4294967295
}
  40242c:	4618      	mov	r0, r3
  40242e:	370c      	adds	r7, #12
  402430:	46bd      	mov	sp, r7
  402432:	f85d 7b04 	ldr.w	r7, [sp], #4
  402436:	4770      	bx	lr

00402438 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  402438:	b480      	push	{r7}
  40243a:	b083      	sub	sp, #12
  40243c:	af00      	add	r7, sp, #0
  40243e:	6078      	str	r0, [r7, #4]
  402440:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  402442:	683b      	ldr	r3, [r7, #0]
  402444:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  402448:	605a      	str	r2, [r3, #4]

	return 0;
  40244a:	2300      	movs	r3, #0
}
  40244c:	4618      	mov	r0, r3
  40244e:	370c      	adds	r7, #12
  402450:	46bd      	mov	sp, r7
  402452:	f85d 7b04 	ldr.w	r7, [sp], #4
  402456:	4770      	bx	lr

00402458 <_isatty>:

extern int _isatty(int file)
{
  402458:	b480      	push	{r7}
  40245a:	b083      	sub	sp, #12
  40245c:	af00      	add	r7, sp, #0
  40245e:	6078      	str	r0, [r7, #4]
	return 1;
  402460:	2301      	movs	r3, #1
}
  402462:	4618      	mov	r0, r3
  402464:	370c      	adds	r7, #12
  402466:	46bd      	mov	sp, r7
  402468:	f85d 7b04 	ldr.w	r7, [sp], #4
  40246c:	4770      	bx	lr

0040246e <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  40246e:	b480      	push	{r7}
  402470:	b085      	sub	sp, #20
  402472:	af00      	add	r7, sp, #0
  402474:	60f8      	str	r0, [r7, #12]
  402476:	60b9      	str	r1, [r7, #8]
  402478:	607a      	str	r2, [r7, #4]
	return 0;
  40247a:	2300      	movs	r3, #0
}
  40247c:	4618      	mov	r0, r3
  40247e:	3714      	adds	r7, #20
  402480:	46bd      	mov	sp, r7
  402482:	f85d 7b04 	ldr.w	r7, [sp], #4
  402486:	4770      	bx	lr

00402488 <NVIC_EnableIRQ>:
{
  402488:	b480      	push	{r7}
  40248a:	b083      	sub	sp, #12
  40248c:	af00      	add	r7, sp, #0
  40248e:	4603      	mov	r3, r0
  402490:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402492:	4909      	ldr	r1, [pc, #36]	; (4024b8 <NVIC_EnableIRQ+0x30>)
  402494:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402498:	095b      	lsrs	r3, r3, #5
  40249a:	79fa      	ldrb	r2, [r7, #7]
  40249c:	f002 021f 	and.w	r2, r2, #31
  4024a0:	2001      	movs	r0, #1
  4024a2:	fa00 f202 	lsl.w	r2, r0, r2
  4024a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4024aa:	bf00      	nop
  4024ac:	370c      	adds	r7, #12
  4024ae:	46bd      	mov	sp, r7
  4024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024b4:	4770      	bx	lr
  4024b6:	bf00      	nop
  4024b8:	e000e100 	.word	0xe000e100

004024bc <NVIC_SetPriority>:
{
  4024bc:	b480      	push	{r7}
  4024be:	b083      	sub	sp, #12
  4024c0:	af00      	add	r7, sp, #0
  4024c2:	4603      	mov	r3, r0
  4024c4:	6039      	str	r1, [r7, #0]
  4024c6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4024c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4024cc:	2b00      	cmp	r3, #0
  4024ce:	da0b      	bge.n	4024e8 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4024d0:	490d      	ldr	r1, [pc, #52]	; (402508 <NVIC_SetPriority+0x4c>)
  4024d2:	79fb      	ldrb	r3, [r7, #7]
  4024d4:	f003 030f 	and.w	r3, r3, #15
  4024d8:	3b04      	subs	r3, #4
  4024da:	683a      	ldr	r2, [r7, #0]
  4024dc:	b2d2      	uxtb	r2, r2
  4024de:	0152      	lsls	r2, r2, #5
  4024e0:	b2d2      	uxtb	r2, r2
  4024e2:	440b      	add	r3, r1
  4024e4:	761a      	strb	r2, [r3, #24]
}
  4024e6:	e009      	b.n	4024fc <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4024e8:	4908      	ldr	r1, [pc, #32]	; (40250c <NVIC_SetPriority+0x50>)
  4024ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4024ee:	683a      	ldr	r2, [r7, #0]
  4024f0:	b2d2      	uxtb	r2, r2
  4024f2:	0152      	lsls	r2, r2, #5
  4024f4:	b2d2      	uxtb	r2, r2
  4024f6:	440b      	add	r3, r1
  4024f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4024fc:	bf00      	nop
  4024fe:	370c      	adds	r7, #12
  402500:	46bd      	mov	sp, r7
  402502:	f85d 7b04 	ldr.w	r7, [sp], #4
  402506:	4770      	bx	lr
  402508:	e000ed00 	.word	0xe000ed00
  40250c:	e000e100 	.word	0xe000e100

00402510 <osc_get_rate>:
{
  402510:	b480      	push	{r7}
  402512:	b083      	sub	sp, #12
  402514:	af00      	add	r7, sp, #0
  402516:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402518:	687b      	ldr	r3, [r7, #4]
  40251a:	2b07      	cmp	r3, #7
  40251c:	d825      	bhi.n	40256a <osc_get_rate+0x5a>
  40251e:	a201      	add	r2, pc, #4	; (adr r2, 402524 <osc_get_rate+0x14>)
  402520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402524:	00402545 	.word	0x00402545
  402528:	0040254b 	.word	0x0040254b
  40252c:	00402551 	.word	0x00402551
  402530:	00402557 	.word	0x00402557
  402534:	0040255b 	.word	0x0040255b
  402538:	0040255f 	.word	0x0040255f
  40253c:	00402563 	.word	0x00402563
  402540:	00402567 	.word	0x00402567
		return OSC_SLCK_32K_RC_HZ;
  402544:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402548:	e010      	b.n	40256c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40254a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40254e:	e00d      	b.n	40256c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402550:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402554:	e00a      	b.n	40256c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402556:	4b08      	ldr	r3, [pc, #32]	; (402578 <osc_get_rate+0x68>)
  402558:	e008      	b.n	40256c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40255a:	4b08      	ldr	r3, [pc, #32]	; (40257c <osc_get_rate+0x6c>)
  40255c:	e006      	b.n	40256c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40255e:	4b08      	ldr	r3, [pc, #32]	; (402580 <osc_get_rate+0x70>)
  402560:	e004      	b.n	40256c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402562:	4b07      	ldr	r3, [pc, #28]	; (402580 <osc_get_rate+0x70>)
  402564:	e002      	b.n	40256c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402566:	4b06      	ldr	r3, [pc, #24]	; (402580 <osc_get_rate+0x70>)
  402568:	e000      	b.n	40256c <osc_get_rate+0x5c>
	return 0;
  40256a:	2300      	movs	r3, #0
}
  40256c:	4618      	mov	r0, r3
  40256e:	370c      	adds	r7, #12
  402570:	46bd      	mov	sp, r7
  402572:	f85d 7b04 	ldr.w	r7, [sp], #4
  402576:	4770      	bx	lr
  402578:	003d0900 	.word	0x003d0900
  40257c:	007a1200 	.word	0x007a1200
  402580:	00b71b00 	.word	0x00b71b00

00402584 <sysclk_get_main_hz>:
{
  402584:	b580      	push	{r7, lr}
  402586:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402588:	2006      	movs	r0, #6
  40258a:	4b05      	ldr	r3, [pc, #20]	; (4025a0 <sysclk_get_main_hz+0x1c>)
  40258c:	4798      	blx	r3
  40258e:	4602      	mov	r2, r0
  402590:	4613      	mov	r3, r2
  402592:	009b      	lsls	r3, r3, #2
  402594:	4413      	add	r3, r2
  402596:	009a      	lsls	r2, r3, #2
  402598:	4413      	add	r3, r2
}
  40259a:	4618      	mov	r0, r3
  40259c:	bd80      	pop	{r7, pc}
  40259e:	bf00      	nop
  4025a0:	00402511 	.word	0x00402511

004025a4 <sysclk_get_cpu_hz>:
{
  4025a4:	b580      	push	{r7, lr}
  4025a6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4025a8:	4b02      	ldr	r3, [pc, #8]	; (4025b4 <sysclk_get_cpu_hz+0x10>)
  4025aa:	4798      	blx	r3
  4025ac:	4603      	mov	r3, r0
}
  4025ae:	4618      	mov	r0, r3
  4025b0:	bd80      	pop	{r7, pc}
  4025b2:	bf00      	nop
  4025b4:	00402585 	.word	0x00402585

004025b8 <sysclk_get_peripheral_hz>:
{
  4025b8:	b580      	push	{r7, lr}
  4025ba:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4025bc:	4b02      	ldr	r3, [pc, #8]	; (4025c8 <sysclk_get_peripheral_hz+0x10>)
  4025be:	4798      	blx	r3
  4025c0:	4603      	mov	r3, r0
  4025c2:	085b      	lsrs	r3, r3, #1
}
  4025c4:	4618      	mov	r0, r3
  4025c6:	bd80      	pop	{r7, pc}
  4025c8:	00402585 	.word	0x00402585

004025cc <sysclk_enable_peripheral_clock>:
{
  4025cc:	b580      	push	{r7, lr}
  4025ce:	b082      	sub	sp, #8
  4025d0:	af00      	add	r7, sp, #0
  4025d2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4025d4:	6878      	ldr	r0, [r7, #4]
  4025d6:	4b03      	ldr	r3, [pc, #12]	; (4025e4 <sysclk_enable_peripheral_clock+0x18>)
  4025d8:	4798      	blx	r3
}
  4025da:	bf00      	nop
  4025dc:	3708      	adds	r7, #8
  4025de:	46bd      	mov	sp, r7
  4025e0:	bd80      	pop	{r7, pc}
  4025e2:	bf00      	nop
  4025e4:	004018e9 	.word	0x004018e9

004025e8 <usart_serial_init>:
{
  4025e8:	b580      	push	{r7, lr}
  4025ea:	b08c      	sub	sp, #48	; 0x30
  4025ec:	af00      	add	r7, sp, #0
  4025ee:	6078      	str	r0, [r7, #4]
  4025f0:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4025f2:	4b49      	ldr	r3, [pc, #292]	; (402718 <usart_serial_init+0x130>)
  4025f4:	4798      	blx	r3
  4025f6:	4603      	mov	r3, r0
  4025f8:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4025fa:	683b      	ldr	r3, [r7, #0]
  4025fc:	681b      	ldr	r3, [r3, #0]
  4025fe:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402600:	683b      	ldr	r3, [r7, #0]
  402602:	689b      	ldr	r3, [r3, #8]
  402604:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  402606:	683b      	ldr	r3, [r7, #0]
  402608:	681b      	ldr	r3, [r3, #0]
  40260a:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  40260c:	683b      	ldr	r3, [r7, #0]
  40260e:	685b      	ldr	r3, [r3, #4]
  402610:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  402612:	683b      	ldr	r3, [r7, #0]
  402614:	689b      	ldr	r3, [r3, #8]
  402616:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402618:	683b      	ldr	r3, [r7, #0]
  40261a:	68db      	ldr	r3, [r3, #12]
  40261c:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  40261e:	2300      	movs	r3, #0
  402620:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  402622:	687b      	ldr	r3, [r7, #4]
  402624:	4a3d      	ldr	r2, [pc, #244]	; (40271c <usart_serial_init+0x134>)
  402626:	4293      	cmp	r3, r2
  402628:	d108      	bne.n	40263c <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40262a:	2007      	movs	r0, #7
  40262c:	4b3c      	ldr	r3, [pc, #240]	; (402720 <usart_serial_init+0x138>)
  40262e:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402630:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402634:	4619      	mov	r1, r3
  402636:	6878      	ldr	r0, [r7, #4]
  402638:	4b3a      	ldr	r3, [pc, #232]	; (402724 <usart_serial_init+0x13c>)
  40263a:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  40263c:	687b      	ldr	r3, [r7, #4]
  40263e:	4a3a      	ldr	r2, [pc, #232]	; (402728 <usart_serial_init+0x140>)
  402640:	4293      	cmp	r3, r2
  402642:	d108      	bne.n	402656 <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  402644:	2008      	movs	r0, #8
  402646:	4b36      	ldr	r3, [pc, #216]	; (402720 <usart_serial_init+0x138>)
  402648:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40264a:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40264e:	4619      	mov	r1, r3
  402650:	6878      	ldr	r0, [r7, #4]
  402652:	4b34      	ldr	r3, [pc, #208]	; (402724 <usart_serial_init+0x13c>)
  402654:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  402656:	687b      	ldr	r3, [r7, #4]
  402658:	4a34      	ldr	r2, [pc, #208]	; (40272c <usart_serial_init+0x144>)
  40265a:	4293      	cmp	r3, r2
  40265c:	d108      	bne.n	402670 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  40265e:	202c      	movs	r0, #44	; 0x2c
  402660:	4b2f      	ldr	r3, [pc, #188]	; (402720 <usart_serial_init+0x138>)
  402662:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402664:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402668:	4619      	mov	r1, r3
  40266a:	6878      	ldr	r0, [r7, #4]
  40266c:	4b2d      	ldr	r3, [pc, #180]	; (402724 <usart_serial_init+0x13c>)
  40266e:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  402670:	687b      	ldr	r3, [r7, #4]
  402672:	4a2f      	ldr	r2, [pc, #188]	; (402730 <usart_serial_init+0x148>)
  402674:	4293      	cmp	r3, r2
  402676:	d108      	bne.n	40268a <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  402678:	202d      	movs	r0, #45	; 0x2d
  40267a:	4b29      	ldr	r3, [pc, #164]	; (402720 <usart_serial_init+0x138>)
  40267c:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  40267e:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402682:	4619      	mov	r1, r3
  402684:	6878      	ldr	r0, [r7, #4]
  402686:	4b27      	ldr	r3, [pc, #156]	; (402724 <usart_serial_init+0x13c>)
  402688:	4798      	blx	r3
	if (USART0 == p_usart) {
  40268a:	687b      	ldr	r3, [r7, #4]
  40268c:	4a29      	ldr	r2, [pc, #164]	; (402734 <usart_serial_init+0x14c>)
  40268e:	4293      	cmp	r3, r2
  402690:	d111      	bne.n	4026b6 <usart_serial_init+0xce>
		sysclk_enable_peripheral_clock(ID_USART0);
  402692:	200d      	movs	r0, #13
  402694:	4b22      	ldr	r3, [pc, #136]	; (402720 <usart_serial_init+0x138>)
  402696:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402698:	4b1f      	ldr	r3, [pc, #124]	; (402718 <usart_serial_init+0x130>)
  40269a:	4798      	blx	r3
  40269c:	4602      	mov	r2, r0
  40269e:	f107 030c 	add.w	r3, r7, #12
  4026a2:	4619      	mov	r1, r3
  4026a4:	6878      	ldr	r0, [r7, #4]
  4026a6:	4b24      	ldr	r3, [pc, #144]	; (402738 <usart_serial_init+0x150>)
  4026a8:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4026aa:	6878      	ldr	r0, [r7, #4]
  4026ac:	4b23      	ldr	r3, [pc, #140]	; (40273c <usart_serial_init+0x154>)
  4026ae:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4026b0:	6878      	ldr	r0, [r7, #4]
  4026b2:	4b23      	ldr	r3, [pc, #140]	; (402740 <usart_serial_init+0x158>)
  4026b4:	4798      	blx	r3
	if (USART1 == p_usart) {
  4026b6:	687b      	ldr	r3, [r7, #4]
  4026b8:	4a22      	ldr	r2, [pc, #136]	; (402744 <usart_serial_init+0x15c>)
  4026ba:	4293      	cmp	r3, r2
  4026bc:	d111      	bne.n	4026e2 <usart_serial_init+0xfa>
		sysclk_enable_peripheral_clock(ID_USART1);
  4026be:	200e      	movs	r0, #14
  4026c0:	4b17      	ldr	r3, [pc, #92]	; (402720 <usart_serial_init+0x138>)
  4026c2:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4026c4:	4b14      	ldr	r3, [pc, #80]	; (402718 <usart_serial_init+0x130>)
  4026c6:	4798      	blx	r3
  4026c8:	4602      	mov	r2, r0
  4026ca:	f107 030c 	add.w	r3, r7, #12
  4026ce:	4619      	mov	r1, r3
  4026d0:	6878      	ldr	r0, [r7, #4]
  4026d2:	4b19      	ldr	r3, [pc, #100]	; (402738 <usart_serial_init+0x150>)
  4026d4:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4026d6:	6878      	ldr	r0, [r7, #4]
  4026d8:	4b18      	ldr	r3, [pc, #96]	; (40273c <usart_serial_init+0x154>)
  4026da:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4026dc:	6878      	ldr	r0, [r7, #4]
  4026de:	4b18      	ldr	r3, [pc, #96]	; (402740 <usart_serial_init+0x158>)
  4026e0:	4798      	blx	r3
	if (USART2 == p_usart) {
  4026e2:	687b      	ldr	r3, [r7, #4]
  4026e4:	4a18      	ldr	r2, [pc, #96]	; (402748 <usart_serial_init+0x160>)
  4026e6:	4293      	cmp	r3, r2
  4026e8:	d111      	bne.n	40270e <usart_serial_init+0x126>
		sysclk_enable_peripheral_clock(ID_USART2);
  4026ea:	200f      	movs	r0, #15
  4026ec:	4b0c      	ldr	r3, [pc, #48]	; (402720 <usart_serial_init+0x138>)
  4026ee:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  4026f0:	4b09      	ldr	r3, [pc, #36]	; (402718 <usart_serial_init+0x130>)
  4026f2:	4798      	blx	r3
  4026f4:	4602      	mov	r2, r0
  4026f6:	f107 030c 	add.w	r3, r7, #12
  4026fa:	4619      	mov	r1, r3
  4026fc:	6878      	ldr	r0, [r7, #4]
  4026fe:	4b0e      	ldr	r3, [pc, #56]	; (402738 <usart_serial_init+0x150>)
  402700:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402702:	6878      	ldr	r0, [r7, #4]
  402704:	4b0d      	ldr	r3, [pc, #52]	; (40273c <usart_serial_init+0x154>)
  402706:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402708:	6878      	ldr	r0, [r7, #4]
  40270a:	4b0d      	ldr	r3, [pc, #52]	; (402740 <usart_serial_init+0x158>)
  40270c:	4798      	blx	r3
}
  40270e:	bf00      	nop
  402710:	3730      	adds	r7, #48	; 0x30
  402712:	46bd      	mov	sp, r7
  402714:	bd80      	pop	{r7, pc}
  402716:	bf00      	nop
  402718:	004025b9 	.word	0x004025b9
  40271c:	400e0800 	.word	0x400e0800
  402720:	004025cd 	.word	0x004025cd
  402724:	00401d1f 	.word	0x00401d1f
  402728:	400e0a00 	.word	0x400e0a00
  40272c:	400e1a00 	.word	0x400e1a00
  402730:	400e1c00 	.word	0x400e1c00
  402734:	40024000 	.word	0x40024000
  402738:	00401edd 	.word	0x00401edd
  40273c:	00401f61 	.word	0x00401f61
  402740:	00401f95 	.word	0x00401f95
  402744:	40028000 	.word	0x40028000
  402748:	4002c000 	.word	0x4002c000

0040274c <usart_serial_putchar>:
{
  40274c:	b580      	push	{r7, lr}
  40274e:	b082      	sub	sp, #8
  402750:	af00      	add	r7, sp, #0
  402752:	6078      	str	r0, [r7, #4]
  402754:	460b      	mov	r3, r1
  402756:	70fb      	strb	r3, [r7, #3]
	if (UART0 == (Uart*)p_usart) {
  402758:	687b      	ldr	r3, [r7, #4]
  40275a:	4a36      	ldr	r2, [pc, #216]	; (402834 <usart_serial_putchar+0xe8>)
  40275c:	4293      	cmp	r3, r2
  40275e:	d10a      	bne.n	402776 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  402760:	bf00      	nop
  402762:	78fb      	ldrb	r3, [r7, #3]
  402764:	4619      	mov	r1, r3
  402766:	6878      	ldr	r0, [r7, #4]
  402768:	4b33      	ldr	r3, [pc, #204]	; (402838 <usart_serial_putchar+0xec>)
  40276a:	4798      	blx	r3
  40276c:	4603      	mov	r3, r0
  40276e:	2b00      	cmp	r3, #0
  402770:	d1f7      	bne.n	402762 <usart_serial_putchar+0x16>
		return 1;
  402772:	2301      	movs	r3, #1
  402774:	e05a      	b.n	40282c <usart_serial_putchar+0xe0>
	if (UART1 == (Uart*)p_usart) {
  402776:	687b      	ldr	r3, [r7, #4]
  402778:	4a30      	ldr	r2, [pc, #192]	; (40283c <usart_serial_putchar+0xf0>)
  40277a:	4293      	cmp	r3, r2
  40277c:	d10a      	bne.n	402794 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40277e:	bf00      	nop
  402780:	78fb      	ldrb	r3, [r7, #3]
  402782:	4619      	mov	r1, r3
  402784:	6878      	ldr	r0, [r7, #4]
  402786:	4b2c      	ldr	r3, [pc, #176]	; (402838 <usart_serial_putchar+0xec>)
  402788:	4798      	blx	r3
  40278a:	4603      	mov	r3, r0
  40278c:	2b00      	cmp	r3, #0
  40278e:	d1f7      	bne.n	402780 <usart_serial_putchar+0x34>
		return 1;
  402790:	2301      	movs	r3, #1
  402792:	e04b      	b.n	40282c <usart_serial_putchar+0xe0>
	if (UART2 == (Uart*)p_usart) {
  402794:	687b      	ldr	r3, [r7, #4]
  402796:	4a2a      	ldr	r2, [pc, #168]	; (402840 <usart_serial_putchar+0xf4>)
  402798:	4293      	cmp	r3, r2
  40279a:	d10a      	bne.n	4027b2 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  40279c:	bf00      	nop
  40279e:	78fb      	ldrb	r3, [r7, #3]
  4027a0:	4619      	mov	r1, r3
  4027a2:	6878      	ldr	r0, [r7, #4]
  4027a4:	4b24      	ldr	r3, [pc, #144]	; (402838 <usart_serial_putchar+0xec>)
  4027a6:	4798      	blx	r3
  4027a8:	4603      	mov	r3, r0
  4027aa:	2b00      	cmp	r3, #0
  4027ac:	d1f7      	bne.n	40279e <usart_serial_putchar+0x52>
		return 1;
  4027ae:	2301      	movs	r3, #1
  4027b0:	e03c      	b.n	40282c <usart_serial_putchar+0xe0>
	if (UART3 == (Uart*)p_usart) {
  4027b2:	687b      	ldr	r3, [r7, #4]
  4027b4:	4a23      	ldr	r2, [pc, #140]	; (402844 <usart_serial_putchar+0xf8>)
  4027b6:	4293      	cmp	r3, r2
  4027b8:	d10a      	bne.n	4027d0 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4027ba:	bf00      	nop
  4027bc:	78fb      	ldrb	r3, [r7, #3]
  4027be:	4619      	mov	r1, r3
  4027c0:	6878      	ldr	r0, [r7, #4]
  4027c2:	4b1d      	ldr	r3, [pc, #116]	; (402838 <usart_serial_putchar+0xec>)
  4027c4:	4798      	blx	r3
  4027c6:	4603      	mov	r3, r0
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	d1f7      	bne.n	4027bc <usart_serial_putchar+0x70>
		return 1;
  4027cc:	2301      	movs	r3, #1
  4027ce:	e02d      	b.n	40282c <usart_serial_putchar+0xe0>
	if (USART0 == p_usart) {
  4027d0:	687b      	ldr	r3, [r7, #4]
  4027d2:	4a1d      	ldr	r2, [pc, #116]	; (402848 <usart_serial_putchar+0xfc>)
  4027d4:	4293      	cmp	r3, r2
  4027d6:	d10a      	bne.n	4027ee <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4027d8:	bf00      	nop
  4027da:	78fb      	ldrb	r3, [r7, #3]
  4027dc:	4619      	mov	r1, r3
  4027de:	6878      	ldr	r0, [r7, #4]
  4027e0:	4b1a      	ldr	r3, [pc, #104]	; (40284c <usart_serial_putchar+0x100>)
  4027e2:	4798      	blx	r3
  4027e4:	4603      	mov	r3, r0
  4027e6:	2b00      	cmp	r3, #0
  4027e8:	d1f7      	bne.n	4027da <usart_serial_putchar+0x8e>
		return 1;
  4027ea:	2301      	movs	r3, #1
  4027ec:	e01e      	b.n	40282c <usart_serial_putchar+0xe0>
	if (USART1 == p_usart) {
  4027ee:	687b      	ldr	r3, [r7, #4]
  4027f0:	4a17      	ldr	r2, [pc, #92]	; (402850 <usart_serial_putchar+0x104>)
  4027f2:	4293      	cmp	r3, r2
  4027f4:	d10a      	bne.n	40280c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  4027f6:	bf00      	nop
  4027f8:	78fb      	ldrb	r3, [r7, #3]
  4027fa:	4619      	mov	r1, r3
  4027fc:	6878      	ldr	r0, [r7, #4]
  4027fe:	4b13      	ldr	r3, [pc, #76]	; (40284c <usart_serial_putchar+0x100>)
  402800:	4798      	blx	r3
  402802:	4603      	mov	r3, r0
  402804:	2b00      	cmp	r3, #0
  402806:	d1f7      	bne.n	4027f8 <usart_serial_putchar+0xac>
		return 1;
  402808:	2301      	movs	r3, #1
  40280a:	e00f      	b.n	40282c <usart_serial_putchar+0xe0>
	if (USART2 == p_usart) {
  40280c:	687b      	ldr	r3, [r7, #4]
  40280e:	4a11      	ldr	r2, [pc, #68]	; (402854 <usart_serial_putchar+0x108>)
  402810:	4293      	cmp	r3, r2
  402812:	d10a      	bne.n	40282a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  402814:	bf00      	nop
  402816:	78fb      	ldrb	r3, [r7, #3]
  402818:	4619      	mov	r1, r3
  40281a:	6878      	ldr	r0, [r7, #4]
  40281c:	4b0b      	ldr	r3, [pc, #44]	; (40284c <usart_serial_putchar+0x100>)
  40281e:	4798      	blx	r3
  402820:	4603      	mov	r3, r0
  402822:	2b00      	cmp	r3, #0
  402824:	d1f7      	bne.n	402816 <usart_serial_putchar+0xca>
		return 1;
  402826:	2301      	movs	r3, #1
  402828:	e000      	b.n	40282c <usart_serial_putchar+0xe0>
	return 0;
  40282a:	2300      	movs	r3, #0
}
  40282c:	4618      	mov	r0, r3
  40282e:	3708      	adds	r7, #8
  402830:	46bd      	mov	sp, r7
  402832:	bd80      	pop	{r7, pc}
  402834:	400e0800 	.word	0x400e0800
  402838:	00401d9d 	.word	0x00401d9d
  40283c:	400e0a00 	.word	0x400e0a00
  402840:	400e1a00 	.word	0x400e1a00
  402844:	400e1c00 	.word	0x400e1c00
  402848:	40024000 	.word	0x40024000
  40284c:	00402001 	.word	0x00402001
  402850:	40028000 	.word	0x40028000
  402854:	4002c000 	.word	0x4002c000

00402858 <usart_serial_getchar>:
{
  402858:	b580      	push	{r7, lr}
  40285a:	b084      	sub	sp, #16
  40285c:	af00      	add	r7, sp, #0
  40285e:	6078      	str	r0, [r7, #4]
  402860:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  402862:	2300      	movs	r3, #0
  402864:	60fb      	str	r3, [r7, #12]
	if (UART0 == (Uart*)p_usart) {
  402866:	687b      	ldr	r3, [r7, #4]
  402868:	4a34      	ldr	r2, [pc, #208]	; (40293c <usart_serial_getchar+0xe4>)
  40286a:	4293      	cmp	r3, r2
  40286c:	d107      	bne.n	40287e <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40286e:	bf00      	nop
  402870:	6839      	ldr	r1, [r7, #0]
  402872:	6878      	ldr	r0, [r7, #4]
  402874:	4b32      	ldr	r3, [pc, #200]	; (402940 <usart_serial_getchar+0xe8>)
  402876:	4798      	blx	r3
  402878:	4603      	mov	r3, r0
  40287a:	2b00      	cmp	r3, #0
  40287c:	d1f8      	bne.n	402870 <usart_serial_getchar+0x18>
	if (UART1 == (Uart*)p_usart) {
  40287e:	687b      	ldr	r3, [r7, #4]
  402880:	4a30      	ldr	r2, [pc, #192]	; (402944 <usart_serial_getchar+0xec>)
  402882:	4293      	cmp	r3, r2
  402884:	d107      	bne.n	402896 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  402886:	bf00      	nop
  402888:	6839      	ldr	r1, [r7, #0]
  40288a:	6878      	ldr	r0, [r7, #4]
  40288c:	4b2c      	ldr	r3, [pc, #176]	; (402940 <usart_serial_getchar+0xe8>)
  40288e:	4798      	blx	r3
  402890:	4603      	mov	r3, r0
  402892:	2b00      	cmp	r3, #0
  402894:	d1f8      	bne.n	402888 <usart_serial_getchar+0x30>
	if (UART2 == (Uart*)p_usart) {
  402896:	687b      	ldr	r3, [r7, #4]
  402898:	4a2b      	ldr	r2, [pc, #172]	; (402948 <usart_serial_getchar+0xf0>)
  40289a:	4293      	cmp	r3, r2
  40289c:	d107      	bne.n	4028ae <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  40289e:	bf00      	nop
  4028a0:	6839      	ldr	r1, [r7, #0]
  4028a2:	6878      	ldr	r0, [r7, #4]
  4028a4:	4b26      	ldr	r3, [pc, #152]	; (402940 <usart_serial_getchar+0xe8>)
  4028a6:	4798      	blx	r3
  4028a8:	4603      	mov	r3, r0
  4028aa:	2b00      	cmp	r3, #0
  4028ac:	d1f8      	bne.n	4028a0 <usart_serial_getchar+0x48>
	if (UART3 == (Uart*)p_usart) {
  4028ae:	687b      	ldr	r3, [r7, #4]
  4028b0:	4a26      	ldr	r2, [pc, #152]	; (40294c <usart_serial_getchar+0xf4>)
  4028b2:	4293      	cmp	r3, r2
  4028b4:	d107      	bne.n	4028c6 <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4028b6:	bf00      	nop
  4028b8:	6839      	ldr	r1, [r7, #0]
  4028ba:	6878      	ldr	r0, [r7, #4]
  4028bc:	4b20      	ldr	r3, [pc, #128]	; (402940 <usart_serial_getchar+0xe8>)
  4028be:	4798      	blx	r3
  4028c0:	4603      	mov	r3, r0
  4028c2:	2b00      	cmp	r3, #0
  4028c4:	d1f8      	bne.n	4028b8 <usart_serial_getchar+0x60>
	if (USART0 == p_usart) {
  4028c6:	687b      	ldr	r3, [r7, #4]
  4028c8:	4a21      	ldr	r2, [pc, #132]	; (402950 <usart_serial_getchar+0xf8>)
  4028ca:	4293      	cmp	r3, r2
  4028cc:	d10d      	bne.n	4028ea <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4028ce:	bf00      	nop
  4028d0:	f107 030c 	add.w	r3, r7, #12
  4028d4:	4619      	mov	r1, r3
  4028d6:	6878      	ldr	r0, [r7, #4]
  4028d8:	4b1e      	ldr	r3, [pc, #120]	; (402954 <usart_serial_getchar+0xfc>)
  4028da:	4798      	blx	r3
  4028dc:	4603      	mov	r3, r0
  4028de:	2b00      	cmp	r3, #0
  4028e0:	d1f6      	bne.n	4028d0 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4028e2:	68fb      	ldr	r3, [r7, #12]
  4028e4:	b2da      	uxtb	r2, r3
  4028e6:	683b      	ldr	r3, [r7, #0]
  4028e8:	701a      	strb	r2, [r3, #0]
	if (USART1 == p_usart) {
  4028ea:	687b      	ldr	r3, [r7, #4]
  4028ec:	4a1a      	ldr	r2, [pc, #104]	; (402958 <usart_serial_getchar+0x100>)
  4028ee:	4293      	cmp	r3, r2
  4028f0:	d10d      	bne.n	40290e <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  4028f2:	bf00      	nop
  4028f4:	f107 030c 	add.w	r3, r7, #12
  4028f8:	4619      	mov	r1, r3
  4028fa:	6878      	ldr	r0, [r7, #4]
  4028fc:	4b15      	ldr	r3, [pc, #84]	; (402954 <usart_serial_getchar+0xfc>)
  4028fe:	4798      	blx	r3
  402900:	4603      	mov	r3, r0
  402902:	2b00      	cmp	r3, #0
  402904:	d1f6      	bne.n	4028f4 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  402906:	68fb      	ldr	r3, [r7, #12]
  402908:	b2da      	uxtb	r2, r3
  40290a:	683b      	ldr	r3, [r7, #0]
  40290c:	701a      	strb	r2, [r3, #0]
	if (USART2 == p_usart) {
  40290e:	687b      	ldr	r3, [r7, #4]
  402910:	4a12      	ldr	r2, [pc, #72]	; (40295c <usart_serial_getchar+0x104>)
  402912:	4293      	cmp	r3, r2
  402914:	d10d      	bne.n	402932 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  402916:	bf00      	nop
  402918:	f107 030c 	add.w	r3, r7, #12
  40291c:	4619      	mov	r1, r3
  40291e:	6878      	ldr	r0, [r7, #4]
  402920:	4b0c      	ldr	r3, [pc, #48]	; (402954 <usart_serial_getchar+0xfc>)
  402922:	4798      	blx	r3
  402924:	4603      	mov	r3, r0
  402926:	2b00      	cmp	r3, #0
  402928:	d1f6      	bne.n	402918 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40292a:	68fb      	ldr	r3, [r7, #12]
  40292c:	b2da      	uxtb	r2, r3
  40292e:	683b      	ldr	r3, [r7, #0]
  402930:	701a      	strb	r2, [r3, #0]
}
  402932:	bf00      	nop
  402934:	3710      	adds	r7, #16
  402936:	46bd      	mov	sp, r7
  402938:	bd80      	pop	{r7, pc}
  40293a:	bf00      	nop
  40293c:	400e0800 	.word	0x400e0800
  402940:	00401dcd 	.word	0x00401dcd
  402944:	400e0a00 	.word	0x400e0a00
  402948:	400e1a00 	.word	0x400e1a00
  40294c:	400e1c00 	.word	0x400e1c00
  402950:	40024000 	.word	0x40024000
  402954:	00402033 	.word	0x00402033
  402958:	40028000 	.word	0x40028000
  40295c:	4002c000 	.word	0x4002c000

00402960 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402960:	b580      	push	{r7, lr}
  402962:	b082      	sub	sp, #8
  402964:	af00      	add	r7, sp, #0
  402966:	6078      	str	r0, [r7, #4]
  402968:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40296a:	4a0f      	ldr	r2, [pc, #60]	; (4029a8 <stdio_serial_init+0x48>)
  40296c:	687b      	ldr	r3, [r7, #4]
  40296e:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402970:	4b0e      	ldr	r3, [pc, #56]	; (4029ac <stdio_serial_init+0x4c>)
  402972:	4a0f      	ldr	r2, [pc, #60]	; (4029b0 <stdio_serial_init+0x50>)
  402974:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402976:	4b0f      	ldr	r3, [pc, #60]	; (4029b4 <stdio_serial_init+0x54>)
  402978:	4a0f      	ldr	r2, [pc, #60]	; (4029b8 <stdio_serial_init+0x58>)
  40297a:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  40297c:	6839      	ldr	r1, [r7, #0]
  40297e:	6878      	ldr	r0, [r7, #4]
  402980:	4b0e      	ldr	r3, [pc, #56]	; (4029bc <stdio_serial_init+0x5c>)
  402982:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402984:	4b0e      	ldr	r3, [pc, #56]	; (4029c0 <stdio_serial_init+0x60>)
  402986:	681b      	ldr	r3, [r3, #0]
  402988:	689b      	ldr	r3, [r3, #8]
  40298a:	2100      	movs	r1, #0
  40298c:	4618      	mov	r0, r3
  40298e:	4b0d      	ldr	r3, [pc, #52]	; (4029c4 <stdio_serial_init+0x64>)
  402990:	4798      	blx	r3
	setbuf(stdin, NULL);
  402992:	4b0b      	ldr	r3, [pc, #44]	; (4029c0 <stdio_serial_init+0x60>)
  402994:	681b      	ldr	r3, [r3, #0]
  402996:	685b      	ldr	r3, [r3, #4]
  402998:	2100      	movs	r1, #0
  40299a:	4618      	mov	r0, r3
  40299c:	4b09      	ldr	r3, [pc, #36]	; (4029c4 <stdio_serial_init+0x64>)
  40299e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  4029a0:	bf00      	nop
  4029a2:	3708      	adds	r7, #8
  4029a4:	46bd      	mov	sp, r7
  4029a6:	bd80      	pop	{r7, pc}
  4029a8:	20400a90 	.word	0x20400a90
  4029ac:	20400a8c 	.word	0x20400a8c
  4029b0:	0040274d 	.word	0x0040274d
  4029b4:	20400a88 	.word	0x20400a88
  4029b8:	00402859 	.word	0x00402859
  4029bc:	004025e9 	.word	0x004025e9
  4029c0:	20400010 	.word	0x20400010
  4029c4:	00403239 	.word	0x00403239

004029c8 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  4029c8:	b580      	push	{r7, lr}
  4029ca:	b082      	sub	sp, #8
  4029cc:	af00      	add	r7, sp, #0
  4029ce:	6078      	str	r0, [r7, #4]
  4029d0:	6039      	str	r1, [r7, #0]
	pin_toggle(PIOD, (1<<28));
  4029d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4029d6:	4806      	ldr	r0, [pc, #24]	; (4029f0 <Button1_Handler+0x28>)
  4029d8:	4b06      	ldr	r3, [pc, #24]	; (4029f4 <Button1_Handler+0x2c>)
  4029da:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_PIN_MASK);
  4029dc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4029e0:	4805      	ldr	r0, [pc, #20]	; (4029f8 <Button1_Handler+0x30>)
  4029e2:	4b04      	ldr	r3, [pc, #16]	; (4029f4 <Button1_Handler+0x2c>)
  4029e4:	4798      	blx	r3
}
  4029e6:	bf00      	nop
  4029e8:	3708      	adds	r7, #8
  4029ea:	46bd      	mov	sp, r7
  4029ec:	bd80      	pop	{r7, pc}
  4029ee:	bf00      	nop
  4029f0:	400e1400 	.word	0x400e1400
  4029f4:	004029fd 	.word	0x004029fd
  4029f8:	400e1200 	.word	0x400e1200

004029fc <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  4029fc:	b580      	push	{r7, lr}
  4029fe:	b082      	sub	sp, #8
  402a00:	af00      	add	r7, sp, #0
  402a02:	6078      	str	r0, [r7, #4]
  402a04:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  402a06:	6839      	ldr	r1, [r7, #0]
  402a08:	6878      	ldr	r0, [r7, #4]
  402a0a:	4b09      	ldr	r3, [pc, #36]	; (402a30 <pin_toggle+0x34>)
  402a0c:	4798      	blx	r3
  402a0e:	4603      	mov	r3, r0
  402a10:	2b00      	cmp	r3, #0
  402a12:	d004      	beq.n	402a1e <pin_toggle+0x22>
		pio_clear(pio, mask);
  402a14:	6839      	ldr	r1, [r7, #0]
  402a16:	6878      	ldr	r0, [r7, #4]
  402a18:	4b06      	ldr	r3, [pc, #24]	; (402a34 <pin_toggle+0x38>)
  402a1a:	4798      	blx	r3
	else
		pio_set(pio,mask);
}
  402a1c:	e003      	b.n	402a26 <pin_toggle+0x2a>
		pio_set(pio,mask);
  402a1e:	6839      	ldr	r1, [r7, #0]
  402a20:	6878      	ldr	r0, [r7, #4]
  402a22:	4b05      	ldr	r3, [pc, #20]	; (402a38 <pin_toggle+0x3c>)
  402a24:	4798      	blx	r3
}
  402a26:	bf00      	nop
  402a28:	3708      	adds	r7, #8
  402a2a:	46bd      	mov	sp, r7
  402a2c:	bd80      	pop	{r7, pc}
  402a2e:	bf00      	nop
  402a30:	0040135d 	.word	0x0040135d
  402a34:	0040114d 	.word	0x0040114d
  402a38:	00401131 	.word	0x00401131

00402a3c <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402a3c:	b590      	push	{r4, r7, lr}
  402a3e:	b083      	sub	sp, #12
  402a40:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  402a42:	200a      	movs	r0, #10
  402a44:	4b10      	ldr	r3, [pc, #64]	; (402a88 <BUT_init+0x4c>)
  402a46:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402a48:	2209      	movs	r2, #9
  402a4a:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402a4e:	480f      	ldr	r0, [pc, #60]	; (402a8c <BUT_init+0x50>)
  402a50:	4b0f      	ldr	r3, [pc, #60]	; (402a90 <BUT_init+0x54>)
  402a52:	4798      	blx	r3
    
	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402a54:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402a58:	480c      	ldr	r0, [pc, #48]	; (402a8c <BUT_init+0x50>)
  402a5a:	4b0e      	ldr	r3, [pc, #56]	; (402a94 <BUT_init+0x58>)
  402a5c:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402a5e:	4b0e      	ldr	r3, [pc, #56]	; (402a98 <BUT_init+0x5c>)
  402a60:	9300      	str	r3, [sp, #0]
  402a62:	2350      	movs	r3, #80	; 0x50
  402a64:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402a68:	210a      	movs	r1, #10
  402a6a:	4808      	ldr	r0, [pc, #32]	; (402a8c <BUT_init+0x50>)
  402a6c:	4c0b      	ldr	r4, [pc, #44]	; (402a9c <BUT_init+0x60>)
  402a6e:	47a0      	blx	r4
    
	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  402a70:	200a      	movs	r0, #10
  402a72:	4b0b      	ldr	r3, [pc, #44]	; (402aa0 <BUT_init+0x64>)
  402a74:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  402a76:	2101      	movs	r1, #1
  402a78:	200a      	movs	r0, #10
  402a7a:	4b0a      	ldr	r3, [pc, #40]	; (402aa4 <BUT_init+0x68>)
  402a7c:	4798      	blx	r3
};
  402a7e:	bf00      	nop
  402a80:	3704      	adds	r7, #4
  402a82:	46bd      	mov	sp, r7
  402a84:	bd90      	pop	{r4, r7, pc}
  402a86:	bf00      	nop
  402a88:	004018e9 	.word	0x004018e9
  402a8c:	400e0e00 	.word	0x400e0e00
  402a90:	00401279 	.word	0x00401279
  402a94:	004013f1 	.word	0x004013f1
  402a98:	004029c9 	.word	0x004029c9
  402a9c:	0040150d 	.word	0x0040150d
  402aa0:	00402489 	.word	0x00402489
  402aa4:	004024bd 	.word	0x004024bd

00402aa8 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402aa8:	b590      	push	{r4, r7, lr}
  402aaa:	b085      	sub	sp, #20
  402aac:	af02      	add	r7, sp, #8
  402aae:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  402ab0:	200c      	movs	r0, #12
  402ab2:	4b07      	ldr	r3, [pc, #28]	; (402ad0 <LED_init+0x28>)
  402ab4:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402ab6:	687a      	ldr	r2, [r7, #4]
  402ab8:	2300      	movs	r3, #0
  402aba:	9300      	str	r3, [sp, #0]
  402abc:	2300      	movs	r3, #0
  402abe:	f44f 7180 	mov.w	r1, #256	; 0x100
  402ac2:	4804      	ldr	r0, [pc, #16]	; (402ad4 <LED_init+0x2c>)
  402ac4:	4c04      	ldr	r4, [pc, #16]	; (402ad8 <LED_init+0x30>)
  402ac6:	47a0      	blx	r4
};
  402ac8:	bf00      	nop
  402aca:	370c      	adds	r7, #12
  402acc:	46bd      	mov	sp, r7
  402ace:	bd90      	pop	{r4, r7, pc}
  402ad0:	004018e9 	.word	0x004018e9
  402ad4:	400e1200 	.word	0x400e1200
  402ad8:	004012f9 	.word	0x004012f9

00402adc <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  402adc:	b590      	push	{r4, r7, lr}
  402ade:	b085      	sub	sp, #20
  402ae0:	af00      	add	r7, sp, #0

	/* Configura USART1 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  402ae2:	200b      	movs	r0, #11
  402ae4:	4b15      	ldr	r3, [pc, #84]	; (402b3c <configure_console+0x60>)
  402ae6:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOA);
  402ae8:	200a      	movs	r0, #10
  402aea:	4b14      	ldr	r3, [pc, #80]	; (402b3c <configure_console+0x60>)
  402aec:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402aee:	2210      	movs	r2, #16
  402af0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402af4:	4812      	ldr	r0, [pc, #72]	; (402b40 <configure_console+0x64>)
  402af6:	4b13      	ldr	r3, [pc, #76]	; (402b44 <configure_console+0x68>)
  402af8:	4798      	blx	r3
	pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402afa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402afe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402b02:	4811      	ldr	r0, [pc, #68]	; (402b48 <configure_console+0x6c>)
  402b04:	4b0f      	ldr	r3, [pc, #60]	; (402b44 <configure_console+0x68>)
  402b06:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402b08:	4a10      	ldr	r2, [pc, #64]	; (402b4c <configure_console+0x70>)
  402b0a:	4b10      	ldr	r3, [pc, #64]	; (402b4c <configure_console+0x70>)
  402b0c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402b10:	f043 0310 	orr.w	r3, r3, #16
  402b14:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  402b18:	4b0d      	ldr	r3, [pc, #52]	; (402b50 <configure_console+0x74>)
  402b1a:	463c      	mov	r4, r7
  402b1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402b1e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402b22:	200e      	movs	r0, #14
  402b24:	4b05      	ldr	r3, [pc, #20]	; (402b3c <configure_console+0x60>)
  402b26:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402b28:	463b      	mov	r3, r7
  402b2a:	4619      	mov	r1, r3
  402b2c:	4809      	ldr	r0, [pc, #36]	; (402b54 <configure_console+0x78>)
  402b2e:	4b0a      	ldr	r3, [pc, #40]	; (402b58 <configure_console+0x7c>)
  402b30:	4798      	blx	r3
}
  402b32:	bf00      	nop
  402b34:	3714      	adds	r7, #20
  402b36:	46bd      	mov	sp, r7
  402b38:	bd90      	pop	{r4, r7, pc}
  402b3a:	bf00      	nop
  402b3c:	004025cd 	.word	0x004025cd
  402b40:	400e1000 	.word	0x400e1000
  402b44:	00401169 	.word	0x00401169
  402b48:	400e0e00 	.word	0x400e0e00
  402b4c:	40088000 	.word	0x40088000
  402b50:	00409090 	.word	0x00409090
  402b54:	40028000 	.word	0x40028000
  402b58:	00402961 	.word	0x00402961

00402b5c <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402b60:	b0b5      	sub	sp, #212	; 0xd4
  402b62:	af00      	add	r7, sp, #0
	uint8_t bufferTX[100];
  
	uint8_t rtn;

	/* Initialize the SAM system */
	sysclk_init();
  402b64:	4b85      	ldr	r3, [pc, #532]	; (402d7c <main+0x220>)
  402b66:	4798      	blx	r3
	board_init();
  402b68:	4b85      	ldr	r3, [pc, #532]	; (402d80 <main+0x224>)
  402b6a:	4798      	blx	r3
   
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402b6c:	4b85      	ldr	r3, [pc, #532]	; (402d84 <main+0x228>)
  402b6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402b72:	605a      	str	r2, [r3, #4]
  
	/* Inicializa com serial com PC*/
	configure_console();
  402b74:	4b84      	ldr	r3, [pc, #528]	; (402d88 <main+0x22c>)
  402b76:	4798      	blx	r3
  
	/* Configura Leds */
	LED_init(1);
  402b78:	2001      	movs	r0, #1
  402b7a:	4b84      	ldr	r3, [pc, #528]	; (402d8c <main+0x230>)
  402b7c:	4798      	blx	r3
  
	/* Configura os botes */
	BUT_init();  
  402b7e:	4b84      	ldr	r3, [pc, #528]	; (402d90 <main+0x234>)
  402b80:	4798      	blx	r3
  
	/* Configura USART0 para comunicacao com o HM-10 */
	USART0_init();
  402b82:	4b84      	ldr	r3, [pc, #528]	; (402d94 <main+0x238>)
  402b84:	4798      	blx	r3
	/************************************************************************/
	/* MPU                                                                  */
	/************************************************************************/
  
	/* Inicializa i2c */
	printf("Inicializando bus i2c \n");
  402b86:	4884      	ldr	r0, [pc, #528]	; (402d98 <main+0x23c>)
  402b88:	4b84      	ldr	r3, [pc, #528]	; (402d9c <main+0x240>)
  402b8a:	4798      	blx	r3
	mcu6050_i2c_bus_init();
  402b8c:	4b84      	ldr	r3, [pc, #528]	; (402da0 <main+0x244>)
  402b8e:	4798      	blx	r3
  
	// Verifica MPU
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  402b90:	f107 0268 	add.w	r2, r7, #104	; 0x68
  402b94:	2301      	movs	r3, #1
  402b96:	2175      	movs	r1, #117	; 0x75
  402b98:	2068      	movs	r0, #104	; 0x68
  402b9a:	4e82      	ldr	r6, [pc, #520]	; (402da4 <main+0x248>)
  402b9c:	47b0      	blx	r6
  402b9e:	4603      	mov	r3, r0
  402ba0:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	if(rtn != TWIHS_SUCCESS){
  402ba4:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
  402ba8:	2b00      	cmp	r3, #0
  402baa:	d002      	beq.n	402bb2 <main+0x56>
		printf("[ERRO] [i2c] [read] \n");
  402bac:	487e      	ldr	r0, [pc, #504]	; (402da8 <main+0x24c>)
  402bae:	4b7b      	ldr	r3, [pc, #492]	; (402d9c <main+0x240>)
  402bb0:	4798      	blx	r3
	}
  
	// Por algum motivo a primeira leitura  errada.
	if(bufferRX[0] != 0x68){
  402bb2:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
  402bb6:	2b68      	cmp	r3, #104	; 0x68
  402bb8:	d005      	beq.n	402bc6 <main+0x6a>
		printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  402bba:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
  402bbe:	4619      	mov	r1, r3
  402bc0:	487a      	ldr	r0, [pc, #488]	; (402dac <main+0x250>)
  402bc2:	4b76      	ldr	r3, [pc, #472]	; (402d9c <main+0x240>)
  402bc4:	4798      	blx	r3
	}
 
	// Set Clock source
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  402bc6:	2301      	movs	r3, #1
  402bc8:	713b      	strb	r3, [r7, #4]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  402bca:	1d3a      	adds	r2, r7, #4
  402bcc:	2301      	movs	r3, #1
  402bce:	216b      	movs	r1, #107	; 0x6b
  402bd0:	2068      	movs	r0, #104	; 0x68
  402bd2:	4e77      	ldr	r6, [pc, #476]	; (402db0 <main+0x254>)
  402bd4:	47b0      	blx	r6
  402bd6:	4603      	mov	r3, r0
  402bd8:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	if(rtn != TWIHS_SUCCESS)
  402bdc:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
  402be0:	2b00      	cmp	r3, #0
  402be2:	d002      	beq.n	402bea <main+0x8e>
		printf("[ERRO] [i2c] [write] \n");
  402be4:	4873      	ldr	r0, [pc, #460]	; (402db4 <main+0x258>)
  402be6:	4b6d      	ldr	r3, [pc, #436]	; (402d9c <main+0x240>)
  402be8:	4798      	blx	r3

	// Configura range acelerometro para operar com 2G
	bufferTX[0] = 0x00; // 2G
  402bea:	2300      	movs	r3, #0
  402bec:	713b      	strb	r3, [r7, #4]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  402bee:	1d3a      	adds	r2, r7, #4
  402bf0:	2301      	movs	r3, #1
  402bf2:	211c      	movs	r1, #28
  402bf4:	2068      	movs	r0, #104	; 0x68
  402bf6:	4e6e      	ldr	r6, [pc, #440]	; (402db0 <main+0x254>)
  402bf8:	47b0      	blx	r6
  402bfa:	4603      	mov	r3, r0
  402bfc:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
	rangePerDigit = 0.000061f ; // 2G       
  402c00:	4b6d      	ldr	r3, [pc, #436]	; (402db8 <main+0x25c>)
  402c02:	4a6e      	ldr	r2, [pc, #440]	; (402dbc <main+0x260>)
  402c04:	601a      	str	r2, [r3, #0]
 
	while (1) {
		sprintf(bufferTX, "%s \n", "REPS!");
  402c06:	1d3b      	adds	r3, r7, #4
  402c08:	4a6d      	ldr	r2, [pc, #436]	; (402dc0 <main+0x264>)
  402c0a:	496e      	ldr	r1, [pc, #440]	; (402dc4 <main+0x268>)
  402c0c:	4618      	mov	r0, r3
  402c0e:	4b6e      	ldr	r3, [pc, #440]	; (402dc8 <main+0x26c>)
  402c10:	4798      	blx	r3
		printf("REPS!\n");
  402c12:	486e      	ldr	r0, [pc, #440]	; (402dcc <main+0x270>)
  402c14:	4b61      	ldr	r3, [pc, #388]	; (402d9c <main+0x240>)
  402c16:	4798      	blx	r3
		usart_putString(bufferTX);
  402c18:	1d3b      	adds	r3, r7, #4
  402c1a:	4618      	mov	r0, r3
  402c1c:	4b6c      	ldr	r3, [pc, #432]	; (402dd0 <main+0x274>)
  402c1e:	4798      	blx	r3
		usart_getString(bufferRX);
  402c20:	f107 0368 	add.w	r3, r7, #104	; 0x68
  402c24:	4618      	mov	r0, r3
  402c26:	4b6b      	ldr	r3, [pc, #428]	; (402dd4 <main+0x278>)
  402c28:	4798      	blx	r3
		// Le valor do acc X High e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  402c2a:	2301      	movs	r3, #1
  402c2c:	4a6a      	ldr	r2, [pc, #424]	; (402dd8 <main+0x27c>)
  402c2e:	213b      	movs	r1, #59	; 0x3b
  402c30:	2068      	movs	r0, #104	; 0x68
  402c32:	4e5c      	ldr	r6, [pc, #368]	; (402da4 <main+0x248>)
  402c34:	47b0      	blx	r6
  402c36:	4603      	mov	r3, r0
  402c38:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &accXLow,  1);
  402c3c:	2301      	movs	r3, #1
  402c3e:	4a67      	ldr	r2, [pc, #412]	; (402ddc <main+0x280>)
  402c40:	213c      	movs	r1, #60	; 0x3c
  402c42:	2068      	movs	r0, #104	; 0x68
  402c44:	4e57      	ldr	r6, [pc, #348]	; (402da4 <main+0x248>)
  402c46:	47b0      	blx	r6
  402c48:	4603      	mov	r3, r0
  402c4a:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
   
		// Le valor do acc y High e  Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &accYHigh, 1);
  402c4e:	2301      	movs	r3, #1
  402c50:	4a63      	ldr	r2, [pc, #396]	; (402de0 <main+0x284>)
  402c52:	213d      	movs	r1, #61	; 0x3d
  402c54:	2068      	movs	r0, #104	; 0x68
  402c56:	4e53      	ldr	r6, [pc, #332]	; (402da4 <main+0x248>)
  402c58:	47b0      	blx	r6
  402c5a:	4603      	mov	r3, r0
  402c5c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accYLow,  1);
  402c60:	2301      	movs	r3, #1
  402c62:	4a60      	ldr	r2, [pc, #384]	; (402de4 <main+0x288>)
  402c64:	2140      	movs	r1, #64	; 0x40
  402c66:	2068      	movs	r0, #104	; 0x68
  402c68:	4e4e      	ldr	r6, [pc, #312]	; (402da4 <main+0x248>)
  402c6a:	47b0      	blx	r6
  402c6c:	4603      	mov	r3, r0
  402c6e:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
    
		// Le valor do acc z HIGH e Low
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &accZHigh, 1);
  402c72:	2301      	movs	r3, #1
  402c74:	4a5c      	ldr	r2, [pc, #368]	; (402de8 <main+0x28c>)
  402c76:	213f      	movs	r1, #63	; 0x3f
  402c78:	2068      	movs	r0, #104	; 0x68
  402c7a:	4e4a      	ldr	r6, [pc, #296]	; (402da4 <main+0x248>)
  402c7c:	47b0      	blx	r6
  402c7e:	4603      	mov	r3, r0
  402c80:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accZLow,  1);
  402c84:	2301      	movs	r3, #1
  402c86:	4a59      	ldr	r2, [pc, #356]	; (402dec <main+0x290>)
  402c88:	2140      	movs	r1, #64	; 0x40
  402c8a:	2068      	movs	r0, #104	; 0x68
  402c8c:	4e45      	ldr	r6, [pc, #276]	; (402da4 <main+0x248>)
  402c8e:	47b0      	blx	r6
  402c90:	4603      	mov	r3, r0
  402c92:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
     
		// Dados so do tipo complemento de dois
		accX = (accXHigh << 8) | (accXLow << 0);
  402c96:	4b50      	ldr	r3, [pc, #320]	; (402dd8 <main+0x27c>)
  402c98:	781b      	ldrb	r3, [r3, #0]
  402c9a:	b2db      	uxtb	r3, r3
  402c9c:	021b      	lsls	r3, r3, #8
  402c9e:	b21a      	sxth	r2, r3
  402ca0:	4b4e      	ldr	r3, [pc, #312]	; (402ddc <main+0x280>)
  402ca2:	781b      	ldrb	r3, [r3, #0]
  402ca4:	b2db      	uxtb	r3, r3
  402ca6:	b21b      	sxth	r3, r3
  402ca8:	4313      	orrs	r3, r2
  402caa:	b21a      	sxth	r2, r3
  402cac:	4b50      	ldr	r3, [pc, #320]	; (402df0 <main+0x294>)
  402cae:	801a      	strh	r2, [r3, #0]
		accY = (accYHigh << 8) | (accYLow << 0);
  402cb0:	4b4b      	ldr	r3, [pc, #300]	; (402de0 <main+0x284>)
  402cb2:	781b      	ldrb	r3, [r3, #0]
  402cb4:	b2db      	uxtb	r3, r3
  402cb6:	021b      	lsls	r3, r3, #8
  402cb8:	b21a      	sxth	r2, r3
  402cba:	4b4a      	ldr	r3, [pc, #296]	; (402de4 <main+0x288>)
  402cbc:	781b      	ldrb	r3, [r3, #0]
  402cbe:	b2db      	uxtb	r3, r3
  402cc0:	b21b      	sxth	r3, r3
  402cc2:	4313      	orrs	r3, r2
  402cc4:	b21a      	sxth	r2, r3
  402cc6:	4b4b      	ldr	r3, [pc, #300]	; (402df4 <main+0x298>)
  402cc8:	801a      	strh	r2, [r3, #0]
		accZ = (accZHigh << 8) | (accZLow << 0);
  402cca:	4b47      	ldr	r3, [pc, #284]	; (402de8 <main+0x28c>)
  402ccc:	781b      	ldrb	r3, [r3, #0]
  402cce:	b2db      	uxtb	r3, r3
  402cd0:	021b      	lsls	r3, r3, #8
  402cd2:	b21a      	sxth	r2, r3
  402cd4:	4b45      	ldr	r3, [pc, #276]	; (402dec <main+0x290>)
  402cd6:	781b      	ldrb	r3, [r3, #0]
  402cd8:	b2db      	uxtb	r3, r3
  402cda:	b21b      	sxth	r3, r3
  402cdc:	4313      	orrs	r3, r2
  402cde:	b21a      	sxth	r2, r3
  402ce0:	4b45      	ldr	r3, [pc, #276]	; (402df8 <main+0x29c>)
  402ce2:	801a      	strh	r2, [r3, #0]
   
		printf("x/y/z : %d / %d / %d \n", accX, accY, accZ);
  402ce4:	4b42      	ldr	r3, [pc, #264]	; (402df0 <main+0x294>)
  402ce6:	f9b3 3000 	ldrsh.w	r3, [r3]
  402cea:	4619      	mov	r1, r3
  402cec:	4b41      	ldr	r3, [pc, #260]	; (402df4 <main+0x298>)
  402cee:	f9b3 3000 	ldrsh.w	r3, [r3]
  402cf2:	461a      	mov	r2, r3
  402cf4:	4b40      	ldr	r3, [pc, #256]	; (402df8 <main+0x29c>)
  402cf6:	f9b3 3000 	ldrsh.w	r3, [r3]
  402cfa:	4840      	ldr	r0, [pc, #256]	; (402dfc <main+0x2a0>)
  402cfc:	4e27      	ldr	r6, [pc, #156]	; (402d9c <main+0x240>)
  402cfe:	47b0      	blx	r6
   
		pin_toggle(LED_PIO, LED_PIN_MASK);
  402d00:	f44f 7180 	mov.w	r1, #256	; 0x100
  402d04:	483e      	ldr	r0, [pc, #248]	; (402e00 <main+0x2a4>)
  402d06:	4b3f      	ldr	r3, [pc, #252]	; (402e04 <main+0x2a8>)
  402d08:	4798      	blx	r3
		delay_ms(300);
  402d0a:	4b3f      	ldr	r3, [pc, #252]	; (402e08 <main+0x2ac>)
  402d0c:	4798      	blx	r3
  402d0e:	4603      	mov	r3, r0
  402d10:	4618      	mov	r0, r3
  402d12:	f04f 0100 	mov.w	r1, #0
  402d16:	4602      	mov	r2, r0
  402d18:	460b      	mov	r3, r1
  402d1a:	ea4f 0b83 	mov.w	fp, r3, lsl #2
  402d1e:	ea4b 7b92 	orr.w	fp, fp, r2, lsr #30
  402d22:	ea4f 0a82 	mov.w	sl, r2, lsl #2
  402d26:	4652      	mov	r2, sl
  402d28:	465b      	mov	r3, fp
  402d2a:	1812      	adds	r2, r2, r0
  402d2c:	eb43 0301 	adc.w	r3, r3, r1
  402d30:	011d      	lsls	r5, r3, #4
  402d32:	ea45 7512 	orr.w	r5, r5, r2, lsr #28
  402d36:	0114      	lsls	r4, r2, #4
  402d38:	1aa4      	subs	r4, r4, r2
  402d3a:	eb65 0503 	sbc.w	r5, r5, r3
  402d3e:	ea4f 0985 	mov.w	r9, r5, lsl #2
  402d42:	ea49 7994 	orr.w	r9, r9, r4, lsr #30
  402d46:	ea4f 0884 	mov.w	r8, r4, lsl #2
  402d4a:	4644      	mov	r4, r8
  402d4c:	464d      	mov	r5, r9
  402d4e:	4620      	mov	r0, r4
  402d50:	4629      	mov	r1, r5
  402d52:	f241 722b 	movw	r2, #5931	; 0x172b
  402d56:	f04f 0300 	mov.w	r3, #0
  402d5a:	1880      	adds	r0, r0, r2
  402d5c:	eb41 0103 	adc.w	r1, r1, r3
  402d60:	4e2a      	ldr	r6, [pc, #168]	; (402e0c <main+0x2b0>)
  402d62:	f241 722c 	movw	r2, #5932	; 0x172c
  402d66:	f04f 0300 	mov.w	r3, #0
  402d6a:	47b0      	blx	r6
  402d6c:	4602      	mov	r2, r0
  402d6e:	460b      	mov	r3, r1
  402d70:	4613      	mov	r3, r2
  402d72:	4618      	mov	r0, r3
  402d74:	4b26      	ldr	r3, [pc, #152]	; (402e10 <main+0x2b4>)
  402d76:	4798      	blx	r3
		sprintf(bufferTX, "%s \n", "REPS!");
  402d78:	e745      	b.n	402c06 <main+0xaa>
  402d7a:	bf00      	nop
  402d7c:	00400a61 	.word	0x00400a61
  402d80:	00401031 	.word	0x00401031
  402d84:	400e1850 	.word	0x400e1850
  402d88:	00402add 	.word	0x00402add
  402d8c:	00402aa9 	.word	0x00402aa9
  402d90:	00402a3d 	.word	0x00402a3d
  402d94:	00400485 	.word	0x00400485
  402d98:	004090a0 	.word	0x004090a0
  402d9c:	00403175 	.word	0x00403175
  402da0:	0040066d 	.word	0x0040066d
  402da4:	004006fd 	.word	0x004006fd
  402da8:	004090b8 	.word	0x004090b8
  402dac:	004090d0 	.word	0x004090d0
  402db0:	004006a9 	.word	0x004006a9
  402db4:	004090f8 	.word	0x004090f8
  402db8:	20400a98 	.word	0x20400a98
  402dbc:	387fda40 	.word	0x387fda40
  402dc0:	00409110 	.word	0x00409110
  402dc4:	00409118 	.word	0x00409118
  402dc8:	00403395 	.word	0x00403395
  402dcc:	00409120 	.word	0x00409120
  402dd0:	00400515 	.word	0x00400515
  402dd4:	00400569 	.word	0x00400569
  402dd8:	20400aa3 	.word	0x20400aa3
  402ddc:	20400aa1 	.word	0x20400aa1
  402de0:	20400aa0 	.word	0x20400aa0
  402de4:	20400a94 	.word	0x20400a94
  402de8:	20400a9c 	.word	0x20400a9c
  402dec:	20400aa2 	.word	0x20400aa2
  402df0:	20400aa6 	.word	0x20400aa6
  402df4:	20400aa4 	.word	0x20400aa4
  402df8:	20400a9e 	.word	0x20400a9e
  402dfc:	00409128 	.word	0x00409128
  402e00:	400e1200 	.word	0x400e1200
  402e04:	004029fd 	.word	0x004029fd
  402e08:	004025a5 	.word	0x004025a5
  402e0c:	00402e15 	.word	0x00402e15
  402e10:	20400001 	.word	0x20400001

00402e14 <__aeabi_uldivmod>:
  402e14:	b953      	cbnz	r3, 402e2c <__aeabi_uldivmod+0x18>
  402e16:	b94a      	cbnz	r2, 402e2c <__aeabi_uldivmod+0x18>
  402e18:	2900      	cmp	r1, #0
  402e1a:	bf08      	it	eq
  402e1c:	2800      	cmpeq	r0, #0
  402e1e:	bf1c      	itt	ne
  402e20:	f04f 31ff 	movne.w	r1, #4294967295
  402e24:	f04f 30ff 	movne.w	r0, #4294967295
  402e28:	f000 b97a 	b.w	403120 <__aeabi_idiv0>
  402e2c:	f1ad 0c08 	sub.w	ip, sp, #8
  402e30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  402e34:	f000 f806 	bl	402e44 <__udivmoddi4>
  402e38:	f8dd e004 	ldr.w	lr, [sp, #4]
  402e3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402e40:	b004      	add	sp, #16
  402e42:	4770      	bx	lr

00402e44 <__udivmoddi4>:
  402e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402e48:	468c      	mov	ip, r1
  402e4a:	460d      	mov	r5, r1
  402e4c:	4604      	mov	r4, r0
  402e4e:	9e08      	ldr	r6, [sp, #32]
  402e50:	2b00      	cmp	r3, #0
  402e52:	d151      	bne.n	402ef8 <__udivmoddi4+0xb4>
  402e54:	428a      	cmp	r2, r1
  402e56:	4617      	mov	r7, r2
  402e58:	d96d      	bls.n	402f36 <__udivmoddi4+0xf2>
  402e5a:	fab2 fe82 	clz	lr, r2
  402e5e:	f1be 0f00 	cmp.w	lr, #0
  402e62:	d00b      	beq.n	402e7c <__udivmoddi4+0x38>
  402e64:	f1ce 0c20 	rsb	ip, lr, #32
  402e68:	fa01 f50e 	lsl.w	r5, r1, lr
  402e6c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402e70:	fa02 f70e 	lsl.w	r7, r2, lr
  402e74:	ea4c 0c05 	orr.w	ip, ip, r5
  402e78:	fa00 f40e 	lsl.w	r4, r0, lr
  402e7c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402e80:	0c25      	lsrs	r5, r4, #16
  402e82:	fbbc f8fa 	udiv	r8, ip, sl
  402e86:	fa1f f987 	uxth.w	r9, r7
  402e8a:	fb0a cc18 	mls	ip, sl, r8, ip
  402e8e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402e92:	fb08 f309 	mul.w	r3, r8, r9
  402e96:	42ab      	cmp	r3, r5
  402e98:	d90a      	bls.n	402eb0 <__udivmoddi4+0x6c>
  402e9a:	19ed      	adds	r5, r5, r7
  402e9c:	f108 32ff 	add.w	r2, r8, #4294967295
  402ea0:	f080 8123 	bcs.w	4030ea <__udivmoddi4+0x2a6>
  402ea4:	42ab      	cmp	r3, r5
  402ea6:	f240 8120 	bls.w	4030ea <__udivmoddi4+0x2a6>
  402eaa:	f1a8 0802 	sub.w	r8, r8, #2
  402eae:	443d      	add	r5, r7
  402eb0:	1aed      	subs	r5, r5, r3
  402eb2:	b2a4      	uxth	r4, r4
  402eb4:	fbb5 f0fa 	udiv	r0, r5, sl
  402eb8:	fb0a 5510 	mls	r5, sl, r0, r5
  402ebc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402ec0:	fb00 f909 	mul.w	r9, r0, r9
  402ec4:	45a1      	cmp	r9, r4
  402ec6:	d909      	bls.n	402edc <__udivmoddi4+0x98>
  402ec8:	19e4      	adds	r4, r4, r7
  402eca:	f100 33ff 	add.w	r3, r0, #4294967295
  402ece:	f080 810a 	bcs.w	4030e6 <__udivmoddi4+0x2a2>
  402ed2:	45a1      	cmp	r9, r4
  402ed4:	f240 8107 	bls.w	4030e6 <__udivmoddi4+0x2a2>
  402ed8:	3802      	subs	r0, #2
  402eda:	443c      	add	r4, r7
  402edc:	eba4 0409 	sub.w	r4, r4, r9
  402ee0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402ee4:	2100      	movs	r1, #0
  402ee6:	2e00      	cmp	r6, #0
  402ee8:	d061      	beq.n	402fae <__udivmoddi4+0x16a>
  402eea:	fa24 f40e 	lsr.w	r4, r4, lr
  402eee:	2300      	movs	r3, #0
  402ef0:	6034      	str	r4, [r6, #0]
  402ef2:	6073      	str	r3, [r6, #4]
  402ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402ef8:	428b      	cmp	r3, r1
  402efa:	d907      	bls.n	402f0c <__udivmoddi4+0xc8>
  402efc:	2e00      	cmp	r6, #0
  402efe:	d054      	beq.n	402faa <__udivmoddi4+0x166>
  402f00:	2100      	movs	r1, #0
  402f02:	e886 0021 	stmia.w	r6, {r0, r5}
  402f06:	4608      	mov	r0, r1
  402f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402f0c:	fab3 f183 	clz	r1, r3
  402f10:	2900      	cmp	r1, #0
  402f12:	f040 808e 	bne.w	403032 <__udivmoddi4+0x1ee>
  402f16:	42ab      	cmp	r3, r5
  402f18:	d302      	bcc.n	402f20 <__udivmoddi4+0xdc>
  402f1a:	4282      	cmp	r2, r0
  402f1c:	f200 80fa 	bhi.w	403114 <__udivmoddi4+0x2d0>
  402f20:	1a84      	subs	r4, r0, r2
  402f22:	eb65 0503 	sbc.w	r5, r5, r3
  402f26:	2001      	movs	r0, #1
  402f28:	46ac      	mov	ip, r5
  402f2a:	2e00      	cmp	r6, #0
  402f2c:	d03f      	beq.n	402fae <__udivmoddi4+0x16a>
  402f2e:	e886 1010 	stmia.w	r6, {r4, ip}
  402f32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402f36:	b912      	cbnz	r2, 402f3e <__udivmoddi4+0xfa>
  402f38:	2701      	movs	r7, #1
  402f3a:	fbb7 f7f2 	udiv	r7, r7, r2
  402f3e:	fab7 fe87 	clz	lr, r7
  402f42:	f1be 0f00 	cmp.w	lr, #0
  402f46:	d134      	bne.n	402fb2 <__udivmoddi4+0x16e>
  402f48:	1beb      	subs	r3, r5, r7
  402f4a:	0c3a      	lsrs	r2, r7, #16
  402f4c:	fa1f fc87 	uxth.w	ip, r7
  402f50:	2101      	movs	r1, #1
  402f52:	fbb3 f8f2 	udiv	r8, r3, r2
  402f56:	0c25      	lsrs	r5, r4, #16
  402f58:	fb02 3318 	mls	r3, r2, r8, r3
  402f5c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402f60:	fb0c f308 	mul.w	r3, ip, r8
  402f64:	42ab      	cmp	r3, r5
  402f66:	d907      	bls.n	402f78 <__udivmoddi4+0x134>
  402f68:	19ed      	adds	r5, r5, r7
  402f6a:	f108 30ff 	add.w	r0, r8, #4294967295
  402f6e:	d202      	bcs.n	402f76 <__udivmoddi4+0x132>
  402f70:	42ab      	cmp	r3, r5
  402f72:	f200 80d1 	bhi.w	403118 <__udivmoddi4+0x2d4>
  402f76:	4680      	mov	r8, r0
  402f78:	1aed      	subs	r5, r5, r3
  402f7a:	b2a3      	uxth	r3, r4
  402f7c:	fbb5 f0f2 	udiv	r0, r5, r2
  402f80:	fb02 5510 	mls	r5, r2, r0, r5
  402f84:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402f88:	fb0c fc00 	mul.w	ip, ip, r0
  402f8c:	45a4      	cmp	ip, r4
  402f8e:	d907      	bls.n	402fa0 <__udivmoddi4+0x15c>
  402f90:	19e4      	adds	r4, r4, r7
  402f92:	f100 33ff 	add.w	r3, r0, #4294967295
  402f96:	d202      	bcs.n	402f9e <__udivmoddi4+0x15a>
  402f98:	45a4      	cmp	ip, r4
  402f9a:	f200 80b8 	bhi.w	40310e <__udivmoddi4+0x2ca>
  402f9e:	4618      	mov	r0, r3
  402fa0:	eba4 040c 	sub.w	r4, r4, ip
  402fa4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402fa8:	e79d      	b.n	402ee6 <__udivmoddi4+0xa2>
  402faa:	4631      	mov	r1, r6
  402fac:	4630      	mov	r0, r6
  402fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402fb2:	f1ce 0420 	rsb	r4, lr, #32
  402fb6:	fa05 f30e 	lsl.w	r3, r5, lr
  402fba:	fa07 f70e 	lsl.w	r7, r7, lr
  402fbe:	fa20 f804 	lsr.w	r8, r0, r4
  402fc2:	0c3a      	lsrs	r2, r7, #16
  402fc4:	fa25 f404 	lsr.w	r4, r5, r4
  402fc8:	ea48 0803 	orr.w	r8, r8, r3
  402fcc:	fbb4 f1f2 	udiv	r1, r4, r2
  402fd0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402fd4:	fb02 4411 	mls	r4, r2, r1, r4
  402fd8:	fa1f fc87 	uxth.w	ip, r7
  402fdc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  402fe0:	fb01 f30c 	mul.w	r3, r1, ip
  402fe4:	42ab      	cmp	r3, r5
  402fe6:	fa00 f40e 	lsl.w	r4, r0, lr
  402fea:	d909      	bls.n	403000 <__udivmoddi4+0x1bc>
  402fec:	19ed      	adds	r5, r5, r7
  402fee:	f101 30ff 	add.w	r0, r1, #4294967295
  402ff2:	f080 808a 	bcs.w	40310a <__udivmoddi4+0x2c6>
  402ff6:	42ab      	cmp	r3, r5
  402ff8:	f240 8087 	bls.w	40310a <__udivmoddi4+0x2c6>
  402ffc:	3902      	subs	r1, #2
  402ffe:	443d      	add	r5, r7
  403000:	1aeb      	subs	r3, r5, r3
  403002:	fa1f f588 	uxth.w	r5, r8
  403006:	fbb3 f0f2 	udiv	r0, r3, r2
  40300a:	fb02 3310 	mls	r3, r2, r0, r3
  40300e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403012:	fb00 f30c 	mul.w	r3, r0, ip
  403016:	42ab      	cmp	r3, r5
  403018:	d907      	bls.n	40302a <__udivmoddi4+0x1e6>
  40301a:	19ed      	adds	r5, r5, r7
  40301c:	f100 38ff 	add.w	r8, r0, #4294967295
  403020:	d26f      	bcs.n	403102 <__udivmoddi4+0x2be>
  403022:	42ab      	cmp	r3, r5
  403024:	d96d      	bls.n	403102 <__udivmoddi4+0x2be>
  403026:	3802      	subs	r0, #2
  403028:	443d      	add	r5, r7
  40302a:	1aeb      	subs	r3, r5, r3
  40302c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403030:	e78f      	b.n	402f52 <__udivmoddi4+0x10e>
  403032:	f1c1 0720 	rsb	r7, r1, #32
  403036:	fa22 f807 	lsr.w	r8, r2, r7
  40303a:	408b      	lsls	r3, r1
  40303c:	fa05 f401 	lsl.w	r4, r5, r1
  403040:	ea48 0303 	orr.w	r3, r8, r3
  403044:	fa20 fe07 	lsr.w	lr, r0, r7
  403048:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40304c:	40fd      	lsrs	r5, r7
  40304e:	ea4e 0e04 	orr.w	lr, lr, r4
  403052:	fbb5 f9fc 	udiv	r9, r5, ip
  403056:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40305a:	fb0c 5519 	mls	r5, ip, r9, r5
  40305e:	fa1f f883 	uxth.w	r8, r3
  403062:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403066:	fb09 f408 	mul.w	r4, r9, r8
  40306a:	42ac      	cmp	r4, r5
  40306c:	fa02 f201 	lsl.w	r2, r2, r1
  403070:	fa00 fa01 	lsl.w	sl, r0, r1
  403074:	d908      	bls.n	403088 <__udivmoddi4+0x244>
  403076:	18ed      	adds	r5, r5, r3
  403078:	f109 30ff 	add.w	r0, r9, #4294967295
  40307c:	d243      	bcs.n	403106 <__udivmoddi4+0x2c2>
  40307e:	42ac      	cmp	r4, r5
  403080:	d941      	bls.n	403106 <__udivmoddi4+0x2c2>
  403082:	f1a9 0902 	sub.w	r9, r9, #2
  403086:	441d      	add	r5, r3
  403088:	1b2d      	subs	r5, r5, r4
  40308a:	fa1f fe8e 	uxth.w	lr, lr
  40308e:	fbb5 f0fc 	udiv	r0, r5, ip
  403092:	fb0c 5510 	mls	r5, ip, r0, r5
  403096:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40309a:	fb00 f808 	mul.w	r8, r0, r8
  40309e:	45a0      	cmp	r8, r4
  4030a0:	d907      	bls.n	4030b2 <__udivmoddi4+0x26e>
  4030a2:	18e4      	adds	r4, r4, r3
  4030a4:	f100 35ff 	add.w	r5, r0, #4294967295
  4030a8:	d229      	bcs.n	4030fe <__udivmoddi4+0x2ba>
  4030aa:	45a0      	cmp	r8, r4
  4030ac:	d927      	bls.n	4030fe <__udivmoddi4+0x2ba>
  4030ae:	3802      	subs	r0, #2
  4030b0:	441c      	add	r4, r3
  4030b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4030b6:	eba4 0408 	sub.w	r4, r4, r8
  4030ba:	fba0 8902 	umull	r8, r9, r0, r2
  4030be:	454c      	cmp	r4, r9
  4030c0:	46c6      	mov	lr, r8
  4030c2:	464d      	mov	r5, r9
  4030c4:	d315      	bcc.n	4030f2 <__udivmoddi4+0x2ae>
  4030c6:	d012      	beq.n	4030ee <__udivmoddi4+0x2aa>
  4030c8:	b156      	cbz	r6, 4030e0 <__udivmoddi4+0x29c>
  4030ca:	ebba 030e 	subs.w	r3, sl, lr
  4030ce:	eb64 0405 	sbc.w	r4, r4, r5
  4030d2:	fa04 f707 	lsl.w	r7, r4, r7
  4030d6:	40cb      	lsrs	r3, r1
  4030d8:	431f      	orrs	r7, r3
  4030da:	40cc      	lsrs	r4, r1
  4030dc:	6037      	str	r7, [r6, #0]
  4030de:	6074      	str	r4, [r6, #4]
  4030e0:	2100      	movs	r1, #0
  4030e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4030e6:	4618      	mov	r0, r3
  4030e8:	e6f8      	b.n	402edc <__udivmoddi4+0x98>
  4030ea:	4690      	mov	r8, r2
  4030ec:	e6e0      	b.n	402eb0 <__udivmoddi4+0x6c>
  4030ee:	45c2      	cmp	sl, r8
  4030f0:	d2ea      	bcs.n	4030c8 <__udivmoddi4+0x284>
  4030f2:	ebb8 0e02 	subs.w	lr, r8, r2
  4030f6:	eb69 0503 	sbc.w	r5, r9, r3
  4030fa:	3801      	subs	r0, #1
  4030fc:	e7e4      	b.n	4030c8 <__udivmoddi4+0x284>
  4030fe:	4628      	mov	r0, r5
  403100:	e7d7      	b.n	4030b2 <__udivmoddi4+0x26e>
  403102:	4640      	mov	r0, r8
  403104:	e791      	b.n	40302a <__udivmoddi4+0x1e6>
  403106:	4681      	mov	r9, r0
  403108:	e7be      	b.n	403088 <__udivmoddi4+0x244>
  40310a:	4601      	mov	r1, r0
  40310c:	e778      	b.n	403000 <__udivmoddi4+0x1bc>
  40310e:	3802      	subs	r0, #2
  403110:	443c      	add	r4, r7
  403112:	e745      	b.n	402fa0 <__udivmoddi4+0x15c>
  403114:	4608      	mov	r0, r1
  403116:	e708      	b.n	402f2a <__udivmoddi4+0xe6>
  403118:	f1a8 0802 	sub.w	r8, r8, #2
  40311c:	443d      	add	r5, r7
  40311e:	e72b      	b.n	402f78 <__udivmoddi4+0x134>

00403120 <__aeabi_idiv0>:
  403120:	4770      	bx	lr
  403122:	bf00      	nop

00403124 <__libc_init_array>:
  403124:	b570      	push	{r4, r5, r6, lr}
  403126:	4e0f      	ldr	r6, [pc, #60]	; (403164 <__libc_init_array+0x40>)
  403128:	4d0f      	ldr	r5, [pc, #60]	; (403168 <__libc_init_array+0x44>)
  40312a:	1b76      	subs	r6, r6, r5
  40312c:	10b6      	asrs	r6, r6, #2
  40312e:	bf18      	it	ne
  403130:	2400      	movne	r4, #0
  403132:	d005      	beq.n	403140 <__libc_init_array+0x1c>
  403134:	3401      	adds	r4, #1
  403136:	f855 3b04 	ldr.w	r3, [r5], #4
  40313a:	4798      	blx	r3
  40313c:	42a6      	cmp	r6, r4
  40313e:	d1f9      	bne.n	403134 <__libc_init_array+0x10>
  403140:	4e0a      	ldr	r6, [pc, #40]	; (40316c <__libc_init_array+0x48>)
  403142:	4d0b      	ldr	r5, [pc, #44]	; (403170 <__libc_init_array+0x4c>)
  403144:	1b76      	subs	r6, r6, r5
  403146:	f006 f94f 	bl	4093e8 <_init>
  40314a:	10b6      	asrs	r6, r6, #2
  40314c:	bf18      	it	ne
  40314e:	2400      	movne	r4, #0
  403150:	d006      	beq.n	403160 <__libc_init_array+0x3c>
  403152:	3401      	adds	r4, #1
  403154:	f855 3b04 	ldr.w	r3, [r5], #4
  403158:	4798      	blx	r3
  40315a:	42a6      	cmp	r6, r4
  40315c:	d1f9      	bne.n	403152 <__libc_init_array+0x2e>
  40315e:	bd70      	pop	{r4, r5, r6, pc}
  403160:	bd70      	pop	{r4, r5, r6, pc}
  403162:	bf00      	nop
  403164:	004093f4 	.word	0x004093f4
  403168:	004093f4 	.word	0x004093f4
  40316c:	004093fc 	.word	0x004093fc
  403170:	004093f4 	.word	0x004093f4

00403174 <iprintf>:
  403174:	b40f      	push	{r0, r1, r2, r3}
  403176:	b500      	push	{lr}
  403178:	4907      	ldr	r1, [pc, #28]	; (403198 <iprintf+0x24>)
  40317a:	b083      	sub	sp, #12
  40317c:	ab04      	add	r3, sp, #16
  40317e:	6808      	ldr	r0, [r1, #0]
  403180:	f853 2b04 	ldr.w	r2, [r3], #4
  403184:	6881      	ldr	r1, [r0, #8]
  403186:	9301      	str	r3, [sp, #4]
  403188:	f001 fb90 	bl	4048ac <_vfiprintf_r>
  40318c:	b003      	add	sp, #12
  40318e:	f85d eb04 	ldr.w	lr, [sp], #4
  403192:	b004      	add	sp, #16
  403194:	4770      	bx	lr
  403196:	bf00      	nop
  403198:	20400010 	.word	0x20400010

0040319c <memset>:
  40319c:	b470      	push	{r4, r5, r6}
  40319e:	0786      	lsls	r6, r0, #30
  4031a0:	d046      	beq.n	403230 <memset+0x94>
  4031a2:	1e54      	subs	r4, r2, #1
  4031a4:	2a00      	cmp	r2, #0
  4031a6:	d041      	beq.n	40322c <memset+0x90>
  4031a8:	b2ca      	uxtb	r2, r1
  4031aa:	4603      	mov	r3, r0
  4031ac:	e002      	b.n	4031b4 <memset+0x18>
  4031ae:	f114 34ff 	adds.w	r4, r4, #4294967295
  4031b2:	d33b      	bcc.n	40322c <memset+0x90>
  4031b4:	f803 2b01 	strb.w	r2, [r3], #1
  4031b8:	079d      	lsls	r5, r3, #30
  4031ba:	d1f8      	bne.n	4031ae <memset+0x12>
  4031bc:	2c03      	cmp	r4, #3
  4031be:	d92e      	bls.n	40321e <memset+0x82>
  4031c0:	b2cd      	uxtb	r5, r1
  4031c2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4031c6:	2c0f      	cmp	r4, #15
  4031c8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4031cc:	d919      	bls.n	403202 <memset+0x66>
  4031ce:	f103 0210 	add.w	r2, r3, #16
  4031d2:	4626      	mov	r6, r4
  4031d4:	3e10      	subs	r6, #16
  4031d6:	2e0f      	cmp	r6, #15
  4031d8:	f842 5c10 	str.w	r5, [r2, #-16]
  4031dc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4031e0:	f842 5c08 	str.w	r5, [r2, #-8]
  4031e4:	f842 5c04 	str.w	r5, [r2, #-4]
  4031e8:	f102 0210 	add.w	r2, r2, #16
  4031ec:	d8f2      	bhi.n	4031d4 <memset+0x38>
  4031ee:	f1a4 0210 	sub.w	r2, r4, #16
  4031f2:	f022 020f 	bic.w	r2, r2, #15
  4031f6:	f004 040f 	and.w	r4, r4, #15
  4031fa:	3210      	adds	r2, #16
  4031fc:	2c03      	cmp	r4, #3
  4031fe:	4413      	add	r3, r2
  403200:	d90d      	bls.n	40321e <memset+0x82>
  403202:	461e      	mov	r6, r3
  403204:	4622      	mov	r2, r4
  403206:	3a04      	subs	r2, #4
  403208:	2a03      	cmp	r2, #3
  40320a:	f846 5b04 	str.w	r5, [r6], #4
  40320e:	d8fa      	bhi.n	403206 <memset+0x6a>
  403210:	1f22      	subs	r2, r4, #4
  403212:	f022 0203 	bic.w	r2, r2, #3
  403216:	3204      	adds	r2, #4
  403218:	4413      	add	r3, r2
  40321a:	f004 0403 	and.w	r4, r4, #3
  40321e:	b12c      	cbz	r4, 40322c <memset+0x90>
  403220:	b2c9      	uxtb	r1, r1
  403222:	441c      	add	r4, r3
  403224:	f803 1b01 	strb.w	r1, [r3], #1
  403228:	429c      	cmp	r4, r3
  40322a:	d1fb      	bne.n	403224 <memset+0x88>
  40322c:	bc70      	pop	{r4, r5, r6}
  40322e:	4770      	bx	lr
  403230:	4614      	mov	r4, r2
  403232:	4603      	mov	r3, r0
  403234:	e7c2      	b.n	4031bc <memset+0x20>
  403236:	bf00      	nop

00403238 <setbuf>:
  403238:	2900      	cmp	r1, #0
  40323a:	bf0c      	ite	eq
  40323c:	2202      	moveq	r2, #2
  40323e:	2200      	movne	r2, #0
  403240:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403244:	f000 b800 	b.w	403248 <setvbuf>

00403248 <setvbuf>:
  403248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40324c:	4c50      	ldr	r4, [pc, #320]	; (403390 <setvbuf+0x148>)
  40324e:	6825      	ldr	r5, [r4, #0]
  403250:	b083      	sub	sp, #12
  403252:	4604      	mov	r4, r0
  403254:	460f      	mov	r7, r1
  403256:	4690      	mov	r8, r2
  403258:	461e      	mov	r6, r3
  40325a:	b115      	cbz	r5, 403262 <setvbuf+0x1a>
  40325c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40325e:	2b00      	cmp	r3, #0
  403260:	d077      	beq.n	403352 <setvbuf+0x10a>
  403262:	f1b8 0f02 	cmp.w	r8, #2
  403266:	d004      	beq.n	403272 <setvbuf+0x2a>
  403268:	f1b8 0f01 	cmp.w	r8, #1
  40326c:	d87d      	bhi.n	40336a <setvbuf+0x122>
  40326e:	2e00      	cmp	r6, #0
  403270:	db7b      	blt.n	40336a <setvbuf+0x122>
  403272:	4621      	mov	r1, r4
  403274:	4628      	mov	r0, r5
  403276:	f003 fa21 	bl	4066bc <_fflush_r>
  40327a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40327c:	b141      	cbz	r1, 403290 <setvbuf+0x48>
  40327e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403282:	4299      	cmp	r1, r3
  403284:	d002      	beq.n	40328c <setvbuf+0x44>
  403286:	4628      	mov	r0, r5
  403288:	f003 fb82 	bl	406990 <_free_r>
  40328c:	2300      	movs	r3, #0
  40328e:	6323      	str	r3, [r4, #48]	; 0x30
  403290:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403294:	2200      	movs	r2, #0
  403296:	61a2      	str	r2, [r4, #24]
  403298:	6062      	str	r2, [r4, #4]
  40329a:	061a      	lsls	r2, r3, #24
  40329c:	d452      	bmi.n	403344 <setvbuf+0xfc>
  40329e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4032a2:	f023 0303 	bic.w	r3, r3, #3
  4032a6:	f1b8 0f02 	cmp.w	r8, #2
  4032aa:	81a3      	strh	r3, [r4, #12]
  4032ac:	d037      	beq.n	40331e <setvbuf+0xd6>
  4032ae:	ab01      	add	r3, sp, #4
  4032b0:	466a      	mov	r2, sp
  4032b2:	4621      	mov	r1, r4
  4032b4:	4628      	mov	r0, r5
  4032b6:	f003 fe0f 	bl	406ed8 <__swhatbuf_r>
  4032ba:	89a3      	ldrh	r3, [r4, #12]
  4032bc:	4318      	orrs	r0, r3
  4032be:	81a0      	strh	r0, [r4, #12]
  4032c0:	b316      	cbz	r6, 403308 <setvbuf+0xc0>
  4032c2:	b317      	cbz	r7, 40330a <setvbuf+0xc2>
  4032c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4032c6:	2b00      	cmp	r3, #0
  4032c8:	d04b      	beq.n	403362 <setvbuf+0x11a>
  4032ca:	9b00      	ldr	r3, [sp, #0]
  4032cc:	6027      	str	r7, [r4, #0]
  4032ce:	429e      	cmp	r6, r3
  4032d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032d4:	6127      	str	r7, [r4, #16]
  4032d6:	bf1c      	itt	ne
  4032d8:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  4032dc:	81a3      	strhne	r3, [r4, #12]
  4032de:	f1b8 0f01 	cmp.w	r8, #1
  4032e2:	bf04      	itt	eq
  4032e4:	f043 0301 	orreq.w	r3, r3, #1
  4032e8:	81a3      	strheq	r3, [r4, #12]
  4032ea:	b29b      	uxth	r3, r3
  4032ec:	f013 0008 	ands.w	r0, r3, #8
  4032f0:	6166      	str	r6, [r4, #20]
  4032f2:	d023      	beq.n	40333c <setvbuf+0xf4>
  4032f4:	f013 0001 	ands.w	r0, r3, #1
  4032f8:	d02f      	beq.n	40335a <setvbuf+0x112>
  4032fa:	2000      	movs	r0, #0
  4032fc:	4276      	negs	r6, r6
  4032fe:	61a6      	str	r6, [r4, #24]
  403300:	60a0      	str	r0, [r4, #8]
  403302:	b003      	add	sp, #12
  403304:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403308:	9e00      	ldr	r6, [sp, #0]
  40330a:	4630      	mov	r0, r6
  40330c:	f003 fe56 	bl	406fbc <malloc>
  403310:	4607      	mov	r7, r0
  403312:	b368      	cbz	r0, 403370 <setvbuf+0x128>
  403314:	89a3      	ldrh	r3, [r4, #12]
  403316:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40331a:	81a3      	strh	r3, [r4, #12]
  40331c:	e7d2      	b.n	4032c4 <setvbuf+0x7c>
  40331e:	2000      	movs	r0, #0
  403320:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403324:	f043 0302 	orr.w	r3, r3, #2
  403328:	2500      	movs	r5, #0
  40332a:	2101      	movs	r1, #1
  40332c:	81a3      	strh	r3, [r4, #12]
  40332e:	60a5      	str	r5, [r4, #8]
  403330:	6022      	str	r2, [r4, #0]
  403332:	6122      	str	r2, [r4, #16]
  403334:	6161      	str	r1, [r4, #20]
  403336:	b003      	add	sp, #12
  403338:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40333c:	60a0      	str	r0, [r4, #8]
  40333e:	b003      	add	sp, #12
  403340:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403344:	6921      	ldr	r1, [r4, #16]
  403346:	4628      	mov	r0, r5
  403348:	f003 fb22 	bl	406990 <_free_r>
  40334c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403350:	e7a5      	b.n	40329e <setvbuf+0x56>
  403352:	4628      	mov	r0, r5
  403354:	f003 fa46 	bl	4067e4 <__sinit>
  403358:	e783      	b.n	403262 <setvbuf+0x1a>
  40335a:	60a6      	str	r6, [r4, #8]
  40335c:	b003      	add	sp, #12
  40335e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403362:	4628      	mov	r0, r5
  403364:	f003 fa3e 	bl	4067e4 <__sinit>
  403368:	e7af      	b.n	4032ca <setvbuf+0x82>
  40336a:	f04f 30ff 	mov.w	r0, #4294967295
  40336e:	e7e2      	b.n	403336 <setvbuf+0xee>
  403370:	f8dd 9000 	ldr.w	r9, [sp]
  403374:	45b1      	cmp	r9, r6
  403376:	d006      	beq.n	403386 <setvbuf+0x13e>
  403378:	4648      	mov	r0, r9
  40337a:	f003 fe1f 	bl	406fbc <malloc>
  40337e:	4607      	mov	r7, r0
  403380:	b108      	cbz	r0, 403386 <setvbuf+0x13e>
  403382:	464e      	mov	r6, r9
  403384:	e7c6      	b.n	403314 <setvbuf+0xcc>
  403386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40338a:	f04f 30ff 	mov.w	r0, #4294967295
  40338e:	e7c7      	b.n	403320 <setvbuf+0xd8>
  403390:	20400010 	.word	0x20400010

00403394 <sprintf>:
  403394:	b40e      	push	{r1, r2, r3}
  403396:	b5f0      	push	{r4, r5, r6, r7, lr}
  403398:	b09c      	sub	sp, #112	; 0x70
  40339a:	ab21      	add	r3, sp, #132	; 0x84
  40339c:	490f      	ldr	r1, [pc, #60]	; (4033dc <sprintf+0x48>)
  40339e:	f853 2b04 	ldr.w	r2, [r3], #4
  4033a2:	9301      	str	r3, [sp, #4]
  4033a4:	4605      	mov	r5, r0
  4033a6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4033aa:	6808      	ldr	r0, [r1, #0]
  4033ac:	9502      	str	r5, [sp, #8]
  4033ae:	f44f 7702 	mov.w	r7, #520	; 0x208
  4033b2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4033b6:	a902      	add	r1, sp, #8
  4033b8:	9506      	str	r5, [sp, #24]
  4033ba:	f8ad 7014 	strh.w	r7, [sp, #20]
  4033be:	9404      	str	r4, [sp, #16]
  4033c0:	9407      	str	r4, [sp, #28]
  4033c2:	f8ad 6016 	strh.w	r6, [sp, #22]
  4033c6:	f000 f80b 	bl	4033e0 <_svfprintf_r>
  4033ca:	9b02      	ldr	r3, [sp, #8]
  4033cc:	2200      	movs	r2, #0
  4033ce:	701a      	strb	r2, [r3, #0]
  4033d0:	b01c      	add	sp, #112	; 0x70
  4033d2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4033d6:	b003      	add	sp, #12
  4033d8:	4770      	bx	lr
  4033da:	bf00      	nop
  4033dc:	20400010 	.word	0x20400010

004033e0 <_svfprintf_r>:
  4033e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033e4:	b0c3      	sub	sp, #268	; 0x10c
  4033e6:	460c      	mov	r4, r1
  4033e8:	910b      	str	r1, [sp, #44]	; 0x2c
  4033ea:	4692      	mov	sl, r2
  4033ec:	930f      	str	r3, [sp, #60]	; 0x3c
  4033ee:	900c      	str	r0, [sp, #48]	; 0x30
  4033f0:	f003 fd64 	bl	406ebc <_localeconv_r>
  4033f4:	6803      	ldr	r3, [r0, #0]
  4033f6:	931a      	str	r3, [sp, #104]	; 0x68
  4033f8:	4618      	mov	r0, r3
  4033fa:	f004 ff01 	bl	408200 <strlen>
  4033fe:	89a3      	ldrh	r3, [r4, #12]
  403400:	9019      	str	r0, [sp, #100]	; 0x64
  403402:	0619      	lsls	r1, r3, #24
  403404:	d503      	bpl.n	40340e <_svfprintf_r+0x2e>
  403406:	6923      	ldr	r3, [r4, #16]
  403408:	2b00      	cmp	r3, #0
  40340a:	f001 8001 	beq.w	404410 <_svfprintf_r+0x1030>
  40340e:	2300      	movs	r3, #0
  403410:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403414:	9313      	str	r3, [sp, #76]	; 0x4c
  403416:	9314      	str	r3, [sp, #80]	; 0x50
  403418:	9315      	str	r3, [sp, #84]	; 0x54
  40341a:	9327      	str	r3, [sp, #156]	; 0x9c
  40341c:	9326      	str	r3, [sp, #152]	; 0x98
  40341e:	9318      	str	r3, [sp, #96]	; 0x60
  403420:	931b      	str	r3, [sp, #108]	; 0x6c
  403422:	9309      	str	r3, [sp, #36]	; 0x24
  403424:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403428:	46c8      	mov	r8, r9
  40342a:	9316      	str	r3, [sp, #88]	; 0x58
  40342c:	9317      	str	r3, [sp, #92]	; 0x5c
  40342e:	f89a 3000 	ldrb.w	r3, [sl]
  403432:	4654      	mov	r4, sl
  403434:	b1e3      	cbz	r3, 403470 <_svfprintf_r+0x90>
  403436:	2b25      	cmp	r3, #37	; 0x25
  403438:	d102      	bne.n	403440 <_svfprintf_r+0x60>
  40343a:	e019      	b.n	403470 <_svfprintf_r+0x90>
  40343c:	2b25      	cmp	r3, #37	; 0x25
  40343e:	d003      	beq.n	403448 <_svfprintf_r+0x68>
  403440:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403444:	2b00      	cmp	r3, #0
  403446:	d1f9      	bne.n	40343c <_svfprintf_r+0x5c>
  403448:	eba4 050a 	sub.w	r5, r4, sl
  40344c:	b185      	cbz	r5, 403470 <_svfprintf_r+0x90>
  40344e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403450:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403452:	f8c8 a000 	str.w	sl, [r8]
  403456:	3301      	adds	r3, #1
  403458:	442a      	add	r2, r5
  40345a:	2b07      	cmp	r3, #7
  40345c:	f8c8 5004 	str.w	r5, [r8, #4]
  403460:	9227      	str	r2, [sp, #156]	; 0x9c
  403462:	9326      	str	r3, [sp, #152]	; 0x98
  403464:	dc7f      	bgt.n	403566 <_svfprintf_r+0x186>
  403466:	f108 0808 	add.w	r8, r8, #8
  40346a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40346c:	442b      	add	r3, r5
  40346e:	9309      	str	r3, [sp, #36]	; 0x24
  403470:	7823      	ldrb	r3, [r4, #0]
  403472:	2b00      	cmp	r3, #0
  403474:	d07f      	beq.n	403576 <_svfprintf_r+0x196>
  403476:	2300      	movs	r3, #0
  403478:	461a      	mov	r2, r3
  40347a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40347e:	4619      	mov	r1, r3
  403480:	930d      	str	r3, [sp, #52]	; 0x34
  403482:	469b      	mov	fp, r3
  403484:	f04f 30ff 	mov.w	r0, #4294967295
  403488:	7863      	ldrb	r3, [r4, #1]
  40348a:	900a      	str	r0, [sp, #40]	; 0x28
  40348c:	f104 0a01 	add.w	sl, r4, #1
  403490:	f10a 0a01 	add.w	sl, sl, #1
  403494:	f1a3 0020 	sub.w	r0, r3, #32
  403498:	2858      	cmp	r0, #88	; 0x58
  40349a:	f200 83c0 	bhi.w	403c1e <_svfprintf_r+0x83e>
  40349e:	e8df f010 	tbh	[pc, r0, lsl #1]
  4034a2:	0238      	.short	0x0238
  4034a4:	03be03be 	.word	0x03be03be
  4034a8:	03be0240 	.word	0x03be0240
  4034ac:	03be03be 	.word	0x03be03be
  4034b0:	03be03be 	.word	0x03be03be
  4034b4:	024503be 	.word	0x024503be
  4034b8:	03be0203 	.word	0x03be0203
  4034bc:	026b005d 	.word	0x026b005d
  4034c0:	028603be 	.word	0x028603be
  4034c4:	039c039c 	.word	0x039c039c
  4034c8:	039c039c 	.word	0x039c039c
  4034cc:	039c039c 	.word	0x039c039c
  4034d0:	039c039c 	.word	0x039c039c
  4034d4:	03be039c 	.word	0x03be039c
  4034d8:	03be03be 	.word	0x03be03be
  4034dc:	03be03be 	.word	0x03be03be
  4034e0:	03be03be 	.word	0x03be03be
  4034e4:	03be03be 	.word	0x03be03be
  4034e8:	033703be 	.word	0x033703be
  4034ec:	03be0357 	.word	0x03be0357
  4034f0:	03be0357 	.word	0x03be0357
  4034f4:	03be03be 	.word	0x03be03be
  4034f8:	039703be 	.word	0x039703be
  4034fc:	03be03be 	.word	0x03be03be
  403500:	03be03ac 	.word	0x03be03ac
  403504:	03be03be 	.word	0x03be03be
  403508:	03be03be 	.word	0x03be03be
  40350c:	03be0259 	.word	0x03be0259
  403510:	031e03be 	.word	0x031e03be
  403514:	03be03be 	.word	0x03be03be
  403518:	03be03be 	.word	0x03be03be
  40351c:	03be03be 	.word	0x03be03be
  403520:	03be03be 	.word	0x03be03be
  403524:	03be03be 	.word	0x03be03be
  403528:	02db02c6 	.word	0x02db02c6
  40352c:	03570357 	.word	0x03570357
  403530:	028b0357 	.word	0x028b0357
  403534:	03be02db 	.word	0x03be02db
  403538:	029003be 	.word	0x029003be
  40353c:	029d03be 	.word	0x029d03be
  403540:	02b401cc 	.word	0x02b401cc
  403544:	03be0208 	.word	0x03be0208
  403548:	03be01e1 	.word	0x03be01e1
  40354c:	03be007e 	.word	0x03be007e
  403550:	020d03be 	.word	0x020d03be
  403554:	980d      	ldr	r0, [sp, #52]	; 0x34
  403556:	930f      	str	r3, [sp, #60]	; 0x3c
  403558:	4240      	negs	r0, r0
  40355a:	900d      	str	r0, [sp, #52]	; 0x34
  40355c:	f04b 0b04 	orr.w	fp, fp, #4
  403560:	f89a 3000 	ldrb.w	r3, [sl]
  403564:	e794      	b.n	403490 <_svfprintf_r+0xb0>
  403566:	aa25      	add	r2, sp, #148	; 0x94
  403568:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40356a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40356c:	f004 feb6 	bl	4082dc <__ssprint_r>
  403570:	b940      	cbnz	r0, 403584 <_svfprintf_r+0x1a4>
  403572:	46c8      	mov	r8, r9
  403574:	e779      	b.n	40346a <_svfprintf_r+0x8a>
  403576:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403578:	b123      	cbz	r3, 403584 <_svfprintf_r+0x1a4>
  40357a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40357c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40357e:	aa25      	add	r2, sp, #148	; 0x94
  403580:	f004 feac 	bl	4082dc <__ssprint_r>
  403584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403586:	899b      	ldrh	r3, [r3, #12]
  403588:	f013 0f40 	tst.w	r3, #64	; 0x40
  40358c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40358e:	bf18      	it	ne
  403590:	f04f 33ff 	movne.w	r3, #4294967295
  403594:	9309      	str	r3, [sp, #36]	; 0x24
  403596:	9809      	ldr	r0, [sp, #36]	; 0x24
  403598:	b043      	add	sp, #268	; 0x10c
  40359a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40359e:	f01b 0f20 	tst.w	fp, #32
  4035a2:	9311      	str	r3, [sp, #68]	; 0x44
  4035a4:	f040 81dd 	bne.w	403962 <_svfprintf_r+0x582>
  4035a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035aa:	f01b 0f10 	tst.w	fp, #16
  4035ae:	4613      	mov	r3, r2
  4035b0:	f040 856c 	bne.w	40408c <_svfprintf_r+0xcac>
  4035b4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4035b8:	f000 8568 	beq.w	40408c <_svfprintf_r+0xcac>
  4035bc:	8814      	ldrh	r4, [r2, #0]
  4035be:	3204      	adds	r2, #4
  4035c0:	2500      	movs	r5, #0
  4035c2:	2301      	movs	r3, #1
  4035c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4035c6:	2700      	movs	r7, #0
  4035c8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4035cc:	990a      	ldr	r1, [sp, #40]	; 0x28
  4035ce:	1c4a      	adds	r2, r1, #1
  4035d0:	f000 8265 	beq.w	403a9e <_svfprintf_r+0x6be>
  4035d4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4035d8:	9207      	str	r2, [sp, #28]
  4035da:	ea54 0205 	orrs.w	r2, r4, r5
  4035de:	f040 8264 	bne.w	403aaa <_svfprintf_r+0x6ca>
  4035e2:	2900      	cmp	r1, #0
  4035e4:	f040 8439 	bne.w	403e5a <_svfprintf_r+0xa7a>
  4035e8:	2b00      	cmp	r3, #0
  4035ea:	f040 84d4 	bne.w	403f96 <_svfprintf_r+0xbb6>
  4035ee:	f01b 0301 	ands.w	r3, fp, #1
  4035f2:	930e      	str	r3, [sp, #56]	; 0x38
  4035f4:	f000 8602 	beq.w	4041fc <_svfprintf_r+0xe1c>
  4035f8:	ae42      	add	r6, sp, #264	; 0x108
  4035fa:	2330      	movs	r3, #48	; 0x30
  4035fc:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403602:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403604:	4293      	cmp	r3, r2
  403606:	bfb8      	it	lt
  403608:	4613      	movlt	r3, r2
  40360a:	9308      	str	r3, [sp, #32]
  40360c:	2300      	movs	r3, #0
  40360e:	9312      	str	r3, [sp, #72]	; 0x48
  403610:	b117      	cbz	r7, 403618 <_svfprintf_r+0x238>
  403612:	9b08      	ldr	r3, [sp, #32]
  403614:	3301      	adds	r3, #1
  403616:	9308      	str	r3, [sp, #32]
  403618:	9b07      	ldr	r3, [sp, #28]
  40361a:	f013 0302 	ands.w	r3, r3, #2
  40361e:	9310      	str	r3, [sp, #64]	; 0x40
  403620:	d002      	beq.n	403628 <_svfprintf_r+0x248>
  403622:	9b08      	ldr	r3, [sp, #32]
  403624:	3302      	adds	r3, #2
  403626:	9308      	str	r3, [sp, #32]
  403628:	9b07      	ldr	r3, [sp, #28]
  40362a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40362e:	f040 830d 	bne.w	403c4c <_svfprintf_r+0x86c>
  403632:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403634:	9a08      	ldr	r2, [sp, #32]
  403636:	eba3 0b02 	sub.w	fp, r3, r2
  40363a:	f1bb 0f00 	cmp.w	fp, #0
  40363e:	f340 8305 	ble.w	403c4c <_svfprintf_r+0x86c>
  403642:	f1bb 0f10 	cmp.w	fp, #16
  403646:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403648:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40364a:	dd29      	ble.n	4036a0 <_svfprintf_r+0x2c0>
  40364c:	4643      	mov	r3, r8
  40364e:	4621      	mov	r1, r4
  403650:	46a8      	mov	r8, r5
  403652:	2710      	movs	r7, #16
  403654:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403656:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403658:	e006      	b.n	403668 <_svfprintf_r+0x288>
  40365a:	f1ab 0b10 	sub.w	fp, fp, #16
  40365e:	f1bb 0f10 	cmp.w	fp, #16
  403662:	f103 0308 	add.w	r3, r3, #8
  403666:	dd18      	ble.n	40369a <_svfprintf_r+0x2ba>
  403668:	3201      	adds	r2, #1
  40366a:	48b7      	ldr	r0, [pc, #732]	; (403948 <_svfprintf_r+0x568>)
  40366c:	9226      	str	r2, [sp, #152]	; 0x98
  40366e:	3110      	adds	r1, #16
  403670:	2a07      	cmp	r2, #7
  403672:	9127      	str	r1, [sp, #156]	; 0x9c
  403674:	e883 0081 	stmia.w	r3, {r0, r7}
  403678:	ddef      	ble.n	40365a <_svfprintf_r+0x27a>
  40367a:	aa25      	add	r2, sp, #148	; 0x94
  40367c:	4629      	mov	r1, r5
  40367e:	4620      	mov	r0, r4
  403680:	f004 fe2c 	bl	4082dc <__ssprint_r>
  403684:	2800      	cmp	r0, #0
  403686:	f47f af7d 	bne.w	403584 <_svfprintf_r+0x1a4>
  40368a:	f1ab 0b10 	sub.w	fp, fp, #16
  40368e:	f1bb 0f10 	cmp.w	fp, #16
  403692:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403694:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403696:	464b      	mov	r3, r9
  403698:	dce6      	bgt.n	403668 <_svfprintf_r+0x288>
  40369a:	4645      	mov	r5, r8
  40369c:	460c      	mov	r4, r1
  40369e:	4698      	mov	r8, r3
  4036a0:	3201      	adds	r2, #1
  4036a2:	4ba9      	ldr	r3, [pc, #676]	; (403948 <_svfprintf_r+0x568>)
  4036a4:	9226      	str	r2, [sp, #152]	; 0x98
  4036a6:	445c      	add	r4, fp
  4036a8:	2a07      	cmp	r2, #7
  4036aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4036ac:	e888 0808 	stmia.w	r8, {r3, fp}
  4036b0:	f300 8495 	bgt.w	403fde <_svfprintf_r+0xbfe>
  4036b4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4036b8:	f108 0808 	add.w	r8, r8, #8
  4036bc:	b177      	cbz	r7, 4036dc <_svfprintf_r+0x2fc>
  4036be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036c0:	3301      	adds	r3, #1
  4036c2:	3401      	adds	r4, #1
  4036c4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4036c8:	2201      	movs	r2, #1
  4036ca:	2b07      	cmp	r3, #7
  4036cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4036ce:	9326      	str	r3, [sp, #152]	; 0x98
  4036d0:	e888 0006 	stmia.w	r8, {r1, r2}
  4036d4:	f300 83d8 	bgt.w	403e88 <_svfprintf_r+0xaa8>
  4036d8:	f108 0808 	add.w	r8, r8, #8
  4036dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4036de:	b16b      	cbz	r3, 4036fc <_svfprintf_r+0x31c>
  4036e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036e2:	3301      	adds	r3, #1
  4036e4:	3402      	adds	r4, #2
  4036e6:	a91e      	add	r1, sp, #120	; 0x78
  4036e8:	2202      	movs	r2, #2
  4036ea:	2b07      	cmp	r3, #7
  4036ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4036ee:	9326      	str	r3, [sp, #152]	; 0x98
  4036f0:	e888 0006 	stmia.w	r8, {r1, r2}
  4036f4:	f300 83d3 	bgt.w	403e9e <_svfprintf_r+0xabe>
  4036f8:	f108 0808 	add.w	r8, r8, #8
  4036fc:	2d80      	cmp	r5, #128	; 0x80
  4036fe:	f000 8313 	beq.w	403d28 <_svfprintf_r+0x948>
  403702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403704:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403706:	1a9f      	subs	r7, r3, r2
  403708:	2f00      	cmp	r7, #0
  40370a:	dd36      	ble.n	40377a <_svfprintf_r+0x39a>
  40370c:	2f10      	cmp	r7, #16
  40370e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403710:	4d8e      	ldr	r5, [pc, #568]	; (40394c <_svfprintf_r+0x56c>)
  403712:	dd27      	ble.n	403764 <_svfprintf_r+0x384>
  403714:	4642      	mov	r2, r8
  403716:	4621      	mov	r1, r4
  403718:	46b0      	mov	r8, r6
  40371a:	f04f 0b10 	mov.w	fp, #16
  40371e:	462e      	mov	r6, r5
  403720:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403722:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403724:	e004      	b.n	403730 <_svfprintf_r+0x350>
  403726:	3f10      	subs	r7, #16
  403728:	2f10      	cmp	r7, #16
  40372a:	f102 0208 	add.w	r2, r2, #8
  40372e:	dd15      	ble.n	40375c <_svfprintf_r+0x37c>
  403730:	3301      	adds	r3, #1
  403732:	3110      	adds	r1, #16
  403734:	2b07      	cmp	r3, #7
  403736:	9127      	str	r1, [sp, #156]	; 0x9c
  403738:	9326      	str	r3, [sp, #152]	; 0x98
  40373a:	e882 0840 	stmia.w	r2, {r6, fp}
  40373e:	ddf2      	ble.n	403726 <_svfprintf_r+0x346>
  403740:	aa25      	add	r2, sp, #148	; 0x94
  403742:	4629      	mov	r1, r5
  403744:	4620      	mov	r0, r4
  403746:	f004 fdc9 	bl	4082dc <__ssprint_r>
  40374a:	2800      	cmp	r0, #0
  40374c:	f47f af1a 	bne.w	403584 <_svfprintf_r+0x1a4>
  403750:	3f10      	subs	r7, #16
  403752:	2f10      	cmp	r7, #16
  403754:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403756:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403758:	464a      	mov	r2, r9
  40375a:	dce9      	bgt.n	403730 <_svfprintf_r+0x350>
  40375c:	4635      	mov	r5, r6
  40375e:	460c      	mov	r4, r1
  403760:	4646      	mov	r6, r8
  403762:	4690      	mov	r8, r2
  403764:	3301      	adds	r3, #1
  403766:	443c      	add	r4, r7
  403768:	2b07      	cmp	r3, #7
  40376a:	9427      	str	r4, [sp, #156]	; 0x9c
  40376c:	9326      	str	r3, [sp, #152]	; 0x98
  40376e:	e888 00a0 	stmia.w	r8, {r5, r7}
  403772:	f300 837e 	bgt.w	403e72 <_svfprintf_r+0xa92>
  403776:	f108 0808 	add.w	r8, r8, #8
  40377a:	9b07      	ldr	r3, [sp, #28]
  40377c:	05df      	lsls	r7, r3, #23
  40377e:	f100 8267 	bmi.w	403c50 <_svfprintf_r+0x870>
  403782:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403784:	990e      	ldr	r1, [sp, #56]	; 0x38
  403786:	f8c8 6000 	str.w	r6, [r8]
  40378a:	3301      	adds	r3, #1
  40378c:	440c      	add	r4, r1
  40378e:	2b07      	cmp	r3, #7
  403790:	9427      	str	r4, [sp, #156]	; 0x9c
  403792:	f8c8 1004 	str.w	r1, [r8, #4]
  403796:	9326      	str	r3, [sp, #152]	; 0x98
  403798:	f300 834a 	bgt.w	403e30 <_svfprintf_r+0xa50>
  40379c:	f108 0808 	add.w	r8, r8, #8
  4037a0:	9b07      	ldr	r3, [sp, #28]
  4037a2:	075b      	lsls	r3, r3, #29
  4037a4:	d53a      	bpl.n	40381c <_svfprintf_r+0x43c>
  4037a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4037a8:	9a08      	ldr	r2, [sp, #32]
  4037aa:	1a9d      	subs	r5, r3, r2
  4037ac:	2d00      	cmp	r5, #0
  4037ae:	dd35      	ble.n	40381c <_svfprintf_r+0x43c>
  4037b0:	2d10      	cmp	r5, #16
  4037b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037b4:	dd20      	ble.n	4037f8 <_svfprintf_r+0x418>
  4037b6:	2610      	movs	r6, #16
  4037b8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4037ba:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4037be:	e004      	b.n	4037ca <_svfprintf_r+0x3ea>
  4037c0:	3d10      	subs	r5, #16
  4037c2:	2d10      	cmp	r5, #16
  4037c4:	f108 0808 	add.w	r8, r8, #8
  4037c8:	dd16      	ble.n	4037f8 <_svfprintf_r+0x418>
  4037ca:	3301      	adds	r3, #1
  4037cc:	4a5e      	ldr	r2, [pc, #376]	; (403948 <_svfprintf_r+0x568>)
  4037ce:	9326      	str	r3, [sp, #152]	; 0x98
  4037d0:	3410      	adds	r4, #16
  4037d2:	2b07      	cmp	r3, #7
  4037d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4037d6:	e888 0044 	stmia.w	r8, {r2, r6}
  4037da:	ddf1      	ble.n	4037c0 <_svfprintf_r+0x3e0>
  4037dc:	aa25      	add	r2, sp, #148	; 0x94
  4037de:	4659      	mov	r1, fp
  4037e0:	4638      	mov	r0, r7
  4037e2:	f004 fd7b 	bl	4082dc <__ssprint_r>
  4037e6:	2800      	cmp	r0, #0
  4037e8:	f47f aecc 	bne.w	403584 <_svfprintf_r+0x1a4>
  4037ec:	3d10      	subs	r5, #16
  4037ee:	2d10      	cmp	r5, #16
  4037f0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4037f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037f4:	46c8      	mov	r8, r9
  4037f6:	dce8      	bgt.n	4037ca <_svfprintf_r+0x3ea>
  4037f8:	3301      	adds	r3, #1
  4037fa:	4a53      	ldr	r2, [pc, #332]	; (403948 <_svfprintf_r+0x568>)
  4037fc:	9326      	str	r3, [sp, #152]	; 0x98
  4037fe:	442c      	add	r4, r5
  403800:	2b07      	cmp	r3, #7
  403802:	9427      	str	r4, [sp, #156]	; 0x9c
  403804:	e888 0024 	stmia.w	r8, {r2, r5}
  403808:	dd08      	ble.n	40381c <_svfprintf_r+0x43c>
  40380a:	aa25      	add	r2, sp, #148	; 0x94
  40380c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40380e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403810:	f004 fd64 	bl	4082dc <__ssprint_r>
  403814:	2800      	cmp	r0, #0
  403816:	f47f aeb5 	bne.w	403584 <_svfprintf_r+0x1a4>
  40381a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40381c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40381e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403820:	9908      	ldr	r1, [sp, #32]
  403822:	428a      	cmp	r2, r1
  403824:	bfac      	ite	ge
  403826:	189b      	addge	r3, r3, r2
  403828:	185b      	addlt	r3, r3, r1
  40382a:	9309      	str	r3, [sp, #36]	; 0x24
  40382c:	2c00      	cmp	r4, #0
  40382e:	f040 830a 	bne.w	403e46 <_svfprintf_r+0xa66>
  403832:	2300      	movs	r3, #0
  403834:	9326      	str	r3, [sp, #152]	; 0x98
  403836:	46c8      	mov	r8, r9
  403838:	e5f9      	b.n	40342e <_svfprintf_r+0x4e>
  40383a:	9311      	str	r3, [sp, #68]	; 0x44
  40383c:	f01b 0320 	ands.w	r3, fp, #32
  403840:	f040 81e2 	bne.w	403c08 <_svfprintf_r+0x828>
  403844:	f01b 0210 	ands.w	r2, fp, #16
  403848:	f040 842c 	bne.w	4040a4 <_svfprintf_r+0xcc4>
  40384c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  403850:	f000 8428 	beq.w	4040a4 <_svfprintf_r+0xcc4>
  403854:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403856:	4613      	mov	r3, r2
  403858:	460a      	mov	r2, r1
  40385a:	3204      	adds	r2, #4
  40385c:	880c      	ldrh	r4, [r1, #0]
  40385e:	920f      	str	r2, [sp, #60]	; 0x3c
  403860:	2500      	movs	r5, #0
  403862:	e6b0      	b.n	4035c6 <_svfprintf_r+0x1e6>
  403864:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403866:	9311      	str	r3, [sp, #68]	; 0x44
  403868:	6816      	ldr	r6, [r2, #0]
  40386a:	2400      	movs	r4, #0
  40386c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  403870:	1d15      	adds	r5, r2, #4
  403872:	2e00      	cmp	r6, #0
  403874:	f000 86a5 	beq.w	4045c2 <_svfprintf_r+0x11e2>
  403878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40387a:	1c53      	adds	r3, r2, #1
  40387c:	f000 8607 	beq.w	40448e <_svfprintf_r+0x10ae>
  403880:	4621      	mov	r1, r4
  403882:	4630      	mov	r0, r6
  403884:	f003 fe6c 	bl	407560 <memchr>
  403888:	2800      	cmp	r0, #0
  40388a:	f000 86df 	beq.w	40464c <_svfprintf_r+0x126c>
  40388e:	1b83      	subs	r3, r0, r6
  403890:	930e      	str	r3, [sp, #56]	; 0x38
  403892:	940a      	str	r4, [sp, #40]	; 0x28
  403894:	950f      	str	r5, [sp, #60]	; 0x3c
  403896:	f8cd b01c 	str.w	fp, [sp, #28]
  40389a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40389e:	9308      	str	r3, [sp, #32]
  4038a0:	9412      	str	r4, [sp, #72]	; 0x48
  4038a2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4038a6:	e6b3      	b.n	403610 <_svfprintf_r+0x230>
  4038a8:	f89a 3000 	ldrb.w	r3, [sl]
  4038ac:	2201      	movs	r2, #1
  4038ae:	212b      	movs	r1, #43	; 0x2b
  4038b0:	e5ee      	b.n	403490 <_svfprintf_r+0xb0>
  4038b2:	f04b 0b20 	orr.w	fp, fp, #32
  4038b6:	f89a 3000 	ldrb.w	r3, [sl]
  4038ba:	e5e9      	b.n	403490 <_svfprintf_r+0xb0>
  4038bc:	9311      	str	r3, [sp, #68]	; 0x44
  4038be:	2a00      	cmp	r2, #0
  4038c0:	f040 878d 	bne.w	4047de <_svfprintf_r+0x13fe>
  4038c4:	4b22      	ldr	r3, [pc, #136]	; (403950 <_svfprintf_r+0x570>)
  4038c6:	9318      	str	r3, [sp, #96]	; 0x60
  4038c8:	f01b 0f20 	tst.w	fp, #32
  4038cc:	f040 8111 	bne.w	403af2 <_svfprintf_r+0x712>
  4038d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038d2:	f01b 0f10 	tst.w	fp, #16
  4038d6:	4613      	mov	r3, r2
  4038d8:	f040 83df 	bne.w	40409a <_svfprintf_r+0xcba>
  4038dc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4038e0:	f000 83db 	beq.w	40409a <_svfprintf_r+0xcba>
  4038e4:	3304      	adds	r3, #4
  4038e6:	8814      	ldrh	r4, [r2, #0]
  4038e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4038ea:	2500      	movs	r5, #0
  4038ec:	f01b 0f01 	tst.w	fp, #1
  4038f0:	f000 810c 	beq.w	403b0c <_svfprintf_r+0x72c>
  4038f4:	ea54 0305 	orrs.w	r3, r4, r5
  4038f8:	f000 8108 	beq.w	403b0c <_svfprintf_r+0x72c>
  4038fc:	2330      	movs	r3, #48	; 0x30
  4038fe:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  403902:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403906:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40390a:	f04b 0b02 	orr.w	fp, fp, #2
  40390e:	2302      	movs	r3, #2
  403910:	e659      	b.n	4035c6 <_svfprintf_r+0x1e6>
  403912:	f89a 3000 	ldrb.w	r3, [sl]
  403916:	2900      	cmp	r1, #0
  403918:	f47f adba 	bne.w	403490 <_svfprintf_r+0xb0>
  40391c:	2201      	movs	r2, #1
  40391e:	2120      	movs	r1, #32
  403920:	e5b6      	b.n	403490 <_svfprintf_r+0xb0>
  403922:	f04b 0b01 	orr.w	fp, fp, #1
  403926:	f89a 3000 	ldrb.w	r3, [sl]
  40392a:	e5b1      	b.n	403490 <_svfprintf_r+0xb0>
  40392c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40392e:	6823      	ldr	r3, [r4, #0]
  403930:	930d      	str	r3, [sp, #52]	; 0x34
  403932:	4618      	mov	r0, r3
  403934:	2800      	cmp	r0, #0
  403936:	4623      	mov	r3, r4
  403938:	f103 0304 	add.w	r3, r3, #4
  40393c:	f6ff ae0a 	blt.w	403554 <_svfprintf_r+0x174>
  403940:	930f      	str	r3, [sp, #60]	; 0x3c
  403942:	f89a 3000 	ldrb.w	r3, [sl]
  403946:	e5a3      	b.n	403490 <_svfprintf_r+0xb0>
  403948:	00409188 	.word	0x00409188
  40394c:	00409198 	.word	0x00409198
  403950:	00409168 	.word	0x00409168
  403954:	f04b 0b10 	orr.w	fp, fp, #16
  403958:	f01b 0f20 	tst.w	fp, #32
  40395c:	9311      	str	r3, [sp, #68]	; 0x44
  40395e:	f43f ae23 	beq.w	4035a8 <_svfprintf_r+0x1c8>
  403962:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403964:	3507      	adds	r5, #7
  403966:	f025 0307 	bic.w	r3, r5, #7
  40396a:	f103 0208 	add.w	r2, r3, #8
  40396e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403972:	920f      	str	r2, [sp, #60]	; 0x3c
  403974:	2301      	movs	r3, #1
  403976:	e626      	b.n	4035c6 <_svfprintf_r+0x1e6>
  403978:	f89a 3000 	ldrb.w	r3, [sl]
  40397c:	2b2a      	cmp	r3, #42	; 0x2a
  40397e:	f10a 0401 	add.w	r4, sl, #1
  403982:	f000 871f 	beq.w	4047c4 <_svfprintf_r+0x13e4>
  403986:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40398a:	2809      	cmp	r0, #9
  40398c:	46a2      	mov	sl, r4
  40398e:	f200 86ab 	bhi.w	4046e8 <_svfprintf_r+0x1308>
  403992:	2300      	movs	r3, #0
  403994:	461c      	mov	r4, r3
  403996:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40399a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40399e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4039a2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4039a6:	2809      	cmp	r0, #9
  4039a8:	d9f5      	bls.n	403996 <_svfprintf_r+0x5b6>
  4039aa:	940a      	str	r4, [sp, #40]	; 0x28
  4039ac:	e572      	b.n	403494 <_svfprintf_r+0xb4>
  4039ae:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4039b2:	f89a 3000 	ldrb.w	r3, [sl]
  4039b6:	e56b      	b.n	403490 <_svfprintf_r+0xb0>
  4039b8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4039bc:	f89a 3000 	ldrb.w	r3, [sl]
  4039c0:	e566      	b.n	403490 <_svfprintf_r+0xb0>
  4039c2:	f89a 3000 	ldrb.w	r3, [sl]
  4039c6:	2b6c      	cmp	r3, #108	; 0x6c
  4039c8:	bf03      	ittte	eq
  4039ca:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4039ce:	f04b 0b20 	orreq.w	fp, fp, #32
  4039d2:	f10a 0a01 	addeq.w	sl, sl, #1
  4039d6:	f04b 0b10 	orrne.w	fp, fp, #16
  4039da:	e559      	b.n	403490 <_svfprintf_r+0xb0>
  4039dc:	2a00      	cmp	r2, #0
  4039de:	f040 8709 	bne.w	4047f4 <_svfprintf_r+0x1414>
  4039e2:	f01b 0f20 	tst.w	fp, #32
  4039e6:	f040 84f7 	bne.w	4043d8 <_svfprintf_r+0xff8>
  4039ea:	f01b 0f10 	tst.w	fp, #16
  4039ee:	f040 84aa 	bne.w	404346 <_svfprintf_r+0xf66>
  4039f2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4039f6:	f000 84a6 	beq.w	404346 <_svfprintf_r+0xf66>
  4039fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4039fc:	6813      	ldr	r3, [r2, #0]
  4039fe:	3204      	adds	r2, #4
  403a00:	920f      	str	r2, [sp, #60]	; 0x3c
  403a02:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403a06:	801a      	strh	r2, [r3, #0]
  403a08:	e511      	b.n	40342e <_svfprintf_r+0x4e>
  403a0a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a0c:	4bb2      	ldr	r3, [pc, #712]	; (403cd8 <_svfprintf_r+0x8f8>)
  403a0e:	680c      	ldr	r4, [r1, #0]
  403a10:	9318      	str	r3, [sp, #96]	; 0x60
  403a12:	2230      	movs	r2, #48	; 0x30
  403a14:	2378      	movs	r3, #120	; 0x78
  403a16:	3104      	adds	r1, #4
  403a18:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403a1c:	9311      	str	r3, [sp, #68]	; 0x44
  403a1e:	f04b 0b02 	orr.w	fp, fp, #2
  403a22:	910f      	str	r1, [sp, #60]	; 0x3c
  403a24:	2500      	movs	r5, #0
  403a26:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403a2a:	2302      	movs	r3, #2
  403a2c:	e5cb      	b.n	4035c6 <_svfprintf_r+0x1e6>
  403a2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a30:	9311      	str	r3, [sp, #68]	; 0x44
  403a32:	680a      	ldr	r2, [r1, #0]
  403a34:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403a38:	2300      	movs	r3, #0
  403a3a:	460a      	mov	r2, r1
  403a3c:	461f      	mov	r7, r3
  403a3e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403a42:	3204      	adds	r2, #4
  403a44:	2301      	movs	r3, #1
  403a46:	9308      	str	r3, [sp, #32]
  403a48:	f8cd b01c 	str.w	fp, [sp, #28]
  403a4c:	970a      	str	r7, [sp, #40]	; 0x28
  403a4e:	9712      	str	r7, [sp, #72]	; 0x48
  403a50:	920f      	str	r2, [sp, #60]	; 0x3c
  403a52:	930e      	str	r3, [sp, #56]	; 0x38
  403a54:	ae28      	add	r6, sp, #160	; 0xa0
  403a56:	e5df      	b.n	403618 <_svfprintf_r+0x238>
  403a58:	9311      	str	r3, [sp, #68]	; 0x44
  403a5a:	2a00      	cmp	r2, #0
  403a5c:	f040 86e2 	bne.w	404824 <_svfprintf_r+0x1444>
  403a60:	f01b 0f20 	tst.w	fp, #32
  403a64:	d15d      	bne.n	403b22 <_svfprintf_r+0x742>
  403a66:	f01b 0f10 	tst.w	fp, #16
  403a6a:	f040 8306 	bne.w	40407a <_svfprintf_r+0xc9a>
  403a6e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403a72:	f000 8302 	beq.w	40407a <_svfprintf_r+0xc9a>
  403a76:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a78:	f9b1 4000 	ldrsh.w	r4, [r1]
  403a7c:	3104      	adds	r1, #4
  403a7e:	17e5      	asrs	r5, r4, #31
  403a80:	4622      	mov	r2, r4
  403a82:	462b      	mov	r3, r5
  403a84:	910f      	str	r1, [sp, #60]	; 0x3c
  403a86:	2a00      	cmp	r2, #0
  403a88:	f173 0300 	sbcs.w	r3, r3, #0
  403a8c:	db58      	blt.n	403b40 <_svfprintf_r+0x760>
  403a8e:	990a      	ldr	r1, [sp, #40]	; 0x28
  403a90:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403a94:	1c4a      	adds	r2, r1, #1
  403a96:	f04f 0301 	mov.w	r3, #1
  403a9a:	f47f ad9b 	bne.w	4035d4 <_svfprintf_r+0x1f4>
  403a9e:	ea54 0205 	orrs.w	r2, r4, r5
  403aa2:	f000 81dc 	beq.w	403e5e <_svfprintf_r+0xa7e>
  403aa6:	f8cd b01c 	str.w	fp, [sp, #28]
  403aaa:	2b01      	cmp	r3, #1
  403aac:	f000 8278 	beq.w	403fa0 <_svfprintf_r+0xbc0>
  403ab0:	2b02      	cmp	r3, #2
  403ab2:	f040 8203 	bne.w	403ebc <_svfprintf_r+0xadc>
  403ab6:	9818      	ldr	r0, [sp, #96]	; 0x60
  403ab8:	464e      	mov	r6, r9
  403aba:	0923      	lsrs	r3, r4, #4
  403abc:	f004 010f 	and.w	r1, r4, #15
  403ac0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403ac4:	092a      	lsrs	r2, r5, #4
  403ac6:	461c      	mov	r4, r3
  403ac8:	4615      	mov	r5, r2
  403aca:	5c43      	ldrb	r3, [r0, r1]
  403acc:	f806 3d01 	strb.w	r3, [r6, #-1]!
  403ad0:	ea54 0305 	orrs.w	r3, r4, r5
  403ad4:	d1f1      	bne.n	403aba <_svfprintf_r+0x6da>
  403ad6:	eba9 0306 	sub.w	r3, r9, r6
  403ada:	930e      	str	r3, [sp, #56]	; 0x38
  403adc:	e590      	b.n	403600 <_svfprintf_r+0x220>
  403ade:	9311      	str	r3, [sp, #68]	; 0x44
  403ae0:	2a00      	cmp	r2, #0
  403ae2:	f040 869b 	bne.w	40481c <_svfprintf_r+0x143c>
  403ae6:	4b7d      	ldr	r3, [pc, #500]	; (403cdc <_svfprintf_r+0x8fc>)
  403ae8:	9318      	str	r3, [sp, #96]	; 0x60
  403aea:	f01b 0f20 	tst.w	fp, #32
  403aee:	f43f aeef 	beq.w	4038d0 <_svfprintf_r+0x4f0>
  403af2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403af4:	3507      	adds	r5, #7
  403af6:	f025 0307 	bic.w	r3, r5, #7
  403afa:	f103 0208 	add.w	r2, r3, #8
  403afe:	f01b 0f01 	tst.w	fp, #1
  403b02:	920f      	str	r2, [sp, #60]	; 0x3c
  403b04:	e9d3 4500 	ldrd	r4, r5, [r3]
  403b08:	f47f aef4 	bne.w	4038f4 <_svfprintf_r+0x514>
  403b0c:	2302      	movs	r3, #2
  403b0e:	e55a      	b.n	4035c6 <_svfprintf_r+0x1e6>
  403b10:	9311      	str	r3, [sp, #68]	; 0x44
  403b12:	2a00      	cmp	r2, #0
  403b14:	f040 867e 	bne.w	404814 <_svfprintf_r+0x1434>
  403b18:	f04b 0b10 	orr.w	fp, fp, #16
  403b1c:	f01b 0f20 	tst.w	fp, #32
  403b20:	d0a1      	beq.n	403a66 <_svfprintf_r+0x686>
  403b22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b24:	3507      	adds	r5, #7
  403b26:	f025 0507 	bic.w	r5, r5, #7
  403b2a:	e9d5 2300 	ldrd	r2, r3, [r5]
  403b2e:	2a00      	cmp	r2, #0
  403b30:	f105 0108 	add.w	r1, r5, #8
  403b34:	461d      	mov	r5, r3
  403b36:	f173 0300 	sbcs.w	r3, r3, #0
  403b3a:	910f      	str	r1, [sp, #60]	; 0x3c
  403b3c:	4614      	mov	r4, r2
  403b3e:	daa6      	bge.n	403a8e <_svfprintf_r+0x6ae>
  403b40:	272d      	movs	r7, #45	; 0x2d
  403b42:	4264      	negs	r4, r4
  403b44:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403b48:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403b4c:	2301      	movs	r3, #1
  403b4e:	e53d      	b.n	4035cc <_svfprintf_r+0x1ec>
  403b50:	9311      	str	r3, [sp, #68]	; 0x44
  403b52:	2a00      	cmp	r2, #0
  403b54:	f040 865a 	bne.w	40480c <_svfprintf_r+0x142c>
  403b58:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b5a:	3507      	adds	r5, #7
  403b5c:	f025 0307 	bic.w	r3, r5, #7
  403b60:	f103 0208 	add.w	r2, r3, #8
  403b64:	920f      	str	r2, [sp, #60]	; 0x3c
  403b66:	681a      	ldr	r2, [r3, #0]
  403b68:	9214      	str	r2, [sp, #80]	; 0x50
  403b6a:	685b      	ldr	r3, [r3, #4]
  403b6c:	9315      	str	r3, [sp, #84]	; 0x54
  403b6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403b70:	9d14      	ldr	r5, [sp, #80]	; 0x50
  403b72:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  403b76:	4628      	mov	r0, r5
  403b78:	4621      	mov	r1, r4
  403b7a:	f04f 32ff 	mov.w	r2, #4294967295
  403b7e:	4b58      	ldr	r3, [pc, #352]	; (403ce0 <_svfprintf_r+0x900>)
  403b80:	f005 fa48 	bl	409014 <__aeabi_dcmpun>
  403b84:	2800      	cmp	r0, #0
  403b86:	f040 8348 	bne.w	40421a <_svfprintf_r+0xe3a>
  403b8a:	4628      	mov	r0, r5
  403b8c:	4621      	mov	r1, r4
  403b8e:	f04f 32ff 	mov.w	r2, #4294967295
  403b92:	4b53      	ldr	r3, [pc, #332]	; (403ce0 <_svfprintf_r+0x900>)
  403b94:	f005 fa20 	bl	408fd8 <__aeabi_dcmple>
  403b98:	2800      	cmp	r0, #0
  403b9a:	f040 833e 	bne.w	40421a <_svfprintf_r+0xe3a>
  403b9e:	a814      	add	r0, sp, #80	; 0x50
  403ba0:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  403ba2:	f005 fa0f 	bl	408fc4 <__aeabi_dcmplt>
  403ba6:	2800      	cmp	r0, #0
  403ba8:	f040 852f 	bne.w	40460a <_svfprintf_r+0x122a>
  403bac:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403bb0:	4e4c      	ldr	r6, [pc, #304]	; (403ce4 <_svfprintf_r+0x904>)
  403bb2:	4b4d      	ldr	r3, [pc, #308]	; (403ce8 <_svfprintf_r+0x908>)
  403bb4:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403bb8:	9007      	str	r0, [sp, #28]
  403bba:	9811      	ldr	r0, [sp, #68]	; 0x44
  403bbc:	2203      	movs	r2, #3
  403bbe:	2100      	movs	r1, #0
  403bc0:	9208      	str	r2, [sp, #32]
  403bc2:	910a      	str	r1, [sp, #40]	; 0x28
  403bc4:	2847      	cmp	r0, #71	; 0x47
  403bc6:	bfd8      	it	le
  403bc8:	461e      	movle	r6, r3
  403bca:	920e      	str	r2, [sp, #56]	; 0x38
  403bcc:	9112      	str	r1, [sp, #72]	; 0x48
  403bce:	e51f      	b.n	403610 <_svfprintf_r+0x230>
  403bd0:	f04b 0b08 	orr.w	fp, fp, #8
  403bd4:	f89a 3000 	ldrb.w	r3, [sl]
  403bd8:	e45a      	b.n	403490 <_svfprintf_r+0xb0>
  403bda:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403bde:	2300      	movs	r3, #0
  403be0:	461c      	mov	r4, r3
  403be2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403be6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403bea:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  403bee:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403bf2:	2809      	cmp	r0, #9
  403bf4:	d9f5      	bls.n	403be2 <_svfprintf_r+0x802>
  403bf6:	940d      	str	r4, [sp, #52]	; 0x34
  403bf8:	e44c      	b.n	403494 <_svfprintf_r+0xb4>
  403bfa:	f04b 0b10 	orr.w	fp, fp, #16
  403bfe:	9311      	str	r3, [sp, #68]	; 0x44
  403c00:	f01b 0320 	ands.w	r3, fp, #32
  403c04:	f43f ae1e 	beq.w	403844 <_svfprintf_r+0x464>
  403c08:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403c0a:	3507      	adds	r5, #7
  403c0c:	f025 0307 	bic.w	r3, r5, #7
  403c10:	f103 0208 	add.w	r2, r3, #8
  403c14:	e9d3 4500 	ldrd	r4, r5, [r3]
  403c18:	920f      	str	r2, [sp, #60]	; 0x3c
  403c1a:	2300      	movs	r3, #0
  403c1c:	e4d3      	b.n	4035c6 <_svfprintf_r+0x1e6>
  403c1e:	9311      	str	r3, [sp, #68]	; 0x44
  403c20:	2a00      	cmp	r2, #0
  403c22:	f040 85e0 	bne.w	4047e6 <_svfprintf_r+0x1406>
  403c26:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c28:	2a00      	cmp	r2, #0
  403c2a:	f43f aca4 	beq.w	403576 <_svfprintf_r+0x196>
  403c2e:	2300      	movs	r3, #0
  403c30:	2101      	movs	r1, #1
  403c32:	461f      	mov	r7, r3
  403c34:	9108      	str	r1, [sp, #32]
  403c36:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403c3a:	f8cd b01c 	str.w	fp, [sp, #28]
  403c3e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403c42:	930a      	str	r3, [sp, #40]	; 0x28
  403c44:	9312      	str	r3, [sp, #72]	; 0x48
  403c46:	910e      	str	r1, [sp, #56]	; 0x38
  403c48:	ae28      	add	r6, sp, #160	; 0xa0
  403c4a:	e4e5      	b.n	403618 <_svfprintf_r+0x238>
  403c4c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c4e:	e535      	b.n	4036bc <_svfprintf_r+0x2dc>
  403c50:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c52:	2b65      	cmp	r3, #101	; 0x65
  403c54:	f340 80a6 	ble.w	403da4 <_svfprintf_r+0x9c4>
  403c58:	a814      	add	r0, sp, #80	; 0x50
  403c5a:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  403c5c:	f005 f9a8 	bl	408fb0 <__aeabi_dcmpeq>
  403c60:	2800      	cmp	r0, #0
  403c62:	f000 814f 	beq.w	403f04 <_svfprintf_r+0xb24>
  403c66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c68:	4a20      	ldr	r2, [pc, #128]	; (403cec <_svfprintf_r+0x90c>)
  403c6a:	f8c8 2000 	str.w	r2, [r8]
  403c6e:	3301      	adds	r3, #1
  403c70:	3401      	adds	r4, #1
  403c72:	2201      	movs	r2, #1
  403c74:	2b07      	cmp	r3, #7
  403c76:	9427      	str	r4, [sp, #156]	; 0x9c
  403c78:	9326      	str	r3, [sp, #152]	; 0x98
  403c7a:	f8c8 2004 	str.w	r2, [r8, #4]
  403c7e:	f300 836a 	bgt.w	404356 <_svfprintf_r+0xf76>
  403c82:	f108 0808 	add.w	r8, r8, #8
  403c86:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403c8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403c8c:	4293      	cmp	r3, r2
  403c8e:	db03      	blt.n	403c98 <_svfprintf_r+0x8b8>
  403c90:	9b07      	ldr	r3, [sp, #28]
  403c92:	07dd      	lsls	r5, r3, #31
  403c94:	f57f ad84 	bpl.w	4037a0 <_svfprintf_r+0x3c0>
  403c98:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c9a:	9919      	ldr	r1, [sp, #100]	; 0x64
  403c9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403c9e:	f8c8 2000 	str.w	r2, [r8]
  403ca2:	3301      	adds	r3, #1
  403ca4:	440c      	add	r4, r1
  403ca6:	2b07      	cmp	r3, #7
  403ca8:	f8c8 1004 	str.w	r1, [r8, #4]
  403cac:	9427      	str	r4, [sp, #156]	; 0x9c
  403cae:	9326      	str	r3, [sp, #152]	; 0x98
  403cb0:	f300 839e 	bgt.w	4043f0 <_svfprintf_r+0x1010>
  403cb4:	f108 0808 	add.w	r8, r8, #8
  403cb8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403cba:	1e5e      	subs	r6, r3, #1
  403cbc:	2e00      	cmp	r6, #0
  403cbe:	f77f ad6f 	ble.w	4037a0 <_svfprintf_r+0x3c0>
  403cc2:	2e10      	cmp	r6, #16
  403cc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cc6:	4d0a      	ldr	r5, [pc, #40]	; (403cf0 <_svfprintf_r+0x910>)
  403cc8:	f340 81f5 	ble.w	4040b6 <_svfprintf_r+0xcd6>
  403ccc:	4622      	mov	r2, r4
  403cce:	2710      	movs	r7, #16
  403cd0:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403cd4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403cd6:	e013      	b.n	403d00 <_svfprintf_r+0x920>
  403cd8:	00409168 	.word	0x00409168
  403cdc:	00409154 	.word	0x00409154
  403ce0:	7fefffff 	.word	0x7fefffff
  403ce4:	00409148 	.word	0x00409148
  403ce8:	00409144 	.word	0x00409144
  403cec:	00409184 	.word	0x00409184
  403cf0:	00409198 	.word	0x00409198
  403cf4:	f108 0808 	add.w	r8, r8, #8
  403cf8:	3e10      	subs	r6, #16
  403cfa:	2e10      	cmp	r6, #16
  403cfc:	f340 81da 	ble.w	4040b4 <_svfprintf_r+0xcd4>
  403d00:	3301      	adds	r3, #1
  403d02:	3210      	adds	r2, #16
  403d04:	2b07      	cmp	r3, #7
  403d06:	9227      	str	r2, [sp, #156]	; 0x9c
  403d08:	9326      	str	r3, [sp, #152]	; 0x98
  403d0a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d0e:	ddf1      	ble.n	403cf4 <_svfprintf_r+0x914>
  403d10:	aa25      	add	r2, sp, #148	; 0x94
  403d12:	4621      	mov	r1, r4
  403d14:	4658      	mov	r0, fp
  403d16:	f004 fae1 	bl	4082dc <__ssprint_r>
  403d1a:	2800      	cmp	r0, #0
  403d1c:	f47f ac32 	bne.w	403584 <_svfprintf_r+0x1a4>
  403d20:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d24:	46c8      	mov	r8, r9
  403d26:	e7e7      	b.n	403cf8 <_svfprintf_r+0x918>
  403d28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d2a:	9a08      	ldr	r2, [sp, #32]
  403d2c:	1a9f      	subs	r7, r3, r2
  403d2e:	2f00      	cmp	r7, #0
  403d30:	f77f ace7 	ble.w	403702 <_svfprintf_r+0x322>
  403d34:	2f10      	cmp	r7, #16
  403d36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d38:	4db6      	ldr	r5, [pc, #728]	; (404014 <_svfprintf_r+0xc34>)
  403d3a:	dd27      	ble.n	403d8c <_svfprintf_r+0x9ac>
  403d3c:	4642      	mov	r2, r8
  403d3e:	4621      	mov	r1, r4
  403d40:	46b0      	mov	r8, r6
  403d42:	f04f 0b10 	mov.w	fp, #16
  403d46:	462e      	mov	r6, r5
  403d48:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d4a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403d4c:	e004      	b.n	403d58 <_svfprintf_r+0x978>
  403d4e:	3f10      	subs	r7, #16
  403d50:	2f10      	cmp	r7, #16
  403d52:	f102 0208 	add.w	r2, r2, #8
  403d56:	dd15      	ble.n	403d84 <_svfprintf_r+0x9a4>
  403d58:	3301      	adds	r3, #1
  403d5a:	3110      	adds	r1, #16
  403d5c:	2b07      	cmp	r3, #7
  403d5e:	9127      	str	r1, [sp, #156]	; 0x9c
  403d60:	9326      	str	r3, [sp, #152]	; 0x98
  403d62:	e882 0840 	stmia.w	r2, {r6, fp}
  403d66:	ddf2      	ble.n	403d4e <_svfprintf_r+0x96e>
  403d68:	aa25      	add	r2, sp, #148	; 0x94
  403d6a:	4629      	mov	r1, r5
  403d6c:	4620      	mov	r0, r4
  403d6e:	f004 fab5 	bl	4082dc <__ssprint_r>
  403d72:	2800      	cmp	r0, #0
  403d74:	f47f ac06 	bne.w	403584 <_svfprintf_r+0x1a4>
  403d78:	3f10      	subs	r7, #16
  403d7a:	2f10      	cmp	r7, #16
  403d7c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403d7e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d80:	464a      	mov	r2, r9
  403d82:	dce9      	bgt.n	403d58 <_svfprintf_r+0x978>
  403d84:	4635      	mov	r5, r6
  403d86:	460c      	mov	r4, r1
  403d88:	4646      	mov	r6, r8
  403d8a:	4690      	mov	r8, r2
  403d8c:	3301      	adds	r3, #1
  403d8e:	443c      	add	r4, r7
  403d90:	2b07      	cmp	r3, #7
  403d92:	9427      	str	r4, [sp, #156]	; 0x9c
  403d94:	9326      	str	r3, [sp, #152]	; 0x98
  403d96:	e888 00a0 	stmia.w	r8, {r5, r7}
  403d9a:	f300 8232 	bgt.w	404202 <_svfprintf_r+0xe22>
  403d9e:	f108 0808 	add.w	r8, r8, #8
  403da2:	e4ae      	b.n	403702 <_svfprintf_r+0x322>
  403da4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403da6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403da8:	2b01      	cmp	r3, #1
  403daa:	f340 81fe 	ble.w	4041aa <_svfprintf_r+0xdca>
  403dae:	3701      	adds	r7, #1
  403db0:	3401      	adds	r4, #1
  403db2:	2301      	movs	r3, #1
  403db4:	2f07      	cmp	r7, #7
  403db6:	9427      	str	r4, [sp, #156]	; 0x9c
  403db8:	9726      	str	r7, [sp, #152]	; 0x98
  403dba:	f8c8 6000 	str.w	r6, [r8]
  403dbe:	f8c8 3004 	str.w	r3, [r8, #4]
  403dc2:	f300 8203 	bgt.w	4041cc <_svfprintf_r+0xdec>
  403dc6:	f108 0808 	add.w	r8, r8, #8
  403dca:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403dcc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403dce:	f8c8 3000 	str.w	r3, [r8]
  403dd2:	3701      	adds	r7, #1
  403dd4:	4414      	add	r4, r2
  403dd6:	2f07      	cmp	r7, #7
  403dd8:	9427      	str	r4, [sp, #156]	; 0x9c
  403dda:	9726      	str	r7, [sp, #152]	; 0x98
  403ddc:	f8c8 2004 	str.w	r2, [r8, #4]
  403de0:	f300 8200 	bgt.w	4041e4 <_svfprintf_r+0xe04>
  403de4:	f108 0808 	add.w	r8, r8, #8
  403de8:	a814      	add	r0, sp, #80	; 0x50
  403dea:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  403dec:	f005 f8e0 	bl	408fb0 <__aeabi_dcmpeq>
  403df0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403df2:	2800      	cmp	r0, #0
  403df4:	f040 8101 	bne.w	403ffa <_svfprintf_r+0xc1a>
  403df8:	3b01      	subs	r3, #1
  403dfa:	3701      	adds	r7, #1
  403dfc:	3601      	adds	r6, #1
  403dfe:	441c      	add	r4, r3
  403e00:	2f07      	cmp	r7, #7
  403e02:	9726      	str	r7, [sp, #152]	; 0x98
  403e04:	9427      	str	r4, [sp, #156]	; 0x9c
  403e06:	f8c8 6000 	str.w	r6, [r8]
  403e0a:	f8c8 3004 	str.w	r3, [r8, #4]
  403e0e:	f300 8128 	bgt.w	404062 <_svfprintf_r+0xc82>
  403e12:	f108 0808 	add.w	r8, r8, #8
  403e16:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403e18:	f8c8 2004 	str.w	r2, [r8, #4]
  403e1c:	3701      	adds	r7, #1
  403e1e:	4414      	add	r4, r2
  403e20:	ab21      	add	r3, sp, #132	; 0x84
  403e22:	2f07      	cmp	r7, #7
  403e24:	9427      	str	r4, [sp, #156]	; 0x9c
  403e26:	9726      	str	r7, [sp, #152]	; 0x98
  403e28:	f8c8 3000 	str.w	r3, [r8]
  403e2c:	f77f acb6 	ble.w	40379c <_svfprintf_r+0x3bc>
  403e30:	aa25      	add	r2, sp, #148	; 0x94
  403e32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e34:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e36:	f004 fa51 	bl	4082dc <__ssprint_r>
  403e3a:	2800      	cmp	r0, #0
  403e3c:	f47f aba2 	bne.w	403584 <_svfprintf_r+0x1a4>
  403e40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e42:	46c8      	mov	r8, r9
  403e44:	e4ac      	b.n	4037a0 <_svfprintf_r+0x3c0>
  403e46:	aa25      	add	r2, sp, #148	; 0x94
  403e48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e4c:	f004 fa46 	bl	4082dc <__ssprint_r>
  403e50:	2800      	cmp	r0, #0
  403e52:	f43f acee 	beq.w	403832 <_svfprintf_r+0x452>
  403e56:	f7ff bb95 	b.w	403584 <_svfprintf_r+0x1a4>
  403e5a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403e5e:	2b01      	cmp	r3, #1
  403e60:	f000 8135 	beq.w	4040ce <_svfprintf_r+0xcee>
  403e64:	2b02      	cmp	r3, #2
  403e66:	d125      	bne.n	403eb4 <_svfprintf_r+0xad4>
  403e68:	f8cd b01c 	str.w	fp, [sp, #28]
  403e6c:	2400      	movs	r4, #0
  403e6e:	2500      	movs	r5, #0
  403e70:	e621      	b.n	403ab6 <_svfprintf_r+0x6d6>
  403e72:	aa25      	add	r2, sp, #148	; 0x94
  403e74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e76:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e78:	f004 fa30 	bl	4082dc <__ssprint_r>
  403e7c:	2800      	cmp	r0, #0
  403e7e:	f47f ab81 	bne.w	403584 <_svfprintf_r+0x1a4>
  403e82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e84:	46c8      	mov	r8, r9
  403e86:	e478      	b.n	40377a <_svfprintf_r+0x39a>
  403e88:	aa25      	add	r2, sp, #148	; 0x94
  403e8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e8e:	f004 fa25 	bl	4082dc <__ssprint_r>
  403e92:	2800      	cmp	r0, #0
  403e94:	f47f ab76 	bne.w	403584 <_svfprintf_r+0x1a4>
  403e98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e9a:	46c8      	mov	r8, r9
  403e9c:	e41e      	b.n	4036dc <_svfprintf_r+0x2fc>
  403e9e:	aa25      	add	r2, sp, #148	; 0x94
  403ea0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ea2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ea4:	f004 fa1a 	bl	4082dc <__ssprint_r>
  403ea8:	2800      	cmp	r0, #0
  403eaa:	f47f ab6b 	bne.w	403584 <_svfprintf_r+0x1a4>
  403eae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403eb0:	46c8      	mov	r8, r9
  403eb2:	e423      	b.n	4036fc <_svfprintf_r+0x31c>
  403eb4:	f8cd b01c 	str.w	fp, [sp, #28]
  403eb8:	2400      	movs	r4, #0
  403eba:	2500      	movs	r5, #0
  403ebc:	4649      	mov	r1, r9
  403ebe:	e000      	b.n	403ec2 <_svfprintf_r+0xae2>
  403ec0:	4631      	mov	r1, r6
  403ec2:	08e2      	lsrs	r2, r4, #3
  403ec4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403ec8:	08e8      	lsrs	r0, r5, #3
  403eca:	f004 0307 	and.w	r3, r4, #7
  403ece:	4605      	mov	r5, r0
  403ed0:	4614      	mov	r4, r2
  403ed2:	3330      	adds	r3, #48	; 0x30
  403ed4:	ea54 0205 	orrs.w	r2, r4, r5
  403ed8:	f801 3c01 	strb.w	r3, [r1, #-1]
  403edc:	f101 36ff 	add.w	r6, r1, #4294967295
  403ee0:	d1ee      	bne.n	403ec0 <_svfprintf_r+0xae0>
  403ee2:	9a07      	ldr	r2, [sp, #28]
  403ee4:	07d2      	lsls	r2, r2, #31
  403ee6:	f57f adf6 	bpl.w	403ad6 <_svfprintf_r+0x6f6>
  403eea:	2b30      	cmp	r3, #48	; 0x30
  403eec:	f43f adf3 	beq.w	403ad6 <_svfprintf_r+0x6f6>
  403ef0:	3902      	subs	r1, #2
  403ef2:	2330      	movs	r3, #48	; 0x30
  403ef4:	f806 3c01 	strb.w	r3, [r6, #-1]
  403ef8:	eba9 0301 	sub.w	r3, r9, r1
  403efc:	930e      	str	r3, [sp, #56]	; 0x38
  403efe:	460e      	mov	r6, r1
  403f00:	f7ff bb7e 	b.w	403600 <_svfprintf_r+0x220>
  403f04:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403f06:	2900      	cmp	r1, #0
  403f08:	f340 822f 	ble.w	40436a <_svfprintf_r+0xf8a>
  403f0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f0e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403f10:	4293      	cmp	r3, r2
  403f12:	bfa8      	it	ge
  403f14:	4613      	movge	r3, r2
  403f16:	2b00      	cmp	r3, #0
  403f18:	461f      	mov	r7, r3
  403f1a:	dd0d      	ble.n	403f38 <_svfprintf_r+0xb58>
  403f1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f1e:	f8c8 6000 	str.w	r6, [r8]
  403f22:	3301      	adds	r3, #1
  403f24:	443c      	add	r4, r7
  403f26:	2b07      	cmp	r3, #7
  403f28:	9427      	str	r4, [sp, #156]	; 0x9c
  403f2a:	f8c8 7004 	str.w	r7, [r8, #4]
  403f2e:	9326      	str	r3, [sp, #152]	; 0x98
  403f30:	f300 8320 	bgt.w	404574 <_svfprintf_r+0x1194>
  403f34:	f108 0808 	add.w	r8, r8, #8
  403f38:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f3a:	2f00      	cmp	r7, #0
  403f3c:	bfa8      	it	ge
  403f3e:	1bdb      	subge	r3, r3, r7
  403f40:	2b00      	cmp	r3, #0
  403f42:	461f      	mov	r7, r3
  403f44:	f340 80d7 	ble.w	4040f6 <_svfprintf_r+0xd16>
  403f48:	2f10      	cmp	r7, #16
  403f4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f4c:	4d31      	ldr	r5, [pc, #196]	; (404014 <_svfprintf_r+0xc34>)
  403f4e:	f340 81ee 	ble.w	40432e <_svfprintf_r+0xf4e>
  403f52:	4642      	mov	r2, r8
  403f54:	4621      	mov	r1, r4
  403f56:	46b0      	mov	r8, r6
  403f58:	f04f 0b10 	mov.w	fp, #16
  403f5c:	462e      	mov	r6, r5
  403f5e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403f60:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403f62:	e004      	b.n	403f6e <_svfprintf_r+0xb8e>
  403f64:	3208      	adds	r2, #8
  403f66:	3f10      	subs	r7, #16
  403f68:	2f10      	cmp	r7, #16
  403f6a:	f340 81dc 	ble.w	404326 <_svfprintf_r+0xf46>
  403f6e:	3301      	adds	r3, #1
  403f70:	3110      	adds	r1, #16
  403f72:	2b07      	cmp	r3, #7
  403f74:	9127      	str	r1, [sp, #156]	; 0x9c
  403f76:	9326      	str	r3, [sp, #152]	; 0x98
  403f78:	e882 0840 	stmia.w	r2, {r6, fp}
  403f7c:	ddf2      	ble.n	403f64 <_svfprintf_r+0xb84>
  403f7e:	aa25      	add	r2, sp, #148	; 0x94
  403f80:	4629      	mov	r1, r5
  403f82:	4620      	mov	r0, r4
  403f84:	f004 f9aa 	bl	4082dc <__ssprint_r>
  403f88:	2800      	cmp	r0, #0
  403f8a:	f47f aafb 	bne.w	403584 <_svfprintf_r+0x1a4>
  403f8e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403f90:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f92:	464a      	mov	r2, r9
  403f94:	e7e7      	b.n	403f66 <_svfprintf_r+0xb86>
  403f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f98:	930e      	str	r3, [sp, #56]	; 0x38
  403f9a:	464e      	mov	r6, r9
  403f9c:	f7ff bb30 	b.w	403600 <_svfprintf_r+0x220>
  403fa0:	2d00      	cmp	r5, #0
  403fa2:	bf08      	it	eq
  403fa4:	2c0a      	cmpeq	r4, #10
  403fa6:	f0c0 8090 	bcc.w	4040ca <_svfprintf_r+0xcea>
  403faa:	464e      	mov	r6, r9
  403fac:	4620      	mov	r0, r4
  403fae:	4629      	mov	r1, r5
  403fb0:	220a      	movs	r2, #10
  403fb2:	2300      	movs	r3, #0
  403fb4:	f7fe ff2e 	bl	402e14 <__aeabi_uldivmod>
  403fb8:	3230      	adds	r2, #48	; 0x30
  403fba:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403fbe:	4620      	mov	r0, r4
  403fc0:	4629      	mov	r1, r5
  403fc2:	2300      	movs	r3, #0
  403fc4:	220a      	movs	r2, #10
  403fc6:	f7fe ff25 	bl	402e14 <__aeabi_uldivmod>
  403fca:	4604      	mov	r4, r0
  403fcc:	460d      	mov	r5, r1
  403fce:	ea54 0305 	orrs.w	r3, r4, r5
  403fd2:	d1eb      	bne.n	403fac <_svfprintf_r+0xbcc>
  403fd4:	eba9 0306 	sub.w	r3, r9, r6
  403fd8:	930e      	str	r3, [sp, #56]	; 0x38
  403fda:	f7ff bb11 	b.w	403600 <_svfprintf_r+0x220>
  403fde:	aa25      	add	r2, sp, #148	; 0x94
  403fe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fe2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fe4:	f004 f97a 	bl	4082dc <__ssprint_r>
  403fe8:	2800      	cmp	r0, #0
  403fea:	f47f aacb 	bne.w	403584 <_svfprintf_r+0x1a4>
  403fee:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ff2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ff4:	46c8      	mov	r8, r9
  403ff6:	f7ff bb61 	b.w	4036bc <_svfprintf_r+0x2dc>
  403ffa:	1e5e      	subs	r6, r3, #1
  403ffc:	2e00      	cmp	r6, #0
  403ffe:	f77f af0a 	ble.w	403e16 <_svfprintf_r+0xa36>
  404002:	2e10      	cmp	r6, #16
  404004:	4d03      	ldr	r5, [pc, #12]	; (404014 <_svfprintf_r+0xc34>)
  404006:	dd23      	ble.n	404050 <_svfprintf_r+0xc70>
  404008:	4622      	mov	r2, r4
  40400a:	f04f 0b10 	mov.w	fp, #16
  40400e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404010:	e007      	b.n	404022 <_svfprintf_r+0xc42>
  404012:	bf00      	nop
  404014:	00409198 	.word	0x00409198
  404018:	3e10      	subs	r6, #16
  40401a:	2e10      	cmp	r6, #16
  40401c:	f108 0808 	add.w	r8, r8, #8
  404020:	dd15      	ble.n	40404e <_svfprintf_r+0xc6e>
  404022:	3701      	adds	r7, #1
  404024:	3210      	adds	r2, #16
  404026:	2f07      	cmp	r7, #7
  404028:	9227      	str	r2, [sp, #156]	; 0x9c
  40402a:	9726      	str	r7, [sp, #152]	; 0x98
  40402c:	e888 0820 	stmia.w	r8, {r5, fp}
  404030:	ddf2      	ble.n	404018 <_svfprintf_r+0xc38>
  404032:	aa25      	add	r2, sp, #148	; 0x94
  404034:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404036:	4620      	mov	r0, r4
  404038:	f004 f950 	bl	4082dc <__ssprint_r>
  40403c:	2800      	cmp	r0, #0
  40403e:	f47f aaa1 	bne.w	403584 <_svfprintf_r+0x1a4>
  404042:	3e10      	subs	r6, #16
  404044:	2e10      	cmp	r6, #16
  404046:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404048:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40404a:	46c8      	mov	r8, r9
  40404c:	dce9      	bgt.n	404022 <_svfprintf_r+0xc42>
  40404e:	4614      	mov	r4, r2
  404050:	3701      	adds	r7, #1
  404052:	4434      	add	r4, r6
  404054:	2f07      	cmp	r7, #7
  404056:	9427      	str	r4, [sp, #156]	; 0x9c
  404058:	9726      	str	r7, [sp, #152]	; 0x98
  40405a:	e888 0060 	stmia.w	r8, {r5, r6}
  40405e:	f77f aed8 	ble.w	403e12 <_svfprintf_r+0xa32>
  404062:	aa25      	add	r2, sp, #148	; 0x94
  404064:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404066:	980c      	ldr	r0, [sp, #48]	; 0x30
  404068:	f004 f938 	bl	4082dc <__ssprint_r>
  40406c:	2800      	cmp	r0, #0
  40406e:	f47f aa89 	bne.w	403584 <_svfprintf_r+0x1a4>
  404072:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404074:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404076:	46c8      	mov	r8, r9
  404078:	e6cd      	b.n	403e16 <_svfprintf_r+0xa36>
  40407a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40407c:	6814      	ldr	r4, [r2, #0]
  40407e:	4613      	mov	r3, r2
  404080:	3304      	adds	r3, #4
  404082:	17e5      	asrs	r5, r4, #31
  404084:	930f      	str	r3, [sp, #60]	; 0x3c
  404086:	4622      	mov	r2, r4
  404088:	462b      	mov	r3, r5
  40408a:	e4fc      	b.n	403a86 <_svfprintf_r+0x6a6>
  40408c:	3204      	adds	r2, #4
  40408e:	681c      	ldr	r4, [r3, #0]
  404090:	920f      	str	r2, [sp, #60]	; 0x3c
  404092:	2301      	movs	r3, #1
  404094:	2500      	movs	r5, #0
  404096:	f7ff ba96 	b.w	4035c6 <_svfprintf_r+0x1e6>
  40409a:	681c      	ldr	r4, [r3, #0]
  40409c:	3304      	adds	r3, #4
  40409e:	930f      	str	r3, [sp, #60]	; 0x3c
  4040a0:	2500      	movs	r5, #0
  4040a2:	e423      	b.n	4038ec <_svfprintf_r+0x50c>
  4040a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4040a6:	460a      	mov	r2, r1
  4040a8:	3204      	adds	r2, #4
  4040aa:	680c      	ldr	r4, [r1, #0]
  4040ac:	920f      	str	r2, [sp, #60]	; 0x3c
  4040ae:	2500      	movs	r5, #0
  4040b0:	f7ff ba89 	b.w	4035c6 <_svfprintf_r+0x1e6>
  4040b4:	4614      	mov	r4, r2
  4040b6:	3301      	adds	r3, #1
  4040b8:	4434      	add	r4, r6
  4040ba:	2b07      	cmp	r3, #7
  4040bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4040be:	9326      	str	r3, [sp, #152]	; 0x98
  4040c0:	e888 0060 	stmia.w	r8, {r5, r6}
  4040c4:	f77f ab6a 	ble.w	40379c <_svfprintf_r+0x3bc>
  4040c8:	e6b2      	b.n	403e30 <_svfprintf_r+0xa50>
  4040ca:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4040ce:	f8cd b01c 	str.w	fp, [sp, #28]
  4040d2:	ae42      	add	r6, sp, #264	; 0x108
  4040d4:	3430      	adds	r4, #48	; 0x30
  4040d6:	2301      	movs	r3, #1
  4040d8:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4040dc:	930e      	str	r3, [sp, #56]	; 0x38
  4040de:	f7ff ba8f 	b.w	403600 <_svfprintf_r+0x220>
  4040e2:	aa25      	add	r2, sp, #148	; 0x94
  4040e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040e8:	f004 f8f8 	bl	4082dc <__ssprint_r>
  4040ec:	2800      	cmp	r0, #0
  4040ee:	f47f aa49 	bne.w	403584 <_svfprintf_r+0x1a4>
  4040f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040f4:	46c8      	mov	r8, r9
  4040f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4040f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4040fa:	429a      	cmp	r2, r3
  4040fc:	db44      	blt.n	404188 <_svfprintf_r+0xda8>
  4040fe:	9b07      	ldr	r3, [sp, #28]
  404100:	07d9      	lsls	r1, r3, #31
  404102:	d441      	bmi.n	404188 <_svfprintf_r+0xda8>
  404104:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404106:	9812      	ldr	r0, [sp, #72]	; 0x48
  404108:	1a9a      	subs	r2, r3, r2
  40410a:	1a1d      	subs	r5, r3, r0
  40410c:	4295      	cmp	r5, r2
  40410e:	bfa8      	it	ge
  404110:	4615      	movge	r5, r2
  404112:	2d00      	cmp	r5, #0
  404114:	dd0e      	ble.n	404134 <_svfprintf_r+0xd54>
  404116:	9926      	ldr	r1, [sp, #152]	; 0x98
  404118:	f8c8 5004 	str.w	r5, [r8, #4]
  40411c:	3101      	adds	r1, #1
  40411e:	4406      	add	r6, r0
  404120:	442c      	add	r4, r5
  404122:	2907      	cmp	r1, #7
  404124:	f8c8 6000 	str.w	r6, [r8]
  404128:	9427      	str	r4, [sp, #156]	; 0x9c
  40412a:	9126      	str	r1, [sp, #152]	; 0x98
  40412c:	f300 823b 	bgt.w	4045a6 <_svfprintf_r+0x11c6>
  404130:	f108 0808 	add.w	r8, r8, #8
  404134:	2d00      	cmp	r5, #0
  404136:	bfac      	ite	ge
  404138:	1b56      	subge	r6, r2, r5
  40413a:	4616      	movlt	r6, r2
  40413c:	2e00      	cmp	r6, #0
  40413e:	f77f ab2f 	ble.w	4037a0 <_svfprintf_r+0x3c0>
  404142:	2e10      	cmp	r6, #16
  404144:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404146:	4db0      	ldr	r5, [pc, #704]	; (404408 <_svfprintf_r+0x1028>)
  404148:	ddb5      	ble.n	4040b6 <_svfprintf_r+0xcd6>
  40414a:	4622      	mov	r2, r4
  40414c:	2710      	movs	r7, #16
  40414e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404152:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404154:	e004      	b.n	404160 <_svfprintf_r+0xd80>
  404156:	f108 0808 	add.w	r8, r8, #8
  40415a:	3e10      	subs	r6, #16
  40415c:	2e10      	cmp	r6, #16
  40415e:	dda9      	ble.n	4040b4 <_svfprintf_r+0xcd4>
  404160:	3301      	adds	r3, #1
  404162:	3210      	adds	r2, #16
  404164:	2b07      	cmp	r3, #7
  404166:	9227      	str	r2, [sp, #156]	; 0x9c
  404168:	9326      	str	r3, [sp, #152]	; 0x98
  40416a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40416e:	ddf2      	ble.n	404156 <_svfprintf_r+0xd76>
  404170:	aa25      	add	r2, sp, #148	; 0x94
  404172:	4621      	mov	r1, r4
  404174:	4658      	mov	r0, fp
  404176:	f004 f8b1 	bl	4082dc <__ssprint_r>
  40417a:	2800      	cmp	r0, #0
  40417c:	f47f aa02 	bne.w	403584 <_svfprintf_r+0x1a4>
  404180:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404182:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404184:	46c8      	mov	r8, r9
  404186:	e7e8      	b.n	40415a <_svfprintf_r+0xd7a>
  404188:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40418a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40418c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40418e:	f8c8 1000 	str.w	r1, [r8]
  404192:	3301      	adds	r3, #1
  404194:	4404      	add	r4, r0
  404196:	2b07      	cmp	r3, #7
  404198:	9427      	str	r4, [sp, #156]	; 0x9c
  40419a:	f8c8 0004 	str.w	r0, [r8, #4]
  40419e:	9326      	str	r3, [sp, #152]	; 0x98
  4041a0:	f300 81f5 	bgt.w	40458e <_svfprintf_r+0x11ae>
  4041a4:	f108 0808 	add.w	r8, r8, #8
  4041a8:	e7ac      	b.n	404104 <_svfprintf_r+0xd24>
  4041aa:	9b07      	ldr	r3, [sp, #28]
  4041ac:	07da      	lsls	r2, r3, #31
  4041ae:	f53f adfe 	bmi.w	403dae <_svfprintf_r+0x9ce>
  4041b2:	3701      	adds	r7, #1
  4041b4:	3401      	adds	r4, #1
  4041b6:	2301      	movs	r3, #1
  4041b8:	2f07      	cmp	r7, #7
  4041ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4041bc:	9726      	str	r7, [sp, #152]	; 0x98
  4041be:	f8c8 6000 	str.w	r6, [r8]
  4041c2:	f8c8 3004 	str.w	r3, [r8, #4]
  4041c6:	f77f ae24 	ble.w	403e12 <_svfprintf_r+0xa32>
  4041ca:	e74a      	b.n	404062 <_svfprintf_r+0xc82>
  4041cc:	aa25      	add	r2, sp, #148	; 0x94
  4041ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4041d0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041d2:	f004 f883 	bl	4082dc <__ssprint_r>
  4041d6:	2800      	cmp	r0, #0
  4041d8:	f47f a9d4 	bne.w	403584 <_svfprintf_r+0x1a4>
  4041dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4041de:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4041e0:	46c8      	mov	r8, r9
  4041e2:	e5f2      	b.n	403dca <_svfprintf_r+0x9ea>
  4041e4:	aa25      	add	r2, sp, #148	; 0x94
  4041e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4041e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041ea:	f004 f877 	bl	4082dc <__ssprint_r>
  4041ee:	2800      	cmp	r0, #0
  4041f0:	f47f a9c8 	bne.w	403584 <_svfprintf_r+0x1a4>
  4041f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4041f6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4041f8:	46c8      	mov	r8, r9
  4041fa:	e5f5      	b.n	403de8 <_svfprintf_r+0xa08>
  4041fc:	464e      	mov	r6, r9
  4041fe:	f7ff b9ff 	b.w	403600 <_svfprintf_r+0x220>
  404202:	aa25      	add	r2, sp, #148	; 0x94
  404204:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404206:	980c      	ldr	r0, [sp, #48]	; 0x30
  404208:	f004 f868 	bl	4082dc <__ssprint_r>
  40420c:	2800      	cmp	r0, #0
  40420e:	f47f a9b9 	bne.w	403584 <_svfprintf_r+0x1a4>
  404212:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404214:	46c8      	mov	r8, r9
  404216:	f7ff ba74 	b.w	403702 <_svfprintf_r+0x322>
  40421a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40421c:	4622      	mov	r2, r4
  40421e:	4620      	mov	r0, r4
  404220:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404222:	4623      	mov	r3, r4
  404224:	4621      	mov	r1, r4
  404226:	f004 fef5 	bl	409014 <__aeabi_dcmpun>
  40422a:	2800      	cmp	r0, #0
  40422c:	f040 8286 	bne.w	40473c <_svfprintf_r+0x135c>
  404230:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404232:	3301      	adds	r3, #1
  404234:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404236:	f023 0320 	bic.w	r3, r3, #32
  40423a:	930e      	str	r3, [sp, #56]	; 0x38
  40423c:	f000 81e2 	beq.w	404604 <_svfprintf_r+0x1224>
  404240:	2b47      	cmp	r3, #71	; 0x47
  404242:	f000 811e 	beq.w	404482 <_svfprintf_r+0x10a2>
  404246:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40424a:	9307      	str	r3, [sp, #28]
  40424c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40424e:	1e1f      	subs	r7, r3, #0
  404250:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404252:	9308      	str	r3, [sp, #32]
  404254:	bfbb      	ittet	lt
  404256:	463b      	movlt	r3, r7
  404258:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40425c:	2300      	movge	r3, #0
  40425e:	232d      	movlt	r3, #45	; 0x2d
  404260:	9310      	str	r3, [sp, #64]	; 0x40
  404262:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404264:	2b66      	cmp	r3, #102	; 0x66
  404266:	f000 81bb 	beq.w	4045e0 <_svfprintf_r+0x1200>
  40426a:	2b46      	cmp	r3, #70	; 0x46
  40426c:	f000 80df 	beq.w	40442e <_svfprintf_r+0x104e>
  404270:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404272:	9a08      	ldr	r2, [sp, #32]
  404274:	2b45      	cmp	r3, #69	; 0x45
  404276:	bf0c      	ite	eq
  404278:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40427a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40427c:	a823      	add	r0, sp, #140	; 0x8c
  40427e:	a920      	add	r1, sp, #128	; 0x80
  404280:	bf08      	it	eq
  404282:	1c5d      	addeq	r5, r3, #1
  404284:	9004      	str	r0, [sp, #16]
  404286:	9103      	str	r1, [sp, #12]
  404288:	a81f      	add	r0, sp, #124	; 0x7c
  40428a:	2102      	movs	r1, #2
  40428c:	463b      	mov	r3, r7
  40428e:	9002      	str	r0, [sp, #8]
  404290:	9501      	str	r5, [sp, #4]
  404292:	9100      	str	r1, [sp, #0]
  404294:	980c      	ldr	r0, [sp, #48]	; 0x30
  404296:	f001 fa47 	bl	405728 <_dtoa_r>
  40429a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40429c:	2b67      	cmp	r3, #103	; 0x67
  40429e:	4606      	mov	r6, r0
  4042a0:	f040 81e0 	bne.w	404664 <_svfprintf_r+0x1284>
  4042a4:	f01b 0f01 	tst.w	fp, #1
  4042a8:	f000 8246 	beq.w	404738 <_svfprintf_r+0x1358>
  4042ac:	1974      	adds	r4, r6, r5
  4042ae:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4042b0:	9808      	ldr	r0, [sp, #32]
  4042b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4042b4:	4639      	mov	r1, r7
  4042b6:	f004 fe7b 	bl	408fb0 <__aeabi_dcmpeq>
  4042ba:	2800      	cmp	r0, #0
  4042bc:	f040 8165 	bne.w	40458a <_svfprintf_r+0x11aa>
  4042c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4042c2:	42a3      	cmp	r3, r4
  4042c4:	d206      	bcs.n	4042d4 <_svfprintf_r+0xef4>
  4042c6:	2130      	movs	r1, #48	; 0x30
  4042c8:	1c5a      	adds	r2, r3, #1
  4042ca:	9223      	str	r2, [sp, #140]	; 0x8c
  4042cc:	7019      	strb	r1, [r3, #0]
  4042ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4042d0:	429c      	cmp	r4, r3
  4042d2:	d8f9      	bhi.n	4042c8 <_svfprintf_r+0xee8>
  4042d4:	1b9b      	subs	r3, r3, r6
  4042d6:	9313      	str	r3, [sp, #76]	; 0x4c
  4042d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4042da:	2b47      	cmp	r3, #71	; 0x47
  4042dc:	f000 80e9 	beq.w	4044b2 <_svfprintf_r+0x10d2>
  4042e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4042e2:	2b65      	cmp	r3, #101	; 0x65
  4042e4:	f340 81cd 	ble.w	404682 <_svfprintf_r+0x12a2>
  4042e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4042ea:	2b66      	cmp	r3, #102	; 0x66
  4042ec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4042ee:	9312      	str	r3, [sp, #72]	; 0x48
  4042f0:	f000 819e 	beq.w	404630 <_svfprintf_r+0x1250>
  4042f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4042f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4042f8:	4619      	mov	r1, r3
  4042fa:	4291      	cmp	r1, r2
  4042fc:	f300 818a 	bgt.w	404614 <_svfprintf_r+0x1234>
  404300:	f01b 0f01 	tst.w	fp, #1
  404304:	f040 8213 	bne.w	40472e <_svfprintf_r+0x134e>
  404308:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40430c:	9308      	str	r3, [sp, #32]
  40430e:	2367      	movs	r3, #103	; 0x67
  404310:	920e      	str	r2, [sp, #56]	; 0x38
  404312:	9311      	str	r3, [sp, #68]	; 0x44
  404314:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404316:	2b00      	cmp	r3, #0
  404318:	f040 80c4 	bne.w	4044a4 <_svfprintf_r+0x10c4>
  40431c:	930a      	str	r3, [sp, #40]	; 0x28
  40431e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404322:	f7ff b975 	b.w	403610 <_svfprintf_r+0x230>
  404326:	4635      	mov	r5, r6
  404328:	460c      	mov	r4, r1
  40432a:	4646      	mov	r6, r8
  40432c:	4690      	mov	r8, r2
  40432e:	3301      	adds	r3, #1
  404330:	443c      	add	r4, r7
  404332:	2b07      	cmp	r3, #7
  404334:	9427      	str	r4, [sp, #156]	; 0x9c
  404336:	9326      	str	r3, [sp, #152]	; 0x98
  404338:	e888 00a0 	stmia.w	r8, {r5, r7}
  40433c:	f73f aed1 	bgt.w	4040e2 <_svfprintf_r+0xd02>
  404340:	f108 0808 	add.w	r8, r8, #8
  404344:	e6d7      	b.n	4040f6 <_svfprintf_r+0xd16>
  404346:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404348:	6813      	ldr	r3, [r2, #0]
  40434a:	3204      	adds	r2, #4
  40434c:	920f      	str	r2, [sp, #60]	; 0x3c
  40434e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404350:	601a      	str	r2, [r3, #0]
  404352:	f7ff b86c 	b.w	40342e <_svfprintf_r+0x4e>
  404356:	aa25      	add	r2, sp, #148	; 0x94
  404358:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40435a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40435c:	f003 ffbe 	bl	4082dc <__ssprint_r>
  404360:	2800      	cmp	r0, #0
  404362:	f47f a90f 	bne.w	403584 <_svfprintf_r+0x1a4>
  404366:	46c8      	mov	r8, r9
  404368:	e48d      	b.n	403c86 <_svfprintf_r+0x8a6>
  40436a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40436c:	4a27      	ldr	r2, [pc, #156]	; (40440c <_svfprintf_r+0x102c>)
  40436e:	f8c8 2000 	str.w	r2, [r8]
  404372:	3301      	adds	r3, #1
  404374:	3401      	adds	r4, #1
  404376:	2201      	movs	r2, #1
  404378:	2b07      	cmp	r3, #7
  40437a:	9427      	str	r4, [sp, #156]	; 0x9c
  40437c:	9326      	str	r3, [sp, #152]	; 0x98
  40437e:	f8c8 2004 	str.w	r2, [r8, #4]
  404382:	dc72      	bgt.n	40446a <_svfprintf_r+0x108a>
  404384:	f108 0808 	add.w	r8, r8, #8
  404388:	b929      	cbnz	r1, 404396 <_svfprintf_r+0xfb6>
  40438a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40438c:	b91b      	cbnz	r3, 404396 <_svfprintf_r+0xfb6>
  40438e:	9b07      	ldr	r3, [sp, #28]
  404390:	07d8      	lsls	r0, r3, #31
  404392:	f57f aa05 	bpl.w	4037a0 <_svfprintf_r+0x3c0>
  404396:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404398:	9819      	ldr	r0, [sp, #100]	; 0x64
  40439a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40439c:	f8c8 2000 	str.w	r2, [r8]
  4043a0:	3301      	adds	r3, #1
  4043a2:	4602      	mov	r2, r0
  4043a4:	4422      	add	r2, r4
  4043a6:	2b07      	cmp	r3, #7
  4043a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4043aa:	f8c8 0004 	str.w	r0, [r8, #4]
  4043ae:	9326      	str	r3, [sp, #152]	; 0x98
  4043b0:	f300 818d 	bgt.w	4046ce <_svfprintf_r+0x12ee>
  4043b4:	f108 0808 	add.w	r8, r8, #8
  4043b8:	2900      	cmp	r1, #0
  4043ba:	f2c0 8165 	blt.w	404688 <_svfprintf_r+0x12a8>
  4043be:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4043c0:	f8c8 6000 	str.w	r6, [r8]
  4043c4:	3301      	adds	r3, #1
  4043c6:	188c      	adds	r4, r1, r2
  4043c8:	2b07      	cmp	r3, #7
  4043ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4043cc:	9326      	str	r3, [sp, #152]	; 0x98
  4043ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4043d2:	f77f a9e3 	ble.w	40379c <_svfprintf_r+0x3bc>
  4043d6:	e52b      	b.n	403e30 <_svfprintf_r+0xa50>
  4043d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4043da:	9909      	ldr	r1, [sp, #36]	; 0x24
  4043dc:	6813      	ldr	r3, [r2, #0]
  4043de:	17cd      	asrs	r5, r1, #31
  4043e0:	4608      	mov	r0, r1
  4043e2:	3204      	adds	r2, #4
  4043e4:	4629      	mov	r1, r5
  4043e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4043e8:	e9c3 0100 	strd	r0, r1, [r3]
  4043ec:	f7ff b81f 	b.w	40342e <_svfprintf_r+0x4e>
  4043f0:	aa25      	add	r2, sp, #148	; 0x94
  4043f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4043f6:	f003 ff71 	bl	4082dc <__ssprint_r>
  4043fa:	2800      	cmp	r0, #0
  4043fc:	f47f a8c2 	bne.w	403584 <_svfprintf_r+0x1a4>
  404400:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404402:	46c8      	mov	r8, r9
  404404:	e458      	b.n	403cb8 <_svfprintf_r+0x8d8>
  404406:	bf00      	nop
  404408:	00409198 	.word	0x00409198
  40440c:	00409184 	.word	0x00409184
  404410:	2140      	movs	r1, #64	; 0x40
  404412:	980c      	ldr	r0, [sp, #48]	; 0x30
  404414:	f002 fdda 	bl	406fcc <_malloc_r>
  404418:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40441a:	6010      	str	r0, [r2, #0]
  40441c:	6110      	str	r0, [r2, #16]
  40441e:	2800      	cmp	r0, #0
  404420:	f000 81ec 	beq.w	4047fc <_svfprintf_r+0x141c>
  404424:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404426:	2340      	movs	r3, #64	; 0x40
  404428:	6153      	str	r3, [r2, #20]
  40442a:	f7fe bff0 	b.w	40340e <_svfprintf_r+0x2e>
  40442e:	a823      	add	r0, sp, #140	; 0x8c
  404430:	a920      	add	r1, sp, #128	; 0x80
  404432:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404434:	9004      	str	r0, [sp, #16]
  404436:	9103      	str	r1, [sp, #12]
  404438:	a81f      	add	r0, sp, #124	; 0x7c
  40443a:	2103      	movs	r1, #3
  40443c:	9002      	str	r0, [sp, #8]
  40443e:	9a08      	ldr	r2, [sp, #32]
  404440:	9401      	str	r4, [sp, #4]
  404442:	463b      	mov	r3, r7
  404444:	9100      	str	r1, [sp, #0]
  404446:	980c      	ldr	r0, [sp, #48]	; 0x30
  404448:	f001 f96e 	bl	405728 <_dtoa_r>
  40444c:	4625      	mov	r5, r4
  40444e:	4606      	mov	r6, r0
  404450:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404452:	2b46      	cmp	r3, #70	; 0x46
  404454:	eb06 0405 	add.w	r4, r6, r5
  404458:	f47f af29 	bne.w	4042ae <_svfprintf_r+0xece>
  40445c:	7833      	ldrb	r3, [r6, #0]
  40445e:	2b30      	cmp	r3, #48	; 0x30
  404460:	f000 8172 	beq.w	404748 <_svfprintf_r+0x1368>
  404464:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404466:	442c      	add	r4, r5
  404468:	e721      	b.n	4042ae <_svfprintf_r+0xece>
  40446a:	aa25      	add	r2, sp, #148	; 0x94
  40446c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40446e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404470:	f003 ff34 	bl	4082dc <__ssprint_r>
  404474:	2800      	cmp	r0, #0
  404476:	f47f a885 	bne.w	403584 <_svfprintf_r+0x1a4>
  40447a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40447c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40447e:	46c8      	mov	r8, r9
  404480:	e782      	b.n	404388 <_svfprintf_r+0xfa8>
  404482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404484:	2b00      	cmp	r3, #0
  404486:	bf08      	it	eq
  404488:	2301      	moveq	r3, #1
  40448a:	930a      	str	r3, [sp, #40]	; 0x28
  40448c:	e6db      	b.n	404246 <_svfprintf_r+0xe66>
  40448e:	4630      	mov	r0, r6
  404490:	940a      	str	r4, [sp, #40]	; 0x28
  404492:	f003 feb5 	bl	408200 <strlen>
  404496:	950f      	str	r5, [sp, #60]	; 0x3c
  404498:	900e      	str	r0, [sp, #56]	; 0x38
  40449a:	f8cd b01c 	str.w	fp, [sp, #28]
  40449e:	4603      	mov	r3, r0
  4044a0:	f7ff b9fb 	b.w	40389a <_svfprintf_r+0x4ba>
  4044a4:	272d      	movs	r7, #45	; 0x2d
  4044a6:	2300      	movs	r3, #0
  4044a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4044ac:	930a      	str	r3, [sp, #40]	; 0x28
  4044ae:	f7ff b8b0 	b.w	403612 <_svfprintf_r+0x232>
  4044b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4044b4:	9312      	str	r3, [sp, #72]	; 0x48
  4044b6:	461a      	mov	r2, r3
  4044b8:	3303      	adds	r3, #3
  4044ba:	db04      	blt.n	4044c6 <_svfprintf_r+0x10e6>
  4044bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044be:	4619      	mov	r1, r3
  4044c0:	4291      	cmp	r1, r2
  4044c2:	f6bf af17 	bge.w	4042f4 <_svfprintf_r+0xf14>
  4044c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044c8:	3b02      	subs	r3, #2
  4044ca:	9311      	str	r3, [sp, #68]	; 0x44
  4044cc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4044d0:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4044d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044d6:	3b01      	subs	r3, #1
  4044d8:	2b00      	cmp	r3, #0
  4044da:	931f      	str	r3, [sp, #124]	; 0x7c
  4044dc:	bfbd      	ittte	lt
  4044de:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4044e0:	f1c3 0301 	rsblt	r3, r3, #1
  4044e4:	222d      	movlt	r2, #45	; 0x2d
  4044e6:	222b      	movge	r2, #43	; 0x2b
  4044e8:	2b09      	cmp	r3, #9
  4044ea:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4044ee:	f340 8116 	ble.w	40471e <_svfprintf_r+0x133e>
  4044f2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4044f6:	4620      	mov	r0, r4
  4044f8:	4dad      	ldr	r5, [pc, #692]	; (4047b0 <_svfprintf_r+0x13d0>)
  4044fa:	e000      	b.n	4044fe <_svfprintf_r+0x111e>
  4044fc:	4610      	mov	r0, r2
  4044fe:	fb85 1203 	smull	r1, r2, r5, r3
  404502:	17d9      	asrs	r1, r3, #31
  404504:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404508:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40450c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404510:	3230      	adds	r2, #48	; 0x30
  404512:	2909      	cmp	r1, #9
  404514:	f800 2c01 	strb.w	r2, [r0, #-1]
  404518:	460b      	mov	r3, r1
  40451a:	f100 32ff 	add.w	r2, r0, #4294967295
  40451e:	dced      	bgt.n	4044fc <_svfprintf_r+0x111c>
  404520:	3330      	adds	r3, #48	; 0x30
  404522:	3802      	subs	r0, #2
  404524:	b2d9      	uxtb	r1, r3
  404526:	4284      	cmp	r4, r0
  404528:	f802 1c01 	strb.w	r1, [r2, #-1]
  40452c:	f240 815f 	bls.w	4047ee <_svfprintf_r+0x140e>
  404530:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404534:	4613      	mov	r3, r2
  404536:	e001      	b.n	40453c <_svfprintf_r+0x115c>
  404538:	f813 1b01 	ldrb.w	r1, [r3], #1
  40453c:	f800 1b01 	strb.w	r1, [r0], #1
  404540:	42a3      	cmp	r3, r4
  404542:	d1f9      	bne.n	404538 <_svfprintf_r+0x1158>
  404544:	3301      	adds	r3, #1
  404546:	1a9b      	subs	r3, r3, r2
  404548:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40454c:	4413      	add	r3, r2
  40454e:	aa21      	add	r2, sp, #132	; 0x84
  404550:	1a9b      	subs	r3, r3, r2
  404552:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404554:	931b      	str	r3, [sp, #108]	; 0x6c
  404556:	2a01      	cmp	r2, #1
  404558:	4413      	add	r3, r2
  40455a:	930e      	str	r3, [sp, #56]	; 0x38
  40455c:	f340 8113 	ble.w	404786 <_svfprintf_r+0x13a6>
  404560:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404562:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404564:	4413      	add	r3, r2
  404566:	930e      	str	r3, [sp, #56]	; 0x38
  404568:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40456c:	9308      	str	r3, [sp, #32]
  40456e:	2300      	movs	r3, #0
  404570:	9312      	str	r3, [sp, #72]	; 0x48
  404572:	e6cf      	b.n	404314 <_svfprintf_r+0xf34>
  404574:	aa25      	add	r2, sp, #148	; 0x94
  404576:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404578:	980c      	ldr	r0, [sp, #48]	; 0x30
  40457a:	f003 feaf 	bl	4082dc <__ssprint_r>
  40457e:	2800      	cmp	r0, #0
  404580:	f47f a800 	bne.w	403584 <_svfprintf_r+0x1a4>
  404584:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404586:	46c8      	mov	r8, r9
  404588:	e4d6      	b.n	403f38 <_svfprintf_r+0xb58>
  40458a:	4623      	mov	r3, r4
  40458c:	e6a2      	b.n	4042d4 <_svfprintf_r+0xef4>
  40458e:	aa25      	add	r2, sp, #148	; 0x94
  404590:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404592:	980c      	ldr	r0, [sp, #48]	; 0x30
  404594:	f003 fea2 	bl	4082dc <__ssprint_r>
  404598:	2800      	cmp	r0, #0
  40459a:	f47e aff3 	bne.w	403584 <_svfprintf_r+0x1a4>
  40459e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4045a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045a2:	46c8      	mov	r8, r9
  4045a4:	e5ae      	b.n	404104 <_svfprintf_r+0xd24>
  4045a6:	aa25      	add	r2, sp, #148	; 0x94
  4045a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045ac:	f003 fe96 	bl	4082dc <__ssprint_r>
  4045b0:	2800      	cmp	r0, #0
  4045b2:	f47e afe7 	bne.w	403584 <_svfprintf_r+0x1a4>
  4045b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4045b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4045ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4045bc:	1a9a      	subs	r2, r3, r2
  4045be:	46c8      	mov	r8, r9
  4045c0:	e5b8      	b.n	404134 <_svfprintf_r+0xd54>
  4045c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4045c4:	9612      	str	r6, [sp, #72]	; 0x48
  4045c6:	2b06      	cmp	r3, #6
  4045c8:	bf28      	it	cs
  4045ca:	2306      	movcs	r3, #6
  4045cc:	960a      	str	r6, [sp, #40]	; 0x28
  4045ce:	4637      	mov	r7, r6
  4045d0:	9308      	str	r3, [sp, #32]
  4045d2:	950f      	str	r5, [sp, #60]	; 0x3c
  4045d4:	f8cd b01c 	str.w	fp, [sp, #28]
  4045d8:	930e      	str	r3, [sp, #56]	; 0x38
  4045da:	4e76      	ldr	r6, [pc, #472]	; (4047b4 <_svfprintf_r+0x13d4>)
  4045dc:	f7ff b818 	b.w	403610 <_svfprintf_r+0x230>
  4045e0:	a823      	add	r0, sp, #140	; 0x8c
  4045e2:	a920      	add	r1, sp, #128	; 0x80
  4045e4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4045e6:	9004      	str	r0, [sp, #16]
  4045e8:	9103      	str	r1, [sp, #12]
  4045ea:	a81f      	add	r0, sp, #124	; 0x7c
  4045ec:	2103      	movs	r1, #3
  4045ee:	9002      	str	r0, [sp, #8]
  4045f0:	9a08      	ldr	r2, [sp, #32]
  4045f2:	9501      	str	r5, [sp, #4]
  4045f4:	463b      	mov	r3, r7
  4045f6:	9100      	str	r1, [sp, #0]
  4045f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045fa:	f001 f895 	bl	405728 <_dtoa_r>
  4045fe:	4606      	mov	r6, r0
  404600:	1944      	adds	r4, r0, r5
  404602:	e72b      	b.n	40445c <_svfprintf_r+0x107c>
  404604:	2306      	movs	r3, #6
  404606:	930a      	str	r3, [sp, #40]	; 0x28
  404608:	e61d      	b.n	404246 <_svfprintf_r+0xe66>
  40460a:	272d      	movs	r7, #45	; 0x2d
  40460c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404610:	f7ff bace 	b.w	403bb0 <_svfprintf_r+0x7d0>
  404614:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404616:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404618:	4413      	add	r3, r2
  40461a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40461c:	930e      	str	r3, [sp, #56]	; 0x38
  40461e:	2a00      	cmp	r2, #0
  404620:	f340 80aa 	ble.w	404778 <_svfprintf_r+0x1398>
  404624:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404628:	9308      	str	r3, [sp, #32]
  40462a:	2367      	movs	r3, #103	; 0x67
  40462c:	9311      	str	r3, [sp, #68]	; 0x44
  40462e:	e671      	b.n	404314 <_svfprintf_r+0xf34>
  404630:	2b00      	cmp	r3, #0
  404632:	f340 80b2 	ble.w	40479a <_svfprintf_r+0x13ba>
  404636:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404638:	2a00      	cmp	r2, #0
  40463a:	f040 8093 	bne.w	404764 <_svfprintf_r+0x1384>
  40463e:	f01b 0f01 	tst.w	fp, #1
  404642:	f040 808f 	bne.w	404764 <_svfprintf_r+0x1384>
  404646:	9308      	str	r3, [sp, #32]
  404648:	930e      	str	r3, [sp, #56]	; 0x38
  40464a:	e663      	b.n	404314 <_svfprintf_r+0xf34>
  40464c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40464e:	9308      	str	r3, [sp, #32]
  404650:	930e      	str	r3, [sp, #56]	; 0x38
  404652:	900a      	str	r0, [sp, #40]	; 0x28
  404654:	950f      	str	r5, [sp, #60]	; 0x3c
  404656:	f8cd b01c 	str.w	fp, [sp, #28]
  40465a:	9012      	str	r0, [sp, #72]	; 0x48
  40465c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404660:	f7fe bfd6 	b.w	403610 <_svfprintf_r+0x230>
  404664:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404666:	2b47      	cmp	r3, #71	; 0x47
  404668:	f47f ae20 	bne.w	4042ac <_svfprintf_r+0xecc>
  40466c:	f01b 0f01 	tst.w	fp, #1
  404670:	f47f aeee 	bne.w	404450 <_svfprintf_r+0x1070>
  404674:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404676:	1b9b      	subs	r3, r3, r6
  404678:	9313      	str	r3, [sp, #76]	; 0x4c
  40467a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40467c:	2b47      	cmp	r3, #71	; 0x47
  40467e:	f43f af18 	beq.w	4044b2 <_svfprintf_r+0x10d2>
  404682:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404684:	9312      	str	r3, [sp, #72]	; 0x48
  404686:	e721      	b.n	4044cc <_svfprintf_r+0x10ec>
  404688:	424f      	negs	r7, r1
  40468a:	3110      	adds	r1, #16
  40468c:	4d4a      	ldr	r5, [pc, #296]	; (4047b8 <_svfprintf_r+0x13d8>)
  40468e:	da2f      	bge.n	4046f0 <_svfprintf_r+0x1310>
  404690:	2410      	movs	r4, #16
  404692:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404696:	e004      	b.n	4046a2 <_svfprintf_r+0x12c2>
  404698:	f108 0808 	add.w	r8, r8, #8
  40469c:	3f10      	subs	r7, #16
  40469e:	2f10      	cmp	r7, #16
  4046a0:	dd26      	ble.n	4046f0 <_svfprintf_r+0x1310>
  4046a2:	3301      	adds	r3, #1
  4046a4:	3210      	adds	r2, #16
  4046a6:	2b07      	cmp	r3, #7
  4046a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4046aa:	9326      	str	r3, [sp, #152]	; 0x98
  4046ac:	f8c8 5000 	str.w	r5, [r8]
  4046b0:	f8c8 4004 	str.w	r4, [r8, #4]
  4046b4:	ddf0      	ble.n	404698 <_svfprintf_r+0x12b8>
  4046b6:	aa25      	add	r2, sp, #148	; 0x94
  4046b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046ba:	4658      	mov	r0, fp
  4046bc:	f003 fe0e 	bl	4082dc <__ssprint_r>
  4046c0:	2800      	cmp	r0, #0
  4046c2:	f47e af5f 	bne.w	403584 <_svfprintf_r+0x1a4>
  4046c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4046c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046ca:	46c8      	mov	r8, r9
  4046cc:	e7e6      	b.n	40469c <_svfprintf_r+0x12bc>
  4046ce:	aa25      	add	r2, sp, #148	; 0x94
  4046d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046d4:	f003 fe02 	bl	4082dc <__ssprint_r>
  4046d8:	2800      	cmp	r0, #0
  4046da:	f47e af53 	bne.w	403584 <_svfprintf_r+0x1a4>
  4046de:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4046e0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4046e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046e4:	46c8      	mov	r8, r9
  4046e6:	e667      	b.n	4043b8 <_svfprintf_r+0xfd8>
  4046e8:	2000      	movs	r0, #0
  4046ea:	900a      	str	r0, [sp, #40]	; 0x28
  4046ec:	f7fe bed2 	b.w	403494 <_svfprintf_r+0xb4>
  4046f0:	3301      	adds	r3, #1
  4046f2:	443a      	add	r2, r7
  4046f4:	2b07      	cmp	r3, #7
  4046f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4046fa:	9227      	str	r2, [sp, #156]	; 0x9c
  4046fc:	9326      	str	r3, [sp, #152]	; 0x98
  4046fe:	f108 0808 	add.w	r8, r8, #8
  404702:	f77f ae5c 	ble.w	4043be <_svfprintf_r+0xfde>
  404706:	aa25      	add	r2, sp, #148	; 0x94
  404708:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40470a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40470c:	f003 fde6 	bl	4082dc <__ssprint_r>
  404710:	2800      	cmp	r0, #0
  404712:	f47e af37 	bne.w	403584 <_svfprintf_r+0x1a4>
  404716:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404718:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40471a:	46c8      	mov	r8, r9
  40471c:	e64f      	b.n	4043be <_svfprintf_r+0xfde>
  40471e:	3330      	adds	r3, #48	; 0x30
  404720:	2230      	movs	r2, #48	; 0x30
  404722:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404726:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40472a:	ab22      	add	r3, sp, #136	; 0x88
  40472c:	e70f      	b.n	40454e <_svfprintf_r+0x116e>
  40472e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404730:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404732:	4413      	add	r3, r2
  404734:	930e      	str	r3, [sp, #56]	; 0x38
  404736:	e775      	b.n	404624 <_svfprintf_r+0x1244>
  404738:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40473a:	e5cb      	b.n	4042d4 <_svfprintf_r+0xef4>
  40473c:	4e1f      	ldr	r6, [pc, #124]	; (4047bc <_svfprintf_r+0x13dc>)
  40473e:	4b20      	ldr	r3, [pc, #128]	; (4047c0 <_svfprintf_r+0x13e0>)
  404740:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404744:	f7ff ba36 	b.w	403bb4 <_svfprintf_r+0x7d4>
  404748:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40474a:	9808      	ldr	r0, [sp, #32]
  40474c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40474e:	4639      	mov	r1, r7
  404750:	f004 fc2e 	bl	408fb0 <__aeabi_dcmpeq>
  404754:	2800      	cmp	r0, #0
  404756:	f47f ae85 	bne.w	404464 <_svfprintf_r+0x1084>
  40475a:	f1c5 0501 	rsb	r5, r5, #1
  40475e:	951f      	str	r5, [sp, #124]	; 0x7c
  404760:	442c      	add	r4, r5
  404762:	e5a4      	b.n	4042ae <_svfprintf_r+0xece>
  404764:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404766:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404768:	4413      	add	r3, r2
  40476a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40476c:	441a      	add	r2, r3
  40476e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404772:	920e      	str	r2, [sp, #56]	; 0x38
  404774:	9308      	str	r3, [sp, #32]
  404776:	e5cd      	b.n	404314 <_svfprintf_r+0xf34>
  404778:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40477a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40477c:	f1c3 0301 	rsb	r3, r3, #1
  404780:	441a      	add	r2, r3
  404782:	4613      	mov	r3, r2
  404784:	e7d6      	b.n	404734 <_svfprintf_r+0x1354>
  404786:	f01b 0301 	ands.w	r3, fp, #1
  40478a:	9312      	str	r3, [sp, #72]	; 0x48
  40478c:	f47f aee8 	bne.w	404560 <_svfprintf_r+0x1180>
  404790:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404792:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404796:	9308      	str	r3, [sp, #32]
  404798:	e5bc      	b.n	404314 <_svfprintf_r+0xf34>
  40479a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40479c:	b913      	cbnz	r3, 4047a4 <_svfprintf_r+0x13c4>
  40479e:	f01b 0f01 	tst.w	fp, #1
  4047a2:	d002      	beq.n	4047aa <_svfprintf_r+0x13ca>
  4047a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4047a6:	3301      	adds	r3, #1
  4047a8:	e7df      	b.n	40476a <_svfprintf_r+0x138a>
  4047aa:	2301      	movs	r3, #1
  4047ac:	e74b      	b.n	404646 <_svfprintf_r+0x1266>
  4047ae:	bf00      	nop
  4047b0:	66666667 	.word	0x66666667
  4047b4:	0040917c 	.word	0x0040917c
  4047b8:	00409198 	.word	0x00409198
  4047bc:	00409150 	.word	0x00409150
  4047c0:	0040914c 	.word	0x0040914c
  4047c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4047c6:	f89a 3001 	ldrb.w	r3, [sl, #1]
  4047ca:	6828      	ldr	r0, [r5, #0]
  4047cc:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  4047d0:	900a      	str	r0, [sp, #40]	; 0x28
  4047d2:	4628      	mov	r0, r5
  4047d4:	3004      	adds	r0, #4
  4047d6:	46a2      	mov	sl, r4
  4047d8:	900f      	str	r0, [sp, #60]	; 0x3c
  4047da:	f7fe be59 	b.w	403490 <_svfprintf_r+0xb0>
  4047de:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4047e2:	f7ff b86f 	b.w	4038c4 <_svfprintf_r+0x4e4>
  4047e6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4047ea:	f7ff ba1c 	b.w	403c26 <_svfprintf_r+0x846>
  4047ee:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4047f2:	e6ac      	b.n	40454e <_svfprintf_r+0x116e>
  4047f4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4047f8:	f7ff b8f3 	b.w	4039e2 <_svfprintf_r+0x602>
  4047fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4047fe:	230c      	movs	r3, #12
  404800:	6013      	str	r3, [r2, #0]
  404802:	f04f 33ff 	mov.w	r3, #4294967295
  404806:	9309      	str	r3, [sp, #36]	; 0x24
  404808:	f7fe bec5 	b.w	403596 <_svfprintf_r+0x1b6>
  40480c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404810:	f7ff b9a2 	b.w	403b58 <_svfprintf_r+0x778>
  404814:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404818:	f7ff b97e 	b.w	403b18 <_svfprintf_r+0x738>
  40481c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404820:	f7ff b961 	b.w	403ae6 <_svfprintf_r+0x706>
  404824:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404828:	f7ff b91a 	b.w	403a60 <_svfprintf_r+0x680>

0040482c <__sprint_r.part.0>:
  40482c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404830:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404832:	049c      	lsls	r4, r3, #18
  404834:	4693      	mov	fp, r2
  404836:	d52f      	bpl.n	404898 <__sprint_r.part.0+0x6c>
  404838:	6893      	ldr	r3, [r2, #8]
  40483a:	6812      	ldr	r2, [r2, #0]
  40483c:	b353      	cbz	r3, 404894 <__sprint_r.part.0+0x68>
  40483e:	460e      	mov	r6, r1
  404840:	4607      	mov	r7, r0
  404842:	f102 0908 	add.w	r9, r2, #8
  404846:	e919 0420 	ldmdb	r9, {r5, sl}
  40484a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40484e:	d017      	beq.n	404880 <__sprint_r.part.0+0x54>
  404850:	3d04      	subs	r5, #4
  404852:	2400      	movs	r4, #0
  404854:	e001      	b.n	40485a <__sprint_r.part.0+0x2e>
  404856:	45a0      	cmp	r8, r4
  404858:	d010      	beq.n	40487c <__sprint_r.part.0+0x50>
  40485a:	4632      	mov	r2, r6
  40485c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404860:	4638      	mov	r0, r7
  404862:	f002 f833 	bl	4068cc <_fputwc_r>
  404866:	1c43      	adds	r3, r0, #1
  404868:	f104 0401 	add.w	r4, r4, #1
  40486c:	d1f3      	bne.n	404856 <__sprint_r.part.0+0x2a>
  40486e:	2300      	movs	r3, #0
  404870:	f8cb 3008 	str.w	r3, [fp, #8]
  404874:	f8cb 3004 	str.w	r3, [fp, #4]
  404878:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40487c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404880:	f02a 0a03 	bic.w	sl, sl, #3
  404884:	eba3 030a 	sub.w	r3, r3, sl
  404888:	f8cb 3008 	str.w	r3, [fp, #8]
  40488c:	f109 0908 	add.w	r9, r9, #8
  404890:	2b00      	cmp	r3, #0
  404892:	d1d8      	bne.n	404846 <__sprint_r.part.0+0x1a>
  404894:	2000      	movs	r0, #0
  404896:	e7ea      	b.n	40486e <__sprint_r.part.0+0x42>
  404898:	f002 f960 	bl	406b5c <__sfvwrite_r>
  40489c:	2300      	movs	r3, #0
  40489e:	f8cb 3008 	str.w	r3, [fp, #8]
  4048a2:	f8cb 3004 	str.w	r3, [fp, #4]
  4048a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048aa:	bf00      	nop

004048ac <_vfiprintf_r>:
  4048ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048b0:	b0ad      	sub	sp, #180	; 0xb4
  4048b2:	461d      	mov	r5, r3
  4048b4:	9101      	str	r1, [sp, #4]
  4048b6:	4691      	mov	r9, r2
  4048b8:	9308      	str	r3, [sp, #32]
  4048ba:	9006      	str	r0, [sp, #24]
  4048bc:	b118      	cbz	r0, 4048c6 <_vfiprintf_r+0x1a>
  4048be:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4048c0:	2b00      	cmp	r3, #0
  4048c2:	f000 80e0 	beq.w	404a86 <_vfiprintf_r+0x1da>
  4048c6:	9c01      	ldr	r4, [sp, #4]
  4048c8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4048cc:	b281      	uxth	r1, r0
  4048ce:	048b      	lsls	r3, r1, #18
  4048d0:	d407      	bmi.n	4048e2 <_vfiprintf_r+0x36>
  4048d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4048d4:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4048d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4048dc:	81a1      	strh	r1, [r4, #12]
  4048de:	6663      	str	r3, [r4, #100]	; 0x64
  4048e0:	b289      	uxth	r1, r1
  4048e2:	070f      	lsls	r7, r1, #28
  4048e4:	f140 80b1 	bpl.w	404a4a <_vfiprintf_r+0x19e>
  4048e8:	9b01      	ldr	r3, [sp, #4]
  4048ea:	691b      	ldr	r3, [r3, #16]
  4048ec:	2b00      	cmp	r3, #0
  4048ee:	f000 80ac 	beq.w	404a4a <_vfiprintf_r+0x19e>
  4048f2:	f001 011a 	and.w	r1, r1, #26
  4048f6:	290a      	cmp	r1, #10
  4048f8:	f000 80b5 	beq.w	404a66 <_vfiprintf_r+0x1ba>
  4048fc:	2300      	movs	r3, #0
  4048fe:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  404902:	930b      	str	r3, [sp, #44]	; 0x2c
  404904:	9311      	str	r3, [sp, #68]	; 0x44
  404906:	9310      	str	r3, [sp, #64]	; 0x40
  404908:	9304      	str	r3, [sp, #16]
  40490a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40490e:	46da      	mov	sl, fp
  404910:	f899 3000 	ldrb.w	r3, [r9]
  404914:	464c      	mov	r4, r9
  404916:	b1fb      	cbz	r3, 404958 <_vfiprintf_r+0xac>
  404918:	2b25      	cmp	r3, #37	; 0x25
  40491a:	d102      	bne.n	404922 <_vfiprintf_r+0x76>
  40491c:	e01c      	b.n	404958 <_vfiprintf_r+0xac>
  40491e:	2b25      	cmp	r3, #37	; 0x25
  404920:	d003      	beq.n	40492a <_vfiprintf_r+0x7e>
  404922:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404926:	2b00      	cmp	r3, #0
  404928:	d1f9      	bne.n	40491e <_vfiprintf_r+0x72>
  40492a:	eba4 0509 	sub.w	r5, r4, r9
  40492e:	b19d      	cbz	r5, 404958 <_vfiprintf_r+0xac>
  404930:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404932:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404934:	f8ca 9000 	str.w	r9, [sl]
  404938:	3301      	adds	r3, #1
  40493a:	442a      	add	r2, r5
  40493c:	2b07      	cmp	r3, #7
  40493e:	f8ca 5004 	str.w	r5, [sl, #4]
  404942:	9211      	str	r2, [sp, #68]	; 0x44
  404944:	9310      	str	r3, [sp, #64]	; 0x40
  404946:	dd7a      	ble.n	404a3e <_vfiprintf_r+0x192>
  404948:	2a00      	cmp	r2, #0
  40494a:	f040 848f 	bne.w	40526c <_vfiprintf_r+0x9c0>
  40494e:	9b04      	ldr	r3, [sp, #16]
  404950:	9210      	str	r2, [sp, #64]	; 0x40
  404952:	442b      	add	r3, r5
  404954:	46da      	mov	sl, fp
  404956:	9304      	str	r3, [sp, #16]
  404958:	7823      	ldrb	r3, [r4, #0]
  40495a:	2b00      	cmp	r3, #0
  40495c:	f000 83b1 	beq.w	4050c2 <_vfiprintf_r+0x816>
  404960:	2000      	movs	r0, #0
  404962:	f04f 0300 	mov.w	r3, #0
  404966:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40496a:	f104 0901 	add.w	r9, r4, #1
  40496e:	7862      	ldrb	r2, [r4, #1]
  404970:	4605      	mov	r5, r0
  404972:	4606      	mov	r6, r0
  404974:	4603      	mov	r3, r0
  404976:	f04f 34ff 	mov.w	r4, #4294967295
  40497a:	f109 0901 	add.w	r9, r9, #1
  40497e:	f1a2 0120 	sub.w	r1, r2, #32
  404982:	2958      	cmp	r1, #88	; 0x58
  404984:	f200 830e 	bhi.w	404fa4 <_vfiprintf_r+0x6f8>
  404988:	e8df f011 	tbh	[pc, r1, lsl #1]
  40498c:	030c0237 	.word	0x030c0237
  404990:	02eb030c 	.word	0x02eb030c
  404994:	030c030c 	.word	0x030c030c
  404998:	030c030c 	.word	0x030c030c
  40499c:	030c030c 	.word	0x030c030c
  4049a0:	02f0029e 	.word	0x02f0029e
  4049a4:	0082030c 	.word	0x0082030c
  4049a8:	030c0277 	.word	0x030c0277
  4049ac:	01d401cf 	.word	0x01d401cf
  4049b0:	01d401d4 	.word	0x01d401d4
  4049b4:	01d401d4 	.word	0x01d401d4
  4049b8:	01d401d4 	.word	0x01d401d4
  4049bc:	01d401d4 	.word	0x01d401d4
  4049c0:	030c030c 	.word	0x030c030c
  4049c4:	030c030c 	.word	0x030c030c
  4049c8:	030c030c 	.word	0x030c030c
  4049cc:	030c030c 	.word	0x030c030c
  4049d0:	030c030c 	.word	0x030c030c
  4049d4:	030c023f 	.word	0x030c023f
  4049d8:	030c030c 	.word	0x030c030c
  4049dc:	030c030c 	.word	0x030c030c
  4049e0:	030c030c 	.word	0x030c030c
  4049e4:	030c030c 	.word	0x030c030c
  4049e8:	0246030c 	.word	0x0246030c
  4049ec:	030c030c 	.word	0x030c030c
  4049f0:	030c030c 	.word	0x030c030c
  4049f4:	024a030c 	.word	0x024a030c
  4049f8:	030c030c 	.word	0x030c030c
  4049fc:	030c0252 	.word	0x030c0252
  404a00:	030c030c 	.word	0x030c030c
  404a04:	030c030c 	.word	0x030c030c
  404a08:	030c030c 	.word	0x030c030c
  404a0c:	030c030c 	.word	0x030c030c
  404a10:	01e2030c 	.word	0x01e2030c
  404a14:	030c01f6 	.word	0x030c01f6
  404a18:	030c030c 	.word	0x030c030c
  404a1c:	01f60307 	.word	0x01f60307
  404a20:	030c030c 	.word	0x030c030c
  404a24:	030c0291 	.word	0x030c0291
  404a28:	008702f5 	.word	0x008702f5
  404a2c:	02c302b1 	.word	0x02c302b1
  404a30:	02c8030c 	.word	0x02c8030c
  404a34:	01bd030c 	.word	0x01bd030c
  404a38:	030c030c 	.word	0x030c030c
  404a3c:	02aa      	.short	0x02aa
  404a3e:	f10a 0a08 	add.w	sl, sl, #8
  404a42:	9b04      	ldr	r3, [sp, #16]
  404a44:	442b      	add	r3, r5
  404a46:	9304      	str	r3, [sp, #16]
  404a48:	e786      	b.n	404958 <_vfiprintf_r+0xac>
  404a4a:	9c01      	ldr	r4, [sp, #4]
  404a4c:	9806      	ldr	r0, [sp, #24]
  404a4e:	4621      	mov	r1, r4
  404a50:	f000 fd62 	bl	405518 <__swsetup_r>
  404a54:	2800      	cmp	r0, #0
  404a56:	f040 8340 	bne.w	4050da <_vfiprintf_r+0x82e>
  404a5a:	89a1      	ldrh	r1, [r4, #12]
  404a5c:	f001 011a 	and.w	r1, r1, #26
  404a60:	290a      	cmp	r1, #10
  404a62:	f47f af4b 	bne.w	4048fc <_vfiprintf_r+0x50>
  404a66:	9901      	ldr	r1, [sp, #4]
  404a68:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  404a6c:	2b00      	cmp	r3, #0
  404a6e:	f6ff af45 	blt.w	4048fc <_vfiprintf_r+0x50>
  404a72:	462b      	mov	r3, r5
  404a74:	464a      	mov	r2, r9
  404a76:	9806      	ldr	r0, [sp, #24]
  404a78:	f000 fd18 	bl	4054ac <__sbprintf>
  404a7c:	9004      	str	r0, [sp, #16]
  404a7e:	9804      	ldr	r0, [sp, #16]
  404a80:	b02d      	add	sp, #180	; 0xb4
  404a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a86:	f001 fead 	bl	4067e4 <__sinit>
  404a8a:	e71c      	b.n	4048c6 <_vfiprintf_r+0x1a>
  404a8c:	4276      	negs	r6, r6
  404a8e:	9208      	str	r2, [sp, #32]
  404a90:	f043 0304 	orr.w	r3, r3, #4
  404a94:	f899 2000 	ldrb.w	r2, [r9]
  404a98:	e76f      	b.n	40497a <_vfiprintf_r+0xce>
  404a9a:	9607      	str	r6, [sp, #28]
  404a9c:	f013 0220 	ands.w	r2, r3, #32
  404aa0:	f040 845a 	bne.w	405358 <_vfiprintf_r+0xaac>
  404aa4:	f013 0110 	ands.w	r1, r3, #16
  404aa8:	f040 83f1 	bne.w	40528e <_vfiprintf_r+0x9e2>
  404aac:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404ab0:	f000 83ed 	beq.w	40528e <_vfiprintf_r+0x9e2>
  404ab4:	9808      	ldr	r0, [sp, #32]
  404ab6:	460a      	mov	r2, r1
  404ab8:	4601      	mov	r1, r0
  404aba:	3104      	adds	r1, #4
  404abc:	8806      	ldrh	r6, [r0, #0]
  404abe:	9108      	str	r1, [sp, #32]
  404ac0:	2700      	movs	r7, #0
  404ac2:	f04f 0100 	mov.w	r1, #0
  404ac6:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404aca:	2500      	movs	r5, #0
  404acc:	1c61      	adds	r1, r4, #1
  404ace:	f000 8175 	beq.w	404dbc <_vfiprintf_r+0x510>
  404ad2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404ad6:	9103      	str	r1, [sp, #12]
  404ad8:	ea56 0107 	orrs.w	r1, r6, r7
  404adc:	f040 8173 	bne.w	404dc6 <_vfiprintf_r+0x51a>
  404ae0:	2c00      	cmp	r4, #0
  404ae2:	f040 8356 	bne.w	405192 <_vfiprintf_r+0x8e6>
  404ae6:	2a00      	cmp	r2, #0
  404ae8:	f040 83b2 	bne.w	405250 <_vfiprintf_r+0x9a4>
  404aec:	f013 0301 	ands.w	r3, r3, #1
  404af0:	9305      	str	r3, [sp, #20]
  404af2:	f000 8447 	beq.w	405384 <_vfiprintf_r+0xad8>
  404af6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  404afa:	2330      	movs	r3, #48	; 0x30
  404afc:	f808 3d41 	strb.w	r3, [r8, #-65]!
  404b00:	9b05      	ldr	r3, [sp, #20]
  404b02:	42a3      	cmp	r3, r4
  404b04:	bfb8      	it	lt
  404b06:	4623      	movlt	r3, r4
  404b08:	9302      	str	r3, [sp, #8]
  404b0a:	b10d      	cbz	r5, 404b10 <_vfiprintf_r+0x264>
  404b0c:	3301      	adds	r3, #1
  404b0e:	9302      	str	r3, [sp, #8]
  404b10:	9b03      	ldr	r3, [sp, #12]
  404b12:	f013 0302 	ands.w	r3, r3, #2
  404b16:	9309      	str	r3, [sp, #36]	; 0x24
  404b18:	d002      	beq.n	404b20 <_vfiprintf_r+0x274>
  404b1a:	9b02      	ldr	r3, [sp, #8]
  404b1c:	3302      	adds	r3, #2
  404b1e:	9302      	str	r3, [sp, #8]
  404b20:	9b03      	ldr	r3, [sp, #12]
  404b22:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  404b26:	930a      	str	r3, [sp, #40]	; 0x28
  404b28:	f040 8263 	bne.w	404ff2 <_vfiprintf_r+0x746>
  404b2c:	9b07      	ldr	r3, [sp, #28]
  404b2e:	9a02      	ldr	r2, [sp, #8]
  404b30:	1a9d      	subs	r5, r3, r2
  404b32:	2d00      	cmp	r5, #0
  404b34:	f340 825d 	ble.w	404ff2 <_vfiprintf_r+0x746>
  404b38:	2d10      	cmp	r5, #16
  404b3a:	f340 8477 	ble.w	40542c <_vfiprintf_r+0xb80>
  404b3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404b40:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b42:	4eb9      	ldr	r6, [pc, #740]	; (404e28 <_vfiprintf_r+0x57c>)
  404b44:	46d6      	mov	lr, sl
  404b46:	2710      	movs	r7, #16
  404b48:	46a2      	mov	sl, r4
  404b4a:	4619      	mov	r1, r3
  404b4c:	9c06      	ldr	r4, [sp, #24]
  404b4e:	e007      	b.n	404b60 <_vfiprintf_r+0x2b4>
  404b50:	f101 0c02 	add.w	ip, r1, #2
  404b54:	f10e 0e08 	add.w	lr, lr, #8
  404b58:	4601      	mov	r1, r0
  404b5a:	3d10      	subs	r5, #16
  404b5c:	2d10      	cmp	r5, #16
  404b5e:	dd11      	ble.n	404b84 <_vfiprintf_r+0x2d8>
  404b60:	1c48      	adds	r0, r1, #1
  404b62:	3210      	adds	r2, #16
  404b64:	2807      	cmp	r0, #7
  404b66:	9211      	str	r2, [sp, #68]	; 0x44
  404b68:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404b6c:	9010      	str	r0, [sp, #64]	; 0x40
  404b6e:	ddef      	ble.n	404b50 <_vfiprintf_r+0x2a4>
  404b70:	2a00      	cmp	r2, #0
  404b72:	f040 8231 	bne.w	404fd8 <_vfiprintf_r+0x72c>
  404b76:	3d10      	subs	r5, #16
  404b78:	2d10      	cmp	r5, #16
  404b7a:	4611      	mov	r1, r2
  404b7c:	f04f 0c01 	mov.w	ip, #1
  404b80:	46de      	mov	lr, fp
  404b82:	dced      	bgt.n	404b60 <_vfiprintf_r+0x2b4>
  404b84:	4654      	mov	r4, sl
  404b86:	4661      	mov	r1, ip
  404b88:	46f2      	mov	sl, lr
  404b8a:	442a      	add	r2, r5
  404b8c:	2907      	cmp	r1, #7
  404b8e:	9211      	str	r2, [sp, #68]	; 0x44
  404b90:	f8ca 6000 	str.w	r6, [sl]
  404b94:	f8ca 5004 	str.w	r5, [sl, #4]
  404b98:	9110      	str	r1, [sp, #64]	; 0x40
  404b9a:	f300 82e6 	bgt.w	40516a <_vfiprintf_r+0x8be>
  404b9e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404ba2:	f10a 0a08 	add.w	sl, sl, #8
  404ba6:	1c48      	adds	r0, r1, #1
  404ba8:	2d00      	cmp	r5, #0
  404baa:	f040 822a 	bne.w	405002 <_vfiprintf_r+0x756>
  404bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404bb0:	2b00      	cmp	r3, #0
  404bb2:	f000 8244 	beq.w	40503e <_vfiprintf_r+0x792>
  404bb6:	3202      	adds	r2, #2
  404bb8:	a90e      	add	r1, sp, #56	; 0x38
  404bba:	2302      	movs	r3, #2
  404bbc:	2807      	cmp	r0, #7
  404bbe:	9211      	str	r2, [sp, #68]	; 0x44
  404bc0:	9010      	str	r0, [sp, #64]	; 0x40
  404bc2:	e88a 000a 	stmia.w	sl, {r1, r3}
  404bc6:	f340 8236 	ble.w	405036 <_vfiprintf_r+0x78a>
  404bca:	2a00      	cmp	r2, #0
  404bcc:	f040 838b 	bne.w	4052e6 <_vfiprintf_r+0xa3a>
  404bd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bd2:	2b80      	cmp	r3, #128	; 0x80
  404bd4:	f04f 0001 	mov.w	r0, #1
  404bd8:	4611      	mov	r1, r2
  404bda:	46da      	mov	sl, fp
  404bdc:	f040 8233 	bne.w	405046 <_vfiprintf_r+0x79a>
  404be0:	9b07      	ldr	r3, [sp, #28]
  404be2:	9d02      	ldr	r5, [sp, #8]
  404be4:	1b5e      	subs	r6, r3, r5
  404be6:	2e00      	cmp	r6, #0
  404be8:	f340 822d 	ble.w	405046 <_vfiprintf_r+0x79a>
  404bec:	2e10      	cmp	r6, #16
  404bee:	4d8f      	ldr	r5, [pc, #572]	; (404e2c <_vfiprintf_r+0x580>)
  404bf0:	f340 842f 	ble.w	405452 <_vfiprintf_r+0xba6>
  404bf4:	46d4      	mov	ip, sl
  404bf6:	2710      	movs	r7, #16
  404bf8:	46a2      	mov	sl, r4
  404bfa:	9c06      	ldr	r4, [sp, #24]
  404bfc:	e007      	b.n	404c0e <_vfiprintf_r+0x362>
  404bfe:	f101 0e02 	add.w	lr, r1, #2
  404c02:	f10c 0c08 	add.w	ip, ip, #8
  404c06:	4601      	mov	r1, r0
  404c08:	3e10      	subs	r6, #16
  404c0a:	2e10      	cmp	r6, #16
  404c0c:	dd11      	ble.n	404c32 <_vfiprintf_r+0x386>
  404c0e:	1c48      	adds	r0, r1, #1
  404c10:	3210      	adds	r2, #16
  404c12:	2807      	cmp	r0, #7
  404c14:	9211      	str	r2, [sp, #68]	; 0x44
  404c16:	e88c 00a0 	stmia.w	ip, {r5, r7}
  404c1a:	9010      	str	r0, [sp, #64]	; 0x40
  404c1c:	ddef      	ble.n	404bfe <_vfiprintf_r+0x352>
  404c1e:	2a00      	cmp	r2, #0
  404c20:	f040 8296 	bne.w	405150 <_vfiprintf_r+0x8a4>
  404c24:	3e10      	subs	r6, #16
  404c26:	2e10      	cmp	r6, #16
  404c28:	f04f 0e01 	mov.w	lr, #1
  404c2c:	4611      	mov	r1, r2
  404c2e:	46dc      	mov	ip, fp
  404c30:	dced      	bgt.n	404c0e <_vfiprintf_r+0x362>
  404c32:	4654      	mov	r4, sl
  404c34:	46e2      	mov	sl, ip
  404c36:	4432      	add	r2, r6
  404c38:	f1be 0f07 	cmp.w	lr, #7
  404c3c:	9211      	str	r2, [sp, #68]	; 0x44
  404c3e:	e88a 0060 	stmia.w	sl, {r5, r6}
  404c42:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  404c46:	f300 835b 	bgt.w	405300 <_vfiprintf_r+0xa54>
  404c4a:	9b05      	ldr	r3, [sp, #20]
  404c4c:	1ae4      	subs	r4, r4, r3
  404c4e:	2c00      	cmp	r4, #0
  404c50:	f10a 0a08 	add.w	sl, sl, #8
  404c54:	f10e 0001 	add.w	r0, lr, #1
  404c58:	4671      	mov	r1, lr
  404c5a:	f300 81f9 	bgt.w	405050 <_vfiprintf_r+0x7a4>
  404c5e:	9905      	ldr	r1, [sp, #20]
  404c60:	f8ca 8000 	str.w	r8, [sl]
  404c64:	440a      	add	r2, r1
  404c66:	2807      	cmp	r0, #7
  404c68:	9211      	str	r2, [sp, #68]	; 0x44
  404c6a:	f8ca 1004 	str.w	r1, [sl, #4]
  404c6e:	9010      	str	r0, [sp, #64]	; 0x40
  404c70:	f340 8255 	ble.w	40511e <_vfiprintf_r+0x872>
  404c74:	2a00      	cmp	r2, #0
  404c76:	f040 82ee 	bne.w	405256 <_vfiprintf_r+0x9aa>
  404c7a:	9b03      	ldr	r3, [sp, #12]
  404c7c:	9210      	str	r2, [sp, #64]	; 0x40
  404c7e:	0758      	lsls	r0, r3, #29
  404c80:	d538      	bpl.n	404cf4 <_vfiprintf_r+0x448>
  404c82:	9b07      	ldr	r3, [sp, #28]
  404c84:	9902      	ldr	r1, [sp, #8]
  404c86:	1a5c      	subs	r4, r3, r1
  404c88:	2c00      	cmp	r4, #0
  404c8a:	f340 82ba 	ble.w	405202 <_vfiprintf_r+0x956>
  404c8e:	46da      	mov	sl, fp
  404c90:	2c10      	cmp	r4, #16
  404c92:	f340 83da 	ble.w	40544a <_vfiprintf_r+0xb9e>
  404c96:	9910      	ldr	r1, [sp, #64]	; 0x40
  404c98:	4e63      	ldr	r6, [pc, #396]	; (404e28 <_vfiprintf_r+0x57c>)
  404c9a:	9f06      	ldr	r7, [sp, #24]
  404c9c:	f8dd 8004 	ldr.w	r8, [sp, #4]
  404ca0:	2510      	movs	r5, #16
  404ca2:	e006      	b.n	404cb2 <_vfiprintf_r+0x406>
  404ca4:	1c88      	adds	r0, r1, #2
  404ca6:	f10a 0a08 	add.w	sl, sl, #8
  404caa:	4619      	mov	r1, r3
  404cac:	3c10      	subs	r4, #16
  404cae:	2c10      	cmp	r4, #16
  404cb0:	dd13      	ble.n	404cda <_vfiprintf_r+0x42e>
  404cb2:	1c4b      	adds	r3, r1, #1
  404cb4:	3210      	adds	r2, #16
  404cb6:	2b07      	cmp	r3, #7
  404cb8:	9211      	str	r2, [sp, #68]	; 0x44
  404cba:	f8ca 6000 	str.w	r6, [sl]
  404cbe:	f8ca 5004 	str.w	r5, [sl, #4]
  404cc2:	9310      	str	r3, [sp, #64]	; 0x40
  404cc4:	ddee      	ble.n	404ca4 <_vfiprintf_r+0x3f8>
  404cc6:	2a00      	cmp	r2, #0
  404cc8:	f040 820b 	bne.w	4050e2 <_vfiprintf_r+0x836>
  404ccc:	3c10      	subs	r4, #16
  404cce:	2c10      	cmp	r4, #16
  404cd0:	f04f 0001 	mov.w	r0, #1
  404cd4:	4611      	mov	r1, r2
  404cd6:	46da      	mov	sl, fp
  404cd8:	dceb      	bgt.n	404cb2 <_vfiprintf_r+0x406>
  404cda:	4422      	add	r2, r4
  404cdc:	2807      	cmp	r0, #7
  404cde:	9211      	str	r2, [sp, #68]	; 0x44
  404ce0:	f8ca 6000 	str.w	r6, [sl]
  404ce4:	f8ca 4004 	str.w	r4, [sl, #4]
  404ce8:	9010      	str	r0, [sp, #64]	; 0x40
  404cea:	f340 8223 	ble.w	405134 <_vfiprintf_r+0x888>
  404cee:	2a00      	cmp	r2, #0
  404cf0:	f040 8367 	bne.w	4053c2 <_vfiprintf_r+0xb16>
  404cf4:	9b04      	ldr	r3, [sp, #16]
  404cf6:	9a07      	ldr	r2, [sp, #28]
  404cf8:	9902      	ldr	r1, [sp, #8]
  404cfa:	428a      	cmp	r2, r1
  404cfc:	bfac      	ite	ge
  404cfe:	189b      	addge	r3, r3, r2
  404d00:	185b      	addlt	r3, r3, r1
  404d02:	9304      	str	r3, [sp, #16]
  404d04:	e21f      	b.n	405146 <_vfiprintf_r+0x89a>
  404d06:	9607      	str	r6, [sp, #28]
  404d08:	069e      	lsls	r6, r3, #26
  404d0a:	f100 8319 	bmi.w	405340 <_vfiprintf_r+0xa94>
  404d0e:	9908      	ldr	r1, [sp, #32]
  404d10:	06dd      	lsls	r5, r3, #27
  404d12:	460a      	mov	r2, r1
  404d14:	f100 82b5 	bmi.w	405282 <_vfiprintf_r+0x9d6>
  404d18:	0658      	lsls	r0, r3, #25
  404d1a:	f140 82b2 	bpl.w	405282 <_vfiprintf_r+0x9d6>
  404d1e:	880e      	ldrh	r6, [r1, #0]
  404d20:	3104      	adds	r1, #4
  404d22:	2700      	movs	r7, #0
  404d24:	2201      	movs	r2, #1
  404d26:	9108      	str	r1, [sp, #32]
  404d28:	e6cb      	b.n	404ac2 <_vfiprintf_r+0x216>
  404d2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404d2e:	f899 2000 	ldrb.w	r2, [r9]
  404d32:	e622      	b.n	40497a <_vfiprintf_r+0xce>
  404d34:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d38:	2600      	movs	r6, #0
  404d3a:	f819 2b01 	ldrb.w	r2, [r9], #1
  404d3e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404d42:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404d46:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404d4a:	2909      	cmp	r1, #9
  404d4c:	d9f5      	bls.n	404d3a <_vfiprintf_r+0x48e>
  404d4e:	e616      	b.n	40497e <_vfiprintf_r+0xd2>
  404d50:	9908      	ldr	r1, [sp, #32]
  404d52:	9607      	str	r6, [sp, #28]
  404d54:	680a      	ldr	r2, [r1, #0]
  404d56:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404d5a:	f04f 0000 	mov.w	r0, #0
  404d5e:	460a      	mov	r2, r1
  404d60:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404d64:	3204      	adds	r2, #4
  404d66:	2001      	movs	r0, #1
  404d68:	9002      	str	r0, [sp, #8]
  404d6a:	9208      	str	r2, [sp, #32]
  404d6c:	9005      	str	r0, [sp, #20]
  404d6e:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  404d72:	9303      	str	r3, [sp, #12]
  404d74:	2400      	movs	r4, #0
  404d76:	e6cb      	b.n	404b10 <_vfiprintf_r+0x264>
  404d78:	9607      	str	r6, [sp, #28]
  404d7a:	2800      	cmp	r0, #0
  404d7c:	f040 8382 	bne.w	405484 <_vfiprintf_r+0xbd8>
  404d80:	069e      	lsls	r6, r3, #26
  404d82:	f100 82d1 	bmi.w	405328 <_vfiprintf_r+0xa7c>
  404d86:	06dd      	lsls	r5, r3, #27
  404d88:	f100 828d 	bmi.w	4052a6 <_vfiprintf_r+0x9fa>
  404d8c:	0658      	lsls	r0, r3, #25
  404d8e:	f140 828a 	bpl.w	4052a6 <_vfiprintf_r+0x9fa>
  404d92:	9d08      	ldr	r5, [sp, #32]
  404d94:	f9b5 6000 	ldrsh.w	r6, [r5]
  404d98:	462a      	mov	r2, r5
  404d9a:	17f7      	asrs	r7, r6, #31
  404d9c:	3204      	adds	r2, #4
  404d9e:	4630      	mov	r0, r6
  404da0:	4639      	mov	r1, r7
  404da2:	9208      	str	r2, [sp, #32]
  404da4:	2800      	cmp	r0, #0
  404da6:	f171 0200 	sbcs.w	r2, r1, #0
  404daa:	f2c0 82ee 	blt.w	40538a <_vfiprintf_r+0xade>
  404dae:	1c61      	adds	r1, r4, #1
  404db0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404db4:	f04f 0201 	mov.w	r2, #1
  404db8:	f47f ae8b 	bne.w	404ad2 <_vfiprintf_r+0x226>
  404dbc:	ea56 0107 	orrs.w	r1, r6, r7
  404dc0:	f000 81e8 	beq.w	405194 <_vfiprintf_r+0x8e8>
  404dc4:	9303      	str	r3, [sp, #12]
  404dc6:	2a01      	cmp	r2, #1
  404dc8:	f000 8225 	beq.w	405216 <_vfiprintf_r+0x96a>
  404dcc:	2a02      	cmp	r2, #2
  404dce:	f040 81f5 	bne.w	4051bc <_vfiprintf_r+0x910>
  404dd2:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404dd4:	46d8      	mov	r8, fp
  404dd6:	0933      	lsrs	r3, r6, #4
  404dd8:	f006 010f 	and.w	r1, r6, #15
  404ddc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404de0:	093a      	lsrs	r2, r7, #4
  404de2:	461e      	mov	r6, r3
  404de4:	4617      	mov	r7, r2
  404de6:	5c43      	ldrb	r3, [r0, r1]
  404de8:	f808 3d01 	strb.w	r3, [r8, #-1]!
  404dec:	ea56 0307 	orrs.w	r3, r6, r7
  404df0:	d1f1      	bne.n	404dd6 <_vfiprintf_r+0x52a>
  404df2:	ebab 0308 	sub.w	r3, fp, r8
  404df6:	9305      	str	r3, [sp, #20]
  404df8:	e682      	b.n	404b00 <_vfiprintf_r+0x254>
  404dfa:	f899 2000 	ldrb.w	r2, [r9]
  404dfe:	2d00      	cmp	r5, #0
  404e00:	f47f adbb 	bne.w	40497a <_vfiprintf_r+0xce>
  404e04:	2001      	movs	r0, #1
  404e06:	2520      	movs	r5, #32
  404e08:	e5b7      	b.n	40497a <_vfiprintf_r+0xce>
  404e0a:	9607      	str	r6, [sp, #28]
  404e0c:	2800      	cmp	r0, #0
  404e0e:	f040 8336 	bne.w	40547e <_vfiprintf_r+0xbd2>
  404e12:	f043 0310 	orr.w	r3, r3, #16
  404e16:	e7b3      	b.n	404d80 <_vfiprintf_r+0x4d4>
  404e18:	9607      	str	r6, [sp, #28]
  404e1a:	f043 0310 	orr.w	r3, r3, #16
  404e1e:	e63d      	b.n	404a9c <_vfiprintf_r+0x1f0>
  404e20:	9607      	str	r6, [sp, #28]
  404e22:	f043 0310 	orr.w	r3, r3, #16
  404e26:	e76f      	b.n	404d08 <_vfiprintf_r+0x45c>
  404e28:	004091a8 	.word	0x004091a8
  404e2c:	004091b8 	.word	0x004091b8
  404e30:	9607      	str	r6, [sp, #28]
  404e32:	2800      	cmp	r0, #0
  404e34:	f040 832c 	bne.w	405490 <_vfiprintf_r+0xbe4>
  404e38:	49b0      	ldr	r1, [pc, #704]	; (4050fc <_vfiprintf_r+0x850>)
  404e3a:	910b      	str	r1, [sp, #44]	; 0x2c
  404e3c:	069f      	lsls	r7, r3, #26
  404e3e:	f100 8297 	bmi.w	405370 <_vfiprintf_r+0xac4>
  404e42:	9808      	ldr	r0, [sp, #32]
  404e44:	06de      	lsls	r6, r3, #27
  404e46:	4601      	mov	r1, r0
  404e48:	f100 8228 	bmi.w	40529c <_vfiprintf_r+0x9f0>
  404e4c:	065d      	lsls	r5, r3, #25
  404e4e:	f140 8225 	bpl.w	40529c <_vfiprintf_r+0x9f0>
  404e52:	3104      	adds	r1, #4
  404e54:	8806      	ldrh	r6, [r0, #0]
  404e56:	9108      	str	r1, [sp, #32]
  404e58:	2700      	movs	r7, #0
  404e5a:	07d8      	lsls	r0, r3, #31
  404e5c:	f140 81d9 	bpl.w	405212 <_vfiprintf_r+0x966>
  404e60:	ea56 0107 	orrs.w	r1, r6, r7
  404e64:	f000 81d5 	beq.w	405212 <_vfiprintf_r+0x966>
  404e68:	2130      	movs	r1, #48	; 0x30
  404e6a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404e6e:	f043 0302 	orr.w	r3, r3, #2
  404e72:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404e76:	2202      	movs	r2, #2
  404e78:	e623      	b.n	404ac2 <_vfiprintf_r+0x216>
  404e7a:	f899 2000 	ldrb.w	r2, [r9]
  404e7e:	2a2a      	cmp	r2, #42	; 0x2a
  404e80:	f109 0701 	add.w	r7, r9, #1
  404e84:	f000 82f0 	beq.w	405468 <_vfiprintf_r+0xbbc>
  404e88:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404e8c:	2909      	cmp	r1, #9
  404e8e:	46b9      	mov	r9, r7
  404e90:	f04f 0400 	mov.w	r4, #0
  404e94:	f63f ad73 	bhi.w	40497e <_vfiprintf_r+0xd2>
  404e98:	f819 2b01 	ldrb.w	r2, [r9], #1
  404e9c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404ea0:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404ea4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404ea8:	2909      	cmp	r1, #9
  404eaa:	d9f5      	bls.n	404e98 <_vfiprintf_r+0x5ec>
  404eac:	e567      	b.n	40497e <_vfiprintf_r+0xd2>
  404eae:	f899 2000 	ldrb.w	r2, [r9]
  404eb2:	2a6c      	cmp	r2, #108	; 0x6c
  404eb4:	bf03      	ittte	eq
  404eb6:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  404eba:	f043 0320 	orreq.w	r3, r3, #32
  404ebe:	f109 0901 	addeq.w	r9, r9, #1
  404ec2:	f043 0310 	orrne.w	r3, r3, #16
  404ec6:	e558      	b.n	40497a <_vfiprintf_r+0xce>
  404ec8:	9908      	ldr	r1, [sp, #32]
  404eca:	680e      	ldr	r6, [r1, #0]
  404ecc:	460a      	mov	r2, r1
  404ece:	2e00      	cmp	r6, #0
  404ed0:	f102 0204 	add.w	r2, r2, #4
  404ed4:	f6ff adda 	blt.w	404a8c <_vfiprintf_r+0x1e0>
  404ed8:	9208      	str	r2, [sp, #32]
  404eda:	f899 2000 	ldrb.w	r2, [r9]
  404ede:	e54c      	b.n	40497a <_vfiprintf_r+0xce>
  404ee0:	9607      	str	r6, [sp, #28]
  404ee2:	2800      	cmp	r0, #0
  404ee4:	f040 82da 	bne.w	40549c <_vfiprintf_r+0xbf0>
  404ee8:	4985      	ldr	r1, [pc, #532]	; (405100 <_vfiprintf_r+0x854>)
  404eea:	910b      	str	r1, [sp, #44]	; 0x2c
  404eec:	e7a6      	b.n	404e3c <_vfiprintf_r+0x590>
  404eee:	9808      	ldr	r0, [sp, #32]
  404ef0:	4a83      	ldr	r2, [pc, #524]	; (405100 <_vfiprintf_r+0x854>)
  404ef2:	9607      	str	r6, [sp, #28]
  404ef4:	920b      	str	r2, [sp, #44]	; 0x2c
  404ef6:	6806      	ldr	r6, [r0, #0]
  404ef8:	2278      	movs	r2, #120	; 0x78
  404efa:	2130      	movs	r1, #48	; 0x30
  404efc:	3004      	adds	r0, #4
  404efe:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404f02:	f043 0302 	orr.w	r3, r3, #2
  404f06:	9008      	str	r0, [sp, #32]
  404f08:	2700      	movs	r7, #0
  404f0a:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404f0e:	2202      	movs	r2, #2
  404f10:	e5d7      	b.n	404ac2 <_vfiprintf_r+0x216>
  404f12:	f043 0320 	orr.w	r3, r3, #32
  404f16:	f899 2000 	ldrb.w	r2, [r9]
  404f1a:	e52e      	b.n	40497a <_vfiprintf_r+0xce>
  404f1c:	9908      	ldr	r1, [sp, #32]
  404f1e:	9607      	str	r6, [sp, #28]
  404f20:	f8d1 8000 	ldr.w	r8, [r1]
  404f24:	f04f 0200 	mov.w	r2, #0
  404f28:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404f2c:	1d0e      	adds	r6, r1, #4
  404f2e:	f1b8 0f00 	cmp.w	r8, #0
  404f32:	f000 8281 	beq.w	405438 <_vfiprintf_r+0xb8c>
  404f36:	1c67      	adds	r7, r4, #1
  404f38:	f000 8260 	beq.w	4053fc <_vfiprintf_r+0xb50>
  404f3c:	4622      	mov	r2, r4
  404f3e:	2100      	movs	r1, #0
  404f40:	4640      	mov	r0, r8
  404f42:	9302      	str	r3, [sp, #8]
  404f44:	f002 fb0c 	bl	407560 <memchr>
  404f48:	9b02      	ldr	r3, [sp, #8]
  404f4a:	2800      	cmp	r0, #0
  404f4c:	f000 8284 	beq.w	405458 <_vfiprintf_r+0xbac>
  404f50:	eba0 0208 	sub.w	r2, r0, r8
  404f54:	9205      	str	r2, [sp, #20]
  404f56:	9608      	str	r6, [sp, #32]
  404f58:	9303      	str	r3, [sp, #12]
  404f5a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f5e:	2400      	movs	r4, #0
  404f60:	e5ce      	b.n	404b00 <_vfiprintf_r+0x254>
  404f62:	f043 0301 	orr.w	r3, r3, #1
  404f66:	f899 2000 	ldrb.w	r2, [r9]
  404f6a:	e506      	b.n	40497a <_vfiprintf_r+0xce>
  404f6c:	f899 2000 	ldrb.w	r2, [r9]
  404f70:	2001      	movs	r0, #1
  404f72:	252b      	movs	r5, #43	; 0x2b
  404f74:	e501      	b.n	40497a <_vfiprintf_r+0xce>
  404f76:	2800      	cmp	r0, #0
  404f78:	f040 8287 	bne.w	40548a <_vfiprintf_r+0xbde>
  404f7c:	0699      	lsls	r1, r3, #26
  404f7e:	f100 8231 	bmi.w	4053e4 <_vfiprintf_r+0xb38>
  404f82:	06da      	lsls	r2, r3, #27
  404f84:	d421      	bmi.n	404fca <_vfiprintf_r+0x71e>
  404f86:	065b      	lsls	r3, r3, #25
  404f88:	d51f      	bpl.n	404fca <_vfiprintf_r+0x71e>
  404f8a:	9a08      	ldr	r2, [sp, #32]
  404f8c:	6813      	ldr	r3, [r2, #0]
  404f8e:	3204      	adds	r2, #4
  404f90:	9208      	str	r2, [sp, #32]
  404f92:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  404f96:	801a      	strh	r2, [r3, #0]
  404f98:	e4ba      	b.n	404910 <_vfiprintf_r+0x64>
  404f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404f9e:	f899 2000 	ldrb.w	r2, [r9]
  404fa2:	e4ea      	b.n	40497a <_vfiprintf_r+0xce>
  404fa4:	9607      	str	r6, [sp, #28]
  404fa6:	2800      	cmp	r0, #0
  404fa8:	f040 8275 	bne.w	405496 <_vfiprintf_r+0xbea>
  404fac:	2a00      	cmp	r2, #0
  404fae:	f000 8088 	beq.w	4050c2 <_vfiprintf_r+0x816>
  404fb2:	2101      	movs	r1, #1
  404fb4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404fb8:	f04f 0200 	mov.w	r2, #0
  404fbc:	9102      	str	r1, [sp, #8]
  404fbe:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404fc2:	9105      	str	r1, [sp, #20]
  404fc4:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  404fc8:	e6d3      	b.n	404d72 <_vfiprintf_r+0x4c6>
  404fca:	9a08      	ldr	r2, [sp, #32]
  404fcc:	6813      	ldr	r3, [r2, #0]
  404fce:	3204      	adds	r2, #4
  404fd0:	9208      	str	r2, [sp, #32]
  404fd2:	9a04      	ldr	r2, [sp, #16]
  404fd4:	601a      	str	r2, [r3, #0]
  404fd6:	e49b      	b.n	404910 <_vfiprintf_r+0x64>
  404fd8:	aa0f      	add	r2, sp, #60	; 0x3c
  404fda:	9901      	ldr	r1, [sp, #4]
  404fdc:	4620      	mov	r0, r4
  404fde:	f7ff fc25 	bl	40482c <__sprint_r.part.0>
  404fe2:	2800      	cmp	r0, #0
  404fe4:	d174      	bne.n	4050d0 <_vfiprintf_r+0x824>
  404fe6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404fe8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404fea:	f101 0c01 	add.w	ip, r1, #1
  404fee:	46de      	mov	lr, fp
  404ff0:	e5b3      	b.n	404b5a <_vfiprintf_r+0x2ae>
  404ff2:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ff4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ff6:	1c48      	adds	r0, r1, #1
  404ff8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404ffc:	2d00      	cmp	r5, #0
  404ffe:	f43f add6 	beq.w	404bae <_vfiprintf_r+0x302>
  405002:	3201      	adds	r2, #1
  405004:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405008:	2101      	movs	r1, #1
  40500a:	2807      	cmp	r0, #7
  40500c:	9211      	str	r2, [sp, #68]	; 0x44
  40500e:	9010      	str	r0, [sp, #64]	; 0x40
  405010:	f8ca 5000 	str.w	r5, [sl]
  405014:	f8ca 1004 	str.w	r1, [sl, #4]
  405018:	f340 80b6 	ble.w	405188 <_vfiprintf_r+0x8dc>
  40501c:	2a00      	cmp	r2, #0
  40501e:	f040 8155 	bne.w	4052cc <_vfiprintf_r+0xa20>
  405022:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405024:	2b00      	cmp	r3, #0
  405026:	f43f add3 	beq.w	404bd0 <_vfiprintf_r+0x324>
  40502a:	ab0e      	add	r3, sp, #56	; 0x38
  40502c:	2202      	movs	r2, #2
  40502e:	4608      	mov	r0, r1
  405030:	931c      	str	r3, [sp, #112]	; 0x70
  405032:	921d      	str	r2, [sp, #116]	; 0x74
  405034:	46da      	mov	sl, fp
  405036:	4601      	mov	r1, r0
  405038:	f10a 0a08 	add.w	sl, sl, #8
  40503c:	3001      	adds	r0, #1
  40503e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405040:	2b80      	cmp	r3, #128	; 0x80
  405042:	f43f adcd 	beq.w	404be0 <_vfiprintf_r+0x334>
  405046:	9b05      	ldr	r3, [sp, #20]
  405048:	1ae4      	subs	r4, r4, r3
  40504a:	2c00      	cmp	r4, #0
  40504c:	f77f ae07 	ble.w	404c5e <_vfiprintf_r+0x3b2>
  405050:	2c10      	cmp	r4, #16
  405052:	4d2c      	ldr	r5, [pc, #176]	; (405104 <_vfiprintf_r+0x858>)
  405054:	dd1d      	ble.n	405092 <_vfiprintf_r+0x7e6>
  405056:	46d6      	mov	lr, sl
  405058:	2610      	movs	r6, #16
  40505a:	9f06      	ldr	r7, [sp, #24]
  40505c:	f8dd a004 	ldr.w	sl, [sp, #4]
  405060:	e006      	b.n	405070 <_vfiprintf_r+0x7c4>
  405062:	1c88      	adds	r0, r1, #2
  405064:	f10e 0e08 	add.w	lr, lr, #8
  405068:	4619      	mov	r1, r3
  40506a:	3c10      	subs	r4, #16
  40506c:	2c10      	cmp	r4, #16
  40506e:	dd0f      	ble.n	405090 <_vfiprintf_r+0x7e4>
  405070:	1c4b      	adds	r3, r1, #1
  405072:	3210      	adds	r2, #16
  405074:	2b07      	cmp	r3, #7
  405076:	9211      	str	r2, [sp, #68]	; 0x44
  405078:	e88e 0060 	stmia.w	lr, {r5, r6}
  40507c:	9310      	str	r3, [sp, #64]	; 0x40
  40507e:	ddf0      	ble.n	405062 <_vfiprintf_r+0x7b6>
  405080:	b9a2      	cbnz	r2, 4050ac <_vfiprintf_r+0x800>
  405082:	3c10      	subs	r4, #16
  405084:	2c10      	cmp	r4, #16
  405086:	f04f 0001 	mov.w	r0, #1
  40508a:	4611      	mov	r1, r2
  40508c:	46de      	mov	lr, fp
  40508e:	dcef      	bgt.n	405070 <_vfiprintf_r+0x7c4>
  405090:	46f2      	mov	sl, lr
  405092:	4422      	add	r2, r4
  405094:	2807      	cmp	r0, #7
  405096:	9211      	str	r2, [sp, #68]	; 0x44
  405098:	f8ca 5000 	str.w	r5, [sl]
  40509c:	f8ca 4004 	str.w	r4, [sl, #4]
  4050a0:	9010      	str	r0, [sp, #64]	; 0x40
  4050a2:	dc31      	bgt.n	405108 <_vfiprintf_r+0x85c>
  4050a4:	f10a 0a08 	add.w	sl, sl, #8
  4050a8:	3001      	adds	r0, #1
  4050aa:	e5d8      	b.n	404c5e <_vfiprintf_r+0x3b2>
  4050ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4050ae:	4651      	mov	r1, sl
  4050b0:	4638      	mov	r0, r7
  4050b2:	f7ff fbbb 	bl	40482c <__sprint_r.part.0>
  4050b6:	b958      	cbnz	r0, 4050d0 <_vfiprintf_r+0x824>
  4050b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4050ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050bc:	1c48      	adds	r0, r1, #1
  4050be:	46de      	mov	lr, fp
  4050c0:	e7d3      	b.n	40506a <_vfiprintf_r+0x7be>
  4050c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050c4:	b123      	cbz	r3, 4050d0 <_vfiprintf_r+0x824>
  4050c6:	9806      	ldr	r0, [sp, #24]
  4050c8:	9901      	ldr	r1, [sp, #4]
  4050ca:	aa0f      	add	r2, sp, #60	; 0x3c
  4050cc:	f7ff fbae 	bl	40482c <__sprint_r.part.0>
  4050d0:	9b01      	ldr	r3, [sp, #4]
  4050d2:	899b      	ldrh	r3, [r3, #12]
  4050d4:	065b      	lsls	r3, r3, #25
  4050d6:	f57f acd2 	bpl.w	404a7e <_vfiprintf_r+0x1d2>
  4050da:	f04f 33ff 	mov.w	r3, #4294967295
  4050de:	9304      	str	r3, [sp, #16]
  4050e0:	e4cd      	b.n	404a7e <_vfiprintf_r+0x1d2>
  4050e2:	aa0f      	add	r2, sp, #60	; 0x3c
  4050e4:	4641      	mov	r1, r8
  4050e6:	4638      	mov	r0, r7
  4050e8:	f7ff fba0 	bl	40482c <__sprint_r.part.0>
  4050ec:	2800      	cmp	r0, #0
  4050ee:	d1ef      	bne.n	4050d0 <_vfiprintf_r+0x824>
  4050f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4050f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050f4:	1c48      	adds	r0, r1, #1
  4050f6:	46da      	mov	sl, fp
  4050f8:	e5d8      	b.n	404cac <_vfiprintf_r+0x400>
  4050fa:	bf00      	nop
  4050fc:	00409154 	.word	0x00409154
  405100:	00409168 	.word	0x00409168
  405104:	004091b8 	.word	0x004091b8
  405108:	2a00      	cmp	r2, #0
  40510a:	f040 8100 	bne.w	40530e <_vfiprintf_r+0xa62>
  40510e:	9a05      	ldr	r2, [sp, #20]
  405110:	921d      	str	r2, [sp, #116]	; 0x74
  405112:	2301      	movs	r3, #1
  405114:	9211      	str	r2, [sp, #68]	; 0x44
  405116:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  40511a:	9310      	str	r3, [sp, #64]	; 0x40
  40511c:	46da      	mov	sl, fp
  40511e:	f10a 0a08 	add.w	sl, sl, #8
  405122:	9b03      	ldr	r3, [sp, #12]
  405124:	0759      	lsls	r1, r3, #29
  405126:	d505      	bpl.n	405134 <_vfiprintf_r+0x888>
  405128:	9b07      	ldr	r3, [sp, #28]
  40512a:	9902      	ldr	r1, [sp, #8]
  40512c:	1a5c      	subs	r4, r3, r1
  40512e:	2c00      	cmp	r4, #0
  405130:	f73f adae 	bgt.w	404c90 <_vfiprintf_r+0x3e4>
  405134:	9b04      	ldr	r3, [sp, #16]
  405136:	9907      	ldr	r1, [sp, #28]
  405138:	9802      	ldr	r0, [sp, #8]
  40513a:	4281      	cmp	r1, r0
  40513c:	bfac      	ite	ge
  40513e:	185b      	addge	r3, r3, r1
  405140:	181b      	addlt	r3, r3, r0
  405142:	9304      	str	r3, [sp, #16]
  405144:	bb7a      	cbnz	r2, 4051a6 <_vfiprintf_r+0x8fa>
  405146:	2300      	movs	r3, #0
  405148:	9310      	str	r3, [sp, #64]	; 0x40
  40514a:	46da      	mov	sl, fp
  40514c:	f7ff bbe0 	b.w	404910 <_vfiprintf_r+0x64>
  405150:	aa0f      	add	r2, sp, #60	; 0x3c
  405152:	9901      	ldr	r1, [sp, #4]
  405154:	4620      	mov	r0, r4
  405156:	f7ff fb69 	bl	40482c <__sprint_r.part.0>
  40515a:	2800      	cmp	r0, #0
  40515c:	d1b8      	bne.n	4050d0 <_vfiprintf_r+0x824>
  40515e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405160:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405162:	f101 0e01 	add.w	lr, r1, #1
  405166:	46dc      	mov	ip, fp
  405168:	e54e      	b.n	404c08 <_vfiprintf_r+0x35c>
  40516a:	2a00      	cmp	r2, #0
  40516c:	f040 811c 	bne.w	4053a8 <_vfiprintf_r+0xafc>
  405170:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405174:	2900      	cmp	r1, #0
  405176:	f000 8111 	beq.w	40539c <_vfiprintf_r+0xaf0>
  40517a:	2201      	movs	r2, #1
  40517c:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405180:	4610      	mov	r0, r2
  405182:	921d      	str	r2, [sp, #116]	; 0x74
  405184:	911c      	str	r1, [sp, #112]	; 0x70
  405186:	46da      	mov	sl, fp
  405188:	4601      	mov	r1, r0
  40518a:	f10a 0a08 	add.w	sl, sl, #8
  40518e:	3001      	adds	r0, #1
  405190:	e50d      	b.n	404bae <_vfiprintf_r+0x302>
  405192:	9b03      	ldr	r3, [sp, #12]
  405194:	2a01      	cmp	r2, #1
  405196:	f000 8090 	beq.w	4052ba <_vfiprintf_r+0xa0e>
  40519a:	2a02      	cmp	r2, #2
  40519c:	d10b      	bne.n	4051b6 <_vfiprintf_r+0x90a>
  40519e:	9303      	str	r3, [sp, #12]
  4051a0:	2600      	movs	r6, #0
  4051a2:	2700      	movs	r7, #0
  4051a4:	e615      	b.n	404dd2 <_vfiprintf_r+0x526>
  4051a6:	aa0f      	add	r2, sp, #60	; 0x3c
  4051a8:	9901      	ldr	r1, [sp, #4]
  4051aa:	9806      	ldr	r0, [sp, #24]
  4051ac:	f7ff fb3e 	bl	40482c <__sprint_r.part.0>
  4051b0:	2800      	cmp	r0, #0
  4051b2:	d0c8      	beq.n	405146 <_vfiprintf_r+0x89a>
  4051b4:	e78c      	b.n	4050d0 <_vfiprintf_r+0x824>
  4051b6:	9303      	str	r3, [sp, #12]
  4051b8:	2600      	movs	r6, #0
  4051ba:	2700      	movs	r7, #0
  4051bc:	4659      	mov	r1, fp
  4051be:	e000      	b.n	4051c2 <_vfiprintf_r+0x916>
  4051c0:	4641      	mov	r1, r8
  4051c2:	08f2      	lsrs	r2, r6, #3
  4051c4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4051c8:	08f8      	lsrs	r0, r7, #3
  4051ca:	f006 0307 	and.w	r3, r6, #7
  4051ce:	4607      	mov	r7, r0
  4051d0:	4616      	mov	r6, r2
  4051d2:	3330      	adds	r3, #48	; 0x30
  4051d4:	ea56 0207 	orrs.w	r2, r6, r7
  4051d8:	f801 3c01 	strb.w	r3, [r1, #-1]
  4051dc:	f101 38ff 	add.w	r8, r1, #4294967295
  4051e0:	d1ee      	bne.n	4051c0 <_vfiprintf_r+0x914>
  4051e2:	9a03      	ldr	r2, [sp, #12]
  4051e4:	07d6      	lsls	r6, r2, #31
  4051e6:	f57f ae04 	bpl.w	404df2 <_vfiprintf_r+0x546>
  4051ea:	2b30      	cmp	r3, #48	; 0x30
  4051ec:	f43f ae01 	beq.w	404df2 <_vfiprintf_r+0x546>
  4051f0:	3902      	subs	r1, #2
  4051f2:	2330      	movs	r3, #48	; 0x30
  4051f4:	f808 3c01 	strb.w	r3, [r8, #-1]
  4051f8:	ebab 0301 	sub.w	r3, fp, r1
  4051fc:	9305      	str	r3, [sp, #20]
  4051fe:	4688      	mov	r8, r1
  405200:	e47e      	b.n	404b00 <_vfiprintf_r+0x254>
  405202:	9b04      	ldr	r3, [sp, #16]
  405204:	9a07      	ldr	r2, [sp, #28]
  405206:	428a      	cmp	r2, r1
  405208:	bfac      	ite	ge
  40520a:	189b      	addge	r3, r3, r2
  40520c:	185b      	addlt	r3, r3, r1
  40520e:	9304      	str	r3, [sp, #16]
  405210:	e799      	b.n	405146 <_vfiprintf_r+0x89a>
  405212:	2202      	movs	r2, #2
  405214:	e455      	b.n	404ac2 <_vfiprintf_r+0x216>
  405216:	2f00      	cmp	r7, #0
  405218:	bf08      	it	eq
  40521a:	2e0a      	cmpeq	r6, #10
  40521c:	d34c      	bcc.n	4052b8 <_vfiprintf_r+0xa0c>
  40521e:	46d8      	mov	r8, fp
  405220:	4630      	mov	r0, r6
  405222:	4639      	mov	r1, r7
  405224:	220a      	movs	r2, #10
  405226:	2300      	movs	r3, #0
  405228:	f7fd fdf4 	bl	402e14 <__aeabi_uldivmod>
  40522c:	3230      	adds	r2, #48	; 0x30
  40522e:	f808 2d01 	strb.w	r2, [r8, #-1]!
  405232:	4630      	mov	r0, r6
  405234:	4639      	mov	r1, r7
  405236:	2300      	movs	r3, #0
  405238:	220a      	movs	r2, #10
  40523a:	f7fd fdeb 	bl	402e14 <__aeabi_uldivmod>
  40523e:	4606      	mov	r6, r0
  405240:	460f      	mov	r7, r1
  405242:	ea56 0307 	orrs.w	r3, r6, r7
  405246:	d1eb      	bne.n	405220 <_vfiprintf_r+0x974>
  405248:	ebab 0308 	sub.w	r3, fp, r8
  40524c:	9305      	str	r3, [sp, #20]
  40524e:	e457      	b.n	404b00 <_vfiprintf_r+0x254>
  405250:	9405      	str	r4, [sp, #20]
  405252:	46d8      	mov	r8, fp
  405254:	e454      	b.n	404b00 <_vfiprintf_r+0x254>
  405256:	aa0f      	add	r2, sp, #60	; 0x3c
  405258:	9901      	ldr	r1, [sp, #4]
  40525a:	9806      	ldr	r0, [sp, #24]
  40525c:	f7ff fae6 	bl	40482c <__sprint_r.part.0>
  405260:	2800      	cmp	r0, #0
  405262:	f47f af35 	bne.w	4050d0 <_vfiprintf_r+0x824>
  405266:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405268:	46da      	mov	sl, fp
  40526a:	e75a      	b.n	405122 <_vfiprintf_r+0x876>
  40526c:	aa0f      	add	r2, sp, #60	; 0x3c
  40526e:	9901      	ldr	r1, [sp, #4]
  405270:	9806      	ldr	r0, [sp, #24]
  405272:	f7ff fadb 	bl	40482c <__sprint_r.part.0>
  405276:	2800      	cmp	r0, #0
  405278:	f47f af2a 	bne.w	4050d0 <_vfiprintf_r+0x824>
  40527c:	46da      	mov	sl, fp
  40527e:	f7ff bbe0 	b.w	404a42 <_vfiprintf_r+0x196>
  405282:	3104      	adds	r1, #4
  405284:	6816      	ldr	r6, [r2, #0]
  405286:	9108      	str	r1, [sp, #32]
  405288:	2201      	movs	r2, #1
  40528a:	2700      	movs	r7, #0
  40528c:	e419      	b.n	404ac2 <_vfiprintf_r+0x216>
  40528e:	9808      	ldr	r0, [sp, #32]
  405290:	4601      	mov	r1, r0
  405292:	3104      	adds	r1, #4
  405294:	6806      	ldr	r6, [r0, #0]
  405296:	9108      	str	r1, [sp, #32]
  405298:	2700      	movs	r7, #0
  40529a:	e412      	b.n	404ac2 <_vfiprintf_r+0x216>
  40529c:	680e      	ldr	r6, [r1, #0]
  40529e:	3104      	adds	r1, #4
  4052a0:	9108      	str	r1, [sp, #32]
  4052a2:	2700      	movs	r7, #0
  4052a4:	e5d9      	b.n	404e5a <_vfiprintf_r+0x5ae>
  4052a6:	9908      	ldr	r1, [sp, #32]
  4052a8:	680e      	ldr	r6, [r1, #0]
  4052aa:	460a      	mov	r2, r1
  4052ac:	17f7      	asrs	r7, r6, #31
  4052ae:	3204      	adds	r2, #4
  4052b0:	9208      	str	r2, [sp, #32]
  4052b2:	4630      	mov	r0, r6
  4052b4:	4639      	mov	r1, r7
  4052b6:	e575      	b.n	404da4 <_vfiprintf_r+0x4f8>
  4052b8:	9b03      	ldr	r3, [sp, #12]
  4052ba:	9303      	str	r3, [sp, #12]
  4052bc:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  4052c0:	3630      	adds	r6, #48	; 0x30
  4052c2:	2301      	movs	r3, #1
  4052c4:	f808 6d41 	strb.w	r6, [r8, #-65]!
  4052c8:	9305      	str	r3, [sp, #20]
  4052ca:	e419      	b.n	404b00 <_vfiprintf_r+0x254>
  4052cc:	aa0f      	add	r2, sp, #60	; 0x3c
  4052ce:	9901      	ldr	r1, [sp, #4]
  4052d0:	9806      	ldr	r0, [sp, #24]
  4052d2:	f7ff faab 	bl	40482c <__sprint_r.part.0>
  4052d6:	2800      	cmp	r0, #0
  4052d8:	f47f aefa 	bne.w	4050d0 <_vfiprintf_r+0x824>
  4052dc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052de:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052e0:	1c48      	adds	r0, r1, #1
  4052e2:	46da      	mov	sl, fp
  4052e4:	e463      	b.n	404bae <_vfiprintf_r+0x302>
  4052e6:	aa0f      	add	r2, sp, #60	; 0x3c
  4052e8:	9901      	ldr	r1, [sp, #4]
  4052ea:	9806      	ldr	r0, [sp, #24]
  4052ec:	f7ff fa9e 	bl	40482c <__sprint_r.part.0>
  4052f0:	2800      	cmp	r0, #0
  4052f2:	f47f aeed 	bne.w	4050d0 <_vfiprintf_r+0x824>
  4052f6:	9910      	ldr	r1, [sp, #64]	; 0x40
  4052f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4052fa:	1c48      	adds	r0, r1, #1
  4052fc:	46da      	mov	sl, fp
  4052fe:	e69e      	b.n	40503e <_vfiprintf_r+0x792>
  405300:	2a00      	cmp	r2, #0
  405302:	f040 8086 	bne.w	405412 <_vfiprintf_r+0xb66>
  405306:	2001      	movs	r0, #1
  405308:	4611      	mov	r1, r2
  40530a:	46da      	mov	sl, fp
  40530c:	e69b      	b.n	405046 <_vfiprintf_r+0x79a>
  40530e:	aa0f      	add	r2, sp, #60	; 0x3c
  405310:	9901      	ldr	r1, [sp, #4]
  405312:	9806      	ldr	r0, [sp, #24]
  405314:	f7ff fa8a 	bl	40482c <__sprint_r.part.0>
  405318:	2800      	cmp	r0, #0
  40531a:	f47f aed9 	bne.w	4050d0 <_vfiprintf_r+0x824>
  40531e:	9810      	ldr	r0, [sp, #64]	; 0x40
  405320:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405322:	3001      	adds	r0, #1
  405324:	46da      	mov	sl, fp
  405326:	e49a      	b.n	404c5e <_vfiprintf_r+0x3b2>
  405328:	9e08      	ldr	r6, [sp, #32]
  40532a:	3607      	adds	r6, #7
  40532c:	f026 0607 	bic.w	r6, r6, #7
  405330:	e9d6 0100 	ldrd	r0, r1, [r6]
  405334:	f106 0208 	add.w	r2, r6, #8
  405338:	9208      	str	r2, [sp, #32]
  40533a:	4606      	mov	r6, r0
  40533c:	460f      	mov	r7, r1
  40533e:	e531      	b.n	404da4 <_vfiprintf_r+0x4f8>
  405340:	9e08      	ldr	r6, [sp, #32]
  405342:	3607      	adds	r6, #7
  405344:	f026 0207 	bic.w	r2, r6, #7
  405348:	f102 0108 	add.w	r1, r2, #8
  40534c:	e9d2 6700 	ldrd	r6, r7, [r2]
  405350:	9108      	str	r1, [sp, #32]
  405352:	2201      	movs	r2, #1
  405354:	f7ff bbb5 	b.w	404ac2 <_vfiprintf_r+0x216>
  405358:	9e08      	ldr	r6, [sp, #32]
  40535a:	3607      	adds	r6, #7
  40535c:	f026 0207 	bic.w	r2, r6, #7
  405360:	f102 0108 	add.w	r1, r2, #8
  405364:	e9d2 6700 	ldrd	r6, r7, [r2]
  405368:	9108      	str	r1, [sp, #32]
  40536a:	2200      	movs	r2, #0
  40536c:	f7ff bba9 	b.w	404ac2 <_vfiprintf_r+0x216>
  405370:	9e08      	ldr	r6, [sp, #32]
  405372:	3607      	adds	r6, #7
  405374:	f026 0107 	bic.w	r1, r6, #7
  405378:	f101 0008 	add.w	r0, r1, #8
  40537c:	9008      	str	r0, [sp, #32]
  40537e:	e9d1 6700 	ldrd	r6, r7, [r1]
  405382:	e56a      	b.n	404e5a <_vfiprintf_r+0x5ae>
  405384:	46d8      	mov	r8, fp
  405386:	f7ff bbbb 	b.w	404b00 <_vfiprintf_r+0x254>
  40538a:	252d      	movs	r5, #45	; 0x2d
  40538c:	4276      	negs	r6, r6
  40538e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405392:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405396:	2201      	movs	r2, #1
  405398:	f7ff bb98 	b.w	404acc <_vfiprintf_r+0x220>
  40539c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40539e:	b9d3      	cbnz	r3, 4053d6 <_vfiprintf_r+0xb2a>
  4053a0:	4611      	mov	r1, r2
  4053a2:	2001      	movs	r0, #1
  4053a4:	46da      	mov	sl, fp
  4053a6:	e64e      	b.n	405046 <_vfiprintf_r+0x79a>
  4053a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4053aa:	9901      	ldr	r1, [sp, #4]
  4053ac:	9806      	ldr	r0, [sp, #24]
  4053ae:	f7ff fa3d 	bl	40482c <__sprint_r.part.0>
  4053b2:	2800      	cmp	r0, #0
  4053b4:	f47f ae8c 	bne.w	4050d0 <_vfiprintf_r+0x824>
  4053b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4053ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053bc:	1c48      	adds	r0, r1, #1
  4053be:	46da      	mov	sl, fp
  4053c0:	e61a      	b.n	404ff8 <_vfiprintf_r+0x74c>
  4053c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4053c4:	9901      	ldr	r1, [sp, #4]
  4053c6:	9806      	ldr	r0, [sp, #24]
  4053c8:	f7ff fa30 	bl	40482c <__sprint_r.part.0>
  4053cc:	2800      	cmp	r0, #0
  4053ce:	f47f ae7f 	bne.w	4050d0 <_vfiprintf_r+0x824>
  4053d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053d4:	e6ae      	b.n	405134 <_vfiprintf_r+0x888>
  4053d6:	ab0e      	add	r3, sp, #56	; 0x38
  4053d8:	2202      	movs	r2, #2
  4053da:	931c      	str	r3, [sp, #112]	; 0x70
  4053dc:	921d      	str	r2, [sp, #116]	; 0x74
  4053de:	2001      	movs	r0, #1
  4053e0:	46da      	mov	sl, fp
  4053e2:	e628      	b.n	405036 <_vfiprintf_r+0x78a>
  4053e4:	9a08      	ldr	r2, [sp, #32]
  4053e6:	9904      	ldr	r1, [sp, #16]
  4053e8:	6813      	ldr	r3, [r2, #0]
  4053ea:	17cd      	asrs	r5, r1, #31
  4053ec:	4608      	mov	r0, r1
  4053ee:	3204      	adds	r2, #4
  4053f0:	4629      	mov	r1, r5
  4053f2:	9208      	str	r2, [sp, #32]
  4053f4:	e9c3 0100 	strd	r0, r1, [r3]
  4053f8:	f7ff ba8a 	b.w	404910 <_vfiprintf_r+0x64>
  4053fc:	4640      	mov	r0, r8
  4053fe:	9608      	str	r6, [sp, #32]
  405400:	9303      	str	r3, [sp, #12]
  405402:	f002 fefd 	bl	408200 <strlen>
  405406:	2400      	movs	r4, #0
  405408:	9005      	str	r0, [sp, #20]
  40540a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40540e:	f7ff bb77 	b.w	404b00 <_vfiprintf_r+0x254>
  405412:	aa0f      	add	r2, sp, #60	; 0x3c
  405414:	9901      	ldr	r1, [sp, #4]
  405416:	9806      	ldr	r0, [sp, #24]
  405418:	f7ff fa08 	bl	40482c <__sprint_r.part.0>
  40541c:	2800      	cmp	r0, #0
  40541e:	f47f ae57 	bne.w	4050d0 <_vfiprintf_r+0x824>
  405422:	9910      	ldr	r1, [sp, #64]	; 0x40
  405424:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405426:	1c48      	adds	r0, r1, #1
  405428:	46da      	mov	sl, fp
  40542a:	e60c      	b.n	405046 <_vfiprintf_r+0x79a>
  40542c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40542e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405430:	4e1c      	ldr	r6, [pc, #112]	; (4054a4 <_vfiprintf_r+0xbf8>)
  405432:	3101      	adds	r1, #1
  405434:	f7ff bba9 	b.w	404b8a <_vfiprintf_r+0x2de>
  405438:	2c06      	cmp	r4, #6
  40543a:	bf28      	it	cs
  40543c:	2406      	movcs	r4, #6
  40543e:	9405      	str	r4, [sp, #20]
  405440:	9608      	str	r6, [sp, #32]
  405442:	9402      	str	r4, [sp, #8]
  405444:	f8df 8060 	ldr.w	r8, [pc, #96]	; 4054a8 <_vfiprintf_r+0xbfc>
  405448:	e493      	b.n	404d72 <_vfiprintf_r+0x4c6>
  40544a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40544c:	4e15      	ldr	r6, [pc, #84]	; (4054a4 <_vfiprintf_r+0xbf8>)
  40544e:	3001      	adds	r0, #1
  405450:	e443      	b.n	404cda <_vfiprintf_r+0x42e>
  405452:	4686      	mov	lr, r0
  405454:	f7ff bbef 	b.w	404c36 <_vfiprintf_r+0x38a>
  405458:	9405      	str	r4, [sp, #20]
  40545a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40545e:	9608      	str	r6, [sp, #32]
  405460:	9303      	str	r3, [sp, #12]
  405462:	4604      	mov	r4, r0
  405464:	f7ff bb4c 	b.w	404b00 <_vfiprintf_r+0x254>
  405468:	9908      	ldr	r1, [sp, #32]
  40546a:	f899 2001 	ldrb.w	r2, [r9, #1]
  40546e:	680c      	ldr	r4, [r1, #0]
  405470:	3104      	adds	r1, #4
  405472:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405476:	46b9      	mov	r9, r7
  405478:	9108      	str	r1, [sp, #32]
  40547a:	f7ff ba7e 	b.w	40497a <_vfiprintf_r+0xce>
  40547e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405482:	e4c6      	b.n	404e12 <_vfiprintf_r+0x566>
  405484:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405488:	e47a      	b.n	404d80 <_vfiprintf_r+0x4d4>
  40548a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40548e:	e575      	b.n	404f7c <_vfiprintf_r+0x6d0>
  405490:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405494:	e4d0      	b.n	404e38 <_vfiprintf_r+0x58c>
  405496:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40549a:	e587      	b.n	404fac <_vfiprintf_r+0x700>
  40549c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4054a0:	e522      	b.n	404ee8 <_vfiprintf_r+0x63c>
  4054a2:	bf00      	nop
  4054a4:	004091a8 	.word	0x004091a8
  4054a8:	0040917c 	.word	0x0040917c

004054ac <__sbprintf>:
  4054ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  4054ae:	460c      	mov	r4, r1
  4054b0:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  4054b4:	8989      	ldrh	r1, [r1, #12]
  4054b6:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4054b8:	89e5      	ldrh	r5, [r4, #14]
  4054ba:	9619      	str	r6, [sp, #100]	; 0x64
  4054bc:	f021 0102 	bic.w	r1, r1, #2
  4054c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4054c2:	f8ad 500e 	strh.w	r5, [sp, #14]
  4054c6:	2500      	movs	r5, #0
  4054c8:	69e7      	ldr	r7, [r4, #28]
  4054ca:	f8ad 100c 	strh.w	r1, [sp, #12]
  4054ce:	9609      	str	r6, [sp, #36]	; 0x24
  4054d0:	9506      	str	r5, [sp, #24]
  4054d2:	ae1a      	add	r6, sp, #104	; 0x68
  4054d4:	f44f 6580 	mov.w	r5, #1024	; 0x400
  4054d8:	4669      	mov	r1, sp
  4054da:	9600      	str	r6, [sp, #0]
  4054dc:	9604      	str	r6, [sp, #16]
  4054de:	9502      	str	r5, [sp, #8]
  4054e0:	9505      	str	r5, [sp, #20]
  4054e2:	9707      	str	r7, [sp, #28]
  4054e4:	4606      	mov	r6, r0
  4054e6:	f7ff f9e1 	bl	4048ac <_vfiprintf_r>
  4054ea:	1e05      	subs	r5, r0, #0
  4054ec:	db07      	blt.n	4054fe <__sbprintf+0x52>
  4054ee:	4630      	mov	r0, r6
  4054f0:	4669      	mov	r1, sp
  4054f2:	f001 f8e3 	bl	4066bc <_fflush_r>
  4054f6:	2800      	cmp	r0, #0
  4054f8:	bf18      	it	ne
  4054fa:	f04f 35ff 	movne.w	r5, #4294967295
  4054fe:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405502:	065b      	lsls	r3, r3, #25
  405504:	d503      	bpl.n	40550e <__sbprintf+0x62>
  405506:	89a3      	ldrh	r3, [r4, #12]
  405508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40550c:	81a3      	strh	r3, [r4, #12]
  40550e:	4628      	mov	r0, r5
  405510:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  405514:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405516:	bf00      	nop

00405518 <__swsetup_r>:
  405518:	b538      	push	{r3, r4, r5, lr}
  40551a:	4b30      	ldr	r3, [pc, #192]	; (4055dc <__swsetup_r+0xc4>)
  40551c:	681b      	ldr	r3, [r3, #0]
  40551e:	4605      	mov	r5, r0
  405520:	460c      	mov	r4, r1
  405522:	b113      	cbz	r3, 40552a <__swsetup_r+0x12>
  405524:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405526:	2a00      	cmp	r2, #0
  405528:	d038      	beq.n	40559c <__swsetup_r+0x84>
  40552a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40552e:	b293      	uxth	r3, r2
  405530:	0718      	lsls	r0, r3, #28
  405532:	d50c      	bpl.n	40554e <__swsetup_r+0x36>
  405534:	6920      	ldr	r0, [r4, #16]
  405536:	b1a8      	cbz	r0, 405564 <__swsetup_r+0x4c>
  405538:	f013 0201 	ands.w	r2, r3, #1
  40553c:	d01e      	beq.n	40557c <__swsetup_r+0x64>
  40553e:	6963      	ldr	r3, [r4, #20]
  405540:	2200      	movs	r2, #0
  405542:	425b      	negs	r3, r3
  405544:	61a3      	str	r3, [r4, #24]
  405546:	60a2      	str	r2, [r4, #8]
  405548:	b1f0      	cbz	r0, 405588 <__swsetup_r+0x70>
  40554a:	2000      	movs	r0, #0
  40554c:	bd38      	pop	{r3, r4, r5, pc}
  40554e:	06d9      	lsls	r1, r3, #27
  405550:	d53c      	bpl.n	4055cc <__swsetup_r+0xb4>
  405552:	0758      	lsls	r0, r3, #29
  405554:	d426      	bmi.n	4055a4 <__swsetup_r+0x8c>
  405556:	6920      	ldr	r0, [r4, #16]
  405558:	f042 0308 	orr.w	r3, r2, #8
  40555c:	81a3      	strh	r3, [r4, #12]
  40555e:	b29b      	uxth	r3, r3
  405560:	2800      	cmp	r0, #0
  405562:	d1e9      	bne.n	405538 <__swsetup_r+0x20>
  405564:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405568:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40556c:	d0e4      	beq.n	405538 <__swsetup_r+0x20>
  40556e:	4628      	mov	r0, r5
  405570:	4621      	mov	r1, r4
  405572:	f001 fcdf 	bl	406f34 <__smakebuf_r>
  405576:	89a3      	ldrh	r3, [r4, #12]
  405578:	6920      	ldr	r0, [r4, #16]
  40557a:	e7dd      	b.n	405538 <__swsetup_r+0x20>
  40557c:	0799      	lsls	r1, r3, #30
  40557e:	bf58      	it	pl
  405580:	6962      	ldrpl	r2, [r4, #20]
  405582:	60a2      	str	r2, [r4, #8]
  405584:	2800      	cmp	r0, #0
  405586:	d1e0      	bne.n	40554a <__swsetup_r+0x32>
  405588:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40558c:	061a      	lsls	r2, r3, #24
  40558e:	d5dd      	bpl.n	40554c <__swsetup_r+0x34>
  405590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405594:	81a3      	strh	r3, [r4, #12]
  405596:	f04f 30ff 	mov.w	r0, #4294967295
  40559a:	bd38      	pop	{r3, r4, r5, pc}
  40559c:	4618      	mov	r0, r3
  40559e:	f001 f921 	bl	4067e4 <__sinit>
  4055a2:	e7c2      	b.n	40552a <__swsetup_r+0x12>
  4055a4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4055a6:	b151      	cbz	r1, 4055be <__swsetup_r+0xa6>
  4055a8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4055ac:	4299      	cmp	r1, r3
  4055ae:	d004      	beq.n	4055ba <__swsetup_r+0xa2>
  4055b0:	4628      	mov	r0, r5
  4055b2:	f001 f9ed 	bl	406990 <_free_r>
  4055b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4055ba:	2300      	movs	r3, #0
  4055bc:	6323      	str	r3, [r4, #48]	; 0x30
  4055be:	2300      	movs	r3, #0
  4055c0:	6920      	ldr	r0, [r4, #16]
  4055c2:	6063      	str	r3, [r4, #4]
  4055c4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4055c8:	6020      	str	r0, [r4, #0]
  4055ca:	e7c5      	b.n	405558 <__swsetup_r+0x40>
  4055cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4055d0:	2309      	movs	r3, #9
  4055d2:	602b      	str	r3, [r5, #0]
  4055d4:	f04f 30ff 	mov.w	r0, #4294967295
  4055d8:	81a2      	strh	r2, [r4, #12]
  4055da:	bd38      	pop	{r3, r4, r5, pc}
  4055dc:	20400010 	.word	0x20400010

004055e0 <register_fini>:
  4055e0:	4b02      	ldr	r3, [pc, #8]	; (4055ec <register_fini+0xc>)
  4055e2:	b113      	cbz	r3, 4055ea <register_fini+0xa>
  4055e4:	4802      	ldr	r0, [pc, #8]	; (4055f0 <register_fini+0x10>)
  4055e6:	f000 b805 	b.w	4055f4 <atexit>
  4055ea:	4770      	bx	lr
  4055ec:	00000000 	.word	0x00000000
  4055f0:	004067f9 	.word	0x004067f9

004055f4 <atexit>:
  4055f4:	2300      	movs	r3, #0
  4055f6:	4601      	mov	r1, r0
  4055f8:	461a      	mov	r2, r3
  4055fa:	4618      	mov	r0, r3
  4055fc:	f002 bf92 	b.w	408524 <__register_exitproc>

00405600 <quorem>:
  405600:	6902      	ldr	r2, [r0, #16]
  405602:	690b      	ldr	r3, [r1, #16]
  405604:	4293      	cmp	r3, r2
  405606:	f300 808d 	bgt.w	405724 <quorem+0x124>
  40560a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40560e:	f103 38ff 	add.w	r8, r3, #4294967295
  405612:	f101 0714 	add.w	r7, r1, #20
  405616:	f100 0b14 	add.w	fp, r0, #20
  40561a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40561e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405622:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405626:	b083      	sub	sp, #12
  405628:	3201      	adds	r2, #1
  40562a:	fbb3 f9f2 	udiv	r9, r3, r2
  40562e:	eb0b 0304 	add.w	r3, fp, r4
  405632:	9400      	str	r4, [sp, #0]
  405634:	eb07 0a04 	add.w	sl, r7, r4
  405638:	9301      	str	r3, [sp, #4]
  40563a:	f1b9 0f00 	cmp.w	r9, #0
  40563e:	d039      	beq.n	4056b4 <quorem+0xb4>
  405640:	2500      	movs	r5, #0
  405642:	462e      	mov	r6, r5
  405644:	46bc      	mov	ip, r7
  405646:	46de      	mov	lr, fp
  405648:	f85c 4b04 	ldr.w	r4, [ip], #4
  40564c:	f8de 3000 	ldr.w	r3, [lr]
  405650:	b2a2      	uxth	r2, r4
  405652:	fb09 5502 	mla	r5, r9, r2, r5
  405656:	0c22      	lsrs	r2, r4, #16
  405658:	0c2c      	lsrs	r4, r5, #16
  40565a:	fb09 4202 	mla	r2, r9, r2, r4
  40565e:	b2ad      	uxth	r5, r5
  405660:	1b75      	subs	r5, r6, r5
  405662:	b296      	uxth	r6, r2
  405664:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405668:	fa15 f383 	uxtah	r3, r5, r3
  40566c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405670:	b29b      	uxth	r3, r3
  405672:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405676:	45e2      	cmp	sl, ip
  405678:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40567c:	f84e 3b04 	str.w	r3, [lr], #4
  405680:	ea4f 4626 	mov.w	r6, r6, asr #16
  405684:	d2e0      	bcs.n	405648 <quorem+0x48>
  405686:	9b00      	ldr	r3, [sp, #0]
  405688:	f85b 3003 	ldr.w	r3, [fp, r3]
  40568c:	b993      	cbnz	r3, 4056b4 <quorem+0xb4>
  40568e:	9c01      	ldr	r4, [sp, #4]
  405690:	1f23      	subs	r3, r4, #4
  405692:	459b      	cmp	fp, r3
  405694:	d20c      	bcs.n	4056b0 <quorem+0xb0>
  405696:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40569a:	b94b      	cbnz	r3, 4056b0 <quorem+0xb0>
  40569c:	f1a4 0308 	sub.w	r3, r4, #8
  4056a0:	e002      	b.n	4056a8 <quorem+0xa8>
  4056a2:	681a      	ldr	r2, [r3, #0]
  4056a4:	3b04      	subs	r3, #4
  4056a6:	b91a      	cbnz	r2, 4056b0 <quorem+0xb0>
  4056a8:	459b      	cmp	fp, r3
  4056aa:	f108 38ff 	add.w	r8, r8, #4294967295
  4056ae:	d3f8      	bcc.n	4056a2 <quorem+0xa2>
  4056b0:	f8c0 8010 	str.w	r8, [r0, #16]
  4056b4:	4604      	mov	r4, r0
  4056b6:	f002 faa3 	bl	407c00 <__mcmp>
  4056ba:	2800      	cmp	r0, #0
  4056bc:	db2e      	blt.n	40571c <quorem+0x11c>
  4056be:	f109 0901 	add.w	r9, r9, #1
  4056c2:	465d      	mov	r5, fp
  4056c4:	2300      	movs	r3, #0
  4056c6:	f857 1b04 	ldr.w	r1, [r7], #4
  4056ca:	6828      	ldr	r0, [r5, #0]
  4056cc:	b28a      	uxth	r2, r1
  4056ce:	1a9a      	subs	r2, r3, r2
  4056d0:	0c0b      	lsrs	r3, r1, #16
  4056d2:	fa12 f280 	uxtah	r2, r2, r0
  4056d6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4056da:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4056de:	b292      	uxth	r2, r2
  4056e0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4056e4:	45ba      	cmp	sl, r7
  4056e6:	f845 2b04 	str.w	r2, [r5], #4
  4056ea:	ea4f 4323 	mov.w	r3, r3, asr #16
  4056ee:	d2ea      	bcs.n	4056c6 <quorem+0xc6>
  4056f0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4056f4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4056f8:	b982      	cbnz	r2, 40571c <quorem+0x11c>
  4056fa:	1f1a      	subs	r2, r3, #4
  4056fc:	4593      	cmp	fp, r2
  4056fe:	d20b      	bcs.n	405718 <quorem+0x118>
  405700:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405704:	b942      	cbnz	r2, 405718 <quorem+0x118>
  405706:	3b08      	subs	r3, #8
  405708:	e002      	b.n	405710 <quorem+0x110>
  40570a:	681a      	ldr	r2, [r3, #0]
  40570c:	3b04      	subs	r3, #4
  40570e:	b91a      	cbnz	r2, 405718 <quorem+0x118>
  405710:	459b      	cmp	fp, r3
  405712:	f108 38ff 	add.w	r8, r8, #4294967295
  405716:	d3f8      	bcc.n	40570a <quorem+0x10a>
  405718:	f8c4 8010 	str.w	r8, [r4, #16]
  40571c:	4648      	mov	r0, r9
  40571e:	b003      	add	sp, #12
  405720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405724:	2000      	movs	r0, #0
  405726:	4770      	bx	lr

00405728 <_dtoa_r>:
  405728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40572c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40572e:	b09b      	sub	sp, #108	; 0x6c
  405730:	4604      	mov	r4, r0
  405732:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405734:	4692      	mov	sl, r2
  405736:	469b      	mov	fp, r3
  405738:	b141      	cbz	r1, 40574c <_dtoa_r+0x24>
  40573a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40573c:	604a      	str	r2, [r1, #4]
  40573e:	2301      	movs	r3, #1
  405740:	4093      	lsls	r3, r2
  405742:	608b      	str	r3, [r1, #8]
  405744:	f002 f884 	bl	407850 <_Bfree>
  405748:	2300      	movs	r3, #0
  40574a:	6423      	str	r3, [r4, #64]	; 0x40
  40574c:	f1bb 0f00 	cmp.w	fp, #0
  405750:	465d      	mov	r5, fp
  405752:	db35      	blt.n	4057c0 <_dtoa_r+0x98>
  405754:	2300      	movs	r3, #0
  405756:	6033      	str	r3, [r6, #0]
  405758:	4b9d      	ldr	r3, [pc, #628]	; (4059d0 <_dtoa_r+0x2a8>)
  40575a:	43ab      	bics	r3, r5
  40575c:	d015      	beq.n	40578a <_dtoa_r+0x62>
  40575e:	4650      	mov	r0, sl
  405760:	4659      	mov	r1, fp
  405762:	2200      	movs	r2, #0
  405764:	2300      	movs	r3, #0
  405766:	f003 fc23 	bl	408fb0 <__aeabi_dcmpeq>
  40576a:	4680      	mov	r8, r0
  40576c:	2800      	cmp	r0, #0
  40576e:	d02d      	beq.n	4057cc <_dtoa_r+0xa4>
  405770:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405772:	2301      	movs	r3, #1
  405774:	6013      	str	r3, [r2, #0]
  405776:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405778:	2b00      	cmp	r3, #0
  40577a:	f000 80bd 	beq.w	4058f8 <_dtoa_r+0x1d0>
  40577e:	4895      	ldr	r0, [pc, #596]	; (4059d4 <_dtoa_r+0x2ac>)
  405780:	6018      	str	r0, [r3, #0]
  405782:	3801      	subs	r0, #1
  405784:	b01b      	add	sp, #108	; 0x6c
  405786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40578a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40578c:	f242 730f 	movw	r3, #9999	; 0x270f
  405790:	6013      	str	r3, [r2, #0]
  405792:	f1ba 0f00 	cmp.w	sl, #0
  405796:	d10d      	bne.n	4057b4 <_dtoa_r+0x8c>
  405798:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40579c:	b955      	cbnz	r5, 4057b4 <_dtoa_r+0x8c>
  40579e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4057a0:	488d      	ldr	r0, [pc, #564]	; (4059d8 <_dtoa_r+0x2b0>)
  4057a2:	2b00      	cmp	r3, #0
  4057a4:	d0ee      	beq.n	405784 <_dtoa_r+0x5c>
  4057a6:	f100 0308 	add.w	r3, r0, #8
  4057aa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4057ac:	6013      	str	r3, [r2, #0]
  4057ae:	b01b      	add	sp, #108	; 0x6c
  4057b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4057b6:	4889      	ldr	r0, [pc, #548]	; (4059dc <_dtoa_r+0x2b4>)
  4057b8:	2b00      	cmp	r3, #0
  4057ba:	d0e3      	beq.n	405784 <_dtoa_r+0x5c>
  4057bc:	1cc3      	adds	r3, r0, #3
  4057be:	e7f4      	b.n	4057aa <_dtoa_r+0x82>
  4057c0:	2301      	movs	r3, #1
  4057c2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4057c6:	6033      	str	r3, [r6, #0]
  4057c8:	46ab      	mov	fp, r5
  4057ca:	e7c5      	b.n	405758 <_dtoa_r+0x30>
  4057cc:	aa18      	add	r2, sp, #96	; 0x60
  4057ce:	ab19      	add	r3, sp, #100	; 0x64
  4057d0:	9201      	str	r2, [sp, #4]
  4057d2:	9300      	str	r3, [sp, #0]
  4057d4:	4652      	mov	r2, sl
  4057d6:	465b      	mov	r3, fp
  4057d8:	4620      	mov	r0, r4
  4057da:	f002 fab1 	bl	407d40 <__d2b>
  4057de:	0d2b      	lsrs	r3, r5, #20
  4057e0:	4681      	mov	r9, r0
  4057e2:	d071      	beq.n	4058c8 <_dtoa_r+0x1a0>
  4057e4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4057e8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4057ec:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4057ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4057f2:	4650      	mov	r0, sl
  4057f4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4057f8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4057fc:	2200      	movs	r2, #0
  4057fe:	4b78      	ldr	r3, [pc, #480]	; (4059e0 <_dtoa_r+0x2b8>)
  405800:	f002 ffba 	bl	408778 <__aeabi_dsub>
  405804:	a36c      	add	r3, pc, #432	; (adr r3, 4059b8 <_dtoa_r+0x290>)
  405806:	e9d3 2300 	ldrd	r2, r3, [r3]
  40580a:	f003 f969 	bl	408ae0 <__aeabi_dmul>
  40580e:	a36c      	add	r3, pc, #432	; (adr r3, 4059c0 <_dtoa_r+0x298>)
  405810:	e9d3 2300 	ldrd	r2, r3, [r3]
  405814:	f002 ffb2 	bl	40877c <__adddf3>
  405818:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40581c:	4630      	mov	r0, r6
  40581e:	f003 f8f9 	bl	408a14 <__aeabi_i2d>
  405822:	a369      	add	r3, pc, #420	; (adr r3, 4059c8 <_dtoa_r+0x2a0>)
  405824:	e9d3 2300 	ldrd	r2, r3, [r3]
  405828:	f003 f95a 	bl	408ae0 <__aeabi_dmul>
  40582c:	4602      	mov	r2, r0
  40582e:	460b      	mov	r3, r1
  405830:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405834:	f002 ffa2 	bl	40877c <__adddf3>
  405838:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40583c:	f003 fc00 	bl	409040 <__aeabi_d2iz>
  405840:	2200      	movs	r2, #0
  405842:	9002      	str	r0, [sp, #8]
  405844:	2300      	movs	r3, #0
  405846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40584a:	f003 fbbb 	bl	408fc4 <__aeabi_dcmplt>
  40584e:	2800      	cmp	r0, #0
  405850:	f040 8173 	bne.w	405b3a <_dtoa_r+0x412>
  405854:	9d02      	ldr	r5, [sp, #8]
  405856:	2d16      	cmp	r5, #22
  405858:	f200 815d 	bhi.w	405b16 <_dtoa_r+0x3ee>
  40585c:	4b61      	ldr	r3, [pc, #388]	; (4059e4 <_dtoa_r+0x2bc>)
  40585e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405862:	e9d3 0100 	ldrd	r0, r1, [r3]
  405866:	4652      	mov	r2, sl
  405868:	465b      	mov	r3, fp
  40586a:	f003 fbc9 	bl	409000 <__aeabi_dcmpgt>
  40586e:	2800      	cmp	r0, #0
  405870:	f000 81c5 	beq.w	405bfe <_dtoa_r+0x4d6>
  405874:	1e6b      	subs	r3, r5, #1
  405876:	9302      	str	r3, [sp, #8]
  405878:	2300      	movs	r3, #0
  40587a:	930e      	str	r3, [sp, #56]	; 0x38
  40587c:	1bbf      	subs	r7, r7, r6
  40587e:	1e7b      	subs	r3, r7, #1
  405880:	9306      	str	r3, [sp, #24]
  405882:	f100 8154 	bmi.w	405b2e <_dtoa_r+0x406>
  405886:	2300      	movs	r3, #0
  405888:	9308      	str	r3, [sp, #32]
  40588a:	9b02      	ldr	r3, [sp, #8]
  40588c:	2b00      	cmp	r3, #0
  40588e:	f2c0 8145 	blt.w	405b1c <_dtoa_r+0x3f4>
  405892:	9a06      	ldr	r2, [sp, #24]
  405894:	930d      	str	r3, [sp, #52]	; 0x34
  405896:	4611      	mov	r1, r2
  405898:	4419      	add	r1, r3
  40589a:	2300      	movs	r3, #0
  40589c:	9106      	str	r1, [sp, #24]
  40589e:	930c      	str	r3, [sp, #48]	; 0x30
  4058a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4058a2:	2b09      	cmp	r3, #9
  4058a4:	d82a      	bhi.n	4058fc <_dtoa_r+0x1d4>
  4058a6:	2b05      	cmp	r3, #5
  4058a8:	f340 865b 	ble.w	406562 <_dtoa_r+0xe3a>
  4058ac:	3b04      	subs	r3, #4
  4058ae:	9324      	str	r3, [sp, #144]	; 0x90
  4058b0:	2500      	movs	r5, #0
  4058b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4058b4:	3b02      	subs	r3, #2
  4058b6:	2b03      	cmp	r3, #3
  4058b8:	f200 8642 	bhi.w	406540 <_dtoa_r+0xe18>
  4058bc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4058c0:	02c903d4 	.word	0x02c903d4
  4058c4:	046103df 	.word	0x046103df
  4058c8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4058ca:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4058cc:	443e      	add	r6, r7
  4058ce:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4058d2:	2b20      	cmp	r3, #32
  4058d4:	f340 818e 	ble.w	405bf4 <_dtoa_r+0x4cc>
  4058d8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4058dc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4058e0:	409d      	lsls	r5, r3
  4058e2:	fa2a f000 	lsr.w	r0, sl, r0
  4058e6:	4328      	orrs	r0, r5
  4058e8:	f003 f884 	bl	4089f4 <__aeabi_ui2d>
  4058ec:	2301      	movs	r3, #1
  4058ee:	3e01      	subs	r6, #1
  4058f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4058f4:	9314      	str	r3, [sp, #80]	; 0x50
  4058f6:	e781      	b.n	4057fc <_dtoa_r+0xd4>
  4058f8:	483b      	ldr	r0, [pc, #236]	; (4059e8 <_dtoa_r+0x2c0>)
  4058fa:	e743      	b.n	405784 <_dtoa_r+0x5c>
  4058fc:	2100      	movs	r1, #0
  4058fe:	6461      	str	r1, [r4, #68]	; 0x44
  405900:	4620      	mov	r0, r4
  405902:	9125      	str	r1, [sp, #148]	; 0x94
  405904:	f001 ff7e 	bl	407804 <_Balloc>
  405908:	f04f 33ff 	mov.w	r3, #4294967295
  40590c:	930a      	str	r3, [sp, #40]	; 0x28
  40590e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405910:	930f      	str	r3, [sp, #60]	; 0x3c
  405912:	2301      	movs	r3, #1
  405914:	9004      	str	r0, [sp, #16]
  405916:	6420      	str	r0, [r4, #64]	; 0x40
  405918:	9224      	str	r2, [sp, #144]	; 0x90
  40591a:	930b      	str	r3, [sp, #44]	; 0x2c
  40591c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40591e:	2b00      	cmp	r3, #0
  405920:	f2c0 80d9 	blt.w	405ad6 <_dtoa_r+0x3ae>
  405924:	9a02      	ldr	r2, [sp, #8]
  405926:	2a0e      	cmp	r2, #14
  405928:	f300 80d5 	bgt.w	405ad6 <_dtoa_r+0x3ae>
  40592c:	4b2d      	ldr	r3, [pc, #180]	; (4059e4 <_dtoa_r+0x2bc>)
  40592e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405932:	e9d3 2300 	ldrd	r2, r3, [r3]
  405936:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40593a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40593c:	2b00      	cmp	r3, #0
  40593e:	f2c0 83ba 	blt.w	4060b6 <_dtoa_r+0x98e>
  405942:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405946:	4650      	mov	r0, sl
  405948:	462a      	mov	r2, r5
  40594a:	4633      	mov	r3, r6
  40594c:	4659      	mov	r1, fp
  40594e:	f003 f9f1 	bl	408d34 <__aeabi_ddiv>
  405952:	f003 fb75 	bl	409040 <__aeabi_d2iz>
  405956:	4680      	mov	r8, r0
  405958:	f003 f85c 	bl	408a14 <__aeabi_i2d>
  40595c:	462a      	mov	r2, r5
  40595e:	4633      	mov	r3, r6
  405960:	f003 f8be 	bl	408ae0 <__aeabi_dmul>
  405964:	460b      	mov	r3, r1
  405966:	4602      	mov	r2, r0
  405968:	4659      	mov	r1, fp
  40596a:	4650      	mov	r0, sl
  40596c:	f002 ff04 	bl	408778 <__aeabi_dsub>
  405970:	9d04      	ldr	r5, [sp, #16]
  405972:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405976:	702b      	strb	r3, [r5, #0]
  405978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40597a:	2b01      	cmp	r3, #1
  40597c:	4606      	mov	r6, r0
  40597e:	460f      	mov	r7, r1
  405980:	f105 0501 	add.w	r5, r5, #1
  405984:	d068      	beq.n	405a58 <_dtoa_r+0x330>
  405986:	2200      	movs	r2, #0
  405988:	4b18      	ldr	r3, [pc, #96]	; (4059ec <_dtoa_r+0x2c4>)
  40598a:	f003 f8a9 	bl	408ae0 <__aeabi_dmul>
  40598e:	2200      	movs	r2, #0
  405990:	2300      	movs	r3, #0
  405992:	4606      	mov	r6, r0
  405994:	460f      	mov	r7, r1
  405996:	f003 fb0b 	bl	408fb0 <__aeabi_dcmpeq>
  40599a:	2800      	cmp	r0, #0
  40599c:	f040 8088 	bne.w	405ab0 <_dtoa_r+0x388>
  4059a0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4059a4:	f04f 0a00 	mov.w	sl, #0
  4059a8:	f8df b040 	ldr.w	fp, [pc, #64]	; 4059ec <_dtoa_r+0x2c4>
  4059ac:	940c      	str	r4, [sp, #48]	; 0x30
  4059ae:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4059b2:	e028      	b.n	405a06 <_dtoa_r+0x2de>
  4059b4:	f3af 8000 	nop.w
  4059b8:	636f4361 	.word	0x636f4361
  4059bc:	3fd287a7 	.word	0x3fd287a7
  4059c0:	8b60c8b3 	.word	0x8b60c8b3
  4059c4:	3fc68a28 	.word	0x3fc68a28
  4059c8:	509f79fb 	.word	0x509f79fb
  4059cc:	3fd34413 	.word	0x3fd34413
  4059d0:	7ff00000 	.word	0x7ff00000
  4059d4:	00409185 	.word	0x00409185
  4059d8:	004091c8 	.word	0x004091c8
  4059dc:	004091d4 	.word	0x004091d4
  4059e0:	3ff80000 	.word	0x3ff80000
  4059e4:	00409210 	.word	0x00409210
  4059e8:	00409184 	.word	0x00409184
  4059ec:	40240000 	.word	0x40240000
  4059f0:	f003 f876 	bl	408ae0 <__aeabi_dmul>
  4059f4:	2200      	movs	r2, #0
  4059f6:	2300      	movs	r3, #0
  4059f8:	4606      	mov	r6, r0
  4059fa:	460f      	mov	r7, r1
  4059fc:	f003 fad8 	bl	408fb0 <__aeabi_dcmpeq>
  405a00:	2800      	cmp	r0, #0
  405a02:	f040 83c1 	bne.w	406188 <_dtoa_r+0xa60>
  405a06:	4642      	mov	r2, r8
  405a08:	464b      	mov	r3, r9
  405a0a:	4630      	mov	r0, r6
  405a0c:	4639      	mov	r1, r7
  405a0e:	f003 f991 	bl	408d34 <__aeabi_ddiv>
  405a12:	f003 fb15 	bl	409040 <__aeabi_d2iz>
  405a16:	4604      	mov	r4, r0
  405a18:	f002 fffc 	bl	408a14 <__aeabi_i2d>
  405a1c:	4642      	mov	r2, r8
  405a1e:	464b      	mov	r3, r9
  405a20:	f003 f85e 	bl	408ae0 <__aeabi_dmul>
  405a24:	4602      	mov	r2, r0
  405a26:	460b      	mov	r3, r1
  405a28:	4630      	mov	r0, r6
  405a2a:	4639      	mov	r1, r7
  405a2c:	f002 fea4 	bl	408778 <__aeabi_dsub>
  405a30:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405a34:	9e04      	ldr	r6, [sp, #16]
  405a36:	f805 eb01 	strb.w	lr, [r5], #1
  405a3a:	eba5 0e06 	sub.w	lr, r5, r6
  405a3e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405a40:	45b6      	cmp	lr, r6
  405a42:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405a46:	4652      	mov	r2, sl
  405a48:	465b      	mov	r3, fp
  405a4a:	d1d1      	bne.n	4059f0 <_dtoa_r+0x2c8>
  405a4c:	46a0      	mov	r8, r4
  405a4e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405a52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405a54:	4606      	mov	r6, r0
  405a56:	460f      	mov	r7, r1
  405a58:	4632      	mov	r2, r6
  405a5a:	463b      	mov	r3, r7
  405a5c:	4630      	mov	r0, r6
  405a5e:	4639      	mov	r1, r7
  405a60:	f002 fe8c 	bl	40877c <__adddf3>
  405a64:	4606      	mov	r6, r0
  405a66:	460f      	mov	r7, r1
  405a68:	4602      	mov	r2, r0
  405a6a:	460b      	mov	r3, r1
  405a6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a70:	f003 faa8 	bl	408fc4 <__aeabi_dcmplt>
  405a74:	b948      	cbnz	r0, 405a8a <_dtoa_r+0x362>
  405a76:	4632      	mov	r2, r6
  405a78:	463b      	mov	r3, r7
  405a7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a7e:	f003 fa97 	bl	408fb0 <__aeabi_dcmpeq>
  405a82:	b1a8      	cbz	r0, 405ab0 <_dtoa_r+0x388>
  405a84:	f018 0f01 	tst.w	r8, #1
  405a88:	d012      	beq.n	405ab0 <_dtoa_r+0x388>
  405a8a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405a8e:	9a04      	ldr	r2, [sp, #16]
  405a90:	1e6b      	subs	r3, r5, #1
  405a92:	e004      	b.n	405a9e <_dtoa_r+0x376>
  405a94:	429a      	cmp	r2, r3
  405a96:	f000 8401 	beq.w	40629c <_dtoa_r+0xb74>
  405a9a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405a9e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405aa2:	f103 0501 	add.w	r5, r3, #1
  405aa6:	d0f5      	beq.n	405a94 <_dtoa_r+0x36c>
  405aa8:	f108 0801 	add.w	r8, r8, #1
  405aac:	f883 8000 	strb.w	r8, [r3]
  405ab0:	4649      	mov	r1, r9
  405ab2:	4620      	mov	r0, r4
  405ab4:	f001 fecc 	bl	407850 <_Bfree>
  405ab8:	2200      	movs	r2, #0
  405aba:	9b02      	ldr	r3, [sp, #8]
  405abc:	702a      	strb	r2, [r5, #0]
  405abe:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405ac0:	3301      	adds	r3, #1
  405ac2:	6013      	str	r3, [r2, #0]
  405ac4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405ac6:	2b00      	cmp	r3, #0
  405ac8:	f000 839e 	beq.w	406208 <_dtoa_r+0xae0>
  405acc:	9804      	ldr	r0, [sp, #16]
  405ace:	601d      	str	r5, [r3, #0]
  405ad0:	b01b      	add	sp, #108	; 0x6c
  405ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ad6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405ad8:	2a00      	cmp	r2, #0
  405ada:	d03e      	beq.n	405b5a <_dtoa_r+0x432>
  405adc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405ade:	2a01      	cmp	r2, #1
  405ae0:	f340 8311 	ble.w	406106 <_dtoa_r+0x9de>
  405ae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ae6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405ae8:	1e5f      	subs	r7, r3, #1
  405aea:	42ba      	cmp	r2, r7
  405aec:	f2c0 838f 	blt.w	40620e <_dtoa_r+0xae6>
  405af0:	1bd7      	subs	r7, r2, r7
  405af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405af4:	2b00      	cmp	r3, #0
  405af6:	f2c0 848b 	blt.w	406410 <_dtoa_r+0xce8>
  405afa:	9d08      	ldr	r5, [sp, #32]
  405afc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405afe:	9a08      	ldr	r2, [sp, #32]
  405b00:	441a      	add	r2, r3
  405b02:	9208      	str	r2, [sp, #32]
  405b04:	9a06      	ldr	r2, [sp, #24]
  405b06:	2101      	movs	r1, #1
  405b08:	441a      	add	r2, r3
  405b0a:	4620      	mov	r0, r4
  405b0c:	9206      	str	r2, [sp, #24]
  405b0e:	f001 ff39 	bl	407984 <__i2b>
  405b12:	4606      	mov	r6, r0
  405b14:	e024      	b.n	405b60 <_dtoa_r+0x438>
  405b16:	2301      	movs	r3, #1
  405b18:	930e      	str	r3, [sp, #56]	; 0x38
  405b1a:	e6af      	b.n	40587c <_dtoa_r+0x154>
  405b1c:	9a08      	ldr	r2, [sp, #32]
  405b1e:	9b02      	ldr	r3, [sp, #8]
  405b20:	1ad2      	subs	r2, r2, r3
  405b22:	425b      	negs	r3, r3
  405b24:	930c      	str	r3, [sp, #48]	; 0x30
  405b26:	2300      	movs	r3, #0
  405b28:	9208      	str	r2, [sp, #32]
  405b2a:	930d      	str	r3, [sp, #52]	; 0x34
  405b2c:	e6b8      	b.n	4058a0 <_dtoa_r+0x178>
  405b2e:	f1c7 0301 	rsb	r3, r7, #1
  405b32:	9308      	str	r3, [sp, #32]
  405b34:	2300      	movs	r3, #0
  405b36:	9306      	str	r3, [sp, #24]
  405b38:	e6a7      	b.n	40588a <_dtoa_r+0x162>
  405b3a:	9d02      	ldr	r5, [sp, #8]
  405b3c:	4628      	mov	r0, r5
  405b3e:	f002 ff69 	bl	408a14 <__aeabi_i2d>
  405b42:	4602      	mov	r2, r0
  405b44:	460b      	mov	r3, r1
  405b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b4a:	f003 fa31 	bl	408fb0 <__aeabi_dcmpeq>
  405b4e:	2800      	cmp	r0, #0
  405b50:	f47f ae80 	bne.w	405854 <_dtoa_r+0x12c>
  405b54:	1e6b      	subs	r3, r5, #1
  405b56:	9302      	str	r3, [sp, #8]
  405b58:	e67c      	b.n	405854 <_dtoa_r+0x12c>
  405b5a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405b5c:	9d08      	ldr	r5, [sp, #32]
  405b5e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405b60:	2d00      	cmp	r5, #0
  405b62:	dd0c      	ble.n	405b7e <_dtoa_r+0x456>
  405b64:	9906      	ldr	r1, [sp, #24]
  405b66:	2900      	cmp	r1, #0
  405b68:	460b      	mov	r3, r1
  405b6a:	dd08      	ble.n	405b7e <_dtoa_r+0x456>
  405b6c:	42a9      	cmp	r1, r5
  405b6e:	9a08      	ldr	r2, [sp, #32]
  405b70:	bfa8      	it	ge
  405b72:	462b      	movge	r3, r5
  405b74:	1ad2      	subs	r2, r2, r3
  405b76:	1aed      	subs	r5, r5, r3
  405b78:	1acb      	subs	r3, r1, r3
  405b7a:	9208      	str	r2, [sp, #32]
  405b7c:	9306      	str	r3, [sp, #24]
  405b7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b80:	b1d3      	cbz	r3, 405bb8 <_dtoa_r+0x490>
  405b82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b84:	2b00      	cmp	r3, #0
  405b86:	f000 82b7 	beq.w	4060f8 <_dtoa_r+0x9d0>
  405b8a:	2f00      	cmp	r7, #0
  405b8c:	dd10      	ble.n	405bb0 <_dtoa_r+0x488>
  405b8e:	4631      	mov	r1, r6
  405b90:	463a      	mov	r2, r7
  405b92:	4620      	mov	r0, r4
  405b94:	f001 ff92 	bl	407abc <__pow5mult>
  405b98:	464a      	mov	r2, r9
  405b9a:	4601      	mov	r1, r0
  405b9c:	4606      	mov	r6, r0
  405b9e:	4620      	mov	r0, r4
  405ba0:	f001 fefa 	bl	407998 <__multiply>
  405ba4:	4649      	mov	r1, r9
  405ba6:	4680      	mov	r8, r0
  405ba8:	4620      	mov	r0, r4
  405baa:	f001 fe51 	bl	407850 <_Bfree>
  405bae:	46c1      	mov	r9, r8
  405bb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405bb2:	1bda      	subs	r2, r3, r7
  405bb4:	f040 82a1 	bne.w	4060fa <_dtoa_r+0x9d2>
  405bb8:	2101      	movs	r1, #1
  405bba:	4620      	mov	r0, r4
  405bbc:	f001 fee2 	bl	407984 <__i2b>
  405bc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405bc2:	2b00      	cmp	r3, #0
  405bc4:	4680      	mov	r8, r0
  405bc6:	dd1c      	ble.n	405c02 <_dtoa_r+0x4da>
  405bc8:	4601      	mov	r1, r0
  405bca:	461a      	mov	r2, r3
  405bcc:	4620      	mov	r0, r4
  405bce:	f001 ff75 	bl	407abc <__pow5mult>
  405bd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bd4:	2b01      	cmp	r3, #1
  405bd6:	4680      	mov	r8, r0
  405bd8:	f340 8254 	ble.w	406084 <_dtoa_r+0x95c>
  405bdc:	2300      	movs	r3, #0
  405bde:	930c      	str	r3, [sp, #48]	; 0x30
  405be0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405be4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405be8:	6918      	ldr	r0, [r3, #16]
  405bea:	f001 fe7b 	bl	4078e4 <__hi0bits>
  405bee:	f1c0 0020 	rsb	r0, r0, #32
  405bf2:	e010      	b.n	405c16 <_dtoa_r+0x4ee>
  405bf4:	f1c3 0520 	rsb	r5, r3, #32
  405bf8:	fa0a f005 	lsl.w	r0, sl, r5
  405bfc:	e674      	b.n	4058e8 <_dtoa_r+0x1c0>
  405bfe:	900e      	str	r0, [sp, #56]	; 0x38
  405c00:	e63c      	b.n	40587c <_dtoa_r+0x154>
  405c02:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c04:	2b01      	cmp	r3, #1
  405c06:	f340 8287 	ble.w	406118 <_dtoa_r+0x9f0>
  405c0a:	2300      	movs	r3, #0
  405c0c:	930c      	str	r3, [sp, #48]	; 0x30
  405c0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405c10:	2001      	movs	r0, #1
  405c12:	2b00      	cmp	r3, #0
  405c14:	d1e4      	bne.n	405be0 <_dtoa_r+0x4b8>
  405c16:	9a06      	ldr	r2, [sp, #24]
  405c18:	4410      	add	r0, r2
  405c1a:	f010 001f 	ands.w	r0, r0, #31
  405c1e:	f000 80a1 	beq.w	405d64 <_dtoa_r+0x63c>
  405c22:	f1c0 0320 	rsb	r3, r0, #32
  405c26:	2b04      	cmp	r3, #4
  405c28:	f340 849e 	ble.w	406568 <_dtoa_r+0xe40>
  405c2c:	9b08      	ldr	r3, [sp, #32]
  405c2e:	f1c0 001c 	rsb	r0, r0, #28
  405c32:	4403      	add	r3, r0
  405c34:	9308      	str	r3, [sp, #32]
  405c36:	4613      	mov	r3, r2
  405c38:	4403      	add	r3, r0
  405c3a:	4405      	add	r5, r0
  405c3c:	9306      	str	r3, [sp, #24]
  405c3e:	9b08      	ldr	r3, [sp, #32]
  405c40:	2b00      	cmp	r3, #0
  405c42:	dd05      	ble.n	405c50 <_dtoa_r+0x528>
  405c44:	4649      	mov	r1, r9
  405c46:	461a      	mov	r2, r3
  405c48:	4620      	mov	r0, r4
  405c4a:	f001 ff87 	bl	407b5c <__lshift>
  405c4e:	4681      	mov	r9, r0
  405c50:	9b06      	ldr	r3, [sp, #24]
  405c52:	2b00      	cmp	r3, #0
  405c54:	dd05      	ble.n	405c62 <_dtoa_r+0x53a>
  405c56:	4641      	mov	r1, r8
  405c58:	461a      	mov	r2, r3
  405c5a:	4620      	mov	r0, r4
  405c5c:	f001 ff7e 	bl	407b5c <__lshift>
  405c60:	4680      	mov	r8, r0
  405c62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405c64:	2b00      	cmp	r3, #0
  405c66:	f040 8086 	bne.w	405d76 <_dtoa_r+0x64e>
  405c6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c6c:	2b00      	cmp	r3, #0
  405c6e:	f340 8266 	ble.w	40613e <_dtoa_r+0xa16>
  405c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c74:	2b00      	cmp	r3, #0
  405c76:	f000 8098 	beq.w	405daa <_dtoa_r+0x682>
  405c7a:	2d00      	cmp	r5, #0
  405c7c:	dd05      	ble.n	405c8a <_dtoa_r+0x562>
  405c7e:	4631      	mov	r1, r6
  405c80:	462a      	mov	r2, r5
  405c82:	4620      	mov	r0, r4
  405c84:	f001 ff6a 	bl	407b5c <__lshift>
  405c88:	4606      	mov	r6, r0
  405c8a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405c8c:	2b00      	cmp	r3, #0
  405c8e:	f040 8337 	bne.w	406300 <_dtoa_r+0xbd8>
  405c92:	9606      	str	r6, [sp, #24]
  405c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c96:	9a04      	ldr	r2, [sp, #16]
  405c98:	f8dd b018 	ldr.w	fp, [sp, #24]
  405c9c:	3b01      	subs	r3, #1
  405c9e:	18d3      	adds	r3, r2, r3
  405ca0:	930b      	str	r3, [sp, #44]	; 0x2c
  405ca2:	f00a 0301 	and.w	r3, sl, #1
  405ca6:	930c      	str	r3, [sp, #48]	; 0x30
  405ca8:	4617      	mov	r7, r2
  405caa:	46c2      	mov	sl, r8
  405cac:	4651      	mov	r1, sl
  405cae:	4648      	mov	r0, r9
  405cb0:	f7ff fca6 	bl	405600 <quorem>
  405cb4:	4631      	mov	r1, r6
  405cb6:	4605      	mov	r5, r0
  405cb8:	4648      	mov	r0, r9
  405cba:	f001 ffa1 	bl	407c00 <__mcmp>
  405cbe:	465a      	mov	r2, fp
  405cc0:	900a      	str	r0, [sp, #40]	; 0x28
  405cc2:	4651      	mov	r1, sl
  405cc4:	4620      	mov	r0, r4
  405cc6:	f001 ffb7 	bl	407c38 <__mdiff>
  405cca:	68c2      	ldr	r2, [r0, #12]
  405ccc:	4680      	mov	r8, r0
  405cce:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405cd2:	2a00      	cmp	r2, #0
  405cd4:	f040 822b 	bne.w	40612e <_dtoa_r+0xa06>
  405cd8:	4601      	mov	r1, r0
  405cda:	4648      	mov	r0, r9
  405cdc:	9308      	str	r3, [sp, #32]
  405cde:	f001 ff8f 	bl	407c00 <__mcmp>
  405ce2:	4641      	mov	r1, r8
  405ce4:	9006      	str	r0, [sp, #24]
  405ce6:	4620      	mov	r0, r4
  405ce8:	f001 fdb2 	bl	407850 <_Bfree>
  405cec:	9a06      	ldr	r2, [sp, #24]
  405cee:	9b08      	ldr	r3, [sp, #32]
  405cf0:	b932      	cbnz	r2, 405d00 <_dtoa_r+0x5d8>
  405cf2:	9924      	ldr	r1, [sp, #144]	; 0x90
  405cf4:	b921      	cbnz	r1, 405d00 <_dtoa_r+0x5d8>
  405cf6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405cf8:	2a00      	cmp	r2, #0
  405cfa:	f000 83ef 	beq.w	4064dc <_dtoa_r+0xdb4>
  405cfe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405d00:	990a      	ldr	r1, [sp, #40]	; 0x28
  405d02:	2900      	cmp	r1, #0
  405d04:	f2c0 829f 	blt.w	406246 <_dtoa_r+0xb1e>
  405d08:	d105      	bne.n	405d16 <_dtoa_r+0x5ee>
  405d0a:	9924      	ldr	r1, [sp, #144]	; 0x90
  405d0c:	b919      	cbnz	r1, 405d16 <_dtoa_r+0x5ee>
  405d0e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405d10:	2900      	cmp	r1, #0
  405d12:	f000 8298 	beq.w	406246 <_dtoa_r+0xb1e>
  405d16:	2a00      	cmp	r2, #0
  405d18:	f300 8306 	bgt.w	406328 <_dtoa_r+0xc00>
  405d1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405d1e:	703b      	strb	r3, [r7, #0]
  405d20:	f107 0801 	add.w	r8, r7, #1
  405d24:	4297      	cmp	r7, r2
  405d26:	4645      	mov	r5, r8
  405d28:	f000 830c 	beq.w	406344 <_dtoa_r+0xc1c>
  405d2c:	4649      	mov	r1, r9
  405d2e:	2300      	movs	r3, #0
  405d30:	220a      	movs	r2, #10
  405d32:	4620      	mov	r0, r4
  405d34:	f001 fd96 	bl	407864 <__multadd>
  405d38:	455e      	cmp	r6, fp
  405d3a:	4681      	mov	r9, r0
  405d3c:	4631      	mov	r1, r6
  405d3e:	f04f 0300 	mov.w	r3, #0
  405d42:	f04f 020a 	mov.w	r2, #10
  405d46:	4620      	mov	r0, r4
  405d48:	f000 81eb 	beq.w	406122 <_dtoa_r+0x9fa>
  405d4c:	f001 fd8a 	bl	407864 <__multadd>
  405d50:	4659      	mov	r1, fp
  405d52:	4606      	mov	r6, r0
  405d54:	2300      	movs	r3, #0
  405d56:	220a      	movs	r2, #10
  405d58:	4620      	mov	r0, r4
  405d5a:	f001 fd83 	bl	407864 <__multadd>
  405d5e:	4647      	mov	r7, r8
  405d60:	4683      	mov	fp, r0
  405d62:	e7a3      	b.n	405cac <_dtoa_r+0x584>
  405d64:	201c      	movs	r0, #28
  405d66:	9b08      	ldr	r3, [sp, #32]
  405d68:	4403      	add	r3, r0
  405d6a:	9308      	str	r3, [sp, #32]
  405d6c:	9b06      	ldr	r3, [sp, #24]
  405d6e:	4403      	add	r3, r0
  405d70:	4405      	add	r5, r0
  405d72:	9306      	str	r3, [sp, #24]
  405d74:	e763      	b.n	405c3e <_dtoa_r+0x516>
  405d76:	4641      	mov	r1, r8
  405d78:	4648      	mov	r0, r9
  405d7a:	f001 ff41 	bl	407c00 <__mcmp>
  405d7e:	2800      	cmp	r0, #0
  405d80:	f6bf af73 	bge.w	405c6a <_dtoa_r+0x542>
  405d84:	9f02      	ldr	r7, [sp, #8]
  405d86:	4649      	mov	r1, r9
  405d88:	2300      	movs	r3, #0
  405d8a:	220a      	movs	r2, #10
  405d8c:	4620      	mov	r0, r4
  405d8e:	3f01      	subs	r7, #1
  405d90:	9702      	str	r7, [sp, #8]
  405d92:	f001 fd67 	bl	407864 <__multadd>
  405d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d98:	4681      	mov	r9, r0
  405d9a:	2b00      	cmp	r3, #0
  405d9c:	f040 83b6 	bne.w	40650c <_dtoa_r+0xde4>
  405da0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405da2:	2b00      	cmp	r3, #0
  405da4:	f340 83bf 	ble.w	406526 <_dtoa_r+0xdfe>
  405da8:	930a      	str	r3, [sp, #40]	; 0x28
  405daa:	f8dd b010 	ldr.w	fp, [sp, #16]
  405dae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405db0:	465d      	mov	r5, fp
  405db2:	e002      	b.n	405dba <_dtoa_r+0x692>
  405db4:	f001 fd56 	bl	407864 <__multadd>
  405db8:	4681      	mov	r9, r0
  405dba:	4641      	mov	r1, r8
  405dbc:	4648      	mov	r0, r9
  405dbe:	f7ff fc1f 	bl	405600 <quorem>
  405dc2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405dc6:	f805 ab01 	strb.w	sl, [r5], #1
  405dca:	eba5 030b 	sub.w	r3, r5, fp
  405dce:	42bb      	cmp	r3, r7
  405dd0:	f04f 020a 	mov.w	r2, #10
  405dd4:	f04f 0300 	mov.w	r3, #0
  405dd8:	4649      	mov	r1, r9
  405dda:	4620      	mov	r0, r4
  405ddc:	dbea      	blt.n	405db4 <_dtoa_r+0x68c>
  405dde:	9b04      	ldr	r3, [sp, #16]
  405de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405de2:	2a01      	cmp	r2, #1
  405de4:	bfac      	ite	ge
  405de6:	189b      	addge	r3, r3, r2
  405de8:	3301      	addlt	r3, #1
  405dea:	461d      	mov	r5, r3
  405dec:	f04f 0b00 	mov.w	fp, #0
  405df0:	4649      	mov	r1, r9
  405df2:	2201      	movs	r2, #1
  405df4:	4620      	mov	r0, r4
  405df6:	f001 feb1 	bl	407b5c <__lshift>
  405dfa:	4641      	mov	r1, r8
  405dfc:	4681      	mov	r9, r0
  405dfe:	f001 feff 	bl	407c00 <__mcmp>
  405e02:	2800      	cmp	r0, #0
  405e04:	f340 823d 	ble.w	406282 <_dtoa_r+0xb5a>
  405e08:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405e0c:	9904      	ldr	r1, [sp, #16]
  405e0e:	1e6b      	subs	r3, r5, #1
  405e10:	e004      	b.n	405e1c <_dtoa_r+0x6f4>
  405e12:	428b      	cmp	r3, r1
  405e14:	f000 81ae 	beq.w	406174 <_dtoa_r+0xa4c>
  405e18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405e1c:	2a39      	cmp	r2, #57	; 0x39
  405e1e:	f103 0501 	add.w	r5, r3, #1
  405e22:	d0f6      	beq.n	405e12 <_dtoa_r+0x6ea>
  405e24:	3201      	adds	r2, #1
  405e26:	701a      	strb	r2, [r3, #0]
  405e28:	4641      	mov	r1, r8
  405e2a:	4620      	mov	r0, r4
  405e2c:	f001 fd10 	bl	407850 <_Bfree>
  405e30:	2e00      	cmp	r6, #0
  405e32:	f43f ae3d 	beq.w	405ab0 <_dtoa_r+0x388>
  405e36:	f1bb 0f00 	cmp.w	fp, #0
  405e3a:	d005      	beq.n	405e48 <_dtoa_r+0x720>
  405e3c:	45b3      	cmp	fp, r6
  405e3e:	d003      	beq.n	405e48 <_dtoa_r+0x720>
  405e40:	4659      	mov	r1, fp
  405e42:	4620      	mov	r0, r4
  405e44:	f001 fd04 	bl	407850 <_Bfree>
  405e48:	4631      	mov	r1, r6
  405e4a:	4620      	mov	r0, r4
  405e4c:	f001 fd00 	bl	407850 <_Bfree>
  405e50:	e62e      	b.n	405ab0 <_dtoa_r+0x388>
  405e52:	2300      	movs	r3, #0
  405e54:	930b      	str	r3, [sp, #44]	; 0x2c
  405e56:	9b02      	ldr	r3, [sp, #8]
  405e58:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405e5a:	4413      	add	r3, r2
  405e5c:	930f      	str	r3, [sp, #60]	; 0x3c
  405e5e:	3301      	adds	r3, #1
  405e60:	2b01      	cmp	r3, #1
  405e62:	461f      	mov	r7, r3
  405e64:	461e      	mov	r6, r3
  405e66:	930a      	str	r3, [sp, #40]	; 0x28
  405e68:	bfb8      	it	lt
  405e6a:	2701      	movlt	r7, #1
  405e6c:	2100      	movs	r1, #0
  405e6e:	2f17      	cmp	r7, #23
  405e70:	6461      	str	r1, [r4, #68]	; 0x44
  405e72:	d90a      	bls.n	405e8a <_dtoa_r+0x762>
  405e74:	2201      	movs	r2, #1
  405e76:	2304      	movs	r3, #4
  405e78:	005b      	lsls	r3, r3, #1
  405e7a:	f103 0014 	add.w	r0, r3, #20
  405e7e:	4287      	cmp	r7, r0
  405e80:	4611      	mov	r1, r2
  405e82:	f102 0201 	add.w	r2, r2, #1
  405e86:	d2f7      	bcs.n	405e78 <_dtoa_r+0x750>
  405e88:	6461      	str	r1, [r4, #68]	; 0x44
  405e8a:	4620      	mov	r0, r4
  405e8c:	f001 fcba 	bl	407804 <_Balloc>
  405e90:	2e0e      	cmp	r6, #14
  405e92:	9004      	str	r0, [sp, #16]
  405e94:	6420      	str	r0, [r4, #64]	; 0x40
  405e96:	f63f ad41 	bhi.w	40591c <_dtoa_r+0x1f4>
  405e9a:	2d00      	cmp	r5, #0
  405e9c:	f43f ad3e 	beq.w	40591c <_dtoa_r+0x1f4>
  405ea0:	9902      	ldr	r1, [sp, #8]
  405ea2:	2900      	cmp	r1, #0
  405ea4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405ea8:	f340 8202 	ble.w	4062b0 <_dtoa_r+0xb88>
  405eac:	4bb8      	ldr	r3, [pc, #736]	; (406190 <_dtoa_r+0xa68>)
  405eae:	f001 020f 	and.w	r2, r1, #15
  405eb2:	110d      	asrs	r5, r1, #4
  405eb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405eb8:	06e9      	lsls	r1, r5, #27
  405eba:	e9d3 6700 	ldrd	r6, r7, [r3]
  405ebe:	f140 81ae 	bpl.w	40621e <_dtoa_r+0xaf6>
  405ec2:	4bb4      	ldr	r3, [pc, #720]	; (406194 <_dtoa_r+0xa6c>)
  405ec4:	4650      	mov	r0, sl
  405ec6:	4659      	mov	r1, fp
  405ec8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405ecc:	f002 ff32 	bl	408d34 <__aeabi_ddiv>
  405ed0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405ed4:	f005 050f 	and.w	r5, r5, #15
  405ed8:	f04f 0a03 	mov.w	sl, #3
  405edc:	b18d      	cbz	r5, 405f02 <_dtoa_r+0x7da>
  405ede:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406194 <_dtoa_r+0xa6c>
  405ee2:	07ea      	lsls	r2, r5, #31
  405ee4:	d509      	bpl.n	405efa <_dtoa_r+0x7d2>
  405ee6:	4630      	mov	r0, r6
  405ee8:	4639      	mov	r1, r7
  405eea:	e9d8 2300 	ldrd	r2, r3, [r8]
  405eee:	f002 fdf7 	bl	408ae0 <__aeabi_dmul>
  405ef2:	f10a 0a01 	add.w	sl, sl, #1
  405ef6:	4606      	mov	r6, r0
  405ef8:	460f      	mov	r7, r1
  405efa:	106d      	asrs	r5, r5, #1
  405efc:	f108 0808 	add.w	r8, r8, #8
  405f00:	d1ef      	bne.n	405ee2 <_dtoa_r+0x7ba>
  405f02:	463b      	mov	r3, r7
  405f04:	4632      	mov	r2, r6
  405f06:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405f0a:	f002 ff13 	bl	408d34 <__aeabi_ddiv>
  405f0e:	4607      	mov	r7, r0
  405f10:	4688      	mov	r8, r1
  405f12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405f14:	b143      	cbz	r3, 405f28 <_dtoa_r+0x800>
  405f16:	2200      	movs	r2, #0
  405f18:	4b9f      	ldr	r3, [pc, #636]	; (406198 <_dtoa_r+0xa70>)
  405f1a:	4638      	mov	r0, r7
  405f1c:	4641      	mov	r1, r8
  405f1e:	f003 f851 	bl	408fc4 <__aeabi_dcmplt>
  405f22:	2800      	cmp	r0, #0
  405f24:	f040 8286 	bne.w	406434 <_dtoa_r+0xd0c>
  405f28:	4650      	mov	r0, sl
  405f2a:	f002 fd73 	bl	408a14 <__aeabi_i2d>
  405f2e:	463a      	mov	r2, r7
  405f30:	4643      	mov	r3, r8
  405f32:	f002 fdd5 	bl	408ae0 <__aeabi_dmul>
  405f36:	4b99      	ldr	r3, [pc, #612]	; (40619c <_dtoa_r+0xa74>)
  405f38:	2200      	movs	r2, #0
  405f3a:	f002 fc1f 	bl	40877c <__adddf3>
  405f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f40:	4605      	mov	r5, r0
  405f42:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f46:	2b00      	cmp	r3, #0
  405f48:	f000 813e 	beq.w	4061c8 <_dtoa_r+0xaa0>
  405f4c:	9b02      	ldr	r3, [sp, #8]
  405f4e:	9315      	str	r3, [sp, #84]	; 0x54
  405f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f52:	9312      	str	r3, [sp, #72]	; 0x48
  405f54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405f56:	2b00      	cmp	r3, #0
  405f58:	f000 81fa 	beq.w	406350 <_dtoa_r+0xc28>
  405f5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405f5e:	4b8c      	ldr	r3, [pc, #560]	; (406190 <_dtoa_r+0xa68>)
  405f60:	498f      	ldr	r1, [pc, #572]	; (4061a0 <_dtoa_r+0xa78>)
  405f62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405f6a:	2000      	movs	r0, #0
  405f6c:	f002 fee2 	bl	408d34 <__aeabi_ddiv>
  405f70:	462a      	mov	r2, r5
  405f72:	4633      	mov	r3, r6
  405f74:	f002 fc00 	bl	408778 <__aeabi_dsub>
  405f78:	4682      	mov	sl, r0
  405f7a:	468b      	mov	fp, r1
  405f7c:	4638      	mov	r0, r7
  405f7e:	4641      	mov	r1, r8
  405f80:	f003 f85e 	bl	409040 <__aeabi_d2iz>
  405f84:	4605      	mov	r5, r0
  405f86:	f002 fd45 	bl	408a14 <__aeabi_i2d>
  405f8a:	4602      	mov	r2, r0
  405f8c:	460b      	mov	r3, r1
  405f8e:	4638      	mov	r0, r7
  405f90:	4641      	mov	r1, r8
  405f92:	f002 fbf1 	bl	408778 <__aeabi_dsub>
  405f96:	3530      	adds	r5, #48	; 0x30
  405f98:	fa5f f885 	uxtb.w	r8, r5
  405f9c:	9d04      	ldr	r5, [sp, #16]
  405f9e:	4606      	mov	r6, r0
  405fa0:	460f      	mov	r7, r1
  405fa2:	f885 8000 	strb.w	r8, [r5]
  405fa6:	4602      	mov	r2, r0
  405fa8:	460b      	mov	r3, r1
  405faa:	4650      	mov	r0, sl
  405fac:	4659      	mov	r1, fp
  405fae:	3501      	adds	r5, #1
  405fb0:	f003 f826 	bl	409000 <__aeabi_dcmpgt>
  405fb4:	2800      	cmp	r0, #0
  405fb6:	d154      	bne.n	406062 <_dtoa_r+0x93a>
  405fb8:	4632      	mov	r2, r6
  405fba:	463b      	mov	r3, r7
  405fbc:	2000      	movs	r0, #0
  405fbe:	4976      	ldr	r1, [pc, #472]	; (406198 <_dtoa_r+0xa70>)
  405fc0:	f002 fbda 	bl	408778 <__aeabi_dsub>
  405fc4:	4602      	mov	r2, r0
  405fc6:	460b      	mov	r3, r1
  405fc8:	4650      	mov	r0, sl
  405fca:	4659      	mov	r1, fp
  405fcc:	f003 f818 	bl	409000 <__aeabi_dcmpgt>
  405fd0:	2800      	cmp	r0, #0
  405fd2:	f040 8270 	bne.w	4064b6 <_dtoa_r+0xd8e>
  405fd6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405fd8:	2a01      	cmp	r2, #1
  405fda:	f000 8111 	beq.w	406200 <_dtoa_r+0xad8>
  405fde:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fe0:	9a04      	ldr	r2, [sp, #16]
  405fe2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405fe6:	4413      	add	r3, r2
  405fe8:	4699      	mov	r9, r3
  405fea:	e00d      	b.n	406008 <_dtoa_r+0x8e0>
  405fec:	2000      	movs	r0, #0
  405fee:	496a      	ldr	r1, [pc, #424]	; (406198 <_dtoa_r+0xa70>)
  405ff0:	f002 fbc2 	bl	408778 <__aeabi_dsub>
  405ff4:	4652      	mov	r2, sl
  405ff6:	465b      	mov	r3, fp
  405ff8:	f002 ffe4 	bl	408fc4 <__aeabi_dcmplt>
  405ffc:	2800      	cmp	r0, #0
  405ffe:	f040 8258 	bne.w	4064b2 <_dtoa_r+0xd8a>
  406002:	454d      	cmp	r5, r9
  406004:	f000 80fa 	beq.w	4061fc <_dtoa_r+0xad4>
  406008:	4650      	mov	r0, sl
  40600a:	4659      	mov	r1, fp
  40600c:	2200      	movs	r2, #0
  40600e:	4b65      	ldr	r3, [pc, #404]	; (4061a4 <_dtoa_r+0xa7c>)
  406010:	f002 fd66 	bl	408ae0 <__aeabi_dmul>
  406014:	2200      	movs	r2, #0
  406016:	4b63      	ldr	r3, [pc, #396]	; (4061a4 <_dtoa_r+0xa7c>)
  406018:	4682      	mov	sl, r0
  40601a:	468b      	mov	fp, r1
  40601c:	4630      	mov	r0, r6
  40601e:	4639      	mov	r1, r7
  406020:	f002 fd5e 	bl	408ae0 <__aeabi_dmul>
  406024:	460f      	mov	r7, r1
  406026:	4606      	mov	r6, r0
  406028:	f003 f80a 	bl	409040 <__aeabi_d2iz>
  40602c:	4680      	mov	r8, r0
  40602e:	f002 fcf1 	bl	408a14 <__aeabi_i2d>
  406032:	4602      	mov	r2, r0
  406034:	460b      	mov	r3, r1
  406036:	4630      	mov	r0, r6
  406038:	4639      	mov	r1, r7
  40603a:	f002 fb9d 	bl	408778 <__aeabi_dsub>
  40603e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406042:	fa5f f888 	uxtb.w	r8, r8
  406046:	4652      	mov	r2, sl
  406048:	465b      	mov	r3, fp
  40604a:	f805 8b01 	strb.w	r8, [r5], #1
  40604e:	4606      	mov	r6, r0
  406050:	460f      	mov	r7, r1
  406052:	f002 ffb7 	bl	408fc4 <__aeabi_dcmplt>
  406056:	4632      	mov	r2, r6
  406058:	463b      	mov	r3, r7
  40605a:	2800      	cmp	r0, #0
  40605c:	d0c6      	beq.n	405fec <_dtoa_r+0x8c4>
  40605e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406062:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406064:	9302      	str	r3, [sp, #8]
  406066:	e523      	b.n	405ab0 <_dtoa_r+0x388>
  406068:	2300      	movs	r3, #0
  40606a:	930b      	str	r3, [sp, #44]	; 0x2c
  40606c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40606e:	2b00      	cmp	r3, #0
  406070:	f340 80dc 	ble.w	40622c <_dtoa_r+0xb04>
  406074:	461f      	mov	r7, r3
  406076:	461e      	mov	r6, r3
  406078:	930f      	str	r3, [sp, #60]	; 0x3c
  40607a:	930a      	str	r3, [sp, #40]	; 0x28
  40607c:	e6f6      	b.n	405e6c <_dtoa_r+0x744>
  40607e:	2301      	movs	r3, #1
  406080:	930b      	str	r3, [sp, #44]	; 0x2c
  406082:	e7f3      	b.n	40606c <_dtoa_r+0x944>
  406084:	f1ba 0f00 	cmp.w	sl, #0
  406088:	f47f ada8 	bne.w	405bdc <_dtoa_r+0x4b4>
  40608c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406090:	2b00      	cmp	r3, #0
  406092:	f47f adba 	bne.w	405c0a <_dtoa_r+0x4e2>
  406096:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40609a:	0d3f      	lsrs	r7, r7, #20
  40609c:	053f      	lsls	r7, r7, #20
  40609e:	2f00      	cmp	r7, #0
  4060a0:	f000 820d 	beq.w	4064be <_dtoa_r+0xd96>
  4060a4:	9b08      	ldr	r3, [sp, #32]
  4060a6:	3301      	adds	r3, #1
  4060a8:	9308      	str	r3, [sp, #32]
  4060aa:	9b06      	ldr	r3, [sp, #24]
  4060ac:	3301      	adds	r3, #1
  4060ae:	9306      	str	r3, [sp, #24]
  4060b0:	2301      	movs	r3, #1
  4060b2:	930c      	str	r3, [sp, #48]	; 0x30
  4060b4:	e5ab      	b.n	405c0e <_dtoa_r+0x4e6>
  4060b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060b8:	2b00      	cmp	r3, #0
  4060ba:	f73f ac42 	bgt.w	405942 <_dtoa_r+0x21a>
  4060be:	f040 8221 	bne.w	406504 <_dtoa_r+0xddc>
  4060c2:	2200      	movs	r2, #0
  4060c4:	4b38      	ldr	r3, [pc, #224]	; (4061a8 <_dtoa_r+0xa80>)
  4060c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4060ca:	f002 fd09 	bl	408ae0 <__aeabi_dmul>
  4060ce:	4652      	mov	r2, sl
  4060d0:	465b      	mov	r3, fp
  4060d2:	f002 ff8b 	bl	408fec <__aeabi_dcmpge>
  4060d6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4060da:	4646      	mov	r6, r8
  4060dc:	2800      	cmp	r0, #0
  4060de:	d041      	beq.n	406164 <_dtoa_r+0xa3c>
  4060e0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4060e2:	9d04      	ldr	r5, [sp, #16]
  4060e4:	43db      	mvns	r3, r3
  4060e6:	9302      	str	r3, [sp, #8]
  4060e8:	4641      	mov	r1, r8
  4060ea:	4620      	mov	r0, r4
  4060ec:	f001 fbb0 	bl	407850 <_Bfree>
  4060f0:	2e00      	cmp	r6, #0
  4060f2:	f43f acdd 	beq.w	405ab0 <_dtoa_r+0x388>
  4060f6:	e6a7      	b.n	405e48 <_dtoa_r+0x720>
  4060f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4060fa:	4649      	mov	r1, r9
  4060fc:	4620      	mov	r0, r4
  4060fe:	f001 fcdd 	bl	407abc <__pow5mult>
  406102:	4681      	mov	r9, r0
  406104:	e558      	b.n	405bb8 <_dtoa_r+0x490>
  406106:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406108:	2a00      	cmp	r2, #0
  40610a:	f000 8187 	beq.w	40641c <_dtoa_r+0xcf4>
  40610e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406112:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406114:	9d08      	ldr	r5, [sp, #32]
  406116:	e4f2      	b.n	405afe <_dtoa_r+0x3d6>
  406118:	f1ba 0f00 	cmp.w	sl, #0
  40611c:	f47f ad75 	bne.w	405c0a <_dtoa_r+0x4e2>
  406120:	e7b4      	b.n	40608c <_dtoa_r+0x964>
  406122:	f001 fb9f 	bl	407864 <__multadd>
  406126:	4647      	mov	r7, r8
  406128:	4606      	mov	r6, r0
  40612a:	4683      	mov	fp, r0
  40612c:	e5be      	b.n	405cac <_dtoa_r+0x584>
  40612e:	4601      	mov	r1, r0
  406130:	4620      	mov	r0, r4
  406132:	9306      	str	r3, [sp, #24]
  406134:	f001 fb8c 	bl	407850 <_Bfree>
  406138:	2201      	movs	r2, #1
  40613a:	9b06      	ldr	r3, [sp, #24]
  40613c:	e5e0      	b.n	405d00 <_dtoa_r+0x5d8>
  40613e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406140:	2b02      	cmp	r3, #2
  406142:	f77f ad96 	ble.w	405c72 <_dtoa_r+0x54a>
  406146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406148:	2b00      	cmp	r3, #0
  40614a:	d1c9      	bne.n	4060e0 <_dtoa_r+0x9b8>
  40614c:	4641      	mov	r1, r8
  40614e:	2205      	movs	r2, #5
  406150:	4620      	mov	r0, r4
  406152:	f001 fb87 	bl	407864 <__multadd>
  406156:	4601      	mov	r1, r0
  406158:	4680      	mov	r8, r0
  40615a:	4648      	mov	r0, r9
  40615c:	f001 fd50 	bl	407c00 <__mcmp>
  406160:	2800      	cmp	r0, #0
  406162:	ddbd      	ble.n	4060e0 <_dtoa_r+0x9b8>
  406164:	9a02      	ldr	r2, [sp, #8]
  406166:	9904      	ldr	r1, [sp, #16]
  406168:	2331      	movs	r3, #49	; 0x31
  40616a:	3201      	adds	r2, #1
  40616c:	9202      	str	r2, [sp, #8]
  40616e:	700b      	strb	r3, [r1, #0]
  406170:	1c4d      	adds	r5, r1, #1
  406172:	e7b9      	b.n	4060e8 <_dtoa_r+0x9c0>
  406174:	9a02      	ldr	r2, [sp, #8]
  406176:	3201      	adds	r2, #1
  406178:	9202      	str	r2, [sp, #8]
  40617a:	9a04      	ldr	r2, [sp, #16]
  40617c:	2331      	movs	r3, #49	; 0x31
  40617e:	7013      	strb	r3, [r2, #0]
  406180:	e652      	b.n	405e28 <_dtoa_r+0x700>
  406182:	2301      	movs	r3, #1
  406184:	930b      	str	r3, [sp, #44]	; 0x2c
  406186:	e666      	b.n	405e56 <_dtoa_r+0x72e>
  406188:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40618c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40618e:	e48f      	b.n	405ab0 <_dtoa_r+0x388>
  406190:	00409210 	.word	0x00409210
  406194:	004091e8 	.word	0x004091e8
  406198:	3ff00000 	.word	0x3ff00000
  40619c:	401c0000 	.word	0x401c0000
  4061a0:	3fe00000 	.word	0x3fe00000
  4061a4:	40240000 	.word	0x40240000
  4061a8:	40140000 	.word	0x40140000
  4061ac:	4650      	mov	r0, sl
  4061ae:	f002 fc31 	bl	408a14 <__aeabi_i2d>
  4061b2:	463a      	mov	r2, r7
  4061b4:	4643      	mov	r3, r8
  4061b6:	f002 fc93 	bl	408ae0 <__aeabi_dmul>
  4061ba:	2200      	movs	r2, #0
  4061bc:	4bc1      	ldr	r3, [pc, #772]	; (4064c4 <_dtoa_r+0xd9c>)
  4061be:	f002 fadd 	bl	40877c <__adddf3>
  4061c2:	4605      	mov	r5, r0
  4061c4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4061c8:	4641      	mov	r1, r8
  4061ca:	2200      	movs	r2, #0
  4061cc:	4bbe      	ldr	r3, [pc, #760]	; (4064c8 <_dtoa_r+0xda0>)
  4061ce:	4638      	mov	r0, r7
  4061d0:	f002 fad2 	bl	408778 <__aeabi_dsub>
  4061d4:	462a      	mov	r2, r5
  4061d6:	4633      	mov	r3, r6
  4061d8:	4682      	mov	sl, r0
  4061da:	468b      	mov	fp, r1
  4061dc:	f002 ff10 	bl	409000 <__aeabi_dcmpgt>
  4061e0:	4680      	mov	r8, r0
  4061e2:	2800      	cmp	r0, #0
  4061e4:	f040 8110 	bne.w	406408 <_dtoa_r+0xce0>
  4061e8:	462a      	mov	r2, r5
  4061ea:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4061ee:	4650      	mov	r0, sl
  4061f0:	4659      	mov	r1, fp
  4061f2:	f002 fee7 	bl	408fc4 <__aeabi_dcmplt>
  4061f6:	b118      	cbz	r0, 406200 <_dtoa_r+0xad8>
  4061f8:	4646      	mov	r6, r8
  4061fa:	e771      	b.n	4060e0 <_dtoa_r+0x9b8>
  4061fc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406200:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406204:	f7ff bb8a 	b.w	40591c <_dtoa_r+0x1f4>
  406208:	9804      	ldr	r0, [sp, #16]
  40620a:	f7ff babb 	b.w	405784 <_dtoa_r+0x5c>
  40620e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406210:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406212:	970c      	str	r7, [sp, #48]	; 0x30
  406214:	1afb      	subs	r3, r7, r3
  406216:	441a      	add	r2, r3
  406218:	920d      	str	r2, [sp, #52]	; 0x34
  40621a:	2700      	movs	r7, #0
  40621c:	e469      	b.n	405af2 <_dtoa_r+0x3ca>
  40621e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406222:	f04f 0a02 	mov.w	sl, #2
  406226:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40622a:	e657      	b.n	405edc <_dtoa_r+0x7b4>
  40622c:	2100      	movs	r1, #0
  40622e:	2301      	movs	r3, #1
  406230:	6461      	str	r1, [r4, #68]	; 0x44
  406232:	4620      	mov	r0, r4
  406234:	9325      	str	r3, [sp, #148]	; 0x94
  406236:	f001 fae5 	bl	407804 <_Balloc>
  40623a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40623c:	9004      	str	r0, [sp, #16]
  40623e:	6420      	str	r0, [r4, #64]	; 0x40
  406240:	930a      	str	r3, [sp, #40]	; 0x28
  406242:	930f      	str	r3, [sp, #60]	; 0x3c
  406244:	e629      	b.n	405e9a <_dtoa_r+0x772>
  406246:	2a00      	cmp	r2, #0
  406248:	46d0      	mov	r8, sl
  40624a:	f8cd b018 	str.w	fp, [sp, #24]
  40624e:	469a      	mov	sl, r3
  406250:	dd11      	ble.n	406276 <_dtoa_r+0xb4e>
  406252:	4649      	mov	r1, r9
  406254:	2201      	movs	r2, #1
  406256:	4620      	mov	r0, r4
  406258:	f001 fc80 	bl	407b5c <__lshift>
  40625c:	4641      	mov	r1, r8
  40625e:	4681      	mov	r9, r0
  406260:	f001 fcce 	bl	407c00 <__mcmp>
  406264:	2800      	cmp	r0, #0
  406266:	f340 8146 	ble.w	4064f6 <_dtoa_r+0xdce>
  40626a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40626e:	f000 8106 	beq.w	40647e <_dtoa_r+0xd56>
  406272:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406276:	46b3      	mov	fp, r6
  406278:	f887 a000 	strb.w	sl, [r7]
  40627c:	1c7d      	adds	r5, r7, #1
  40627e:	9e06      	ldr	r6, [sp, #24]
  406280:	e5d2      	b.n	405e28 <_dtoa_r+0x700>
  406282:	d104      	bne.n	40628e <_dtoa_r+0xb66>
  406284:	f01a 0f01 	tst.w	sl, #1
  406288:	d001      	beq.n	40628e <_dtoa_r+0xb66>
  40628a:	e5bd      	b.n	405e08 <_dtoa_r+0x6e0>
  40628c:	4615      	mov	r5, r2
  40628e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406292:	2b30      	cmp	r3, #48	; 0x30
  406294:	f105 32ff 	add.w	r2, r5, #4294967295
  406298:	d0f8      	beq.n	40628c <_dtoa_r+0xb64>
  40629a:	e5c5      	b.n	405e28 <_dtoa_r+0x700>
  40629c:	9904      	ldr	r1, [sp, #16]
  40629e:	2230      	movs	r2, #48	; 0x30
  4062a0:	700a      	strb	r2, [r1, #0]
  4062a2:	9a02      	ldr	r2, [sp, #8]
  4062a4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4062a8:	3201      	adds	r2, #1
  4062aa:	9202      	str	r2, [sp, #8]
  4062ac:	f7ff bbfc 	b.w	405aa8 <_dtoa_r+0x380>
  4062b0:	f000 80bb 	beq.w	40642a <_dtoa_r+0xd02>
  4062b4:	9b02      	ldr	r3, [sp, #8]
  4062b6:	425d      	negs	r5, r3
  4062b8:	4b84      	ldr	r3, [pc, #528]	; (4064cc <_dtoa_r+0xda4>)
  4062ba:	f005 020f 	and.w	r2, r5, #15
  4062be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4062c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4062ca:	f002 fc09 	bl	408ae0 <__aeabi_dmul>
  4062ce:	112d      	asrs	r5, r5, #4
  4062d0:	4607      	mov	r7, r0
  4062d2:	4688      	mov	r8, r1
  4062d4:	f000 812c 	beq.w	406530 <_dtoa_r+0xe08>
  4062d8:	4e7d      	ldr	r6, [pc, #500]	; (4064d0 <_dtoa_r+0xda8>)
  4062da:	f04f 0a02 	mov.w	sl, #2
  4062de:	07eb      	lsls	r3, r5, #31
  4062e0:	d509      	bpl.n	4062f6 <_dtoa_r+0xbce>
  4062e2:	4638      	mov	r0, r7
  4062e4:	4641      	mov	r1, r8
  4062e6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4062ea:	f002 fbf9 	bl	408ae0 <__aeabi_dmul>
  4062ee:	f10a 0a01 	add.w	sl, sl, #1
  4062f2:	4607      	mov	r7, r0
  4062f4:	4688      	mov	r8, r1
  4062f6:	106d      	asrs	r5, r5, #1
  4062f8:	f106 0608 	add.w	r6, r6, #8
  4062fc:	d1ef      	bne.n	4062de <_dtoa_r+0xbb6>
  4062fe:	e608      	b.n	405f12 <_dtoa_r+0x7ea>
  406300:	6871      	ldr	r1, [r6, #4]
  406302:	4620      	mov	r0, r4
  406304:	f001 fa7e 	bl	407804 <_Balloc>
  406308:	6933      	ldr	r3, [r6, #16]
  40630a:	3302      	adds	r3, #2
  40630c:	009a      	lsls	r2, r3, #2
  40630e:	4605      	mov	r5, r0
  406310:	f106 010c 	add.w	r1, r6, #12
  406314:	300c      	adds	r0, #12
  406316:	f001 f973 	bl	407600 <memcpy>
  40631a:	4629      	mov	r1, r5
  40631c:	2201      	movs	r2, #1
  40631e:	4620      	mov	r0, r4
  406320:	f001 fc1c 	bl	407b5c <__lshift>
  406324:	9006      	str	r0, [sp, #24]
  406326:	e4b5      	b.n	405c94 <_dtoa_r+0x56c>
  406328:	2b39      	cmp	r3, #57	; 0x39
  40632a:	f8cd b018 	str.w	fp, [sp, #24]
  40632e:	46d0      	mov	r8, sl
  406330:	f000 80a5 	beq.w	40647e <_dtoa_r+0xd56>
  406334:	f103 0a01 	add.w	sl, r3, #1
  406338:	46b3      	mov	fp, r6
  40633a:	f887 a000 	strb.w	sl, [r7]
  40633e:	1c7d      	adds	r5, r7, #1
  406340:	9e06      	ldr	r6, [sp, #24]
  406342:	e571      	b.n	405e28 <_dtoa_r+0x700>
  406344:	465a      	mov	r2, fp
  406346:	46d0      	mov	r8, sl
  406348:	46b3      	mov	fp, r6
  40634a:	469a      	mov	sl, r3
  40634c:	4616      	mov	r6, r2
  40634e:	e54f      	b.n	405df0 <_dtoa_r+0x6c8>
  406350:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406352:	495e      	ldr	r1, [pc, #376]	; (4064cc <_dtoa_r+0xda4>)
  406354:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406358:	462a      	mov	r2, r5
  40635a:	4633      	mov	r3, r6
  40635c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406360:	f002 fbbe 	bl	408ae0 <__aeabi_dmul>
  406364:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406368:	4638      	mov	r0, r7
  40636a:	4641      	mov	r1, r8
  40636c:	f002 fe68 	bl	409040 <__aeabi_d2iz>
  406370:	4605      	mov	r5, r0
  406372:	f002 fb4f 	bl	408a14 <__aeabi_i2d>
  406376:	460b      	mov	r3, r1
  406378:	4602      	mov	r2, r0
  40637a:	4641      	mov	r1, r8
  40637c:	4638      	mov	r0, r7
  40637e:	f002 f9fb 	bl	408778 <__aeabi_dsub>
  406382:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406384:	460f      	mov	r7, r1
  406386:	9904      	ldr	r1, [sp, #16]
  406388:	3530      	adds	r5, #48	; 0x30
  40638a:	2b01      	cmp	r3, #1
  40638c:	700d      	strb	r5, [r1, #0]
  40638e:	4606      	mov	r6, r0
  406390:	f101 0501 	add.w	r5, r1, #1
  406394:	d026      	beq.n	4063e4 <_dtoa_r+0xcbc>
  406396:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406398:	9a04      	ldr	r2, [sp, #16]
  40639a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4064d8 <_dtoa_r+0xdb0>
  40639e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4063a2:	4413      	add	r3, r2
  4063a4:	f04f 0a00 	mov.w	sl, #0
  4063a8:	4699      	mov	r9, r3
  4063aa:	4652      	mov	r2, sl
  4063ac:	465b      	mov	r3, fp
  4063ae:	4630      	mov	r0, r6
  4063b0:	4639      	mov	r1, r7
  4063b2:	f002 fb95 	bl	408ae0 <__aeabi_dmul>
  4063b6:	460f      	mov	r7, r1
  4063b8:	4606      	mov	r6, r0
  4063ba:	f002 fe41 	bl	409040 <__aeabi_d2iz>
  4063be:	4680      	mov	r8, r0
  4063c0:	f002 fb28 	bl	408a14 <__aeabi_i2d>
  4063c4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4063c8:	4602      	mov	r2, r0
  4063ca:	460b      	mov	r3, r1
  4063cc:	4630      	mov	r0, r6
  4063ce:	4639      	mov	r1, r7
  4063d0:	f002 f9d2 	bl	408778 <__aeabi_dsub>
  4063d4:	f805 8b01 	strb.w	r8, [r5], #1
  4063d8:	454d      	cmp	r5, r9
  4063da:	4606      	mov	r6, r0
  4063dc:	460f      	mov	r7, r1
  4063de:	d1e4      	bne.n	4063aa <_dtoa_r+0xc82>
  4063e0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4063e4:	4b3b      	ldr	r3, [pc, #236]	; (4064d4 <_dtoa_r+0xdac>)
  4063e6:	2200      	movs	r2, #0
  4063e8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4063ec:	f002 f9c6 	bl	40877c <__adddf3>
  4063f0:	4632      	mov	r2, r6
  4063f2:	463b      	mov	r3, r7
  4063f4:	f002 fde6 	bl	408fc4 <__aeabi_dcmplt>
  4063f8:	2800      	cmp	r0, #0
  4063fa:	d046      	beq.n	40648a <_dtoa_r+0xd62>
  4063fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4063fe:	9302      	str	r3, [sp, #8]
  406400:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406404:	f7ff bb43 	b.w	405a8e <_dtoa_r+0x366>
  406408:	f04f 0800 	mov.w	r8, #0
  40640c:	4646      	mov	r6, r8
  40640e:	e6a9      	b.n	406164 <_dtoa_r+0xa3c>
  406410:	9b08      	ldr	r3, [sp, #32]
  406412:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406414:	1a9d      	subs	r5, r3, r2
  406416:	2300      	movs	r3, #0
  406418:	f7ff bb71 	b.w	405afe <_dtoa_r+0x3d6>
  40641c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40641e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406420:	9d08      	ldr	r5, [sp, #32]
  406422:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406426:	f7ff bb6a 	b.w	405afe <_dtoa_r+0x3d6>
  40642a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40642e:	f04f 0a02 	mov.w	sl, #2
  406432:	e56e      	b.n	405f12 <_dtoa_r+0x7ea>
  406434:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406436:	2b00      	cmp	r3, #0
  406438:	f43f aeb8 	beq.w	4061ac <_dtoa_r+0xa84>
  40643c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40643e:	2b00      	cmp	r3, #0
  406440:	f77f aede 	ble.w	406200 <_dtoa_r+0xad8>
  406444:	2200      	movs	r2, #0
  406446:	4b24      	ldr	r3, [pc, #144]	; (4064d8 <_dtoa_r+0xdb0>)
  406448:	4638      	mov	r0, r7
  40644a:	4641      	mov	r1, r8
  40644c:	f002 fb48 	bl	408ae0 <__aeabi_dmul>
  406450:	4607      	mov	r7, r0
  406452:	4688      	mov	r8, r1
  406454:	f10a 0001 	add.w	r0, sl, #1
  406458:	f002 fadc 	bl	408a14 <__aeabi_i2d>
  40645c:	463a      	mov	r2, r7
  40645e:	4643      	mov	r3, r8
  406460:	f002 fb3e 	bl	408ae0 <__aeabi_dmul>
  406464:	2200      	movs	r2, #0
  406466:	4b17      	ldr	r3, [pc, #92]	; (4064c4 <_dtoa_r+0xd9c>)
  406468:	f002 f988 	bl	40877c <__adddf3>
  40646c:	9a02      	ldr	r2, [sp, #8]
  40646e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406470:	9312      	str	r3, [sp, #72]	; 0x48
  406472:	3a01      	subs	r2, #1
  406474:	4605      	mov	r5, r0
  406476:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40647a:	9215      	str	r2, [sp, #84]	; 0x54
  40647c:	e56a      	b.n	405f54 <_dtoa_r+0x82c>
  40647e:	2239      	movs	r2, #57	; 0x39
  406480:	46b3      	mov	fp, r6
  406482:	703a      	strb	r2, [r7, #0]
  406484:	9e06      	ldr	r6, [sp, #24]
  406486:	1c7d      	adds	r5, r7, #1
  406488:	e4c0      	b.n	405e0c <_dtoa_r+0x6e4>
  40648a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40648e:	2000      	movs	r0, #0
  406490:	4910      	ldr	r1, [pc, #64]	; (4064d4 <_dtoa_r+0xdac>)
  406492:	f002 f971 	bl	408778 <__aeabi_dsub>
  406496:	4632      	mov	r2, r6
  406498:	463b      	mov	r3, r7
  40649a:	f002 fdb1 	bl	409000 <__aeabi_dcmpgt>
  40649e:	b908      	cbnz	r0, 4064a4 <_dtoa_r+0xd7c>
  4064a0:	e6ae      	b.n	406200 <_dtoa_r+0xad8>
  4064a2:	4615      	mov	r5, r2
  4064a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4064a8:	2b30      	cmp	r3, #48	; 0x30
  4064aa:	f105 32ff 	add.w	r2, r5, #4294967295
  4064ae:	d0f8      	beq.n	4064a2 <_dtoa_r+0xd7a>
  4064b0:	e5d7      	b.n	406062 <_dtoa_r+0x93a>
  4064b2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4064b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4064b8:	9302      	str	r3, [sp, #8]
  4064ba:	f7ff bae8 	b.w	405a8e <_dtoa_r+0x366>
  4064be:	970c      	str	r7, [sp, #48]	; 0x30
  4064c0:	f7ff bba5 	b.w	405c0e <_dtoa_r+0x4e6>
  4064c4:	401c0000 	.word	0x401c0000
  4064c8:	40140000 	.word	0x40140000
  4064cc:	00409210 	.word	0x00409210
  4064d0:	004091e8 	.word	0x004091e8
  4064d4:	3fe00000 	.word	0x3fe00000
  4064d8:	40240000 	.word	0x40240000
  4064dc:	2b39      	cmp	r3, #57	; 0x39
  4064de:	f8cd b018 	str.w	fp, [sp, #24]
  4064e2:	46d0      	mov	r8, sl
  4064e4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4064e8:	469a      	mov	sl, r3
  4064ea:	d0c8      	beq.n	40647e <_dtoa_r+0xd56>
  4064ec:	f1bb 0f00 	cmp.w	fp, #0
  4064f0:	f73f aebf 	bgt.w	406272 <_dtoa_r+0xb4a>
  4064f4:	e6bf      	b.n	406276 <_dtoa_r+0xb4e>
  4064f6:	f47f aebe 	bne.w	406276 <_dtoa_r+0xb4e>
  4064fa:	f01a 0f01 	tst.w	sl, #1
  4064fe:	f43f aeba 	beq.w	406276 <_dtoa_r+0xb4e>
  406502:	e6b2      	b.n	40626a <_dtoa_r+0xb42>
  406504:	f04f 0800 	mov.w	r8, #0
  406508:	4646      	mov	r6, r8
  40650a:	e5e9      	b.n	4060e0 <_dtoa_r+0x9b8>
  40650c:	4631      	mov	r1, r6
  40650e:	2300      	movs	r3, #0
  406510:	220a      	movs	r2, #10
  406512:	4620      	mov	r0, r4
  406514:	f001 f9a6 	bl	407864 <__multadd>
  406518:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40651a:	2b00      	cmp	r3, #0
  40651c:	4606      	mov	r6, r0
  40651e:	dd0a      	ble.n	406536 <_dtoa_r+0xe0e>
  406520:	930a      	str	r3, [sp, #40]	; 0x28
  406522:	f7ff bbaa 	b.w	405c7a <_dtoa_r+0x552>
  406526:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406528:	2b02      	cmp	r3, #2
  40652a:	dc23      	bgt.n	406574 <_dtoa_r+0xe4c>
  40652c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40652e:	e43b      	b.n	405da8 <_dtoa_r+0x680>
  406530:	f04f 0a02 	mov.w	sl, #2
  406534:	e4ed      	b.n	405f12 <_dtoa_r+0x7ea>
  406536:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406538:	2b02      	cmp	r3, #2
  40653a:	dc1b      	bgt.n	406574 <_dtoa_r+0xe4c>
  40653c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40653e:	e7ef      	b.n	406520 <_dtoa_r+0xdf8>
  406540:	2500      	movs	r5, #0
  406542:	6465      	str	r5, [r4, #68]	; 0x44
  406544:	4629      	mov	r1, r5
  406546:	4620      	mov	r0, r4
  406548:	f001 f95c 	bl	407804 <_Balloc>
  40654c:	f04f 33ff 	mov.w	r3, #4294967295
  406550:	930a      	str	r3, [sp, #40]	; 0x28
  406552:	930f      	str	r3, [sp, #60]	; 0x3c
  406554:	2301      	movs	r3, #1
  406556:	9004      	str	r0, [sp, #16]
  406558:	9525      	str	r5, [sp, #148]	; 0x94
  40655a:	6420      	str	r0, [r4, #64]	; 0x40
  40655c:	930b      	str	r3, [sp, #44]	; 0x2c
  40655e:	f7ff b9dd 	b.w	40591c <_dtoa_r+0x1f4>
  406562:	2501      	movs	r5, #1
  406564:	f7ff b9a5 	b.w	4058b2 <_dtoa_r+0x18a>
  406568:	f43f ab69 	beq.w	405c3e <_dtoa_r+0x516>
  40656c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406570:	f7ff bbf9 	b.w	405d66 <_dtoa_r+0x63e>
  406574:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406576:	930a      	str	r3, [sp, #40]	; 0x28
  406578:	e5e5      	b.n	406146 <_dtoa_r+0xa1e>
  40657a:	bf00      	nop

0040657c <__sflush_r>:
  40657c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406580:	b29a      	uxth	r2, r3
  406582:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406586:	460d      	mov	r5, r1
  406588:	0711      	lsls	r1, r2, #28
  40658a:	4680      	mov	r8, r0
  40658c:	d43a      	bmi.n	406604 <__sflush_r+0x88>
  40658e:	686a      	ldr	r2, [r5, #4]
  406590:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406594:	2a00      	cmp	r2, #0
  406596:	81ab      	strh	r3, [r5, #12]
  406598:	dd6f      	ble.n	40667a <__sflush_r+0xfe>
  40659a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40659c:	2c00      	cmp	r4, #0
  40659e:	d049      	beq.n	406634 <__sflush_r+0xb8>
  4065a0:	2200      	movs	r2, #0
  4065a2:	b29b      	uxth	r3, r3
  4065a4:	f8d8 6000 	ldr.w	r6, [r8]
  4065a8:	f8c8 2000 	str.w	r2, [r8]
  4065ac:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4065b0:	d067      	beq.n	406682 <__sflush_r+0x106>
  4065b2:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4065b4:	075f      	lsls	r7, r3, #29
  4065b6:	d505      	bpl.n	4065c4 <__sflush_r+0x48>
  4065b8:	6869      	ldr	r1, [r5, #4]
  4065ba:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4065bc:	1a52      	subs	r2, r2, r1
  4065be:	b10b      	cbz	r3, 4065c4 <__sflush_r+0x48>
  4065c0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4065c2:	1ad2      	subs	r2, r2, r3
  4065c4:	2300      	movs	r3, #0
  4065c6:	69e9      	ldr	r1, [r5, #28]
  4065c8:	4640      	mov	r0, r8
  4065ca:	47a0      	blx	r4
  4065cc:	1c44      	adds	r4, r0, #1
  4065ce:	d03c      	beq.n	40664a <__sflush_r+0xce>
  4065d0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4065d4:	692a      	ldr	r2, [r5, #16]
  4065d6:	602a      	str	r2, [r5, #0]
  4065d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4065dc:	2200      	movs	r2, #0
  4065de:	81ab      	strh	r3, [r5, #12]
  4065e0:	04db      	lsls	r3, r3, #19
  4065e2:	606a      	str	r2, [r5, #4]
  4065e4:	d447      	bmi.n	406676 <__sflush_r+0xfa>
  4065e6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4065e8:	f8c8 6000 	str.w	r6, [r8]
  4065ec:	b311      	cbz	r1, 406634 <__sflush_r+0xb8>
  4065ee:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4065f2:	4299      	cmp	r1, r3
  4065f4:	d002      	beq.n	4065fc <__sflush_r+0x80>
  4065f6:	4640      	mov	r0, r8
  4065f8:	f000 f9ca 	bl	406990 <_free_r>
  4065fc:	2000      	movs	r0, #0
  4065fe:	6328      	str	r0, [r5, #48]	; 0x30
  406600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406604:	692e      	ldr	r6, [r5, #16]
  406606:	b1ae      	cbz	r6, 406634 <__sflush_r+0xb8>
  406608:	682c      	ldr	r4, [r5, #0]
  40660a:	602e      	str	r6, [r5, #0]
  40660c:	0791      	lsls	r1, r2, #30
  40660e:	bf0c      	ite	eq
  406610:	696b      	ldreq	r3, [r5, #20]
  406612:	2300      	movne	r3, #0
  406614:	1ba4      	subs	r4, r4, r6
  406616:	60ab      	str	r3, [r5, #8]
  406618:	e00a      	b.n	406630 <__sflush_r+0xb4>
  40661a:	4623      	mov	r3, r4
  40661c:	4632      	mov	r2, r6
  40661e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406620:	69e9      	ldr	r1, [r5, #28]
  406622:	4640      	mov	r0, r8
  406624:	47b8      	blx	r7
  406626:	2800      	cmp	r0, #0
  406628:	eba4 0400 	sub.w	r4, r4, r0
  40662c:	4406      	add	r6, r0
  40662e:	dd04      	ble.n	40663a <__sflush_r+0xbe>
  406630:	2c00      	cmp	r4, #0
  406632:	dcf2      	bgt.n	40661a <__sflush_r+0x9e>
  406634:	2000      	movs	r0, #0
  406636:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40663a:	89ab      	ldrh	r3, [r5, #12]
  40663c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406640:	81ab      	strh	r3, [r5, #12]
  406642:	f04f 30ff 	mov.w	r0, #4294967295
  406646:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40664a:	f8d8 4000 	ldr.w	r4, [r8]
  40664e:	2c1d      	cmp	r4, #29
  406650:	d8f3      	bhi.n	40663a <__sflush_r+0xbe>
  406652:	4b19      	ldr	r3, [pc, #100]	; (4066b8 <__sflush_r+0x13c>)
  406654:	40e3      	lsrs	r3, r4
  406656:	43db      	mvns	r3, r3
  406658:	f013 0301 	ands.w	r3, r3, #1
  40665c:	d1ed      	bne.n	40663a <__sflush_r+0xbe>
  40665e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  406662:	606b      	str	r3, [r5, #4]
  406664:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406668:	6929      	ldr	r1, [r5, #16]
  40666a:	81ab      	strh	r3, [r5, #12]
  40666c:	04da      	lsls	r2, r3, #19
  40666e:	6029      	str	r1, [r5, #0]
  406670:	d5b9      	bpl.n	4065e6 <__sflush_r+0x6a>
  406672:	2c00      	cmp	r4, #0
  406674:	d1b7      	bne.n	4065e6 <__sflush_r+0x6a>
  406676:	6528      	str	r0, [r5, #80]	; 0x50
  406678:	e7b5      	b.n	4065e6 <__sflush_r+0x6a>
  40667a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40667c:	2a00      	cmp	r2, #0
  40667e:	dc8c      	bgt.n	40659a <__sflush_r+0x1e>
  406680:	e7d8      	b.n	406634 <__sflush_r+0xb8>
  406682:	2301      	movs	r3, #1
  406684:	69e9      	ldr	r1, [r5, #28]
  406686:	4640      	mov	r0, r8
  406688:	47a0      	blx	r4
  40668a:	1c43      	adds	r3, r0, #1
  40668c:	4602      	mov	r2, r0
  40668e:	d002      	beq.n	406696 <__sflush_r+0x11a>
  406690:	89ab      	ldrh	r3, [r5, #12]
  406692:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406694:	e78e      	b.n	4065b4 <__sflush_r+0x38>
  406696:	f8d8 3000 	ldr.w	r3, [r8]
  40669a:	2b00      	cmp	r3, #0
  40669c:	d0f8      	beq.n	406690 <__sflush_r+0x114>
  40669e:	2b1d      	cmp	r3, #29
  4066a0:	d001      	beq.n	4066a6 <__sflush_r+0x12a>
  4066a2:	2b16      	cmp	r3, #22
  4066a4:	d102      	bne.n	4066ac <__sflush_r+0x130>
  4066a6:	f8c8 6000 	str.w	r6, [r8]
  4066aa:	e7c3      	b.n	406634 <__sflush_r+0xb8>
  4066ac:	89ab      	ldrh	r3, [r5, #12]
  4066ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4066b2:	81ab      	strh	r3, [r5, #12]
  4066b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4066b8:	20400001 	.word	0x20400001

004066bc <_fflush_r>:
  4066bc:	b510      	push	{r4, lr}
  4066be:	4604      	mov	r4, r0
  4066c0:	b082      	sub	sp, #8
  4066c2:	b108      	cbz	r0, 4066c8 <_fflush_r+0xc>
  4066c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4066c6:	b153      	cbz	r3, 4066de <_fflush_r+0x22>
  4066c8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4066cc:	b908      	cbnz	r0, 4066d2 <_fflush_r+0x16>
  4066ce:	b002      	add	sp, #8
  4066d0:	bd10      	pop	{r4, pc}
  4066d2:	4620      	mov	r0, r4
  4066d4:	b002      	add	sp, #8
  4066d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4066da:	f7ff bf4f 	b.w	40657c <__sflush_r>
  4066de:	9101      	str	r1, [sp, #4]
  4066e0:	f000 f880 	bl	4067e4 <__sinit>
  4066e4:	9901      	ldr	r1, [sp, #4]
  4066e6:	e7ef      	b.n	4066c8 <_fflush_r+0xc>

004066e8 <_cleanup_r>:
  4066e8:	4901      	ldr	r1, [pc, #4]	; (4066f0 <_cleanup_r+0x8>)
  4066ea:	f000 bbaf 	b.w	406e4c <_fwalk_reent>
  4066ee:	bf00      	nop
  4066f0:	0040864d 	.word	0x0040864d

004066f4 <__sinit.part.1>:
  4066f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4066f8:	4b35      	ldr	r3, [pc, #212]	; (4067d0 <__sinit.part.1+0xdc>)
  4066fa:	6845      	ldr	r5, [r0, #4]
  4066fc:	63c3      	str	r3, [r0, #60]	; 0x3c
  4066fe:	2400      	movs	r4, #0
  406700:	4607      	mov	r7, r0
  406702:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  406706:	2304      	movs	r3, #4
  406708:	2103      	movs	r1, #3
  40670a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40670e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  406712:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  406716:	b083      	sub	sp, #12
  406718:	602c      	str	r4, [r5, #0]
  40671a:	606c      	str	r4, [r5, #4]
  40671c:	60ac      	str	r4, [r5, #8]
  40671e:	666c      	str	r4, [r5, #100]	; 0x64
  406720:	81ec      	strh	r4, [r5, #14]
  406722:	612c      	str	r4, [r5, #16]
  406724:	616c      	str	r4, [r5, #20]
  406726:	61ac      	str	r4, [r5, #24]
  406728:	81ab      	strh	r3, [r5, #12]
  40672a:	4621      	mov	r1, r4
  40672c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406730:	2208      	movs	r2, #8
  406732:	f7fc fd33 	bl	40319c <memset>
  406736:	68be      	ldr	r6, [r7, #8]
  406738:	f8df b098 	ldr.w	fp, [pc, #152]	; 4067d4 <__sinit.part.1+0xe0>
  40673c:	f8df a098 	ldr.w	sl, [pc, #152]	; 4067d8 <__sinit.part.1+0xe4>
  406740:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4067dc <__sinit.part.1+0xe8>
  406744:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4067e0 <__sinit.part.1+0xec>
  406748:	f8c5 b020 	str.w	fp, [r5, #32]
  40674c:	2301      	movs	r3, #1
  40674e:	2209      	movs	r2, #9
  406750:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406754:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406758:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40675c:	61ed      	str	r5, [r5, #28]
  40675e:	4621      	mov	r1, r4
  406760:	81f3      	strh	r3, [r6, #14]
  406762:	81b2      	strh	r2, [r6, #12]
  406764:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  406768:	6034      	str	r4, [r6, #0]
  40676a:	6074      	str	r4, [r6, #4]
  40676c:	60b4      	str	r4, [r6, #8]
  40676e:	6674      	str	r4, [r6, #100]	; 0x64
  406770:	6134      	str	r4, [r6, #16]
  406772:	6174      	str	r4, [r6, #20]
  406774:	61b4      	str	r4, [r6, #24]
  406776:	2208      	movs	r2, #8
  406778:	9301      	str	r3, [sp, #4]
  40677a:	f7fc fd0f 	bl	40319c <memset>
  40677e:	68fd      	ldr	r5, [r7, #12]
  406780:	61f6      	str	r6, [r6, #28]
  406782:	2012      	movs	r0, #18
  406784:	2202      	movs	r2, #2
  406786:	f8c6 b020 	str.w	fp, [r6, #32]
  40678a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40678e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  406792:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  406796:	4621      	mov	r1, r4
  406798:	81a8      	strh	r0, [r5, #12]
  40679a:	81ea      	strh	r2, [r5, #14]
  40679c:	602c      	str	r4, [r5, #0]
  40679e:	606c      	str	r4, [r5, #4]
  4067a0:	60ac      	str	r4, [r5, #8]
  4067a2:	666c      	str	r4, [r5, #100]	; 0x64
  4067a4:	612c      	str	r4, [r5, #16]
  4067a6:	616c      	str	r4, [r5, #20]
  4067a8:	61ac      	str	r4, [r5, #24]
  4067aa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4067ae:	2208      	movs	r2, #8
  4067b0:	f7fc fcf4 	bl	40319c <memset>
  4067b4:	9b01      	ldr	r3, [sp, #4]
  4067b6:	61ed      	str	r5, [r5, #28]
  4067b8:	f8c5 b020 	str.w	fp, [r5, #32]
  4067bc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4067c0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4067c4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4067c8:	63bb      	str	r3, [r7, #56]	; 0x38
  4067ca:	b003      	add	sp, #12
  4067cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067d0:	004066e9 	.word	0x004066e9
  4067d4:	00408169 	.word	0x00408169
  4067d8:	0040818d 	.word	0x0040818d
  4067dc:	004081c9 	.word	0x004081c9
  4067e0:	004081e9 	.word	0x004081e9

004067e4 <__sinit>:
  4067e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4067e6:	b103      	cbz	r3, 4067ea <__sinit+0x6>
  4067e8:	4770      	bx	lr
  4067ea:	f7ff bf83 	b.w	4066f4 <__sinit.part.1>
  4067ee:	bf00      	nop

004067f0 <__sfp_lock_acquire>:
  4067f0:	4770      	bx	lr
  4067f2:	bf00      	nop

004067f4 <__sfp_lock_release>:
  4067f4:	4770      	bx	lr
  4067f6:	bf00      	nop

004067f8 <__libc_fini_array>:
  4067f8:	b538      	push	{r3, r4, r5, lr}
  4067fa:	4c0a      	ldr	r4, [pc, #40]	; (406824 <__libc_fini_array+0x2c>)
  4067fc:	4d0a      	ldr	r5, [pc, #40]	; (406828 <__libc_fini_array+0x30>)
  4067fe:	1b64      	subs	r4, r4, r5
  406800:	10a4      	asrs	r4, r4, #2
  406802:	d00a      	beq.n	40681a <__libc_fini_array+0x22>
  406804:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406808:	3b01      	subs	r3, #1
  40680a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40680e:	3c01      	subs	r4, #1
  406810:	f855 3904 	ldr.w	r3, [r5], #-4
  406814:	4798      	blx	r3
  406816:	2c00      	cmp	r4, #0
  406818:	d1f9      	bne.n	40680e <__libc_fini_array+0x16>
  40681a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40681e:	f002 bded 	b.w	4093fc <_fini>
  406822:	bf00      	nop
  406824:	0040940c 	.word	0x0040940c
  406828:	00409408 	.word	0x00409408

0040682c <__fputwc>:
  40682c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406830:	b082      	sub	sp, #8
  406832:	4680      	mov	r8, r0
  406834:	4689      	mov	r9, r1
  406836:	4614      	mov	r4, r2
  406838:	f000 fb32 	bl	406ea0 <__locale_mb_cur_max>
  40683c:	2801      	cmp	r0, #1
  40683e:	d036      	beq.n	4068ae <__fputwc+0x82>
  406840:	464a      	mov	r2, r9
  406842:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406846:	a901      	add	r1, sp, #4
  406848:	4640      	mov	r0, r8
  40684a:	f001 fe1d 	bl	408488 <_wcrtomb_r>
  40684e:	1c42      	adds	r2, r0, #1
  406850:	4606      	mov	r6, r0
  406852:	d025      	beq.n	4068a0 <__fputwc+0x74>
  406854:	b3a8      	cbz	r0, 4068c2 <__fputwc+0x96>
  406856:	f89d e004 	ldrb.w	lr, [sp, #4]
  40685a:	2500      	movs	r5, #0
  40685c:	f10d 0a04 	add.w	sl, sp, #4
  406860:	e009      	b.n	406876 <__fputwc+0x4a>
  406862:	6823      	ldr	r3, [r4, #0]
  406864:	1c5a      	adds	r2, r3, #1
  406866:	6022      	str	r2, [r4, #0]
  406868:	f883 e000 	strb.w	lr, [r3]
  40686c:	3501      	adds	r5, #1
  40686e:	42b5      	cmp	r5, r6
  406870:	d227      	bcs.n	4068c2 <__fputwc+0x96>
  406872:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406876:	68a3      	ldr	r3, [r4, #8]
  406878:	3b01      	subs	r3, #1
  40687a:	2b00      	cmp	r3, #0
  40687c:	60a3      	str	r3, [r4, #8]
  40687e:	daf0      	bge.n	406862 <__fputwc+0x36>
  406880:	69a7      	ldr	r7, [r4, #24]
  406882:	42bb      	cmp	r3, r7
  406884:	4671      	mov	r1, lr
  406886:	4622      	mov	r2, r4
  406888:	4640      	mov	r0, r8
  40688a:	db02      	blt.n	406892 <__fputwc+0x66>
  40688c:	f1be 0f0a 	cmp.w	lr, #10
  406890:	d1e7      	bne.n	406862 <__fputwc+0x36>
  406892:	f001 fda1 	bl	4083d8 <__swbuf_r>
  406896:	1c43      	adds	r3, r0, #1
  406898:	d1e8      	bne.n	40686c <__fputwc+0x40>
  40689a:	b002      	add	sp, #8
  40689c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4068a0:	89a3      	ldrh	r3, [r4, #12]
  4068a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4068a6:	81a3      	strh	r3, [r4, #12]
  4068a8:	b002      	add	sp, #8
  4068aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4068ae:	f109 33ff 	add.w	r3, r9, #4294967295
  4068b2:	2bfe      	cmp	r3, #254	; 0xfe
  4068b4:	d8c4      	bhi.n	406840 <__fputwc+0x14>
  4068b6:	fa5f fe89 	uxtb.w	lr, r9
  4068ba:	4606      	mov	r6, r0
  4068bc:	f88d e004 	strb.w	lr, [sp, #4]
  4068c0:	e7cb      	b.n	40685a <__fputwc+0x2e>
  4068c2:	4648      	mov	r0, r9
  4068c4:	b002      	add	sp, #8
  4068c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4068ca:	bf00      	nop

004068cc <_fputwc_r>:
  4068cc:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4068d0:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4068d4:	d10a      	bne.n	4068ec <_fputwc_r+0x20>
  4068d6:	b410      	push	{r4}
  4068d8:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4068da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4068de:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4068e2:	6654      	str	r4, [r2, #100]	; 0x64
  4068e4:	8193      	strh	r3, [r2, #12]
  4068e6:	bc10      	pop	{r4}
  4068e8:	f7ff bfa0 	b.w	40682c <__fputwc>
  4068ec:	f7ff bf9e 	b.w	40682c <__fputwc>

004068f0 <_malloc_trim_r>:
  4068f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4068f2:	4f24      	ldr	r7, [pc, #144]	; (406984 <_malloc_trim_r+0x94>)
  4068f4:	460c      	mov	r4, r1
  4068f6:	4606      	mov	r6, r0
  4068f8:	f000 ff80 	bl	4077fc <__malloc_lock>
  4068fc:	68bb      	ldr	r3, [r7, #8]
  4068fe:	685d      	ldr	r5, [r3, #4]
  406900:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406904:	310f      	adds	r1, #15
  406906:	f025 0503 	bic.w	r5, r5, #3
  40690a:	4429      	add	r1, r5
  40690c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406910:	f021 010f 	bic.w	r1, r1, #15
  406914:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406918:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40691c:	db07      	blt.n	40692e <_malloc_trim_r+0x3e>
  40691e:	2100      	movs	r1, #0
  406920:	4630      	mov	r0, r6
  406922:	f001 fc0f 	bl	408144 <_sbrk_r>
  406926:	68bb      	ldr	r3, [r7, #8]
  406928:	442b      	add	r3, r5
  40692a:	4298      	cmp	r0, r3
  40692c:	d004      	beq.n	406938 <_malloc_trim_r+0x48>
  40692e:	4630      	mov	r0, r6
  406930:	f000 ff66 	bl	407800 <__malloc_unlock>
  406934:	2000      	movs	r0, #0
  406936:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406938:	4261      	negs	r1, r4
  40693a:	4630      	mov	r0, r6
  40693c:	f001 fc02 	bl	408144 <_sbrk_r>
  406940:	3001      	adds	r0, #1
  406942:	d00d      	beq.n	406960 <_malloc_trim_r+0x70>
  406944:	4b10      	ldr	r3, [pc, #64]	; (406988 <_malloc_trim_r+0x98>)
  406946:	68ba      	ldr	r2, [r7, #8]
  406948:	6819      	ldr	r1, [r3, #0]
  40694a:	1b2d      	subs	r5, r5, r4
  40694c:	f045 0501 	orr.w	r5, r5, #1
  406950:	4630      	mov	r0, r6
  406952:	1b09      	subs	r1, r1, r4
  406954:	6055      	str	r5, [r2, #4]
  406956:	6019      	str	r1, [r3, #0]
  406958:	f000 ff52 	bl	407800 <__malloc_unlock>
  40695c:	2001      	movs	r0, #1
  40695e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406960:	2100      	movs	r1, #0
  406962:	4630      	mov	r0, r6
  406964:	f001 fbee 	bl	408144 <_sbrk_r>
  406968:	68ba      	ldr	r2, [r7, #8]
  40696a:	1a83      	subs	r3, r0, r2
  40696c:	2b0f      	cmp	r3, #15
  40696e:	ddde      	ble.n	40692e <_malloc_trim_r+0x3e>
  406970:	4c06      	ldr	r4, [pc, #24]	; (40698c <_malloc_trim_r+0x9c>)
  406972:	4905      	ldr	r1, [pc, #20]	; (406988 <_malloc_trim_r+0x98>)
  406974:	6824      	ldr	r4, [r4, #0]
  406976:	f043 0301 	orr.w	r3, r3, #1
  40697a:	1b00      	subs	r0, r0, r4
  40697c:	6053      	str	r3, [r2, #4]
  40697e:	6008      	str	r0, [r1, #0]
  406980:	e7d5      	b.n	40692e <_malloc_trim_r+0x3e>
  406982:	bf00      	nop
  406984:	204005ac 	.word	0x204005ac
  406988:	20400a54 	.word	0x20400a54
  40698c:	204009b4 	.word	0x204009b4

00406990 <_free_r>:
  406990:	2900      	cmp	r1, #0
  406992:	d044      	beq.n	406a1e <_free_r+0x8e>
  406994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406998:	460d      	mov	r5, r1
  40699a:	4680      	mov	r8, r0
  40699c:	f000 ff2e 	bl	4077fc <__malloc_lock>
  4069a0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4069a4:	4969      	ldr	r1, [pc, #420]	; (406b4c <_free_r+0x1bc>)
  4069a6:	f027 0301 	bic.w	r3, r7, #1
  4069aa:	f1a5 0408 	sub.w	r4, r5, #8
  4069ae:	18e2      	adds	r2, r4, r3
  4069b0:	688e      	ldr	r6, [r1, #8]
  4069b2:	6850      	ldr	r0, [r2, #4]
  4069b4:	42b2      	cmp	r2, r6
  4069b6:	f020 0003 	bic.w	r0, r0, #3
  4069ba:	d05e      	beq.n	406a7a <_free_r+0xea>
  4069bc:	07fe      	lsls	r6, r7, #31
  4069be:	6050      	str	r0, [r2, #4]
  4069c0:	d40b      	bmi.n	4069da <_free_r+0x4a>
  4069c2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4069c6:	1be4      	subs	r4, r4, r7
  4069c8:	f101 0e08 	add.w	lr, r1, #8
  4069cc:	68a5      	ldr	r5, [r4, #8]
  4069ce:	4575      	cmp	r5, lr
  4069d0:	443b      	add	r3, r7
  4069d2:	d06d      	beq.n	406ab0 <_free_r+0x120>
  4069d4:	68e7      	ldr	r7, [r4, #12]
  4069d6:	60ef      	str	r7, [r5, #12]
  4069d8:	60bd      	str	r5, [r7, #8]
  4069da:	1815      	adds	r5, r2, r0
  4069dc:	686d      	ldr	r5, [r5, #4]
  4069de:	07ed      	lsls	r5, r5, #31
  4069e0:	d53e      	bpl.n	406a60 <_free_r+0xd0>
  4069e2:	f043 0201 	orr.w	r2, r3, #1
  4069e6:	6062      	str	r2, [r4, #4]
  4069e8:	50e3      	str	r3, [r4, r3]
  4069ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4069ee:	d217      	bcs.n	406a20 <_free_r+0x90>
  4069f0:	08db      	lsrs	r3, r3, #3
  4069f2:	1c58      	adds	r0, r3, #1
  4069f4:	109a      	asrs	r2, r3, #2
  4069f6:	684d      	ldr	r5, [r1, #4]
  4069f8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4069fc:	60a7      	str	r7, [r4, #8]
  4069fe:	2301      	movs	r3, #1
  406a00:	4093      	lsls	r3, r2
  406a02:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406a06:	432b      	orrs	r3, r5
  406a08:	3a08      	subs	r2, #8
  406a0a:	60e2      	str	r2, [r4, #12]
  406a0c:	604b      	str	r3, [r1, #4]
  406a0e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406a12:	60fc      	str	r4, [r7, #12]
  406a14:	4640      	mov	r0, r8
  406a16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406a1a:	f000 bef1 	b.w	407800 <__malloc_unlock>
  406a1e:	4770      	bx	lr
  406a20:	0a5a      	lsrs	r2, r3, #9
  406a22:	2a04      	cmp	r2, #4
  406a24:	d852      	bhi.n	406acc <_free_r+0x13c>
  406a26:	099a      	lsrs	r2, r3, #6
  406a28:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406a2c:	00ff      	lsls	r7, r7, #3
  406a2e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406a32:	19c8      	adds	r0, r1, r7
  406a34:	59ca      	ldr	r2, [r1, r7]
  406a36:	3808      	subs	r0, #8
  406a38:	4290      	cmp	r0, r2
  406a3a:	d04f      	beq.n	406adc <_free_r+0x14c>
  406a3c:	6851      	ldr	r1, [r2, #4]
  406a3e:	f021 0103 	bic.w	r1, r1, #3
  406a42:	428b      	cmp	r3, r1
  406a44:	d232      	bcs.n	406aac <_free_r+0x11c>
  406a46:	6892      	ldr	r2, [r2, #8]
  406a48:	4290      	cmp	r0, r2
  406a4a:	d1f7      	bne.n	406a3c <_free_r+0xac>
  406a4c:	68c3      	ldr	r3, [r0, #12]
  406a4e:	60a0      	str	r0, [r4, #8]
  406a50:	60e3      	str	r3, [r4, #12]
  406a52:	609c      	str	r4, [r3, #8]
  406a54:	60c4      	str	r4, [r0, #12]
  406a56:	4640      	mov	r0, r8
  406a58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406a5c:	f000 bed0 	b.w	407800 <__malloc_unlock>
  406a60:	6895      	ldr	r5, [r2, #8]
  406a62:	4f3b      	ldr	r7, [pc, #236]	; (406b50 <_free_r+0x1c0>)
  406a64:	42bd      	cmp	r5, r7
  406a66:	4403      	add	r3, r0
  406a68:	d040      	beq.n	406aec <_free_r+0x15c>
  406a6a:	68d0      	ldr	r0, [r2, #12]
  406a6c:	60e8      	str	r0, [r5, #12]
  406a6e:	f043 0201 	orr.w	r2, r3, #1
  406a72:	6085      	str	r5, [r0, #8]
  406a74:	6062      	str	r2, [r4, #4]
  406a76:	50e3      	str	r3, [r4, r3]
  406a78:	e7b7      	b.n	4069ea <_free_r+0x5a>
  406a7a:	07ff      	lsls	r7, r7, #31
  406a7c:	4403      	add	r3, r0
  406a7e:	d407      	bmi.n	406a90 <_free_r+0x100>
  406a80:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406a84:	1aa4      	subs	r4, r4, r2
  406a86:	4413      	add	r3, r2
  406a88:	68a0      	ldr	r0, [r4, #8]
  406a8a:	68e2      	ldr	r2, [r4, #12]
  406a8c:	60c2      	str	r2, [r0, #12]
  406a8e:	6090      	str	r0, [r2, #8]
  406a90:	4a30      	ldr	r2, [pc, #192]	; (406b54 <_free_r+0x1c4>)
  406a92:	6812      	ldr	r2, [r2, #0]
  406a94:	f043 0001 	orr.w	r0, r3, #1
  406a98:	4293      	cmp	r3, r2
  406a9a:	6060      	str	r0, [r4, #4]
  406a9c:	608c      	str	r4, [r1, #8]
  406a9e:	d3b9      	bcc.n	406a14 <_free_r+0x84>
  406aa0:	4b2d      	ldr	r3, [pc, #180]	; (406b58 <_free_r+0x1c8>)
  406aa2:	4640      	mov	r0, r8
  406aa4:	6819      	ldr	r1, [r3, #0]
  406aa6:	f7ff ff23 	bl	4068f0 <_malloc_trim_r>
  406aaa:	e7b3      	b.n	406a14 <_free_r+0x84>
  406aac:	4610      	mov	r0, r2
  406aae:	e7cd      	b.n	406a4c <_free_r+0xbc>
  406ab0:	1811      	adds	r1, r2, r0
  406ab2:	6849      	ldr	r1, [r1, #4]
  406ab4:	07c9      	lsls	r1, r1, #31
  406ab6:	d444      	bmi.n	406b42 <_free_r+0x1b2>
  406ab8:	6891      	ldr	r1, [r2, #8]
  406aba:	68d2      	ldr	r2, [r2, #12]
  406abc:	60ca      	str	r2, [r1, #12]
  406abe:	4403      	add	r3, r0
  406ac0:	f043 0001 	orr.w	r0, r3, #1
  406ac4:	6091      	str	r1, [r2, #8]
  406ac6:	6060      	str	r0, [r4, #4]
  406ac8:	50e3      	str	r3, [r4, r3]
  406aca:	e7a3      	b.n	406a14 <_free_r+0x84>
  406acc:	2a14      	cmp	r2, #20
  406ace:	d816      	bhi.n	406afe <_free_r+0x16e>
  406ad0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406ad4:	00ff      	lsls	r7, r7, #3
  406ad6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406ada:	e7aa      	b.n	406a32 <_free_r+0xa2>
  406adc:	10aa      	asrs	r2, r5, #2
  406ade:	2301      	movs	r3, #1
  406ae0:	684d      	ldr	r5, [r1, #4]
  406ae2:	4093      	lsls	r3, r2
  406ae4:	432b      	orrs	r3, r5
  406ae6:	604b      	str	r3, [r1, #4]
  406ae8:	4603      	mov	r3, r0
  406aea:	e7b0      	b.n	406a4e <_free_r+0xbe>
  406aec:	f043 0201 	orr.w	r2, r3, #1
  406af0:	614c      	str	r4, [r1, #20]
  406af2:	610c      	str	r4, [r1, #16]
  406af4:	60e5      	str	r5, [r4, #12]
  406af6:	60a5      	str	r5, [r4, #8]
  406af8:	6062      	str	r2, [r4, #4]
  406afa:	50e3      	str	r3, [r4, r3]
  406afc:	e78a      	b.n	406a14 <_free_r+0x84>
  406afe:	2a54      	cmp	r2, #84	; 0x54
  406b00:	d806      	bhi.n	406b10 <_free_r+0x180>
  406b02:	0b1a      	lsrs	r2, r3, #12
  406b04:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406b08:	00ff      	lsls	r7, r7, #3
  406b0a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406b0e:	e790      	b.n	406a32 <_free_r+0xa2>
  406b10:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406b14:	d806      	bhi.n	406b24 <_free_r+0x194>
  406b16:	0bda      	lsrs	r2, r3, #15
  406b18:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406b1c:	00ff      	lsls	r7, r7, #3
  406b1e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406b22:	e786      	b.n	406a32 <_free_r+0xa2>
  406b24:	f240 5054 	movw	r0, #1364	; 0x554
  406b28:	4282      	cmp	r2, r0
  406b2a:	d806      	bhi.n	406b3a <_free_r+0x1aa>
  406b2c:	0c9a      	lsrs	r2, r3, #18
  406b2e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406b32:	00ff      	lsls	r7, r7, #3
  406b34:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406b38:	e77b      	b.n	406a32 <_free_r+0xa2>
  406b3a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406b3e:	257e      	movs	r5, #126	; 0x7e
  406b40:	e777      	b.n	406a32 <_free_r+0xa2>
  406b42:	f043 0101 	orr.w	r1, r3, #1
  406b46:	6061      	str	r1, [r4, #4]
  406b48:	6013      	str	r3, [r2, #0]
  406b4a:	e763      	b.n	406a14 <_free_r+0x84>
  406b4c:	204005ac 	.word	0x204005ac
  406b50:	204005b4 	.word	0x204005b4
  406b54:	204009b8 	.word	0x204009b8
  406b58:	20400a84 	.word	0x20400a84

00406b5c <__sfvwrite_r>:
  406b5c:	6893      	ldr	r3, [r2, #8]
  406b5e:	2b00      	cmp	r3, #0
  406b60:	d073      	beq.n	406c4a <__sfvwrite_r+0xee>
  406b62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b66:	898b      	ldrh	r3, [r1, #12]
  406b68:	b083      	sub	sp, #12
  406b6a:	460c      	mov	r4, r1
  406b6c:	0719      	lsls	r1, r3, #28
  406b6e:	9000      	str	r0, [sp, #0]
  406b70:	4616      	mov	r6, r2
  406b72:	d526      	bpl.n	406bc2 <__sfvwrite_r+0x66>
  406b74:	6922      	ldr	r2, [r4, #16]
  406b76:	b322      	cbz	r2, 406bc2 <__sfvwrite_r+0x66>
  406b78:	f013 0002 	ands.w	r0, r3, #2
  406b7c:	6835      	ldr	r5, [r6, #0]
  406b7e:	d02c      	beq.n	406bda <__sfvwrite_r+0x7e>
  406b80:	f04f 0900 	mov.w	r9, #0
  406b84:	4fb0      	ldr	r7, [pc, #704]	; (406e48 <__sfvwrite_r+0x2ec>)
  406b86:	46c8      	mov	r8, r9
  406b88:	46b2      	mov	sl, r6
  406b8a:	45b8      	cmp	r8, r7
  406b8c:	4643      	mov	r3, r8
  406b8e:	464a      	mov	r2, r9
  406b90:	bf28      	it	cs
  406b92:	463b      	movcs	r3, r7
  406b94:	9800      	ldr	r0, [sp, #0]
  406b96:	f1b8 0f00 	cmp.w	r8, #0
  406b9a:	d050      	beq.n	406c3e <__sfvwrite_r+0xe2>
  406b9c:	69e1      	ldr	r1, [r4, #28]
  406b9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406ba0:	47b0      	blx	r6
  406ba2:	2800      	cmp	r0, #0
  406ba4:	dd58      	ble.n	406c58 <__sfvwrite_r+0xfc>
  406ba6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406baa:	1a1b      	subs	r3, r3, r0
  406bac:	4481      	add	r9, r0
  406bae:	eba8 0800 	sub.w	r8, r8, r0
  406bb2:	f8ca 3008 	str.w	r3, [sl, #8]
  406bb6:	2b00      	cmp	r3, #0
  406bb8:	d1e7      	bne.n	406b8a <__sfvwrite_r+0x2e>
  406bba:	2000      	movs	r0, #0
  406bbc:	b003      	add	sp, #12
  406bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bc2:	4621      	mov	r1, r4
  406bc4:	9800      	ldr	r0, [sp, #0]
  406bc6:	f7fe fca7 	bl	405518 <__swsetup_r>
  406bca:	2800      	cmp	r0, #0
  406bcc:	f040 8133 	bne.w	406e36 <__sfvwrite_r+0x2da>
  406bd0:	89a3      	ldrh	r3, [r4, #12]
  406bd2:	6835      	ldr	r5, [r6, #0]
  406bd4:	f013 0002 	ands.w	r0, r3, #2
  406bd8:	d1d2      	bne.n	406b80 <__sfvwrite_r+0x24>
  406bda:	f013 0901 	ands.w	r9, r3, #1
  406bde:	d145      	bne.n	406c6c <__sfvwrite_r+0x110>
  406be0:	464f      	mov	r7, r9
  406be2:	9601      	str	r6, [sp, #4]
  406be4:	b337      	cbz	r7, 406c34 <__sfvwrite_r+0xd8>
  406be6:	059a      	lsls	r2, r3, #22
  406be8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406bec:	f140 8083 	bpl.w	406cf6 <__sfvwrite_r+0x19a>
  406bf0:	4547      	cmp	r7, r8
  406bf2:	46c3      	mov	fp, r8
  406bf4:	f0c0 80ab 	bcc.w	406d4e <__sfvwrite_r+0x1f2>
  406bf8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406bfc:	f040 80ac 	bne.w	406d58 <__sfvwrite_r+0x1fc>
  406c00:	6820      	ldr	r0, [r4, #0]
  406c02:	46ba      	mov	sl, r7
  406c04:	465a      	mov	r2, fp
  406c06:	4649      	mov	r1, r9
  406c08:	f000 fd94 	bl	407734 <memmove>
  406c0c:	68a2      	ldr	r2, [r4, #8]
  406c0e:	6823      	ldr	r3, [r4, #0]
  406c10:	eba2 0208 	sub.w	r2, r2, r8
  406c14:	445b      	add	r3, fp
  406c16:	60a2      	str	r2, [r4, #8]
  406c18:	6023      	str	r3, [r4, #0]
  406c1a:	9a01      	ldr	r2, [sp, #4]
  406c1c:	6893      	ldr	r3, [r2, #8]
  406c1e:	eba3 030a 	sub.w	r3, r3, sl
  406c22:	44d1      	add	r9, sl
  406c24:	eba7 070a 	sub.w	r7, r7, sl
  406c28:	6093      	str	r3, [r2, #8]
  406c2a:	2b00      	cmp	r3, #0
  406c2c:	d0c5      	beq.n	406bba <__sfvwrite_r+0x5e>
  406c2e:	89a3      	ldrh	r3, [r4, #12]
  406c30:	2f00      	cmp	r7, #0
  406c32:	d1d8      	bne.n	406be6 <__sfvwrite_r+0x8a>
  406c34:	f8d5 9000 	ldr.w	r9, [r5]
  406c38:	686f      	ldr	r7, [r5, #4]
  406c3a:	3508      	adds	r5, #8
  406c3c:	e7d2      	b.n	406be4 <__sfvwrite_r+0x88>
  406c3e:	f8d5 9000 	ldr.w	r9, [r5]
  406c42:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406c46:	3508      	adds	r5, #8
  406c48:	e79f      	b.n	406b8a <__sfvwrite_r+0x2e>
  406c4a:	2000      	movs	r0, #0
  406c4c:	4770      	bx	lr
  406c4e:	4621      	mov	r1, r4
  406c50:	9800      	ldr	r0, [sp, #0]
  406c52:	f7ff fd33 	bl	4066bc <_fflush_r>
  406c56:	b370      	cbz	r0, 406cb6 <__sfvwrite_r+0x15a>
  406c58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406c60:	f04f 30ff 	mov.w	r0, #4294967295
  406c64:	81a3      	strh	r3, [r4, #12]
  406c66:	b003      	add	sp, #12
  406c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c6c:	4681      	mov	r9, r0
  406c6e:	4633      	mov	r3, r6
  406c70:	464e      	mov	r6, r9
  406c72:	46a8      	mov	r8, r5
  406c74:	469a      	mov	sl, r3
  406c76:	464d      	mov	r5, r9
  406c78:	b34e      	cbz	r6, 406cce <__sfvwrite_r+0x172>
  406c7a:	b380      	cbz	r0, 406cde <__sfvwrite_r+0x182>
  406c7c:	6820      	ldr	r0, [r4, #0]
  406c7e:	6923      	ldr	r3, [r4, #16]
  406c80:	6962      	ldr	r2, [r4, #20]
  406c82:	45b1      	cmp	r9, r6
  406c84:	46cb      	mov	fp, r9
  406c86:	bf28      	it	cs
  406c88:	46b3      	movcs	fp, r6
  406c8a:	4298      	cmp	r0, r3
  406c8c:	465f      	mov	r7, fp
  406c8e:	d904      	bls.n	406c9a <__sfvwrite_r+0x13e>
  406c90:	68a3      	ldr	r3, [r4, #8]
  406c92:	4413      	add	r3, r2
  406c94:	459b      	cmp	fp, r3
  406c96:	f300 80a6 	bgt.w	406de6 <__sfvwrite_r+0x28a>
  406c9a:	4593      	cmp	fp, r2
  406c9c:	db4b      	blt.n	406d36 <__sfvwrite_r+0x1da>
  406c9e:	4613      	mov	r3, r2
  406ca0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406ca2:	69e1      	ldr	r1, [r4, #28]
  406ca4:	9800      	ldr	r0, [sp, #0]
  406ca6:	462a      	mov	r2, r5
  406ca8:	47b8      	blx	r7
  406caa:	1e07      	subs	r7, r0, #0
  406cac:	ddd4      	ble.n	406c58 <__sfvwrite_r+0xfc>
  406cae:	ebb9 0907 	subs.w	r9, r9, r7
  406cb2:	d0cc      	beq.n	406c4e <__sfvwrite_r+0xf2>
  406cb4:	2001      	movs	r0, #1
  406cb6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406cba:	1bdb      	subs	r3, r3, r7
  406cbc:	443d      	add	r5, r7
  406cbe:	1bf6      	subs	r6, r6, r7
  406cc0:	f8ca 3008 	str.w	r3, [sl, #8]
  406cc4:	2b00      	cmp	r3, #0
  406cc6:	f43f af78 	beq.w	406bba <__sfvwrite_r+0x5e>
  406cca:	2e00      	cmp	r6, #0
  406ccc:	d1d5      	bne.n	406c7a <__sfvwrite_r+0x11e>
  406cce:	f108 0308 	add.w	r3, r8, #8
  406cd2:	e913 0060 	ldmdb	r3, {r5, r6}
  406cd6:	4698      	mov	r8, r3
  406cd8:	3308      	adds	r3, #8
  406cda:	2e00      	cmp	r6, #0
  406cdc:	d0f9      	beq.n	406cd2 <__sfvwrite_r+0x176>
  406cde:	4632      	mov	r2, r6
  406ce0:	210a      	movs	r1, #10
  406ce2:	4628      	mov	r0, r5
  406ce4:	f000 fc3c 	bl	407560 <memchr>
  406ce8:	2800      	cmp	r0, #0
  406cea:	f000 80a1 	beq.w	406e30 <__sfvwrite_r+0x2d4>
  406cee:	3001      	adds	r0, #1
  406cf0:	eba0 0905 	sub.w	r9, r0, r5
  406cf4:	e7c2      	b.n	406c7c <__sfvwrite_r+0x120>
  406cf6:	6820      	ldr	r0, [r4, #0]
  406cf8:	6923      	ldr	r3, [r4, #16]
  406cfa:	4298      	cmp	r0, r3
  406cfc:	d802      	bhi.n	406d04 <__sfvwrite_r+0x1a8>
  406cfe:	6963      	ldr	r3, [r4, #20]
  406d00:	429f      	cmp	r7, r3
  406d02:	d25d      	bcs.n	406dc0 <__sfvwrite_r+0x264>
  406d04:	45b8      	cmp	r8, r7
  406d06:	bf28      	it	cs
  406d08:	46b8      	movcs	r8, r7
  406d0a:	4642      	mov	r2, r8
  406d0c:	4649      	mov	r1, r9
  406d0e:	f000 fd11 	bl	407734 <memmove>
  406d12:	68a3      	ldr	r3, [r4, #8]
  406d14:	6822      	ldr	r2, [r4, #0]
  406d16:	eba3 0308 	sub.w	r3, r3, r8
  406d1a:	4442      	add	r2, r8
  406d1c:	60a3      	str	r3, [r4, #8]
  406d1e:	6022      	str	r2, [r4, #0]
  406d20:	b10b      	cbz	r3, 406d26 <__sfvwrite_r+0x1ca>
  406d22:	46c2      	mov	sl, r8
  406d24:	e779      	b.n	406c1a <__sfvwrite_r+0xbe>
  406d26:	4621      	mov	r1, r4
  406d28:	9800      	ldr	r0, [sp, #0]
  406d2a:	f7ff fcc7 	bl	4066bc <_fflush_r>
  406d2e:	2800      	cmp	r0, #0
  406d30:	d192      	bne.n	406c58 <__sfvwrite_r+0xfc>
  406d32:	46c2      	mov	sl, r8
  406d34:	e771      	b.n	406c1a <__sfvwrite_r+0xbe>
  406d36:	465a      	mov	r2, fp
  406d38:	4629      	mov	r1, r5
  406d3a:	f000 fcfb 	bl	407734 <memmove>
  406d3e:	68a2      	ldr	r2, [r4, #8]
  406d40:	6823      	ldr	r3, [r4, #0]
  406d42:	eba2 020b 	sub.w	r2, r2, fp
  406d46:	445b      	add	r3, fp
  406d48:	60a2      	str	r2, [r4, #8]
  406d4a:	6023      	str	r3, [r4, #0]
  406d4c:	e7af      	b.n	406cae <__sfvwrite_r+0x152>
  406d4e:	6820      	ldr	r0, [r4, #0]
  406d50:	46b8      	mov	r8, r7
  406d52:	46ba      	mov	sl, r7
  406d54:	46bb      	mov	fp, r7
  406d56:	e755      	b.n	406c04 <__sfvwrite_r+0xa8>
  406d58:	6962      	ldr	r2, [r4, #20]
  406d5a:	6820      	ldr	r0, [r4, #0]
  406d5c:	6921      	ldr	r1, [r4, #16]
  406d5e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406d62:	eba0 0a01 	sub.w	sl, r0, r1
  406d66:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406d6a:	f10a 0001 	add.w	r0, sl, #1
  406d6e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406d72:	4438      	add	r0, r7
  406d74:	4540      	cmp	r0, r8
  406d76:	4642      	mov	r2, r8
  406d78:	bf84      	itt	hi
  406d7a:	4680      	movhi	r8, r0
  406d7c:	4642      	movhi	r2, r8
  406d7e:	055b      	lsls	r3, r3, #21
  406d80:	d544      	bpl.n	406e0c <__sfvwrite_r+0x2b0>
  406d82:	4611      	mov	r1, r2
  406d84:	9800      	ldr	r0, [sp, #0]
  406d86:	f000 f921 	bl	406fcc <_malloc_r>
  406d8a:	4683      	mov	fp, r0
  406d8c:	2800      	cmp	r0, #0
  406d8e:	d055      	beq.n	406e3c <__sfvwrite_r+0x2e0>
  406d90:	4652      	mov	r2, sl
  406d92:	6921      	ldr	r1, [r4, #16]
  406d94:	f000 fc34 	bl	407600 <memcpy>
  406d98:	89a3      	ldrh	r3, [r4, #12]
  406d9a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406d9e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406da2:	81a3      	strh	r3, [r4, #12]
  406da4:	eb0b 000a 	add.w	r0, fp, sl
  406da8:	eba8 030a 	sub.w	r3, r8, sl
  406dac:	f8c4 b010 	str.w	fp, [r4, #16]
  406db0:	f8c4 8014 	str.w	r8, [r4, #20]
  406db4:	6020      	str	r0, [r4, #0]
  406db6:	60a3      	str	r3, [r4, #8]
  406db8:	46b8      	mov	r8, r7
  406dba:	46ba      	mov	sl, r7
  406dbc:	46bb      	mov	fp, r7
  406dbe:	e721      	b.n	406c04 <__sfvwrite_r+0xa8>
  406dc0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406dc4:	42b9      	cmp	r1, r7
  406dc6:	bf28      	it	cs
  406dc8:	4639      	movcs	r1, r7
  406dca:	464a      	mov	r2, r9
  406dcc:	fb91 f1f3 	sdiv	r1, r1, r3
  406dd0:	9800      	ldr	r0, [sp, #0]
  406dd2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406dd4:	fb03 f301 	mul.w	r3, r3, r1
  406dd8:	69e1      	ldr	r1, [r4, #28]
  406dda:	47b0      	blx	r6
  406ddc:	f1b0 0a00 	subs.w	sl, r0, #0
  406de0:	f73f af1b 	bgt.w	406c1a <__sfvwrite_r+0xbe>
  406de4:	e738      	b.n	406c58 <__sfvwrite_r+0xfc>
  406de6:	461a      	mov	r2, r3
  406de8:	4629      	mov	r1, r5
  406dea:	9301      	str	r3, [sp, #4]
  406dec:	f000 fca2 	bl	407734 <memmove>
  406df0:	6822      	ldr	r2, [r4, #0]
  406df2:	9b01      	ldr	r3, [sp, #4]
  406df4:	9800      	ldr	r0, [sp, #0]
  406df6:	441a      	add	r2, r3
  406df8:	6022      	str	r2, [r4, #0]
  406dfa:	4621      	mov	r1, r4
  406dfc:	f7ff fc5e 	bl	4066bc <_fflush_r>
  406e00:	9b01      	ldr	r3, [sp, #4]
  406e02:	2800      	cmp	r0, #0
  406e04:	f47f af28 	bne.w	406c58 <__sfvwrite_r+0xfc>
  406e08:	461f      	mov	r7, r3
  406e0a:	e750      	b.n	406cae <__sfvwrite_r+0x152>
  406e0c:	9800      	ldr	r0, [sp, #0]
  406e0e:	f000 fff3 	bl	407df8 <_realloc_r>
  406e12:	4683      	mov	fp, r0
  406e14:	2800      	cmp	r0, #0
  406e16:	d1c5      	bne.n	406da4 <__sfvwrite_r+0x248>
  406e18:	9d00      	ldr	r5, [sp, #0]
  406e1a:	6921      	ldr	r1, [r4, #16]
  406e1c:	4628      	mov	r0, r5
  406e1e:	f7ff fdb7 	bl	406990 <_free_r>
  406e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e26:	220c      	movs	r2, #12
  406e28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406e2c:	602a      	str	r2, [r5, #0]
  406e2e:	e715      	b.n	406c5c <__sfvwrite_r+0x100>
  406e30:	f106 0901 	add.w	r9, r6, #1
  406e34:	e722      	b.n	406c7c <__sfvwrite_r+0x120>
  406e36:	f04f 30ff 	mov.w	r0, #4294967295
  406e3a:	e6bf      	b.n	406bbc <__sfvwrite_r+0x60>
  406e3c:	9a00      	ldr	r2, [sp, #0]
  406e3e:	230c      	movs	r3, #12
  406e40:	6013      	str	r3, [r2, #0]
  406e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e46:	e709      	b.n	406c5c <__sfvwrite_r+0x100>
  406e48:	7ffffc00 	.word	0x7ffffc00

00406e4c <_fwalk_reent>:
  406e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406e50:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406e54:	d01f      	beq.n	406e96 <_fwalk_reent+0x4a>
  406e56:	4688      	mov	r8, r1
  406e58:	4606      	mov	r6, r0
  406e5a:	f04f 0900 	mov.w	r9, #0
  406e5e:	687d      	ldr	r5, [r7, #4]
  406e60:	68bc      	ldr	r4, [r7, #8]
  406e62:	3d01      	subs	r5, #1
  406e64:	d411      	bmi.n	406e8a <_fwalk_reent+0x3e>
  406e66:	89a3      	ldrh	r3, [r4, #12]
  406e68:	2b01      	cmp	r3, #1
  406e6a:	f105 35ff 	add.w	r5, r5, #4294967295
  406e6e:	d908      	bls.n	406e82 <_fwalk_reent+0x36>
  406e70:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406e74:	3301      	adds	r3, #1
  406e76:	4621      	mov	r1, r4
  406e78:	4630      	mov	r0, r6
  406e7a:	d002      	beq.n	406e82 <_fwalk_reent+0x36>
  406e7c:	47c0      	blx	r8
  406e7e:	ea49 0900 	orr.w	r9, r9, r0
  406e82:	1c6b      	adds	r3, r5, #1
  406e84:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406e88:	d1ed      	bne.n	406e66 <_fwalk_reent+0x1a>
  406e8a:	683f      	ldr	r7, [r7, #0]
  406e8c:	2f00      	cmp	r7, #0
  406e8e:	d1e6      	bne.n	406e5e <_fwalk_reent+0x12>
  406e90:	4648      	mov	r0, r9
  406e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406e96:	46b9      	mov	r9, r7
  406e98:	4648      	mov	r0, r9
  406e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406e9e:	bf00      	nop

00406ea0 <__locale_mb_cur_max>:
  406ea0:	4b04      	ldr	r3, [pc, #16]	; (406eb4 <__locale_mb_cur_max+0x14>)
  406ea2:	4a05      	ldr	r2, [pc, #20]	; (406eb8 <__locale_mb_cur_max+0x18>)
  406ea4:	681b      	ldr	r3, [r3, #0]
  406ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406ea8:	2b00      	cmp	r3, #0
  406eaa:	bf08      	it	eq
  406eac:	4613      	moveq	r3, r2
  406eae:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406eb2:	4770      	bx	lr
  406eb4:	20400010 	.word	0x20400010
  406eb8:	20400440 	.word	0x20400440

00406ebc <_localeconv_r>:
  406ebc:	4a04      	ldr	r2, [pc, #16]	; (406ed0 <_localeconv_r+0x14>)
  406ebe:	4b05      	ldr	r3, [pc, #20]	; (406ed4 <_localeconv_r+0x18>)
  406ec0:	6812      	ldr	r2, [r2, #0]
  406ec2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406ec4:	2800      	cmp	r0, #0
  406ec6:	bf08      	it	eq
  406ec8:	4618      	moveq	r0, r3
  406eca:	30f0      	adds	r0, #240	; 0xf0
  406ecc:	4770      	bx	lr
  406ece:	bf00      	nop
  406ed0:	20400010 	.word	0x20400010
  406ed4:	20400440 	.word	0x20400440

00406ed8 <__swhatbuf_r>:
  406ed8:	b570      	push	{r4, r5, r6, lr}
  406eda:	460c      	mov	r4, r1
  406edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406ee0:	2900      	cmp	r1, #0
  406ee2:	b090      	sub	sp, #64	; 0x40
  406ee4:	4615      	mov	r5, r2
  406ee6:	461e      	mov	r6, r3
  406ee8:	db14      	blt.n	406f14 <__swhatbuf_r+0x3c>
  406eea:	aa01      	add	r2, sp, #4
  406eec:	f001 fbee 	bl	4086cc <_fstat_r>
  406ef0:	2800      	cmp	r0, #0
  406ef2:	db0f      	blt.n	406f14 <__swhatbuf_r+0x3c>
  406ef4:	9a02      	ldr	r2, [sp, #8]
  406ef6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406efa:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406efe:	fab2 f282 	clz	r2, r2
  406f02:	0952      	lsrs	r2, r2, #5
  406f04:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406f08:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406f0c:	6032      	str	r2, [r6, #0]
  406f0e:	602b      	str	r3, [r5, #0]
  406f10:	b010      	add	sp, #64	; 0x40
  406f12:	bd70      	pop	{r4, r5, r6, pc}
  406f14:	89a2      	ldrh	r2, [r4, #12]
  406f16:	2300      	movs	r3, #0
  406f18:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406f1c:	6033      	str	r3, [r6, #0]
  406f1e:	d004      	beq.n	406f2a <__swhatbuf_r+0x52>
  406f20:	2240      	movs	r2, #64	; 0x40
  406f22:	4618      	mov	r0, r3
  406f24:	602a      	str	r2, [r5, #0]
  406f26:	b010      	add	sp, #64	; 0x40
  406f28:	bd70      	pop	{r4, r5, r6, pc}
  406f2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406f2e:	602b      	str	r3, [r5, #0]
  406f30:	b010      	add	sp, #64	; 0x40
  406f32:	bd70      	pop	{r4, r5, r6, pc}

00406f34 <__smakebuf_r>:
  406f34:	898a      	ldrh	r2, [r1, #12]
  406f36:	0792      	lsls	r2, r2, #30
  406f38:	460b      	mov	r3, r1
  406f3a:	d506      	bpl.n	406f4a <__smakebuf_r+0x16>
  406f3c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406f40:	2101      	movs	r1, #1
  406f42:	601a      	str	r2, [r3, #0]
  406f44:	611a      	str	r2, [r3, #16]
  406f46:	6159      	str	r1, [r3, #20]
  406f48:	4770      	bx	lr
  406f4a:	b5f0      	push	{r4, r5, r6, r7, lr}
  406f4c:	b083      	sub	sp, #12
  406f4e:	ab01      	add	r3, sp, #4
  406f50:	466a      	mov	r2, sp
  406f52:	460c      	mov	r4, r1
  406f54:	4605      	mov	r5, r0
  406f56:	f7ff ffbf 	bl	406ed8 <__swhatbuf_r>
  406f5a:	9900      	ldr	r1, [sp, #0]
  406f5c:	4606      	mov	r6, r0
  406f5e:	4628      	mov	r0, r5
  406f60:	f000 f834 	bl	406fcc <_malloc_r>
  406f64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406f68:	b1d0      	cbz	r0, 406fa0 <__smakebuf_r+0x6c>
  406f6a:	9a01      	ldr	r2, [sp, #4]
  406f6c:	4f12      	ldr	r7, [pc, #72]	; (406fb8 <__smakebuf_r+0x84>)
  406f6e:	9900      	ldr	r1, [sp, #0]
  406f70:	63ef      	str	r7, [r5, #60]	; 0x3c
  406f72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406f76:	81a3      	strh	r3, [r4, #12]
  406f78:	6020      	str	r0, [r4, #0]
  406f7a:	6120      	str	r0, [r4, #16]
  406f7c:	6161      	str	r1, [r4, #20]
  406f7e:	b91a      	cbnz	r2, 406f88 <__smakebuf_r+0x54>
  406f80:	4333      	orrs	r3, r6
  406f82:	81a3      	strh	r3, [r4, #12]
  406f84:	b003      	add	sp, #12
  406f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406f88:	4628      	mov	r0, r5
  406f8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406f8e:	f001 fbb1 	bl	4086f4 <_isatty_r>
  406f92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406f96:	2800      	cmp	r0, #0
  406f98:	d0f2      	beq.n	406f80 <__smakebuf_r+0x4c>
  406f9a:	f043 0301 	orr.w	r3, r3, #1
  406f9e:	e7ef      	b.n	406f80 <__smakebuf_r+0x4c>
  406fa0:	059a      	lsls	r2, r3, #22
  406fa2:	d4ef      	bmi.n	406f84 <__smakebuf_r+0x50>
  406fa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406fa8:	f043 0302 	orr.w	r3, r3, #2
  406fac:	2101      	movs	r1, #1
  406fae:	81a3      	strh	r3, [r4, #12]
  406fb0:	6022      	str	r2, [r4, #0]
  406fb2:	6122      	str	r2, [r4, #16]
  406fb4:	6161      	str	r1, [r4, #20]
  406fb6:	e7e5      	b.n	406f84 <__smakebuf_r+0x50>
  406fb8:	004066e9 	.word	0x004066e9

00406fbc <malloc>:
  406fbc:	4b02      	ldr	r3, [pc, #8]	; (406fc8 <malloc+0xc>)
  406fbe:	4601      	mov	r1, r0
  406fc0:	6818      	ldr	r0, [r3, #0]
  406fc2:	f000 b803 	b.w	406fcc <_malloc_r>
  406fc6:	bf00      	nop
  406fc8:	20400010 	.word	0x20400010

00406fcc <_malloc_r>:
  406fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406fd0:	f101 060b 	add.w	r6, r1, #11
  406fd4:	2e16      	cmp	r6, #22
  406fd6:	b083      	sub	sp, #12
  406fd8:	4605      	mov	r5, r0
  406fda:	f240 809e 	bls.w	40711a <_malloc_r+0x14e>
  406fde:	f036 0607 	bics.w	r6, r6, #7
  406fe2:	f100 80bd 	bmi.w	407160 <_malloc_r+0x194>
  406fe6:	42b1      	cmp	r1, r6
  406fe8:	f200 80ba 	bhi.w	407160 <_malloc_r+0x194>
  406fec:	f000 fc06 	bl	4077fc <__malloc_lock>
  406ff0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406ff4:	f0c0 8293 	bcc.w	40751e <_malloc_r+0x552>
  406ff8:	0a73      	lsrs	r3, r6, #9
  406ffa:	f000 80b8 	beq.w	40716e <_malloc_r+0x1a2>
  406ffe:	2b04      	cmp	r3, #4
  407000:	f200 8179 	bhi.w	4072f6 <_malloc_r+0x32a>
  407004:	09b3      	lsrs	r3, r6, #6
  407006:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40700a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40700e:	00c3      	lsls	r3, r0, #3
  407010:	4fbf      	ldr	r7, [pc, #764]	; (407310 <_malloc_r+0x344>)
  407012:	443b      	add	r3, r7
  407014:	f1a3 0108 	sub.w	r1, r3, #8
  407018:	685c      	ldr	r4, [r3, #4]
  40701a:	42a1      	cmp	r1, r4
  40701c:	d106      	bne.n	40702c <_malloc_r+0x60>
  40701e:	e00c      	b.n	40703a <_malloc_r+0x6e>
  407020:	2a00      	cmp	r2, #0
  407022:	f280 80aa 	bge.w	40717a <_malloc_r+0x1ae>
  407026:	68e4      	ldr	r4, [r4, #12]
  407028:	42a1      	cmp	r1, r4
  40702a:	d006      	beq.n	40703a <_malloc_r+0x6e>
  40702c:	6863      	ldr	r3, [r4, #4]
  40702e:	f023 0303 	bic.w	r3, r3, #3
  407032:	1b9a      	subs	r2, r3, r6
  407034:	2a0f      	cmp	r2, #15
  407036:	ddf3      	ble.n	407020 <_malloc_r+0x54>
  407038:	4670      	mov	r0, lr
  40703a:	693c      	ldr	r4, [r7, #16]
  40703c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407324 <_malloc_r+0x358>
  407040:	4574      	cmp	r4, lr
  407042:	f000 81ab 	beq.w	40739c <_malloc_r+0x3d0>
  407046:	6863      	ldr	r3, [r4, #4]
  407048:	f023 0303 	bic.w	r3, r3, #3
  40704c:	1b9a      	subs	r2, r3, r6
  40704e:	2a0f      	cmp	r2, #15
  407050:	f300 8190 	bgt.w	407374 <_malloc_r+0x3a8>
  407054:	2a00      	cmp	r2, #0
  407056:	f8c7 e014 	str.w	lr, [r7, #20]
  40705a:	f8c7 e010 	str.w	lr, [r7, #16]
  40705e:	f280 809d 	bge.w	40719c <_malloc_r+0x1d0>
  407062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407066:	f080 8161 	bcs.w	40732c <_malloc_r+0x360>
  40706a:	08db      	lsrs	r3, r3, #3
  40706c:	f103 0c01 	add.w	ip, r3, #1
  407070:	1099      	asrs	r1, r3, #2
  407072:	687a      	ldr	r2, [r7, #4]
  407074:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  407078:	f8c4 8008 	str.w	r8, [r4, #8]
  40707c:	2301      	movs	r3, #1
  40707e:	408b      	lsls	r3, r1
  407080:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407084:	4313      	orrs	r3, r2
  407086:	3908      	subs	r1, #8
  407088:	60e1      	str	r1, [r4, #12]
  40708a:	607b      	str	r3, [r7, #4]
  40708c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  407090:	f8c8 400c 	str.w	r4, [r8, #12]
  407094:	1082      	asrs	r2, r0, #2
  407096:	2401      	movs	r4, #1
  407098:	4094      	lsls	r4, r2
  40709a:	429c      	cmp	r4, r3
  40709c:	f200 808b 	bhi.w	4071b6 <_malloc_r+0x1ea>
  4070a0:	421c      	tst	r4, r3
  4070a2:	d106      	bne.n	4070b2 <_malloc_r+0xe6>
  4070a4:	f020 0003 	bic.w	r0, r0, #3
  4070a8:	0064      	lsls	r4, r4, #1
  4070aa:	421c      	tst	r4, r3
  4070ac:	f100 0004 	add.w	r0, r0, #4
  4070b0:	d0fa      	beq.n	4070a8 <_malloc_r+0xdc>
  4070b2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4070b6:	46cc      	mov	ip, r9
  4070b8:	4680      	mov	r8, r0
  4070ba:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4070be:	459c      	cmp	ip, r3
  4070c0:	d107      	bne.n	4070d2 <_malloc_r+0x106>
  4070c2:	e16d      	b.n	4073a0 <_malloc_r+0x3d4>
  4070c4:	2a00      	cmp	r2, #0
  4070c6:	f280 817b 	bge.w	4073c0 <_malloc_r+0x3f4>
  4070ca:	68db      	ldr	r3, [r3, #12]
  4070cc:	459c      	cmp	ip, r3
  4070ce:	f000 8167 	beq.w	4073a0 <_malloc_r+0x3d4>
  4070d2:	6859      	ldr	r1, [r3, #4]
  4070d4:	f021 0103 	bic.w	r1, r1, #3
  4070d8:	1b8a      	subs	r2, r1, r6
  4070da:	2a0f      	cmp	r2, #15
  4070dc:	ddf2      	ble.n	4070c4 <_malloc_r+0xf8>
  4070de:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4070e2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4070e6:	9300      	str	r3, [sp, #0]
  4070e8:	199c      	adds	r4, r3, r6
  4070ea:	4628      	mov	r0, r5
  4070ec:	f046 0601 	orr.w	r6, r6, #1
  4070f0:	f042 0501 	orr.w	r5, r2, #1
  4070f4:	605e      	str	r6, [r3, #4]
  4070f6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4070fa:	f8cc 8008 	str.w	r8, [ip, #8]
  4070fe:	617c      	str	r4, [r7, #20]
  407100:	613c      	str	r4, [r7, #16]
  407102:	f8c4 e00c 	str.w	lr, [r4, #12]
  407106:	f8c4 e008 	str.w	lr, [r4, #8]
  40710a:	6065      	str	r5, [r4, #4]
  40710c:	505a      	str	r2, [r3, r1]
  40710e:	f000 fb77 	bl	407800 <__malloc_unlock>
  407112:	9b00      	ldr	r3, [sp, #0]
  407114:	f103 0408 	add.w	r4, r3, #8
  407118:	e01e      	b.n	407158 <_malloc_r+0x18c>
  40711a:	2910      	cmp	r1, #16
  40711c:	d820      	bhi.n	407160 <_malloc_r+0x194>
  40711e:	f000 fb6d 	bl	4077fc <__malloc_lock>
  407122:	2610      	movs	r6, #16
  407124:	2318      	movs	r3, #24
  407126:	2002      	movs	r0, #2
  407128:	4f79      	ldr	r7, [pc, #484]	; (407310 <_malloc_r+0x344>)
  40712a:	443b      	add	r3, r7
  40712c:	f1a3 0208 	sub.w	r2, r3, #8
  407130:	685c      	ldr	r4, [r3, #4]
  407132:	4294      	cmp	r4, r2
  407134:	f000 813d 	beq.w	4073b2 <_malloc_r+0x3e6>
  407138:	6863      	ldr	r3, [r4, #4]
  40713a:	68e1      	ldr	r1, [r4, #12]
  40713c:	68a6      	ldr	r6, [r4, #8]
  40713e:	f023 0303 	bic.w	r3, r3, #3
  407142:	4423      	add	r3, r4
  407144:	4628      	mov	r0, r5
  407146:	685a      	ldr	r2, [r3, #4]
  407148:	60f1      	str	r1, [r6, #12]
  40714a:	f042 0201 	orr.w	r2, r2, #1
  40714e:	608e      	str	r6, [r1, #8]
  407150:	605a      	str	r2, [r3, #4]
  407152:	f000 fb55 	bl	407800 <__malloc_unlock>
  407156:	3408      	adds	r4, #8
  407158:	4620      	mov	r0, r4
  40715a:	b003      	add	sp, #12
  40715c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407160:	2400      	movs	r4, #0
  407162:	230c      	movs	r3, #12
  407164:	4620      	mov	r0, r4
  407166:	602b      	str	r3, [r5, #0]
  407168:	b003      	add	sp, #12
  40716a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40716e:	2040      	movs	r0, #64	; 0x40
  407170:	f44f 7300 	mov.w	r3, #512	; 0x200
  407174:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407178:	e74a      	b.n	407010 <_malloc_r+0x44>
  40717a:	4423      	add	r3, r4
  40717c:	68e1      	ldr	r1, [r4, #12]
  40717e:	685a      	ldr	r2, [r3, #4]
  407180:	68a6      	ldr	r6, [r4, #8]
  407182:	f042 0201 	orr.w	r2, r2, #1
  407186:	60f1      	str	r1, [r6, #12]
  407188:	4628      	mov	r0, r5
  40718a:	608e      	str	r6, [r1, #8]
  40718c:	605a      	str	r2, [r3, #4]
  40718e:	f000 fb37 	bl	407800 <__malloc_unlock>
  407192:	3408      	adds	r4, #8
  407194:	4620      	mov	r0, r4
  407196:	b003      	add	sp, #12
  407198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40719c:	4423      	add	r3, r4
  40719e:	4628      	mov	r0, r5
  4071a0:	685a      	ldr	r2, [r3, #4]
  4071a2:	f042 0201 	orr.w	r2, r2, #1
  4071a6:	605a      	str	r2, [r3, #4]
  4071a8:	f000 fb2a 	bl	407800 <__malloc_unlock>
  4071ac:	3408      	adds	r4, #8
  4071ae:	4620      	mov	r0, r4
  4071b0:	b003      	add	sp, #12
  4071b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4071b6:	68bc      	ldr	r4, [r7, #8]
  4071b8:	6863      	ldr	r3, [r4, #4]
  4071ba:	f023 0803 	bic.w	r8, r3, #3
  4071be:	45b0      	cmp	r8, r6
  4071c0:	d304      	bcc.n	4071cc <_malloc_r+0x200>
  4071c2:	eba8 0306 	sub.w	r3, r8, r6
  4071c6:	2b0f      	cmp	r3, #15
  4071c8:	f300 8085 	bgt.w	4072d6 <_malloc_r+0x30a>
  4071cc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407328 <_malloc_r+0x35c>
  4071d0:	4b50      	ldr	r3, [pc, #320]	; (407314 <_malloc_r+0x348>)
  4071d2:	f8d9 2000 	ldr.w	r2, [r9]
  4071d6:	681b      	ldr	r3, [r3, #0]
  4071d8:	3201      	adds	r2, #1
  4071da:	4433      	add	r3, r6
  4071dc:	eb04 0a08 	add.w	sl, r4, r8
  4071e0:	f000 8155 	beq.w	40748e <_malloc_r+0x4c2>
  4071e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4071e8:	330f      	adds	r3, #15
  4071ea:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4071ee:	f02b 0b0f 	bic.w	fp, fp, #15
  4071f2:	4659      	mov	r1, fp
  4071f4:	4628      	mov	r0, r5
  4071f6:	f000 ffa5 	bl	408144 <_sbrk_r>
  4071fa:	1c41      	adds	r1, r0, #1
  4071fc:	4602      	mov	r2, r0
  4071fe:	f000 80fc 	beq.w	4073fa <_malloc_r+0x42e>
  407202:	4582      	cmp	sl, r0
  407204:	f200 80f7 	bhi.w	4073f6 <_malloc_r+0x42a>
  407208:	4b43      	ldr	r3, [pc, #268]	; (407318 <_malloc_r+0x34c>)
  40720a:	6819      	ldr	r1, [r3, #0]
  40720c:	4459      	add	r1, fp
  40720e:	6019      	str	r1, [r3, #0]
  407210:	f000 814d 	beq.w	4074ae <_malloc_r+0x4e2>
  407214:	f8d9 0000 	ldr.w	r0, [r9]
  407218:	3001      	adds	r0, #1
  40721a:	bf1b      	ittet	ne
  40721c:	eba2 0a0a 	subne.w	sl, r2, sl
  407220:	4451      	addne	r1, sl
  407222:	f8c9 2000 	streq.w	r2, [r9]
  407226:	6019      	strne	r1, [r3, #0]
  407228:	f012 0107 	ands.w	r1, r2, #7
  40722c:	f000 8115 	beq.w	40745a <_malloc_r+0x48e>
  407230:	f1c1 0008 	rsb	r0, r1, #8
  407234:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407238:	4402      	add	r2, r0
  40723a:	3108      	adds	r1, #8
  40723c:	eb02 090b 	add.w	r9, r2, fp
  407240:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407244:	eba1 0909 	sub.w	r9, r1, r9
  407248:	4649      	mov	r1, r9
  40724a:	4628      	mov	r0, r5
  40724c:	9301      	str	r3, [sp, #4]
  40724e:	9200      	str	r2, [sp, #0]
  407250:	f000 ff78 	bl	408144 <_sbrk_r>
  407254:	1c43      	adds	r3, r0, #1
  407256:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40725a:	f000 8143 	beq.w	4074e4 <_malloc_r+0x518>
  40725e:	1a80      	subs	r0, r0, r2
  407260:	4448      	add	r0, r9
  407262:	f040 0001 	orr.w	r0, r0, #1
  407266:	6819      	ldr	r1, [r3, #0]
  407268:	60ba      	str	r2, [r7, #8]
  40726a:	4449      	add	r1, r9
  40726c:	42bc      	cmp	r4, r7
  40726e:	6050      	str	r0, [r2, #4]
  407270:	6019      	str	r1, [r3, #0]
  407272:	d017      	beq.n	4072a4 <_malloc_r+0x2d8>
  407274:	f1b8 0f0f 	cmp.w	r8, #15
  407278:	f240 80fb 	bls.w	407472 <_malloc_r+0x4a6>
  40727c:	6860      	ldr	r0, [r4, #4]
  40727e:	f1a8 020c 	sub.w	r2, r8, #12
  407282:	f022 0207 	bic.w	r2, r2, #7
  407286:	eb04 0e02 	add.w	lr, r4, r2
  40728a:	f000 0001 	and.w	r0, r0, #1
  40728e:	f04f 0c05 	mov.w	ip, #5
  407292:	4310      	orrs	r0, r2
  407294:	2a0f      	cmp	r2, #15
  407296:	6060      	str	r0, [r4, #4]
  407298:	f8ce c004 	str.w	ip, [lr, #4]
  40729c:	f8ce c008 	str.w	ip, [lr, #8]
  4072a0:	f200 8117 	bhi.w	4074d2 <_malloc_r+0x506>
  4072a4:	4b1d      	ldr	r3, [pc, #116]	; (40731c <_malloc_r+0x350>)
  4072a6:	68bc      	ldr	r4, [r7, #8]
  4072a8:	681a      	ldr	r2, [r3, #0]
  4072aa:	4291      	cmp	r1, r2
  4072ac:	bf88      	it	hi
  4072ae:	6019      	strhi	r1, [r3, #0]
  4072b0:	4b1b      	ldr	r3, [pc, #108]	; (407320 <_malloc_r+0x354>)
  4072b2:	681a      	ldr	r2, [r3, #0]
  4072b4:	4291      	cmp	r1, r2
  4072b6:	6862      	ldr	r2, [r4, #4]
  4072b8:	bf88      	it	hi
  4072ba:	6019      	strhi	r1, [r3, #0]
  4072bc:	f022 0203 	bic.w	r2, r2, #3
  4072c0:	4296      	cmp	r6, r2
  4072c2:	eba2 0306 	sub.w	r3, r2, r6
  4072c6:	d801      	bhi.n	4072cc <_malloc_r+0x300>
  4072c8:	2b0f      	cmp	r3, #15
  4072ca:	dc04      	bgt.n	4072d6 <_malloc_r+0x30a>
  4072cc:	4628      	mov	r0, r5
  4072ce:	f000 fa97 	bl	407800 <__malloc_unlock>
  4072d2:	2400      	movs	r4, #0
  4072d4:	e740      	b.n	407158 <_malloc_r+0x18c>
  4072d6:	19a2      	adds	r2, r4, r6
  4072d8:	f043 0301 	orr.w	r3, r3, #1
  4072dc:	f046 0601 	orr.w	r6, r6, #1
  4072e0:	6066      	str	r6, [r4, #4]
  4072e2:	4628      	mov	r0, r5
  4072e4:	60ba      	str	r2, [r7, #8]
  4072e6:	6053      	str	r3, [r2, #4]
  4072e8:	f000 fa8a 	bl	407800 <__malloc_unlock>
  4072ec:	3408      	adds	r4, #8
  4072ee:	4620      	mov	r0, r4
  4072f0:	b003      	add	sp, #12
  4072f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072f6:	2b14      	cmp	r3, #20
  4072f8:	d971      	bls.n	4073de <_malloc_r+0x412>
  4072fa:	2b54      	cmp	r3, #84	; 0x54
  4072fc:	f200 80a3 	bhi.w	407446 <_malloc_r+0x47a>
  407300:	0b33      	lsrs	r3, r6, #12
  407302:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407306:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40730a:	00c3      	lsls	r3, r0, #3
  40730c:	e680      	b.n	407010 <_malloc_r+0x44>
  40730e:	bf00      	nop
  407310:	204005ac 	.word	0x204005ac
  407314:	20400a84 	.word	0x20400a84
  407318:	20400a54 	.word	0x20400a54
  40731c:	20400a7c 	.word	0x20400a7c
  407320:	20400a80 	.word	0x20400a80
  407324:	204005b4 	.word	0x204005b4
  407328:	204009b4 	.word	0x204009b4
  40732c:	0a5a      	lsrs	r2, r3, #9
  40732e:	2a04      	cmp	r2, #4
  407330:	d95b      	bls.n	4073ea <_malloc_r+0x41e>
  407332:	2a14      	cmp	r2, #20
  407334:	f200 80ae 	bhi.w	407494 <_malloc_r+0x4c8>
  407338:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40733c:	00c9      	lsls	r1, r1, #3
  40733e:	325b      	adds	r2, #91	; 0x5b
  407340:	eb07 0c01 	add.w	ip, r7, r1
  407344:	5879      	ldr	r1, [r7, r1]
  407346:	f1ac 0c08 	sub.w	ip, ip, #8
  40734a:	458c      	cmp	ip, r1
  40734c:	f000 8088 	beq.w	407460 <_malloc_r+0x494>
  407350:	684a      	ldr	r2, [r1, #4]
  407352:	f022 0203 	bic.w	r2, r2, #3
  407356:	4293      	cmp	r3, r2
  407358:	d273      	bcs.n	407442 <_malloc_r+0x476>
  40735a:	6889      	ldr	r1, [r1, #8]
  40735c:	458c      	cmp	ip, r1
  40735e:	d1f7      	bne.n	407350 <_malloc_r+0x384>
  407360:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407364:	687b      	ldr	r3, [r7, #4]
  407366:	60e2      	str	r2, [r4, #12]
  407368:	f8c4 c008 	str.w	ip, [r4, #8]
  40736c:	6094      	str	r4, [r2, #8]
  40736e:	f8cc 400c 	str.w	r4, [ip, #12]
  407372:	e68f      	b.n	407094 <_malloc_r+0xc8>
  407374:	19a1      	adds	r1, r4, r6
  407376:	f046 0c01 	orr.w	ip, r6, #1
  40737a:	f042 0601 	orr.w	r6, r2, #1
  40737e:	f8c4 c004 	str.w	ip, [r4, #4]
  407382:	4628      	mov	r0, r5
  407384:	6179      	str	r1, [r7, #20]
  407386:	6139      	str	r1, [r7, #16]
  407388:	f8c1 e00c 	str.w	lr, [r1, #12]
  40738c:	f8c1 e008 	str.w	lr, [r1, #8]
  407390:	604e      	str	r6, [r1, #4]
  407392:	50e2      	str	r2, [r4, r3]
  407394:	f000 fa34 	bl	407800 <__malloc_unlock>
  407398:	3408      	adds	r4, #8
  40739a:	e6dd      	b.n	407158 <_malloc_r+0x18c>
  40739c:	687b      	ldr	r3, [r7, #4]
  40739e:	e679      	b.n	407094 <_malloc_r+0xc8>
  4073a0:	f108 0801 	add.w	r8, r8, #1
  4073a4:	f018 0f03 	tst.w	r8, #3
  4073a8:	f10c 0c08 	add.w	ip, ip, #8
  4073ac:	f47f ae85 	bne.w	4070ba <_malloc_r+0xee>
  4073b0:	e02d      	b.n	40740e <_malloc_r+0x442>
  4073b2:	68dc      	ldr	r4, [r3, #12]
  4073b4:	42a3      	cmp	r3, r4
  4073b6:	bf08      	it	eq
  4073b8:	3002      	addeq	r0, #2
  4073ba:	f43f ae3e 	beq.w	40703a <_malloc_r+0x6e>
  4073be:	e6bb      	b.n	407138 <_malloc_r+0x16c>
  4073c0:	4419      	add	r1, r3
  4073c2:	461c      	mov	r4, r3
  4073c4:	684a      	ldr	r2, [r1, #4]
  4073c6:	68db      	ldr	r3, [r3, #12]
  4073c8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4073cc:	f042 0201 	orr.w	r2, r2, #1
  4073d0:	604a      	str	r2, [r1, #4]
  4073d2:	4628      	mov	r0, r5
  4073d4:	60f3      	str	r3, [r6, #12]
  4073d6:	609e      	str	r6, [r3, #8]
  4073d8:	f000 fa12 	bl	407800 <__malloc_unlock>
  4073dc:	e6bc      	b.n	407158 <_malloc_r+0x18c>
  4073de:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4073e2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4073e6:	00c3      	lsls	r3, r0, #3
  4073e8:	e612      	b.n	407010 <_malloc_r+0x44>
  4073ea:	099a      	lsrs	r2, r3, #6
  4073ec:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4073f0:	00c9      	lsls	r1, r1, #3
  4073f2:	3238      	adds	r2, #56	; 0x38
  4073f4:	e7a4      	b.n	407340 <_malloc_r+0x374>
  4073f6:	42bc      	cmp	r4, r7
  4073f8:	d054      	beq.n	4074a4 <_malloc_r+0x4d8>
  4073fa:	68bc      	ldr	r4, [r7, #8]
  4073fc:	6862      	ldr	r2, [r4, #4]
  4073fe:	f022 0203 	bic.w	r2, r2, #3
  407402:	e75d      	b.n	4072c0 <_malloc_r+0x2f4>
  407404:	f859 3908 	ldr.w	r3, [r9], #-8
  407408:	4599      	cmp	r9, r3
  40740a:	f040 8086 	bne.w	40751a <_malloc_r+0x54e>
  40740e:	f010 0f03 	tst.w	r0, #3
  407412:	f100 30ff 	add.w	r0, r0, #4294967295
  407416:	d1f5      	bne.n	407404 <_malloc_r+0x438>
  407418:	687b      	ldr	r3, [r7, #4]
  40741a:	ea23 0304 	bic.w	r3, r3, r4
  40741e:	607b      	str	r3, [r7, #4]
  407420:	0064      	lsls	r4, r4, #1
  407422:	429c      	cmp	r4, r3
  407424:	f63f aec7 	bhi.w	4071b6 <_malloc_r+0x1ea>
  407428:	2c00      	cmp	r4, #0
  40742a:	f43f aec4 	beq.w	4071b6 <_malloc_r+0x1ea>
  40742e:	421c      	tst	r4, r3
  407430:	4640      	mov	r0, r8
  407432:	f47f ae3e 	bne.w	4070b2 <_malloc_r+0xe6>
  407436:	0064      	lsls	r4, r4, #1
  407438:	421c      	tst	r4, r3
  40743a:	f100 0004 	add.w	r0, r0, #4
  40743e:	d0fa      	beq.n	407436 <_malloc_r+0x46a>
  407440:	e637      	b.n	4070b2 <_malloc_r+0xe6>
  407442:	468c      	mov	ip, r1
  407444:	e78c      	b.n	407360 <_malloc_r+0x394>
  407446:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40744a:	d815      	bhi.n	407478 <_malloc_r+0x4ac>
  40744c:	0bf3      	lsrs	r3, r6, #15
  40744e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  407452:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407456:	00c3      	lsls	r3, r0, #3
  407458:	e5da      	b.n	407010 <_malloc_r+0x44>
  40745a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40745e:	e6ed      	b.n	40723c <_malloc_r+0x270>
  407460:	687b      	ldr	r3, [r7, #4]
  407462:	1092      	asrs	r2, r2, #2
  407464:	2101      	movs	r1, #1
  407466:	fa01 f202 	lsl.w	r2, r1, r2
  40746a:	4313      	orrs	r3, r2
  40746c:	607b      	str	r3, [r7, #4]
  40746e:	4662      	mov	r2, ip
  407470:	e779      	b.n	407366 <_malloc_r+0x39a>
  407472:	2301      	movs	r3, #1
  407474:	6053      	str	r3, [r2, #4]
  407476:	e729      	b.n	4072cc <_malloc_r+0x300>
  407478:	f240 5254 	movw	r2, #1364	; 0x554
  40747c:	4293      	cmp	r3, r2
  40747e:	d822      	bhi.n	4074c6 <_malloc_r+0x4fa>
  407480:	0cb3      	lsrs	r3, r6, #18
  407482:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407486:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40748a:	00c3      	lsls	r3, r0, #3
  40748c:	e5c0      	b.n	407010 <_malloc_r+0x44>
  40748e:	f103 0b10 	add.w	fp, r3, #16
  407492:	e6ae      	b.n	4071f2 <_malloc_r+0x226>
  407494:	2a54      	cmp	r2, #84	; 0x54
  407496:	d829      	bhi.n	4074ec <_malloc_r+0x520>
  407498:	0b1a      	lsrs	r2, r3, #12
  40749a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40749e:	00c9      	lsls	r1, r1, #3
  4074a0:	326e      	adds	r2, #110	; 0x6e
  4074a2:	e74d      	b.n	407340 <_malloc_r+0x374>
  4074a4:	4b20      	ldr	r3, [pc, #128]	; (407528 <_malloc_r+0x55c>)
  4074a6:	6819      	ldr	r1, [r3, #0]
  4074a8:	4459      	add	r1, fp
  4074aa:	6019      	str	r1, [r3, #0]
  4074ac:	e6b2      	b.n	407214 <_malloc_r+0x248>
  4074ae:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4074b2:	2800      	cmp	r0, #0
  4074b4:	f47f aeae 	bne.w	407214 <_malloc_r+0x248>
  4074b8:	eb08 030b 	add.w	r3, r8, fp
  4074bc:	68ba      	ldr	r2, [r7, #8]
  4074be:	f043 0301 	orr.w	r3, r3, #1
  4074c2:	6053      	str	r3, [r2, #4]
  4074c4:	e6ee      	b.n	4072a4 <_malloc_r+0x2d8>
  4074c6:	207f      	movs	r0, #127	; 0x7f
  4074c8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4074cc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4074d0:	e59e      	b.n	407010 <_malloc_r+0x44>
  4074d2:	f104 0108 	add.w	r1, r4, #8
  4074d6:	4628      	mov	r0, r5
  4074d8:	9300      	str	r3, [sp, #0]
  4074da:	f7ff fa59 	bl	406990 <_free_r>
  4074de:	9b00      	ldr	r3, [sp, #0]
  4074e0:	6819      	ldr	r1, [r3, #0]
  4074e2:	e6df      	b.n	4072a4 <_malloc_r+0x2d8>
  4074e4:	2001      	movs	r0, #1
  4074e6:	f04f 0900 	mov.w	r9, #0
  4074ea:	e6bc      	b.n	407266 <_malloc_r+0x29a>
  4074ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4074f0:	d805      	bhi.n	4074fe <_malloc_r+0x532>
  4074f2:	0bda      	lsrs	r2, r3, #15
  4074f4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4074f8:	00c9      	lsls	r1, r1, #3
  4074fa:	3277      	adds	r2, #119	; 0x77
  4074fc:	e720      	b.n	407340 <_malloc_r+0x374>
  4074fe:	f240 5154 	movw	r1, #1364	; 0x554
  407502:	428a      	cmp	r2, r1
  407504:	d805      	bhi.n	407512 <_malloc_r+0x546>
  407506:	0c9a      	lsrs	r2, r3, #18
  407508:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40750c:	00c9      	lsls	r1, r1, #3
  40750e:	327c      	adds	r2, #124	; 0x7c
  407510:	e716      	b.n	407340 <_malloc_r+0x374>
  407512:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407516:	227e      	movs	r2, #126	; 0x7e
  407518:	e712      	b.n	407340 <_malloc_r+0x374>
  40751a:	687b      	ldr	r3, [r7, #4]
  40751c:	e780      	b.n	407420 <_malloc_r+0x454>
  40751e:	08f0      	lsrs	r0, r6, #3
  407520:	f106 0308 	add.w	r3, r6, #8
  407524:	e600      	b.n	407128 <_malloc_r+0x15c>
  407526:	bf00      	nop
  407528:	20400a54 	.word	0x20400a54

0040752c <__ascii_mbtowc>:
  40752c:	b082      	sub	sp, #8
  40752e:	b149      	cbz	r1, 407544 <__ascii_mbtowc+0x18>
  407530:	b15a      	cbz	r2, 40754a <__ascii_mbtowc+0x1e>
  407532:	b16b      	cbz	r3, 407550 <__ascii_mbtowc+0x24>
  407534:	7813      	ldrb	r3, [r2, #0]
  407536:	600b      	str	r3, [r1, #0]
  407538:	7812      	ldrb	r2, [r2, #0]
  40753a:	1c10      	adds	r0, r2, #0
  40753c:	bf18      	it	ne
  40753e:	2001      	movne	r0, #1
  407540:	b002      	add	sp, #8
  407542:	4770      	bx	lr
  407544:	a901      	add	r1, sp, #4
  407546:	2a00      	cmp	r2, #0
  407548:	d1f3      	bne.n	407532 <__ascii_mbtowc+0x6>
  40754a:	4610      	mov	r0, r2
  40754c:	b002      	add	sp, #8
  40754e:	4770      	bx	lr
  407550:	f06f 0001 	mvn.w	r0, #1
  407554:	e7f4      	b.n	407540 <__ascii_mbtowc+0x14>
  407556:	bf00      	nop
	...

00407560 <memchr>:
  407560:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407564:	2a10      	cmp	r2, #16
  407566:	db2b      	blt.n	4075c0 <memchr+0x60>
  407568:	f010 0f07 	tst.w	r0, #7
  40756c:	d008      	beq.n	407580 <memchr+0x20>
  40756e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407572:	3a01      	subs	r2, #1
  407574:	428b      	cmp	r3, r1
  407576:	d02d      	beq.n	4075d4 <memchr+0x74>
  407578:	f010 0f07 	tst.w	r0, #7
  40757c:	b342      	cbz	r2, 4075d0 <memchr+0x70>
  40757e:	d1f6      	bne.n	40756e <memchr+0xe>
  407580:	b4f0      	push	{r4, r5, r6, r7}
  407582:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407586:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40758a:	f022 0407 	bic.w	r4, r2, #7
  40758e:	f07f 0700 	mvns.w	r7, #0
  407592:	2300      	movs	r3, #0
  407594:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  407598:	3c08      	subs	r4, #8
  40759a:	ea85 0501 	eor.w	r5, r5, r1
  40759e:	ea86 0601 	eor.w	r6, r6, r1
  4075a2:	fa85 f547 	uadd8	r5, r5, r7
  4075a6:	faa3 f587 	sel	r5, r3, r7
  4075aa:	fa86 f647 	uadd8	r6, r6, r7
  4075ae:	faa5 f687 	sel	r6, r5, r7
  4075b2:	b98e      	cbnz	r6, 4075d8 <memchr+0x78>
  4075b4:	d1ee      	bne.n	407594 <memchr+0x34>
  4075b6:	bcf0      	pop	{r4, r5, r6, r7}
  4075b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4075bc:	f002 0207 	and.w	r2, r2, #7
  4075c0:	b132      	cbz	r2, 4075d0 <memchr+0x70>
  4075c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4075c6:	3a01      	subs	r2, #1
  4075c8:	ea83 0301 	eor.w	r3, r3, r1
  4075cc:	b113      	cbz	r3, 4075d4 <memchr+0x74>
  4075ce:	d1f8      	bne.n	4075c2 <memchr+0x62>
  4075d0:	2000      	movs	r0, #0
  4075d2:	4770      	bx	lr
  4075d4:	3801      	subs	r0, #1
  4075d6:	4770      	bx	lr
  4075d8:	2d00      	cmp	r5, #0
  4075da:	bf06      	itte	eq
  4075dc:	4635      	moveq	r5, r6
  4075de:	3803      	subeq	r0, #3
  4075e0:	3807      	subne	r0, #7
  4075e2:	f015 0f01 	tst.w	r5, #1
  4075e6:	d107      	bne.n	4075f8 <memchr+0x98>
  4075e8:	3001      	adds	r0, #1
  4075ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4075ee:	bf02      	ittt	eq
  4075f0:	3001      	addeq	r0, #1
  4075f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4075f6:	3001      	addeq	r0, #1
  4075f8:	bcf0      	pop	{r4, r5, r6, r7}
  4075fa:	3801      	subs	r0, #1
  4075fc:	4770      	bx	lr
  4075fe:	bf00      	nop

00407600 <memcpy>:
  407600:	4684      	mov	ip, r0
  407602:	ea41 0300 	orr.w	r3, r1, r0
  407606:	f013 0303 	ands.w	r3, r3, #3
  40760a:	d16d      	bne.n	4076e8 <memcpy+0xe8>
  40760c:	3a40      	subs	r2, #64	; 0x40
  40760e:	d341      	bcc.n	407694 <memcpy+0x94>
  407610:	f851 3b04 	ldr.w	r3, [r1], #4
  407614:	f840 3b04 	str.w	r3, [r0], #4
  407618:	f851 3b04 	ldr.w	r3, [r1], #4
  40761c:	f840 3b04 	str.w	r3, [r0], #4
  407620:	f851 3b04 	ldr.w	r3, [r1], #4
  407624:	f840 3b04 	str.w	r3, [r0], #4
  407628:	f851 3b04 	ldr.w	r3, [r1], #4
  40762c:	f840 3b04 	str.w	r3, [r0], #4
  407630:	f851 3b04 	ldr.w	r3, [r1], #4
  407634:	f840 3b04 	str.w	r3, [r0], #4
  407638:	f851 3b04 	ldr.w	r3, [r1], #4
  40763c:	f840 3b04 	str.w	r3, [r0], #4
  407640:	f851 3b04 	ldr.w	r3, [r1], #4
  407644:	f840 3b04 	str.w	r3, [r0], #4
  407648:	f851 3b04 	ldr.w	r3, [r1], #4
  40764c:	f840 3b04 	str.w	r3, [r0], #4
  407650:	f851 3b04 	ldr.w	r3, [r1], #4
  407654:	f840 3b04 	str.w	r3, [r0], #4
  407658:	f851 3b04 	ldr.w	r3, [r1], #4
  40765c:	f840 3b04 	str.w	r3, [r0], #4
  407660:	f851 3b04 	ldr.w	r3, [r1], #4
  407664:	f840 3b04 	str.w	r3, [r0], #4
  407668:	f851 3b04 	ldr.w	r3, [r1], #4
  40766c:	f840 3b04 	str.w	r3, [r0], #4
  407670:	f851 3b04 	ldr.w	r3, [r1], #4
  407674:	f840 3b04 	str.w	r3, [r0], #4
  407678:	f851 3b04 	ldr.w	r3, [r1], #4
  40767c:	f840 3b04 	str.w	r3, [r0], #4
  407680:	f851 3b04 	ldr.w	r3, [r1], #4
  407684:	f840 3b04 	str.w	r3, [r0], #4
  407688:	f851 3b04 	ldr.w	r3, [r1], #4
  40768c:	f840 3b04 	str.w	r3, [r0], #4
  407690:	3a40      	subs	r2, #64	; 0x40
  407692:	d2bd      	bcs.n	407610 <memcpy+0x10>
  407694:	3230      	adds	r2, #48	; 0x30
  407696:	d311      	bcc.n	4076bc <memcpy+0xbc>
  407698:	f851 3b04 	ldr.w	r3, [r1], #4
  40769c:	f840 3b04 	str.w	r3, [r0], #4
  4076a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076a4:	f840 3b04 	str.w	r3, [r0], #4
  4076a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4076ac:	f840 3b04 	str.w	r3, [r0], #4
  4076b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076b4:	f840 3b04 	str.w	r3, [r0], #4
  4076b8:	3a10      	subs	r2, #16
  4076ba:	d2ed      	bcs.n	407698 <memcpy+0x98>
  4076bc:	320c      	adds	r2, #12
  4076be:	d305      	bcc.n	4076cc <memcpy+0xcc>
  4076c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4076c4:	f840 3b04 	str.w	r3, [r0], #4
  4076c8:	3a04      	subs	r2, #4
  4076ca:	d2f9      	bcs.n	4076c0 <memcpy+0xc0>
  4076cc:	3204      	adds	r2, #4
  4076ce:	d008      	beq.n	4076e2 <memcpy+0xe2>
  4076d0:	07d2      	lsls	r2, r2, #31
  4076d2:	bf1c      	itt	ne
  4076d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4076d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4076dc:	d301      	bcc.n	4076e2 <memcpy+0xe2>
  4076de:	880b      	ldrh	r3, [r1, #0]
  4076e0:	8003      	strh	r3, [r0, #0]
  4076e2:	4660      	mov	r0, ip
  4076e4:	4770      	bx	lr
  4076e6:	bf00      	nop
  4076e8:	2a08      	cmp	r2, #8
  4076ea:	d313      	bcc.n	407714 <memcpy+0x114>
  4076ec:	078b      	lsls	r3, r1, #30
  4076ee:	d08d      	beq.n	40760c <memcpy+0xc>
  4076f0:	f010 0303 	ands.w	r3, r0, #3
  4076f4:	d08a      	beq.n	40760c <memcpy+0xc>
  4076f6:	f1c3 0304 	rsb	r3, r3, #4
  4076fa:	1ad2      	subs	r2, r2, r3
  4076fc:	07db      	lsls	r3, r3, #31
  4076fe:	bf1c      	itt	ne
  407700:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407704:	f800 3b01 	strbne.w	r3, [r0], #1
  407708:	d380      	bcc.n	40760c <memcpy+0xc>
  40770a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40770e:	f820 3b02 	strh.w	r3, [r0], #2
  407712:	e77b      	b.n	40760c <memcpy+0xc>
  407714:	3a04      	subs	r2, #4
  407716:	d3d9      	bcc.n	4076cc <memcpy+0xcc>
  407718:	3a01      	subs	r2, #1
  40771a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40771e:	f800 3b01 	strb.w	r3, [r0], #1
  407722:	d2f9      	bcs.n	407718 <memcpy+0x118>
  407724:	780b      	ldrb	r3, [r1, #0]
  407726:	7003      	strb	r3, [r0, #0]
  407728:	784b      	ldrb	r3, [r1, #1]
  40772a:	7043      	strb	r3, [r0, #1]
  40772c:	788b      	ldrb	r3, [r1, #2]
  40772e:	7083      	strb	r3, [r0, #2]
  407730:	4660      	mov	r0, ip
  407732:	4770      	bx	lr

00407734 <memmove>:
  407734:	4288      	cmp	r0, r1
  407736:	b5f0      	push	{r4, r5, r6, r7, lr}
  407738:	d90d      	bls.n	407756 <memmove+0x22>
  40773a:	188b      	adds	r3, r1, r2
  40773c:	4298      	cmp	r0, r3
  40773e:	d20a      	bcs.n	407756 <memmove+0x22>
  407740:	1884      	adds	r4, r0, r2
  407742:	2a00      	cmp	r2, #0
  407744:	d051      	beq.n	4077ea <memmove+0xb6>
  407746:	4622      	mov	r2, r4
  407748:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40774c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407750:	4299      	cmp	r1, r3
  407752:	d1f9      	bne.n	407748 <memmove+0x14>
  407754:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407756:	2a0f      	cmp	r2, #15
  407758:	d948      	bls.n	4077ec <memmove+0xb8>
  40775a:	ea41 0300 	orr.w	r3, r1, r0
  40775e:	079b      	lsls	r3, r3, #30
  407760:	d146      	bne.n	4077f0 <memmove+0xbc>
  407762:	f100 0410 	add.w	r4, r0, #16
  407766:	f101 0310 	add.w	r3, r1, #16
  40776a:	4615      	mov	r5, r2
  40776c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407770:	f844 6c10 	str.w	r6, [r4, #-16]
  407774:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407778:	f844 6c0c 	str.w	r6, [r4, #-12]
  40777c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407780:	f844 6c08 	str.w	r6, [r4, #-8]
  407784:	3d10      	subs	r5, #16
  407786:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40778a:	f844 6c04 	str.w	r6, [r4, #-4]
  40778e:	2d0f      	cmp	r5, #15
  407790:	f103 0310 	add.w	r3, r3, #16
  407794:	f104 0410 	add.w	r4, r4, #16
  407798:	d8e8      	bhi.n	40776c <memmove+0x38>
  40779a:	f1a2 0310 	sub.w	r3, r2, #16
  40779e:	f023 030f 	bic.w	r3, r3, #15
  4077a2:	f002 0e0f 	and.w	lr, r2, #15
  4077a6:	3310      	adds	r3, #16
  4077a8:	f1be 0f03 	cmp.w	lr, #3
  4077ac:	4419      	add	r1, r3
  4077ae:	4403      	add	r3, r0
  4077b0:	d921      	bls.n	4077f6 <memmove+0xc2>
  4077b2:	1f1e      	subs	r6, r3, #4
  4077b4:	460d      	mov	r5, r1
  4077b6:	4674      	mov	r4, lr
  4077b8:	3c04      	subs	r4, #4
  4077ba:	f855 7b04 	ldr.w	r7, [r5], #4
  4077be:	f846 7f04 	str.w	r7, [r6, #4]!
  4077c2:	2c03      	cmp	r4, #3
  4077c4:	d8f8      	bhi.n	4077b8 <memmove+0x84>
  4077c6:	f1ae 0404 	sub.w	r4, lr, #4
  4077ca:	f024 0403 	bic.w	r4, r4, #3
  4077ce:	3404      	adds	r4, #4
  4077d0:	4421      	add	r1, r4
  4077d2:	4423      	add	r3, r4
  4077d4:	f002 0203 	and.w	r2, r2, #3
  4077d8:	b162      	cbz	r2, 4077f4 <memmove+0xc0>
  4077da:	3b01      	subs	r3, #1
  4077dc:	440a      	add	r2, r1
  4077de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4077e2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4077e6:	428a      	cmp	r2, r1
  4077e8:	d1f9      	bne.n	4077de <memmove+0xaa>
  4077ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077ec:	4603      	mov	r3, r0
  4077ee:	e7f3      	b.n	4077d8 <memmove+0xa4>
  4077f0:	4603      	mov	r3, r0
  4077f2:	e7f2      	b.n	4077da <memmove+0xa6>
  4077f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077f6:	4672      	mov	r2, lr
  4077f8:	e7ee      	b.n	4077d8 <memmove+0xa4>
  4077fa:	bf00      	nop

004077fc <__malloc_lock>:
  4077fc:	4770      	bx	lr
  4077fe:	bf00      	nop

00407800 <__malloc_unlock>:
  407800:	4770      	bx	lr
  407802:	bf00      	nop

00407804 <_Balloc>:
  407804:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407806:	b570      	push	{r4, r5, r6, lr}
  407808:	4605      	mov	r5, r0
  40780a:	460c      	mov	r4, r1
  40780c:	b14b      	cbz	r3, 407822 <_Balloc+0x1e>
  40780e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407812:	b180      	cbz	r0, 407836 <_Balloc+0x32>
  407814:	6802      	ldr	r2, [r0, #0]
  407816:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40781a:	2300      	movs	r3, #0
  40781c:	6103      	str	r3, [r0, #16]
  40781e:	60c3      	str	r3, [r0, #12]
  407820:	bd70      	pop	{r4, r5, r6, pc}
  407822:	2221      	movs	r2, #33	; 0x21
  407824:	2104      	movs	r1, #4
  407826:	f000 fecf 	bl	4085c8 <_calloc_r>
  40782a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40782c:	4603      	mov	r3, r0
  40782e:	2800      	cmp	r0, #0
  407830:	d1ed      	bne.n	40780e <_Balloc+0xa>
  407832:	2000      	movs	r0, #0
  407834:	bd70      	pop	{r4, r5, r6, pc}
  407836:	2101      	movs	r1, #1
  407838:	fa01 f604 	lsl.w	r6, r1, r4
  40783c:	1d72      	adds	r2, r6, #5
  40783e:	4628      	mov	r0, r5
  407840:	0092      	lsls	r2, r2, #2
  407842:	f000 fec1 	bl	4085c8 <_calloc_r>
  407846:	2800      	cmp	r0, #0
  407848:	d0f3      	beq.n	407832 <_Balloc+0x2e>
  40784a:	6044      	str	r4, [r0, #4]
  40784c:	6086      	str	r6, [r0, #8]
  40784e:	e7e4      	b.n	40781a <_Balloc+0x16>

00407850 <_Bfree>:
  407850:	b131      	cbz	r1, 407860 <_Bfree+0x10>
  407852:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407854:	684a      	ldr	r2, [r1, #4]
  407856:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40785a:	6008      	str	r0, [r1, #0]
  40785c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407860:	4770      	bx	lr
  407862:	bf00      	nop

00407864 <__multadd>:
  407864:	b5f0      	push	{r4, r5, r6, r7, lr}
  407866:	690c      	ldr	r4, [r1, #16]
  407868:	b083      	sub	sp, #12
  40786a:	460d      	mov	r5, r1
  40786c:	4606      	mov	r6, r0
  40786e:	f101 0e14 	add.w	lr, r1, #20
  407872:	2700      	movs	r7, #0
  407874:	f8de 0000 	ldr.w	r0, [lr]
  407878:	b281      	uxth	r1, r0
  40787a:	fb02 3301 	mla	r3, r2, r1, r3
  40787e:	0c01      	lsrs	r1, r0, #16
  407880:	0c18      	lsrs	r0, r3, #16
  407882:	fb02 0101 	mla	r1, r2, r1, r0
  407886:	b29b      	uxth	r3, r3
  407888:	3701      	adds	r7, #1
  40788a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40788e:	42bc      	cmp	r4, r7
  407890:	f84e 3b04 	str.w	r3, [lr], #4
  407894:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407898:	dcec      	bgt.n	407874 <__multadd+0x10>
  40789a:	b13b      	cbz	r3, 4078ac <__multadd+0x48>
  40789c:	68aa      	ldr	r2, [r5, #8]
  40789e:	4294      	cmp	r4, r2
  4078a0:	da07      	bge.n	4078b2 <__multadd+0x4e>
  4078a2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4078a6:	3401      	adds	r4, #1
  4078a8:	6153      	str	r3, [r2, #20]
  4078aa:	612c      	str	r4, [r5, #16]
  4078ac:	4628      	mov	r0, r5
  4078ae:	b003      	add	sp, #12
  4078b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4078b2:	6869      	ldr	r1, [r5, #4]
  4078b4:	9301      	str	r3, [sp, #4]
  4078b6:	3101      	adds	r1, #1
  4078b8:	4630      	mov	r0, r6
  4078ba:	f7ff ffa3 	bl	407804 <_Balloc>
  4078be:	692a      	ldr	r2, [r5, #16]
  4078c0:	3202      	adds	r2, #2
  4078c2:	f105 010c 	add.w	r1, r5, #12
  4078c6:	4607      	mov	r7, r0
  4078c8:	0092      	lsls	r2, r2, #2
  4078ca:	300c      	adds	r0, #12
  4078cc:	f7ff fe98 	bl	407600 <memcpy>
  4078d0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4078d2:	6869      	ldr	r1, [r5, #4]
  4078d4:	9b01      	ldr	r3, [sp, #4]
  4078d6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4078da:	6028      	str	r0, [r5, #0]
  4078dc:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4078e0:	463d      	mov	r5, r7
  4078e2:	e7de      	b.n	4078a2 <__multadd+0x3e>

004078e4 <__hi0bits>:
  4078e4:	0c02      	lsrs	r2, r0, #16
  4078e6:	0412      	lsls	r2, r2, #16
  4078e8:	4603      	mov	r3, r0
  4078ea:	b9b2      	cbnz	r2, 40791a <__hi0bits+0x36>
  4078ec:	0403      	lsls	r3, r0, #16
  4078ee:	2010      	movs	r0, #16
  4078f0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4078f4:	bf04      	itt	eq
  4078f6:	021b      	lsleq	r3, r3, #8
  4078f8:	3008      	addeq	r0, #8
  4078fa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4078fe:	bf04      	itt	eq
  407900:	011b      	lsleq	r3, r3, #4
  407902:	3004      	addeq	r0, #4
  407904:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407908:	bf04      	itt	eq
  40790a:	009b      	lsleq	r3, r3, #2
  40790c:	3002      	addeq	r0, #2
  40790e:	2b00      	cmp	r3, #0
  407910:	db02      	blt.n	407918 <__hi0bits+0x34>
  407912:	005b      	lsls	r3, r3, #1
  407914:	d403      	bmi.n	40791e <__hi0bits+0x3a>
  407916:	2020      	movs	r0, #32
  407918:	4770      	bx	lr
  40791a:	2000      	movs	r0, #0
  40791c:	e7e8      	b.n	4078f0 <__hi0bits+0xc>
  40791e:	3001      	adds	r0, #1
  407920:	4770      	bx	lr
  407922:	bf00      	nop

00407924 <__lo0bits>:
  407924:	6803      	ldr	r3, [r0, #0]
  407926:	f013 0207 	ands.w	r2, r3, #7
  40792a:	4601      	mov	r1, r0
  40792c:	d007      	beq.n	40793e <__lo0bits+0x1a>
  40792e:	07da      	lsls	r2, r3, #31
  407930:	d421      	bmi.n	407976 <__lo0bits+0x52>
  407932:	0798      	lsls	r0, r3, #30
  407934:	d421      	bmi.n	40797a <__lo0bits+0x56>
  407936:	089b      	lsrs	r3, r3, #2
  407938:	600b      	str	r3, [r1, #0]
  40793a:	2002      	movs	r0, #2
  40793c:	4770      	bx	lr
  40793e:	b298      	uxth	r0, r3
  407940:	b198      	cbz	r0, 40796a <__lo0bits+0x46>
  407942:	4610      	mov	r0, r2
  407944:	f013 0fff 	tst.w	r3, #255	; 0xff
  407948:	bf04      	itt	eq
  40794a:	0a1b      	lsreq	r3, r3, #8
  40794c:	3008      	addeq	r0, #8
  40794e:	071a      	lsls	r2, r3, #28
  407950:	bf04      	itt	eq
  407952:	091b      	lsreq	r3, r3, #4
  407954:	3004      	addeq	r0, #4
  407956:	079a      	lsls	r2, r3, #30
  407958:	bf04      	itt	eq
  40795a:	089b      	lsreq	r3, r3, #2
  40795c:	3002      	addeq	r0, #2
  40795e:	07da      	lsls	r2, r3, #31
  407960:	d407      	bmi.n	407972 <__lo0bits+0x4e>
  407962:	085b      	lsrs	r3, r3, #1
  407964:	d104      	bne.n	407970 <__lo0bits+0x4c>
  407966:	2020      	movs	r0, #32
  407968:	4770      	bx	lr
  40796a:	0c1b      	lsrs	r3, r3, #16
  40796c:	2010      	movs	r0, #16
  40796e:	e7e9      	b.n	407944 <__lo0bits+0x20>
  407970:	3001      	adds	r0, #1
  407972:	600b      	str	r3, [r1, #0]
  407974:	4770      	bx	lr
  407976:	2000      	movs	r0, #0
  407978:	4770      	bx	lr
  40797a:	085b      	lsrs	r3, r3, #1
  40797c:	600b      	str	r3, [r1, #0]
  40797e:	2001      	movs	r0, #1
  407980:	4770      	bx	lr
  407982:	bf00      	nop

00407984 <__i2b>:
  407984:	b510      	push	{r4, lr}
  407986:	460c      	mov	r4, r1
  407988:	2101      	movs	r1, #1
  40798a:	f7ff ff3b 	bl	407804 <_Balloc>
  40798e:	2201      	movs	r2, #1
  407990:	6144      	str	r4, [r0, #20]
  407992:	6102      	str	r2, [r0, #16]
  407994:	bd10      	pop	{r4, pc}
  407996:	bf00      	nop

00407998 <__multiply>:
  407998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40799c:	690c      	ldr	r4, [r1, #16]
  40799e:	6915      	ldr	r5, [r2, #16]
  4079a0:	42ac      	cmp	r4, r5
  4079a2:	b083      	sub	sp, #12
  4079a4:	468b      	mov	fp, r1
  4079a6:	4616      	mov	r6, r2
  4079a8:	da04      	bge.n	4079b4 <__multiply+0x1c>
  4079aa:	4622      	mov	r2, r4
  4079ac:	46b3      	mov	fp, r6
  4079ae:	462c      	mov	r4, r5
  4079b0:	460e      	mov	r6, r1
  4079b2:	4615      	mov	r5, r2
  4079b4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4079b8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4079bc:	eb04 0805 	add.w	r8, r4, r5
  4079c0:	4598      	cmp	r8, r3
  4079c2:	bfc8      	it	gt
  4079c4:	3101      	addgt	r1, #1
  4079c6:	f7ff ff1d 	bl	407804 <_Balloc>
  4079ca:	f100 0914 	add.w	r9, r0, #20
  4079ce:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4079d2:	45d1      	cmp	r9, sl
  4079d4:	9000      	str	r0, [sp, #0]
  4079d6:	d205      	bcs.n	4079e4 <__multiply+0x4c>
  4079d8:	464b      	mov	r3, r9
  4079da:	2100      	movs	r1, #0
  4079dc:	f843 1b04 	str.w	r1, [r3], #4
  4079e0:	459a      	cmp	sl, r3
  4079e2:	d8fb      	bhi.n	4079dc <__multiply+0x44>
  4079e4:	f106 0c14 	add.w	ip, r6, #20
  4079e8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4079ec:	f10b 0b14 	add.w	fp, fp, #20
  4079f0:	459c      	cmp	ip, r3
  4079f2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4079f6:	d24c      	bcs.n	407a92 <__multiply+0xfa>
  4079f8:	f8cd a004 	str.w	sl, [sp, #4]
  4079fc:	469a      	mov	sl, r3
  4079fe:	f8dc 5000 	ldr.w	r5, [ip]
  407a02:	b2af      	uxth	r7, r5
  407a04:	b1ef      	cbz	r7, 407a42 <__multiply+0xaa>
  407a06:	2100      	movs	r1, #0
  407a08:	464d      	mov	r5, r9
  407a0a:	465e      	mov	r6, fp
  407a0c:	460c      	mov	r4, r1
  407a0e:	f856 2b04 	ldr.w	r2, [r6], #4
  407a12:	6828      	ldr	r0, [r5, #0]
  407a14:	b293      	uxth	r3, r2
  407a16:	b281      	uxth	r1, r0
  407a18:	fb07 1303 	mla	r3, r7, r3, r1
  407a1c:	0c12      	lsrs	r2, r2, #16
  407a1e:	0c01      	lsrs	r1, r0, #16
  407a20:	4423      	add	r3, r4
  407a22:	fb07 1102 	mla	r1, r7, r2, r1
  407a26:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  407a2a:	b29b      	uxth	r3, r3
  407a2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407a30:	45b6      	cmp	lr, r6
  407a32:	f845 3b04 	str.w	r3, [r5], #4
  407a36:	ea4f 4411 	mov.w	r4, r1, lsr #16
  407a3a:	d8e8      	bhi.n	407a0e <__multiply+0x76>
  407a3c:	602c      	str	r4, [r5, #0]
  407a3e:	f8dc 5000 	ldr.w	r5, [ip]
  407a42:	0c2d      	lsrs	r5, r5, #16
  407a44:	d01d      	beq.n	407a82 <__multiply+0xea>
  407a46:	f8d9 3000 	ldr.w	r3, [r9]
  407a4a:	4648      	mov	r0, r9
  407a4c:	461c      	mov	r4, r3
  407a4e:	4659      	mov	r1, fp
  407a50:	2200      	movs	r2, #0
  407a52:	880e      	ldrh	r6, [r1, #0]
  407a54:	0c24      	lsrs	r4, r4, #16
  407a56:	fb05 4406 	mla	r4, r5, r6, r4
  407a5a:	4422      	add	r2, r4
  407a5c:	b29b      	uxth	r3, r3
  407a5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407a62:	f840 3b04 	str.w	r3, [r0], #4
  407a66:	f851 3b04 	ldr.w	r3, [r1], #4
  407a6a:	6804      	ldr	r4, [r0, #0]
  407a6c:	0c1b      	lsrs	r3, r3, #16
  407a6e:	b2a6      	uxth	r6, r4
  407a70:	fb05 6303 	mla	r3, r5, r3, r6
  407a74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407a78:	458e      	cmp	lr, r1
  407a7a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407a7e:	d8e8      	bhi.n	407a52 <__multiply+0xba>
  407a80:	6003      	str	r3, [r0, #0]
  407a82:	f10c 0c04 	add.w	ip, ip, #4
  407a86:	45e2      	cmp	sl, ip
  407a88:	f109 0904 	add.w	r9, r9, #4
  407a8c:	d8b7      	bhi.n	4079fe <__multiply+0x66>
  407a8e:	f8dd a004 	ldr.w	sl, [sp, #4]
  407a92:	f1b8 0f00 	cmp.w	r8, #0
  407a96:	dd0b      	ble.n	407ab0 <__multiply+0x118>
  407a98:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407a9c:	f1aa 0a04 	sub.w	sl, sl, #4
  407aa0:	b11b      	cbz	r3, 407aaa <__multiply+0x112>
  407aa2:	e005      	b.n	407ab0 <__multiply+0x118>
  407aa4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407aa8:	b913      	cbnz	r3, 407ab0 <__multiply+0x118>
  407aaa:	f1b8 0801 	subs.w	r8, r8, #1
  407aae:	d1f9      	bne.n	407aa4 <__multiply+0x10c>
  407ab0:	9800      	ldr	r0, [sp, #0]
  407ab2:	f8c0 8010 	str.w	r8, [r0, #16]
  407ab6:	b003      	add	sp, #12
  407ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407abc <__pow5mult>:
  407abc:	f012 0303 	ands.w	r3, r2, #3
  407ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ac4:	4614      	mov	r4, r2
  407ac6:	4607      	mov	r7, r0
  407ac8:	d12e      	bne.n	407b28 <__pow5mult+0x6c>
  407aca:	460d      	mov	r5, r1
  407acc:	10a4      	asrs	r4, r4, #2
  407ace:	d01c      	beq.n	407b0a <__pow5mult+0x4e>
  407ad0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407ad2:	b396      	cbz	r6, 407b3a <__pow5mult+0x7e>
  407ad4:	07e3      	lsls	r3, r4, #31
  407ad6:	f04f 0800 	mov.w	r8, #0
  407ada:	d406      	bmi.n	407aea <__pow5mult+0x2e>
  407adc:	1064      	asrs	r4, r4, #1
  407ade:	d014      	beq.n	407b0a <__pow5mult+0x4e>
  407ae0:	6830      	ldr	r0, [r6, #0]
  407ae2:	b1a8      	cbz	r0, 407b10 <__pow5mult+0x54>
  407ae4:	4606      	mov	r6, r0
  407ae6:	07e3      	lsls	r3, r4, #31
  407ae8:	d5f8      	bpl.n	407adc <__pow5mult+0x20>
  407aea:	4632      	mov	r2, r6
  407aec:	4629      	mov	r1, r5
  407aee:	4638      	mov	r0, r7
  407af0:	f7ff ff52 	bl	407998 <__multiply>
  407af4:	b1b5      	cbz	r5, 407b24 <__pow5mult+0x68>
  407af6:	686a      	ldr	r2, [r5, #4]
  407af8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407afa:	1064      	asrs	r4, r4, #1
  407afc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407b00:	6029      	str	r1, [r5, #0]
  407b02:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407b06:	4605      	mov	r5, r0
  407b08:	d1ea      	bne.n	407ae0 <__pow5mult+0x24>
  407b0a:	4628      	mov	r0, r5
  407b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b10:	4632      	mov	r2, r6
  407b12:	4631      	mov	r1, r6
  407b14:	4638      	mov	r0, r7
  407b16:	f7ff ff3f 	bl	407998 <__multiply>
  407b1a:	6030      	str	r0, [r6, #0]
  407b1c:	f8c0 8000 	str.w	r8, [r0]
  407b20:	4606      	mov	r6, r0
  407b22:	e7e0      	b.n	407ae6 <__pow5mult+0x2a>
  407b24:	4605      	mov	r5, r0
  407b26:	e7d9      	b.n	407adc <__pow5mult+0x20>
  407b28:	1e5a      	subs	r2, r3, #1
  407b2a:	4d0b      	ldr	r5, [pc, #44]	; (407b58 <__pow5mult+0x9c>)
  407b2c:	2300      	movs	r3, #0
  407b2e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407b32:	f7ff fe97 	bl	407864 <__multadd>
  407b36:	4605      	mov	r5, r0
  407b38:	e7c8      	b.n	407acc <__pow5mult+0x10>
  407b3a:	2101      	movs	r1, #1
  407b3c:	4638      	mov	r0, r7
  407b3e:	f7ff fe61 	bl	407804 <_Balloc>
  407b42:	f240 2171 	movw	r1, #625	; 0x271
  407b46:	2201      	movs	r2, #1
  407b48:	2300      	movs	r3, #0
  407b4a:	6141      	str	r1, [r0, #20]
  407b4c:	6102      	str	r2, [r0, #16]
  407b4e:	4606      	mov	r6, r0
  407b50:	64b8      	str	r0, [r7, #72]	; 0x48
  407b52:	6003      	str	r3, [r0, #0]
  407b54:	e7be      	b.n	407ad4 <__pow5mult+0x18>
  407b56:	bf00      	nop
  407b58:	004092d8 	.word	0x004092d8

00407b5c <__lshift>:
  407b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407b60:	4691      	mov	r9, r2
  407b62:	690a      	ldr	r2, [r1, #16]
  407b64:	688b      	ldr	r3, [r1, #8]
  407b66:	ea4f 1469 	mov.w	r4, r9, asr #5
  407b6a:	eb04 0802 	add.w	r8, r4, r2
  407b6e:	f108 0501 	add.w	r5, r8, #1
  407b72:	429d      	cmp	r5, r3
  407b74:	460e      	mov	r6, r1
  407b76:	4607      	mov	r7, r0
  407b78:	6849      	ldr	r1, [r1, #4]
  407b7a:	dd04      	ble.n	407b86 <__lshift+0x2a>
  407b7c:	005b      	lsls	r3, r3, #1
  407b7e:	429d      	cmp	r5, r3
  407b80:	f101 0101 	add.w	r1, r1, #1
  407b84:	dcfa      	bgt.n	407b7c <__lshift+0x20>
  407b86:	4638      	mov	r0, r7
  407b88:	f7ff fe3c 	bl	407804 <_Balloc>
  407b8c:	2c00      	cmp	r4, #0
  407b8e:	f100 0314 	add.w	r3, r0, #20
  407b92:	dd06      	ble.n	407ba2 <__lshift+0x46>
  407b94:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407b98:	2100      	movs	r1, #0
  407b9a:	f843 1b04 	str.w	r1, [r3], #4
  407b9e:	429a      	cmp	r2, r3
  407ba0:	d1fb      	bne.n	407b9a <__lshift+0x3e>
  407ba2:	6934      	ldr	r4, [r6, #16]
  407ba4:	f106 0114 	add.w	r1, r6, #20
  407ba8:	f019 091f 	ands.w	r9, r9, #31
  407bac:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407bb0:	d01d      	beq.n	407bee <__lshift+0x92>
  407bb2:	f1c9 0c20 	rsb	ip, r9, #32
  407bb6:	2200      	movs	r2, #0
  407bb8:	680c      	ldr	r4, [r1, #0]
  407bba:	fa04 f409 	lsl.w	r4, r4, r9
  407bbe:	4314      	orrs	r4, r2
  407bc0:	f843 4b04 	str.w	r4, [r3], #4
  407bc4:	f851 2b04 	ldr.w	r2, [r1], #4
  407bc8:	458e      	cmp	lr, r1
  407bca:	fa22 f20c 	lsr.w	r2, r2, ip
  407bce:	d8f3      	bhi.n	407bb8 <__lshift+0x5c>
  407bd0:	601a      	str	r2, [r3, #0]
  407bd2:	b10a      	cbz	r2, 407bd8 <__lshift+0x7c>
  407bd4:	f108 0502 	add.w	r5, r8, #2
  407bd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407bda:	6872      	ldr	r2, [r6, #4]
  407bdc:	3d01      	subs	r5, #1
  407bde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407be2:	6105      	str	r5, [r0, #16]
  407be4:	6031      	str	r1, [r6, #0]
  407be6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407bea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407bee:	3b04      	subs	r3, #4
  407bf0:	f851 2b04 	ldr.w	r2, [r1], #4
  407bf4:	f843 2f04 	str.w	r2, [r3, #4]!
  407bf8:	458e      	cmp	lr, r1
  407bfa:	d8f9      	bhi.n	407bf0 <__lshift+0x94>
  407bfc:	e7ec      	b.n	407bd8 <__lshift+0x7c>
  407bfe:	bf00      	nop

00407c00 <__mcmp>:
  407c00:	b430      	push	{r4, r5}
  407c02:	690b      	ldr	r3, [r1, #16]
  407c04:	4605      	mov	r5, r0
  407c06:	6900      	ldr	r0, [r0, #16]
  407c08:	1ac0      	subs	r0, r0, r3
  407c0a:	d10f      	bne.n	407c2c <__mcmp+0x2c>
  407c0c:	009b      	lsls	r3, r3, #2
  407c0e:	3514      	adds	r5, #20
  407c10:	3114      	adds	r1, #20
  407c12:	4419      	add	r1, r3
  407c14:	442b      	add	r3, r5
  407c16:	e001      	b.n	407c1c <__mcmp+0x1c>
  407c18:	429d      	cmp	r5, r3
  407c1a:	d207      	bcs.n	407c2c <__mcmp+0x2c>
  407c1c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407c20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407c24:	4294      	cmp	r4, r2
  407c26:	d0f7      	beq.n	407c18 <__mcmp+0x18>
  407c28:	d302      	bcc.n	407c30 <__mcmp+0x30>
  407c2a:	2001      	movs	r0, #1
  407c2c:	bc30      	pop	{r4, r5}
  407c2e:	4770      	bx	lr
  407c30:	f04f 30ff 	mov.w	r0, #4294967295
  407c34:	e7fa      	b.n	407c2c <__mcmp+0x2c>
  407c36:	bf00      	nop

00407c38 <__mdiff>:
  407c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c3c:	690f      	ldr	r7, [r1, #16]
  407c3e:	460e      	mov	r6, r1
  407c40:	6911      	ldr	r1, [r2, #16]
  407c42:	1a7f      	subs	r7, r7, r1
  407c44:	2f00      	cmp	r7, #0
  407c46:	4690      	mov	r8, r2
  407c48:	d117      	bne.n	407c7a <__mdiff+0x42>
  407c4a:	0089      	lsls	r1, r1, #2
  407c4c:	f106 0514 	add.w	r5, r6, #20
  407c50:	f102 0e14 	add.w	lr, r2, #20
  407c54:	186b      	adds	r3, r5, r1
  407c56:	4471      	add	r1, lr
  407c58:	e001      	b.n	407c5e <__mdiff+0x26>
  407c5a:	429d      	cmp	r5, r3
  407c5c:	d25c      	bcs.n	407d18 <__mdiff+0xe0>
  407c5e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407c62:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407c66:	42a2      	cmp	r2, r4
  407c68:	d0f7      	beq.n	407c5a <__mdiff+0x22>
  407c6a:	d25e      	bcs.n	407d2a <__mdiff+0xf2>
  407c6c:	4633      	mov	r3, r6
  407c6e:	462c      	mov	r4, r5
  407c70:	4646      	mov	r6, r8
  407c72:	4675      	mov	r5, lr
  407c74:	4698      	mov	r8, r3
  407c76:	2701      	movs	r7, #1
  407c78:	e005      	b.n	407c86 <__mdiff+0x4e>
  407c7a:	db58      	blt.n	407d2e <__mdiff+0xf6>
  407c7c:	f106 0514 	add.w	r5, r6, #20
  407c80:	f108 0414 	add.w	r4, r8, #20
  407c84:	2700      	movs	r7, #0
  407c86:	6871      	ldr	r1, [r6, #4]
  407c88:	f7ff fdbc 	bl	407804 <_Balloc>
  407c8c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407c90:	6936      	ldr	r6, [r6, #16]
  407c92:	60c7      	str	r7, [r0, #12]
  407c94:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407c98:	46a6      	mov	lr, r4
  407c9a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407c9e:	f100 0414 	add.w	r4, r0, #20
  407ca2:	2300      	movs	r3, #0
  407ca4:	f85e 1b04 	ldr.w	r1, [lr], #4
  407ca8:	f855 8b04 	ldr.w	r8, [r5], #4
  407cac:	b28a      	uxth	r2, r1
  407cae:	fa13 f388 	uxtah	r3, r3, r8
  407cb2:	0c09      	lsrs	r1, r1, #16
  407cb4:	1a9a      	subs	r2, r3, r2
  407cb6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407cba:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407cbe:	b292      	uxth	r2, r2
  407cc0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407cc4:	45f4      	cmp	ip, lr
  407cc6:	f844 2b04 	str.w	r2, [r4], #4
  407cca:	ea4f 4323 	mov.w	r3, r3, asr #16
  407cce:	d8e9      	bhi.n	407ca4 <__mdiff+0x6c>
  407cd0:	42af      	cmp	r7, r5
  407cd2:	d917      	bls.n	407d04 <__mdiff+0xcc>
  407cd4:	46a4      	mov	ip, r4
  407cd6:	46ae      	mov	lr, r5
  407cd8:	f85e 2b04 	ldr.w	r2, [lr], #4
  407cdc:	fa13 f382 	uxtah	r3, r3, r2
  407ce0:	1419      	asrs	r1, r3, #16
  407ce2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407ce6:	b29b      	uxth	r3, r3
  407ce8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407cec:	4577      	cmp	r7, lr
  407cee:	f84c 2b04 	str.w	r2, [ip], #4
  407cf2:	ea4f 4321 	mov.w	r3, r1, asr #16
  407cf6:	d8ef      	bhi.n	407cd8 <__mdiff+0xa0>
  407cf8:	43ed      	mvns	r5, r5
  407cfa:	442f      	add	r7, r5
  407cfc:	f027 0703 	bic.w	r7, r7, #3
  407d00:	3704      	adds	r7, #4
  407d02:	443c      	add	r4, r7
  407d04:	3c04      	subs	r4, #4
  407d06:	b922      	cbnz	r2, 407d12 <__mdiff+0xda>
  407d08:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407d0c:	3e01      	subs	r6, #1
  407d0e:	2b00      	cmp	r3, #0
  407d10:	d0fa      	beq.n	407d08 <__mdiff+0xd0>
  407d12:	6106      	str	r6, [r0, #16]
  407d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d18:	2100      	movs	r1, #0
  407d1a:	f7ff fd73 	bl	407804 <_Balloc>
  407d1e:	2201      	movs	r2, #1
  407d20:	2300      	movs	r3, #0
  407d22:	6102      	str	r2, [r0, #16]
  407d24:	6143      	str	r3, [r0, #20]
  407d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d2a:	4674      	mov	r4, lr
  407d2c:	e7ab      	b.n	407c86 <__mdiff+0x4e>
  407d2e:	4633      	mov	r3, r6
  407d30:	f106 0414 	add.w	r4, r6, #20
  407d34:	f102 0514 	add.w	r5, r2, #20
  407d38:	4616      	mov	r6, r2
  407d3a:	2701      	movs	r7, #1
  407d3c:	4698      	mov	r8, r3
  407d3e:	e7a2      	b.n	407c86 <__mdiff+0x4e>

00407d40 <__d2b>:
  407d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407d44:	b082      	sub	sp, #8
  407d46:	2101      	movs	r1, #1
  407d48:	461c      	mov	r4, r3
  407d4a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407d4e:	4615      	mov	r5, r2
  407d50:	9e08      	ldr	r6, [sp, #32]
  407d52:	f7ff fd57 	bl	407804 <_Balloc>
  407d56:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407d5a:	4680      	mov	r8, r0
  407d5c:	b10f      	cbz	r7, 407d62 <__d2b+0x22>
  407d5e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407d62:	9401      	str	r4, [sp, #4]
  407d64:	b31d      	cbz	r5, 407dae <__d2b+0x6e>
  407d66:	a802      	add	r0, sp, #8
  407d68:	f840 5d08 	str.w	r5, [r0, #-8]!
  407d6c:	f7ff fdda 	bl	407924 <__lo0bits>
  407d70:	2800      	cmp	r0, #0
  407d72:	d134      	bne.n	407dde <__d2b+0x9e>
  407d74:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407d78:	f8c8 2014 	str.w	r2, [r8, #20]
  407d7c:	2b00      	cmp	r3, #0
  407d7e:	bf0c      	ite	eq
  407d80:	2101      	moveq	r1, #1
  407d82:	2102      	movne	r1, #2
  407d84:	f8c8 3018 	str.w	r3, [r8, #24]
  407d88:	f8c8 1010 	str.w	r1, [r8, #16]
  407d8c:	b9df      	cbnz	r7, 407dc6 <__d2b+0x86>
  407d8e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407d92:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407d96:	6030      	str	r0, [r6, #0]
  407d98:	6918      	ldr	r0, [r3, #16]
  407d9a:	f7ff fda3 	bl	4078e4 <__hi0bits>
  407d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407da0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407da4:	6018      	str	r0, [r3, #0]
  407da6:	4640      	mov	r0, r8
  407da8:	b002      	add	sp, #8
  407daa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407dae:	a801      	add	r0, sp, #4
  407db0:	f7ff fdb8 	bl	407924 <__lo0bits>
  407db4:	9b01      	ldr	r3, [sp, #4]
  407db6:	f8c8 3014 	str.w	r3, [r8, #20]
  407dba:	2101      	movs	r1, #1
  407dbc:	3020      	adds	r0, #32
  407dbe:	f8c8 1010 	str.w	r1, [r8, #16]
  407dc2:	2f00      	cmp	r7, #0
  407dc4:	d0e3      	beq.n	407d8e <__d2b+0x4e>
  407dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407dc8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407dcc:	4407      	add	r7, r0
  407dce:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407dd2:	6037      	str	r7, [r6, #0]
  407dd4:	6018      	str	r0, [r3, #0]
  407dd6:	4640      	mov	r0, r8
  407dd8:	b002      	add	sp, #8
  407dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407dde:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407de2:	f1c0 0220 	rsb	r2, r0, #32
  407de6:	fa03 f202 	lsl.w	r2, r3, r2
  407dea:	430a      	orrs	r2, r1
  407dec:	40c3      	lsrs	r3, r0
  407dee:	9301      	str	r3, [sp, #4]
  407df0:	f8c8 2014 	str.w	r2, [r8, #20]
  407df4:	e7c2      	b.n	407d7c <__d2b+0x3c>
  407df6:	bf00      	nop

00407df8 <_realloc_r>:
  407df8:	2900      	cmp	r1, #0
  407dfa:	f000 8095 	beq.w	407f28 <_realloc_r+0x130>
  407dfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407e02:	460d      	mov	r5, r1
  407e04:	4616      	mov	r6, r2
  407e06:	b083      	sub	sp, #12
  407e08:	4680      	mov	r8, r0
  407e0a:	f106 070b 	add.w	r7, r6, #11
  407e0e:	f7ff fcf5 	bl	4077fc <__malloc_lock>
  407e12:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407e16:	2f16      	cmp	r7, #22
  407e18:	f02e 0403 	bic.w	r4, lr, #3
  407e1c:	f1a5 0908 	sub.w	r9, r5, #8
  407e20:	d83c      	bhi.n	407e9c <_realloc_r+0xa4>
  407e22:	2210      	movs	r2, #16
  407e24:	4617      	mov	r7, r2
  407e26:	42be      	cmp	r6, r7
  407e28:	d83d      	bhi.n	407ea6 <_realloc_r+0xae>
  407e2a:	4294      	cmp	r4, r2
  407e2c:	da43      	bge.n	407eb6 <_realloc_r+0xbe>
  407e2e:	4bc4      	ldr	r3, [pc, #784]	; (408140 <_realloc_r+0x348>)
  407e30:	6899      	ldr	r1, [r3, #8]
  407e32:	eb09 0004 	add.w	r0, r9, r4
  407e36:	4288      	cmp	r0, r1
  407e38:	f000 80b4 	beq.w	407fa4 <_realloc_r+0x1ac>
  407e3c:	6843      	ldr	r3, [r0, #4]
  407e3e:	f023 0101 	bic.w	r1, r3, #1
  407e42:	4401      	add	r1, r0
  407e44:	6849      	ldr	r1, [r1, #4]
  407e46:	07c9      	lsls	r1, r1, #31
  407e48:	d54c      	bpl.n	407ee4 <_realloc_r+0xec>
  407e4a:	f01e 0f01 	tst.w	lr, #1
  407e4e:	f000 809b 	beq.w	407f88 <_realloc_r+0x190>
  407e52:	4631      	mov	r1, r6
  407e54:	4640      	mov	r0, r8
  407e56:	f7ff f8b9 	bl	406fcc <_malloc_r>
  407e5a:	4606      	mov	r6, r0
  407e5c:	2800      	cmp	r0, #0
  407e5e:	d03a      	beq.n	407ed6 <_realloc_r+0xde>
  407e60:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407e64:	f023 0301 	bic.w	r3, r3, #1
  407e68:	444b      	add	r3, r9
  407e6a:	f1a0 0208 	sub.w	r2, r0, #8
  407e6e:	429a      	cmp	r2, r3
  407e70:	f000 8121 	beq.w	4080b6 <_realloc_r+0x2be>
  407e74:	1f22      	subs	r2, r4, #4
  407e76:	2a24      	cmp	r2, #36	; 0x24
  407e78:	f200 8107 	bhi.w	40808a <_realloc_r+0x292>
  407e7c:	2a13      	cmp	r2, #19
  407e7e:	f200 80db 	bhi.w	408038 <_realloc_r+0x240>
  407e82:	4603      	mov	r3, r0
  407e84:	462a      	mov	r2, r5
  407e86:	6811      	ldr	r1, [r2, #0]
  407e88:	6019      	str	r1, [r3, #0]
  407e8a:	6851      	ldr	r1, [r2, #4]
  407e8c:	6059      	str	r1, [r3, #4]
  407e8e:	6892      	ldr	r2, [r2, #8]
  407e90:	609a      	str	r2, [r3, #8]
  407e92:	4629      	mov	r1, r5
  407e94:	4640      	mov	r0, r8
  407e96:	f7fe fd7b 	bl	406990 <_free_r>
  407e9a:	e01c      	b.n	407ed6 <_realloc_r+0xde>
  407e9c:	f027 0707 	bic.w	r7, r7, #7
  407ea0:	2f00      	cmp	r7, #0
  407ea2:	463a      	mov	r2, r7
  407ea4:	dabf      	bge.n	407e26 <_realloc_r+0x2e>
  407ea6:	2600      	movs	r6, #0
  407ea8:	230c      	movs	r3, #12
  407eaa:	4630      	mov	r0, r6
  407eac:	f8c8 3000 	str.w	r3, [r8]
  407eb0:	b003      	add	sp, #12
  407eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407eb6:	462e      	mov	r6, r5
  407eb8:	1be3      	subs	r3, r4, r7
  407eba:	2b0f      	cmp	r3, #15
  407ebc:	d81e      	bhi.n	407efc <_realloc_r+0x104>
  407ebe:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407ec2:	f003 0301 	and.w	r3, r3, #1
  407ec6:	4323      	orrs	r3, r4
  407ec8:	444c      	add	r4, r9
  407eca:	f8c9 3004 	str.w	r3, [r9, #4]
  407ece:	6863      	ldr	r3, [r4, #4]
  407ed0:	f043 0301 	orr.w	r3, r3, #1
  407ed4:	6063      	str	r3, [r4, #4]
  407ed6:	4640      	mov	r0, r8
  407ed8:	f7ff fc92 	bl	407800 <__malloc_unlock>
  407edc:	4630      	mov	r0, r6
  407ede:	b003      	add	sp, #12
  407ee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407ee4:	f023 0303 	bic.w	r3, r3, #3
  407ee8:	18e1      	adds	r1, r4, r3
  407eea:	4291      	cmp	r1, r2
  407eec:	db1f      	blt.n	407f2e <_realloc_r+0x136>
  407eee:	68c3      	ldr	r3, [r0, #12]
  407ef0:	6882      	ldr	r2, [r0, #8]
  407ef2:	462e      	mov	r6, r5
  407ef4:	60d3      	str	r3, [r2, #12]
  407ef6:	460c      	mov	r4, r1
  407ef8:	609a      	str	r2, [r3, #8]
  407efa:	e7dd      	b.n	407eb8 <_realloc_r+0xc0>
  407efc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407f00:	eb09 0107 	add.w	r1, r9, r7
  407f04:	f002 0201 	and.w	r2, r2, #1
  407f08:	444c      	add	r4, r9
  407f0a:	f043 0301 	orr.w	r3, r3, #1
  407f0e:	4317      	orrs	r7, r2
  407f10:	f8c9 7004 	str.w	r7, [r9, #4]
  407f14:	604b      	str	r3, [r1, #4]
  407f16:	6863      	ldr	r3, [r4, #4]
  407f18:	f043 0301 	orr.w	r3, r3, #1
  407f1c:	3108      	adds	r1, #8
  407f1e:	6063      	str	r3, [r4, #4]
  407f20:	4640      	mov	r0, r8
  407f22:	f7fe fd35 	bl	406990 <_free_r>
  407f26:	e7d6      	b.n	407ed6 <_realloc_r+0xde>
  407f28:	4611      	mov	r1, r2
  407f2a:	f7ff b84f 	b.w	406fcc <_malloc_r>
  407f2e:	f01e 0f01 	tst.w	lr, #1
  407f32:	d18e      	bne.n	407e52 <_realloc_r+0x5a>
  407f34:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407f38:	eba9 0a01 	sub.w	sl, r9, r1
  407f3c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407f40:	f021 0103 	bic.w	r1, r1, #3
  407f44:	440b      	add	r3, r1
  407f46:	4423      	add	r3, r4
  407f48:	4293      	cmp	r3, r2
  407f4a:	db25      	blt.n	407f98 <_realloc_r+0x1a0>
  407f4c:	68c2      	ldr	r2, [r0, #12]
  407f4e:	6881      	ldr	r1, [r0, #8]
  407f50:	4656      	mov	r6, sl
  407f52:	60ca      	str	r2, [r1, #12]
  407f54:	6091      	str	r1, [r2, #8]
  407f56:	f8da 100c 	ldr.w	r1, [sl, #12]
  407f5a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407f5e:	1f22      	subs	r2, r4, #4
  407f60:	2a24      	cmp	r2, #36	; 0x24
  407f62:	60c1      	str	r1, [r0, #12]
  407f64:	6088      	str	r0, [r1, #8]
  407f66:	f200 8094 	bhi.w	408092 <_realloc_r+0x29a>
  407f6a:	2a13      	cmp	r2, #19
  407f6c:	d96f      	bls.n	40804e <_realloc_r+0x256>
  407f6e:	6829      	ldr	r1, [r5, #0]
  407f70:	f8ca 1008 	str.w	r1, [sl, #8]
  407f74:	6869      	ldr	r1, [r5, #4]
  407f76:	f8ca 100c 	str.w	r1, [sl, #12]
  407f7a:	2a1b      	cmp	r2, #27
  407f7c:	f200 80a2 	bhi.w	4080c4 <_realloc_r+0x2cc>
  407f80:	3508      	adds	r5, #8
  407f82:	f10a 0210 	add.w	r2, sl, #16
  407f86:	e063      	b.n	408050 <_realloc_r+0x258>
  407f88:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407f8c:	eba9 0a03 	sub.w	sl, r9, r3
  407f90:	f8da 1004 	ldr.w	r1, [sl, #4]
  407f94:	f021 0103 	bic.w	r1, r1, #3
  407f98:	1863      	adds	r3, r4, r1
  407f9a:	4293      	cmp	r3, r2
  407f9c:	f6ff af59 	blt.w	407e52 <_realloc_r+0x5a>
  407fa0:	4656      	mov	r6, sl
  407fa2:	e7d8      	b.n	407f56 <_realloc_r+0x15e>
  407fa4:	6841      	ldr	r1, [r0, #4]
  407fa6:	f021 0b03 	bic.w	fp, r1, #3
  407faa:	44a3      	add	fp, r4
  407fac:	f107 0010 	add.w	r0, r7, #16
  407fb0:	4583      	cmp	fp, r0
  407fb2:	da56      	bge.n	408062 <_realloc_r+0x26a>
  407fb4:	f01e 0f01 	tst.w	lr, #1
  407fb8:	f47f af4b 	bne.w	407e52 <_realloc_r+0x5a>
  407fbc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407fc0:	eba9 0a01 	sub.w	sl, r9, r1
  407fc4:	f8da 1004 	ldr.w	r1, [sl, #4]
  407fc8:	f021 0103 	bic.w	r1, r1, #3
  407fcc:	448b      	add	fp, r1
  407fce:	4558      	cmp	r0, fp
  407fd0:	dce2      	bgt.n	407f98 <_realloc_r+0x1a0>
  407fd2:	4656      	mov	r6, sl
  407fd4:	f8da 100c 	ldr.w	r1, [sl, #12]
  407fd8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407fdc:	1f22      	subs	r2, r4, #4
  407fde:	2a24      	cmp	r2, #36	; 0x24
  407fe0:	60c1      	str	r1, [r0, #12]
  407fe2:	6088      	str	r0, [r1, #8]
  407fe4:	f200 808f 	bhi.w	408106 <_realloc_r+0x30e>
  407fe8:	2a13      	cmp	r2, #19
  407fea:	f240 808a 	bls.w	408102 <_realloc_r+0x30a>
  407fee:	6829      	ldr	r1, [r5, #0]
  407ff0:	f8ca 1008 	str.w	r1, [sl, #8]
  407ff4:	6869      	ldr	r1, [r5, #4]
  407ff6:	f8ca 100c 	str.w	r1, [sl, #12]
  407ffa:	2a1b      	cmp	r2, #27
  407ffc:	f200 808a 	bhi.w	408114 <_realloc_r+0x31c>
  408000:	3508      	adds	r5, #8
  408002:	f10a 0210 	add.w	r2, sl, #16
  408006:	6829      	ldr	r1, [r5, #0]
  408008:	6011      	str	r1, [r2, #0]
  40800a:	6869      	ldr	r1, [r5, #4]
  40800c:	6051      	str	r1, [r2, #4]
  40800e:	68a9      	ldr	r1, [r5, #8]
  408010:	6091      	str	r1, [r2, #8]
  408012:	eb0a 0107 	add.w	r1, sl, r7
  408016:	ebab 0207 	sub.w	r2, fp, r7
  40801a:	f042 0201 	orr.w	r2, r2, #1
  40801e:	6099      	str	r1, [r3, #8]
  408020:	604a      	str	r2, [r1, #4]
  408022:	f8da 3004 	ldr.w	r3, [sl, #4]
  408026:	f003 0301 	and.w	r3, r3, #1
  40802a:	431f      	orrs	r7, r3
  40802c:	4640      	mov	r0, r8
  40802e:	f8ca 7004 	str.w	r7, [sl, #4]
  408032:	f7ff fbe5 	bl	407800 <__malloc_unlock>
  408036:	e751      	b.n	407edc <_realloc_r+0xe4>
  408038:	682b      	ldr	r3, [r5, #0]
  40803a:	6003      	str	r3, [r0, #0]
  40803c:	686b      	ldr	r3, [r5, #4]
  40803e:	6043      	str	r3, [r0, #4]
  408040:	2a1b      	cmp	r2, #27
  408042:	d82d      	bhi.n	4080a0 <_realloc_r+0x2a8>
  408044:	f100 0308 	add.w	r3, r0, #8
  408048:	f105 0208 	add.w	r2, r5, #8
  40804c:	e71b      	b.n	407e86 <_realloc_r+0x8e>
  40804e:	4632      	mov	r2, r6
  408050:	6829      	ldr	r1, [r5, #0]
  408052:	6011      	str	r1, [r2, #0]
  408054:	6869      	ldr	r1, [r5, #4]
  408056:	6051      	str	r1, [r2, #4]
  408058:	68a9      	ldr	r1, [r5, #8]
  40805a:	6091      	str	r1, [r2, #8]
  40805c:	461c      	mov	r4, r3
  40805e:	46d1      	mov	r9, sl
  408060:	e72a      	b.n	407eb8 <_realloc_r+0xc0>
  408062:	eb09 0107 	add.w	r1, r9, r7
  408066:	ebab 0b07 	sub.w	fp, fp, r7
  40806a:	f04b 0201 	orr.w	r2, fp, #1
  40806e:	6099      	str	r1, [r3, #8]
  408070:	604a      	str	r2, [r1, #4]
  408072:	f855 3c04 	ldr.w	r3, [r5, #-4]
  408076:	f003 0301 	and.w	r3, r3, #1
  40807a:	431f      	orrs	r7, r3
  40807c:	4640      	mov	r0, r8
  40807e:	f845 7c04 	str.w	r7, [r5, #-4]
  408082:	f7ff fbbd 	bl	407800 <__malloc_unlock>
  408086:	462e      	mov	r6, r5
  408088:	e728      	b.n	407edc <_realloc_r+0xe4>
  40808a:	4629      	mov	r1, r5
  40808c:	f7ff fb52 	bl	407734 <memmove>
  408090:	e6ff      	b.n	407e92 <_realloc_r+0x9a>
  408092:	4629      	mov	r1, r5
  408094:	4630      	mov	r0, r6
  408096:	461c      	mov	r4, r3
  408098:	46d1      	mov	r9, sl
  40809a:	f7ff fb4b 	bl	407734 <memmove>
  40809e:	e70b      	b.n	407eb8 <_realloc_r+0xc0>
  4080a0:	68ab      	ldr	r3, [r5, #8]
  4080a2:	6083      	str	r3, [r0, #8]
  4080a4:	68eb      	ldr	r3, [r5, #12]
  4080a6:	60c3      	str	r3, [r0, #12]
  4080a8:	2a24      	cmp	r2, #36	; 0x24
  4080aa:	d017      	beq.n	4080dc <_realloc_r+0x2e4>
  4080ac:	f100 0310 	add.w	r3, r0, #16
  4080b0:	f105 0210 	add.w	r2, r5, #16
  4080b4:	e6e7      	b.n	407e86 <_realloc_r+0x8e>
  4080b6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4080ba:	f023 0303 	bic.w	r3, r3, #3
  4080be:	441c      	add	r4, r3
  4080c0:	462e      	mov	r6, r5
  4080c2:	e6f9      	b.n	407eb8 <_realloc_r+0xc0>
  4080c4:	68a9      	ldr	r1, [r5, #8]
  4080c6:	f8ca 1010 	str.w	r1, [sl, #16]
  4080ca:	68e9      	ldr	r1, [r5, #12]
  4080cc:	f8ca 1014 	str.w	r1, [sl, #20]
  4080d0:	2a24      	cmp	r2, #36	; 0x24
  4080d2:	d00c      	beq.n	4080ee <_realloc_r+0x2f6>
  4080d4:	3510      	adds	r5, #16
  4080d6:	f10a 0218 	add.w	r2, sl, #24
  4080da:	e7b9      	b.n	408050 <_realloc_r+0x258>
  4080dc:	692b      	ldr	r3, [r5, #16]
  4080de:	6103      	str	r3, [r0, #16]
  4080e0:	696b      	ldr	r3, [r5, #20]
  4080e2:	6143      	str	r3, [r0, #20]
  4080e4:	f105 0218 	add.w	r2, r5, #24
  4080e8:	f100 0318 	add.w	r3, r0, #24
  4080ec:	e6cb      	b.n	407e86 <_realloc_r+0x8e>
  4080ee:	692a      	ldr	r2, [r5, #16]
  4080f0:	f8ca 2018 	str.w	r2, [sl, #24]
  4080f4:	696a      	ldr	r2, [r5, #20]
  4080f6:	f8ca 201c 	str.w	r2, [sl, #28]
  4080fa:	3518      	adds	r5, #24
  4080fc:	f10a 0220 	add.w	r2, sl, #32
  408100:	e7a6      	b.n	408050 <_realloc_r+0x258>
  408102:	4632      	mov	r2, r6
  408104:	e77f      	b.n	408006 <_realloc_r+0x20e>
  408106:	4629      	mov	r1, r5
  408108:	4630      	mov	r0, r6
  40810a:	9301      	str	r3, [sp, #4]
  40810c:	f7ff fb12 	bl	407734 <memmove>
  408110:	9b01      	ldr	r3, [sp, #4]
  408112:	e77e      	b.n	408012 <_realloc_r+0x21a>
  408114:	68a9      	ldr	r1, [r5, #8]
  408116:	f8ca 1010 	str.w	r1, [sl, #16]
  40811a:	68e9      	ldr	r1, [r5, #12]
  40811c:	f8ca 1014 	str.w	r1, [sl, #20]
  408120:	2a24      	cmp	r2, #36	; 0x24
  408122:	d003      	beq.n	40812c <_realloc_r+0x334>
  408124:	3510      	adds	r5, #16
  408126:	f10a 0218 	add.w	r2, sl, #24
  40812a:	e76c      	b.n	408006 <_realloc_r+0x20e>
  40812c:	692a      	ldr	r2, [r5, #16]
  40812e:	f8ca 2018 	str.w	r2, [sl, #24]
  408132:	696a      	ldr	r2, [r5, #20]
  408134:	f8ca 201c 	str.w	r2, [sl, #28]
  408138:	3518      	adds	r5, #24
  40813a:	f10a 0220 	add.w	r2, sl, #32
  40813e:	e762      	b.n	408006 <_realloc_r+0x20e>
  408140:	204005ac 	.word	0x204005ac

00408144 <_sbrk_r>:
  408144:	b538      	push	{r3, r4, r5, lr}
  408146:	4c07      	ldr	r4, [pc, #28]	; (408164 <_sbrk_r+0x20>)
  408148:	2300      	movs	r3, #0
  40814a:	4605      	mov	r5, r0
  40814c:	4608      	mov	r0, r1
  40814e:	6023      	str	r3, [r4, #0]
  408150:	f7fa f93a 	bl	4023c8 <_sbrk>
  408154:	1c43      	adds	r3, r0, #1
  408156:	d000      	beq.n	40815a <_sbrk_r+0x16>
  408158:	bd38      	pop	{r3, r4, r5, pc}
  40815a:	6823      	ldr	r3, [r4, #0]
  40815c:	2b00      	cmp	r3, #0
  40815e:	d0fb      	beq.n	408158 <_sbrk_r+0x14>
  408160:	602b      	str	r3, [r5, #0]
  408162:	bd38      	pop	{r3, r4, r5, pc}
  408164:	20400aa8 	.word	0x20400aa8

00408168 <__sread>:
  408168:	b510      	push	{r4, lr}
  40816a:	460c      	mov	r4, r1
  40816c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408170:	f000 fae8 	bl	408744 <_read_r>
  408174:	2800      	cmp	r0, #0
  408176:	db03      	blt.n	408180 <__sread+0x18>
  408178:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40817a:	4403      	add	r3, r0
  40817c:	6523      	str	r3, [r4, #80]	; 0x50
  40817e:	bd10      	pop	{r4, pc}
  408180:	89a3      	ldrh	r3, [r4, #12]
  408182:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408186:	81a3      	strh	r3, [r4, #12]
  408188:	bd10      	pop	{r4, pc}
  40818a:	bf00      	nop

0040818c <__swrite>:
  40818c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408190:	4616      	mov	r6, r2
  408192:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  408196:	461f      	mov	r7, r3
  408198:	05d3      	lsls	r3, r2, #23
  40819a:	460c      	mov	r4, r1
  40819c:	4605      	mov	r5, r0
  40819e:	d507      	bpl.n	4081b0 <__swrite+0x24>
  4081a0:	2200      	movs	r2, #0
  4081a2:	2302      	movs	r3, #2
  4081a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4081a8:	f000 fab6 	bl	408718 <_lseek_r>
  4081ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4081b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4081b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4081b8:	81a2      	strh	r2, [r4, #12]
  4081ba:	463b      	mov	r3, r7
  4081bc:	4632      	mov	r2, r6
  4081be:	4628      	mov	r0, r5
  4081c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4081c4:	f000 b998 	b.w	4084f8 <_write_r>

004081c8 <__sseek>:
  4081c8:	b510      	push	{r4, lr}
  4081ca:	460c      	mov	r4, r1
  4081cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4081d0:	f000 faa2 	bl	408718 <_lseek_r>
  4081d4:	89a3      	ldrh	r3, [r4, #12]
  4081d6:	1c42      	adds	r2, r0, #1
  4081d8:	bf0e      	itee	eq
  4081da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4081de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4081e2:	6520      	strne	r0, [r4, #80]	; 0x50
  4081e4:	81a3      	strh	r3, [r4, #12]
  4081e6:	bd10      	pop	{r4, pc}

004081e8 <__sclose>:
  4081e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4081ec:	f000 ba1c 	b.w	408628 <_close_r>
	...

00408200 <strlen>:
  408200:	f890 f000 	pld	[r0]
  408204:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  408208:	f020 0107 	bic.w	r1, r0, #7
  40820c:	f06f 0c00 	mvn.w	ip, #0
  408210:	f010 0407 	ands.w	r4, r0, #7
  408214:	f891 f020 	pld	[r1, #32]
  408218:	f040 8049 	bne.w	4082ae <strlen+0xae>
  40821c:	f04f 0400 	mov.w	r4, #0
  408220:	f06f 0007 	mvn.w	r0, #7
  408224:	e9d1 2300 	ldrd	r2, r3, [r1]
  408228:	f891 f040 	pld	[r1, #64]	; 0x40
  40822c:	f100 0008 	add.w	r0, r0, #8
  408230:	fa82 f24c 	uadd8	r2, r2, ip
  408234:	faa4 f28c 	sel	r2, r4, ip
  408238:	fa83 f34c 	uadd8	r3, r3, ip
  40823c:	faa2 f38c 	sel	r3, r2, ip
  408240:	bb4b      	cbnz	r3, 408296 <strlen+0x96>
  408242:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  408246:	fa82 f24c 	uadd8	r2, r2, ip
  40824a:	f100 0008 	add.w	r0, r0, #8
  40824e:	faa4 f28c 	sel	r2, r4, ip
  408252:	fa83 f34c 	uadd8	r3, r3, ip
  408256:	faa2 f38c 	sel	r3, r2, ip
  40825a:	b9e3      	cbnz	r3, 408296 <strlen+0x96>
  40825c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  408260:	fa82 f24c 	uadd8	r2, r2, ip
  408264:	f100 0008 	add.w	r0, r0, #8
  408268:	faa4 f28c 	sel	r2, r4, ip
  40826c:	fa83 f34c 	uadd8	r3, r3, ip
  408270:	faa2 f38c 	sel	r3, r2, ip
  408274:	b97b      	cbnz	r3, 408296 <strlen+0x96>
  408276:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40827a:	f101 0120 	add.w	r1, r1, #32
  40827e:	fa82 f24c 	uadd8	r2, r2, ip
  408282:	f100 0008 	add.w	r0, r0, #8
  408286:	faa4 f28c 	sel	r2, r4, ip
  40828a:	fa83 f34c 	uadd8	r3, r3, ip
  40828e:	faa2 f38c 	sel	r3, r2, ip
  408292:	2b00      	cmp	r3, #0
  408294:	d0c6      	beq.n	408224 <strlen+0x24>
  408296:	2a00      	cmp	r2, #0
  408298:	bf04      	itt	eq
  40829a:	3004      	addeq	r0, #4
  40829c:	461a      	moveq	r2, r3
  40829e:	ba12      	rev	r2, r2
  4082a0:	fab2 f282 	clz	r2, r2
  4082a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4082a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4082ac:	4770      	bx	lr
  4082ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4082b2:	f004 0503 	and.w	r5, r4, #3
  4082b6:	f1c4 0000 	rsb	r0, r4, #0
  4082ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4082be:	f014 0f04 	tst.w	r4, #4
  4082c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4082c6:	fa0c f505 	lsl.w	r5, ip, r5
  4082ca:	ea62 0205 	orn	r2, r2, r5
  4082ce:	bf1c      	itt	ne
  4082d0:	ea63 0305 	ornne	r3, r3, r5
  4082d4:	4662      	movne	r2, ip
  4082d6:	f04f 0400 	mov.w	r4, #0
  4082da:	e7a9      	b.n	408230 <strlen+0x30>

004082dc <__ssprint_r>:
  4082dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4082e0:	6893      	ldr	r3, [r2, #8]
  4082e2:	b083      	sub	sp, #12
  4082e4:	4690      	mov	r8, r2
  4082e6:	2b00      	cmp	r3, #0
  4082e8:	d070      	beq.n	4083cc <__ssprint_r+0xf0>
  4082ea:	4682      	mov	sl, r0
  4082ec:	460c      	mov	r4, r1
  4082ee:	6817      	ldr	r7, [r2, #0]
  4082f0:	688d      	ldr	r5, [r1, #8]
  4082f2:	6808      	ldr	r0, [r1, #0]
  4082f4:	e042      	b.n	40837c <__ssprint_r+0xa0>
  4082f6:	89a3      	ldrh	r3, [r4, #12]
  4082f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4082fc:	d02e      	beq.n	40835c <__ssprint_r+0x80>
  4082fe:	6965      	ldr	r5, [r4, #20]
  408300:	6921      	ldr	r1, [r4, #16]
  408302:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  408306:	eba0 0b01 	sub.w	fp, r0, r1
  40830a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40830e:	f10b 0001 	add.w	r0, fp, #1
  408312:	106d      	asrs	r5, r5, #1
  408314:	4430      	add	r0, r6
  408316:	42a8      	cmp	r0, r5
  408318:	462a      	mov	r2, r5
  40831a:	bf84      	itt	hi
  40831c:	4605      	movhi	r5, r0
  40831e:	462a      	movhi	r2, r5
  408320:	055b      	lsls	r3, r3, #21
  408322:	d538      	bpl.n	408396 <__ssprint_r+0xba>
  408324:	4611      	mov	r1, r2
  408326:	4650      	mov	r0, sl
  408328:	f7fe fe50 	bl	406fcc <_malloc_r>
  40832c:	2800      	cmp	r0, #0
  40832e:	d03c      	beq.n	4083aa <__ssprint_r+0xce>
  408330:	465a      	mov	r2, fp
  408332:	6921      	ldr	r1, [r4, #16]
  408334:	9001      	str	r0, [sp, #4]
  408336:	f7ff f963 	bl	407600 <memcpy>
  40833a:	89a2      	ldrh	r2, [r4, #12]
  40833c:	9b01      	ldr	r3, [sp, #4]
  40833e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408342:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408346:	81a2      	strh	r2, [r4, #12]
  408348:	eba5 020b 	sub.w	r2, r5, fp
  40834c:	eb03 000b 	add.w	r0, r3, fp
  408350:	6165      	str	r5, [r4, #20]
  408352:	6123      	str	r3, [r4, #16]
  408354:	6020      	str	r0, [r4, #0]
  408356:	60a2      	str	r2, [r4, #8]
  408358:	4635      	mov	r5, r6
  40835a:	46b3      	mov	fp, r6
  40835c:	465a      	mov	r2, fp
  40835e:	4649      	mov	r1, r9
  408360:	f7ff f9e8 	bl	407734 <memmove>
  408364:	f8d8 3008 	ldr.w	r3, [r8, #8]
  408368:	68a2      	ldr	r2, [r4, #8]
  40836a:	6820      	ldr	r0, [r4, #0]
  40836c:	1b55      	subs	r5, r2, r5
  40836e:	4458      	add	r0, fp
  408370:	1b9e      	subs	r6, r3, r6
  408372:	60a5      	str	r5, [r4, #8]
  408374:	6020      	str	r0, [r4, #0]
  408376:	f8c8 6008 	str.w	r6, [r8, #8]
  40837a:	b33e      	cbz	r6, 4083cc <__ssprint_r+0xf0>
  40837c:	687e      	ldr	r6, [r7, #4]
  40837e:	463b      	mov	r3, r7
  408380:	3708      	adds	r7, #8
  408382:	2e00      	cmp	r6, #0
  408384:	d0fa      	beq.n	40837c <__ssprint_r+0xa0>
  408386:	42ae      	cmp	r6, r5
  408388:	f8d3 9000 	ldr.w	r9, [r3]
  40838c:	46ab      	mov	fp, r5
  40838e:	d2b2      	bcs.n	4082f6 <__ssprint_r+0x1a>
  408390:	4635      	mov	r5, r6
  408392:	46b3      	mov	fp, r6
  408394:	e7e2      	b.n	40835c <__ssprint_r+0x80>
  408396:	4650      	mov	r0, sl
  408398:	f7ff fd2e 	bl	407df8 <_realloc_r>
  40839c:	4603      	mov	r3, r0
  40839e:	2800      	cmp	r0, #0
  4083a0:	d1d2      	bne.n	408348 <__ssprint_r+0x6c>
  4083a2:	6921      	ldr	r1, [r4, #16]
  4083a4:	4650      	mov	r0, sl
  4083a6:	f7fe faf3 	bl	406990 <_free_r>
  4083aa:	230c      	movs	r3, #12
  4083ac:	f8ca 3000 	str.w	r3, [sl]
  4083b0:	89a3      	ldrh	r3, [r4, #12]
  4083b2:	2200      	movs	r2, #0
  4083b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4083b8:	f04f 30ff 	mov.w	r0, #4294967295
  4083bc:	81a3      	strh	r3, [r4, #12]
  4083be:	f8c8 2008 	str.w	r2, [r8, #8]
  4083c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4083c6:	b003      	add	sp, #12
  4083c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083cc:	2000      	movs	r0, #0
  4083ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4083d2:	b003      	add	sp, #12
  4083d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004083d8 <__swbuf_r>:
  4083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4083da:	460d      	mov	r5, r1
  4083dc:	4614      	mov	r4, r2
  4083de:	4606      	mov	r6, r0
  4083e0:	b110      	cbz	r0, 4083e8 <__swbuf_r+0x10>
  4083e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4083e4:	2b00      	cmp	r3, #0
  4083e6:	d04b      	beq.n	408480 <__swbuf_r+0xa8>
  4083e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4083ec:	69a3      	ldr	r3, [r4, #24]
  4083ee:	60a3      	str	r3, [r4, #8]
  4083f0:	b291      	uxth	r1, r2
  4083f2:	0708      	lsls	r0, r1, #28
  4083f4:	d539      	bpl.n	40846a <__swbuf_r+0x92>
  4083f6:	6923      	ldr	r3, [r4, #16]
  4083f8:	2b00      	cmp	r3, #0
  4083fa:	d036      	beq.n	40846a <__swbuf_r+0x92>
  4083fc:	b2ed      	uxtb	r5, r5
  4083fe:	0489      	lsls	r1, r1, #18
  408400:	462f      	mov	r7, r5
  408402:	d515      	bpl.n	408430 <__swbuf_r+0x58>
  408404:	6822      	ldr	r2, [r4, #0]
  408406:	6961      	ldr	r1, [r4, #20]
  408408:	1ad3      	subs	r3, r2, r3
  40840a:	428b      	cmp	r3, r1
  40840c:	da1c      	bge.n	408448 <__swbuf_r+0x70>
  40840e:	3301      	adds	r3, #1
  408410:	68a1      	ldr	r1, [r4, #8]
  408412:	1c50      	adds	r0, r2, #1
  408414:	3901      	subs	r1, #1
  408416:	60a1      	str	r1, [r4, #8]
  408418:	6020      	str	r0, [r4, #0]
  40841a:	7015      	strb	r5, [r2, #0]
  40841c:	6962      	ldr	r2, [r4, #20]
  40841e:	429a      	cmp	r2, r3
  408420:	d01a      	beq.n	408458 <__swbuf_r+0x80>
  408422:	89a3      	ldrh	r3, [r4, #12]
  408424:	07db      	lsls	r3, r3, #31
  408426:	d501      	bpl.n	40842c <__swbuf_r+0x54>
  408428:	2d0a      	cmp	r5, #10
  40842a:	d015      	beq.n	408458 <__swbuf_r+0x80>
  40842c:	4638      	mov	r0, r7
  40842e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408430:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408432:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408436:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40843a:	81a2      	strh	r2, [r4, #12]
  40843c:	6822      	ldr	r2, [r4, #0]
  40843e:	6661      	str	r1, [r4, #100]	; 0x64
  408440:	6961      	ldr	r1, [r4, #20]
  408442:	1ad3      	subs	r3, r2, r3
  408444:	428b      	cmp	r3, r1
  408446:	dbe2      	blt.n	40840e <__swbuf_r+0x36>
  408448:	4621      	mov	r1, r4
  40844a:	4630      	mov	r0, r6
  40844c:	f7fe f936 	bl	4066bc <_fflush_r>
  408450:	b940      	cbnz	r0, 408464 <__swbuf_r+0x8c>
  408452:	6822      	ldr	r2, [r4, #0]
  408454:	2301      	movs	r3, #1
  408456:	e7db      	b.n	408410 <__swbuf_r+0x38>
  408458:	4621      	mov	r1, r4
  40845a:	4630      	mov	r0, r6
  40845c:	f7fe f92e 	bl	4066bc <_fflush_r>
  408460:	2800      	cmp	r0, #0
  408462:	d0e3      	beq.n	40842c <__swbuf_r+0x54>
  408464:	f04f 37ff 	mov.w	r7, #4294967295
  408468:	e7e0      	b.n	40842c <__swbuf_r+0x54>
  40846a:	4621      	mov	r1, r4
  40846c:	4630      	mov	r0, r6
  40846e:	f7fd f853 	bl	405518 <__swsetup_r>
  408472:	2800      	cmp	r0, #0
  408474:	d1f6      	bne.n	408464 <__swbuf_r+0x8c>
  408476:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40847a:	6923      	ldr	r3, [r4, #16]
  40847c:	b291      	uxth	r1, r2
  40847e:	e7bd      	b.n	4083fc <__swbuf_r+0x24>
  408480:	f7fe f9b0 	bl	4067e4 <__sinit>
  408484:	e7b0      	b.n	4083e8 <__swbuf_r+0x10>
  408486:	bf00      	nop

00408488 <_wcrtomb_r>:
  408488:	b5f0      	push	{r4, r5, r6, r7, lr}
  40848a:	4606      	mov	r6, r0
  40848c:	b085      	sub	sp, #20
  40848e:	461f      	mov	r7, r3
  408490:	b189      	cbz	r1, 4084b6 <_wcrtomb_r+0x2e>
  408492:	4c10      	ldr	r4, [pc, #64]	; (4084d4 <_wcrtomb_r+0x4c>)
  408494:	4d10      	ldr	r5, [pc, #64]	; (4084d8 <_wcrtomb_r+0x50>)
  408496:	6824      	ldr	r4, [r4, #0]
  408498:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40849a:	2c00      	cmp	r4, #0
  40849c:	bf08      	it	eq
  40849e:	462c      	moveq	r4, r5
  4084a0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4084a4:	47a0      	blx	r4
  4084a6:	1c43      	adds	r3, r0, #1
  4084a8:	d103      	bne.n	4084b2 <_wcrtomb_r+0x2a>
  4084aa:	2200      	movs	r2, #0
  4084ac:	238a      	movs	r3, #138	; 0x8a
  4084ae:	603a      	str	r2, [r7, #0]
  4084b0:	6033      	str	r3, [r6, #0]
  4084b2:	b005      	add	sp, #20
  4084b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4084b6:	460c      	mov	r4, r1
  4084b8:	4906      	ldr	r1, [pc, #24]	; (4084d4 <_wcrtomb_r+0x4c>)
  4084ba:	4a07      	ldr	r2, [pc, #28]	; (4084d8 <_wcrtomb_r+0x50>)
  4084bc:	6809      	ldr	r1, [r1, #0]
  4084be:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4084c0:	2900      	cmp	r1, #0
  4084c2:	bf08      	it	eq
  4084c4:	4611      	moveq	r1, r2
  4084c6:	4622      	mov	r2, r4
  4084c8:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4084cc:	a901      	add	r1, sp, #4
  4084ce:	47a0      	blx	r4
  4084d0:	e7e9      	b.n	4084a6 <_wcrtomb_r+0x1e>
  4084d2:	bf00      	nop
  4084d4:	20400010 	.word	0x20400010
  4084d8:	20400440 	.word	0x20400440

004084dc <__ascii_wctomb>:
  4084dc:	b121      	cbz	r1, 4084e8 <__ascii_wctomb+0xc>
  4084de:	2aff      	cmp	r2, #255	; 0xff
  4084e0:	d804      	bhi.n	4084ec <__ascii_wctomb+0x10>
  4084e2:	700a      	strb	r2, [r1, #0]
  4084e4:	2001      	movs	r0, #1
  4084e6:	4770      	bx	lr
  4084e8:	4608      	mov	r0, r1
  4084ea:	4770      	bx	lr
  4084ec:	238a      	movs	r3, #138	; 0x8a
  4084ee:	6003      	str	r3, [r0, #0]
  4084f0:	f04f 30ff 	mov.w	r0, #4294967295
  4084f4:	4770      	bx	lr
  4084f6:	bf00      	nop

004084f8 <_write_r>:
  4084f8:	b570      	push	{r4, r5, r6, lr}
  4084fa:	460d      	mov	r5, r1
  4084fc:	4c08      	ldr	r4, [pc, #32]	; (408520 <_write_r+0x28>)
  4084fe:	4611      	mov	r1, r2
  408500:	4606      	mov	r6, r0
  408502:	461a      	mov	r2, r3
  408504:	4628      	mov	r0, r5
  408506:	2300      	movs	r3, #0
  408508:	6023      	str	r3, [r4, #0]
  40850a:	f7f8 fb11 	bl	400b30 <_write>
  40850e:	1c43      	adds	r3, r0, #1
  408510:	d000      	beq.n	408514 <_write_r+0x1c>
  408512:	bd70      	pop	{r4, r5, r6, pc}
  408514:	6823      	ldr	r3, [r4, #0]
  408516:	2b00      	cmp	r3, #0
  408518:	d0fb      	beq.n	408512 <_write_r+0x1a>
  40851a:	6033      	str	r3, [r6, #0]
  40851c:	bd70      	pop	{r4, r5, r6, pc}
  40851e:	bf00      	nop
  408520:	20400aa8 	.word	0x20400aa8

00408524 <__register_exitproc>:
  408524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408528:	4c25      	ldr	r4, [pc, #148]	; (4085c0 <__register_exitproc+0x9c>)
  40852a:	6825      	ldr	r5, [r4, #0]
  40852c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408530:	4606      	mov	r6, r0
  408532:	4688      	mov	r8, r1
  408534:	4692      	mov	sl, r2
  408536:	4699      	mov	r9, r3
  408538:	b3c4      	cbz	r4, 4085ac <__register_exitproc+0x88>
  40853a:	6860      	ldr	r0, [r4, #4]
  40853c:	281f      	cmp	r0, #31
  40853e:	dc17      	bgt.n	408570 <__register_exitproc+0x4c>
  408540:	1c43      	adds	r3, r0, #1
  408542:	b176      	cbz	r6, 408562 <__register_exitproc+0x3e>
  408544:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408548:	2201      	movs	r2, #1
  40854a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40854e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  408552:	4082      	lsls	r2, r0
  408554:	4311      	orrs	r1, r2
  408556:	2e02      	cmp	r6, #2
  408558:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40855c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  408560:	d01e      	beq.n	4085a0 <__register_exitproc+0x7c>
  408562:	3002      	adds	r0, #2
  408564:	6063      	str	r3, [r4, #4]
  408566:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40856a:	2000      	movs	r0, #0
  40856c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408570:	4b14      	ldr	r3, [pc, #80]	; (4085c4 <__register_exitproc+0xa0>)
  408572:	b303      	cbz	r3, 4085b6 <__register_exitproc+0x92>
  408574:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408578:	f7fe fd20 	bl	406fbc <malloc>
  40857c:	4604      	mov	r4, r0
  40857e:	b1d0      	cbz	r0, 4085b6 <__register_exitproc+0x92>
  408580:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  408584:	2700      	movs	r7, #0
  408586:	e880 0088 	stmia.w	r0, {r3, r7}
  40858a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40858e:	4638      	mov	r0, r7
  408590:	2301      	movs	r3, #1
  408592:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  408596:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40859a:	2e00      	cmp	r6, #0
  40859c:	d0e1      	beq.n	408562 <__register_exitproc+0x3e>
  40859e:	e7d1      	b.n	408544 <__register_exitproc+0x20>
  4085a0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4085a4:	430a      	orrs	r2, r1
  4085a6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4085aa:	e7da      	b.n	408562 <__register_exitproc+0x3e>
  4085ac:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4085b0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4085b4:	e7c1      	b.n	40853a <__register_exitproc+0x16>
  4085b6:	f04f 30ff 	mov.w	r0, #4294967295
  4085ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4085be:	bf00      	nop
  4085c0:	00409140 	.word	0x00409140
  4085c4:	00406fbd 	.word	0x00406fbd

004085c8 <_calloc_r>:
  4085c8:	b510      	push	{r4, lr}
  4085ca:	fb02 f101 	mul.w	r1, r2, r1
  4085ce:	f7fe fcfd 	bl	406fcc <_malloc_r>
  4085d2:	4604      	mov	r4, r0
  4085d4:	b1d8      	cbz	r0, 40860e <_calloc_r+0x46>
  4085d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4085da:	f022 0203 	bic.w	r2, r2, #3
  4085de:	3a04      	subs	r2, #4
  4085e0:	2a24      	cmp	r2, #36	; 0x24
  4085e2:	d818      	bhi.n	408616 <_calloc_r+0x4e>
  4085e4:	2a13      	cmp	r2, #19
  4085e6:	d914      	bls.n	408612 <_calloc_r+0x4a>
  4085e8:	2300      	movs	r3, #0
  4085ea:	2a1b      	cmp	r2, #27
  4085ec:	6003      	str	r3, [r0, #0]
  4085ee:	6043      	str	r3, [r0, #4]
  4085f0:	d916      	bls.n	408620 <_calloc_r+0x58>
  4085f2:	2a24      	cmp	r2, #36	; 0x24
  4085f4:	6083      	str	r3, [r0, #8]
  4085f6:	60c3      	str	r3, [r0, #12]
  4085f8:	bf11      	iteee	ne
  4085fa:	f100 0210 	addne.w	r2, r0, #16
  4085fe:	6103      	streq	r3, [r0, #16]
  408600:	6143      	streq	r3, [r0, #20]
  408602:	f100 0218 	addeq.w	r2, r0, #24
  408606:	2300      	movs	r3, #0
  408608:	6013      	str	r3, [r2, #0]
  40860a:	6053      	str	r3, [r2, #4]
  40860c:	6093      	str	r3, [r2, #8]
  40860e:	4620      	mov	r0, r4
  408610:	bd10      	pop	{r4, pc}
  408612:	4602      	mov	r2, r0
  408614:	e7f7      	b.n	408606 <_calloc_r+0x3e>
  408616:	2100      	movs	r1, #0
  408618:	f7fa fdc0 	bl	40319c <memset>
  40861c:	4620      	mov	r0, r4
  40861e:	bd10      	pop	{r4, pc}
  408620:	f100 0208 	add.w	r2, r0, #8
  408624:	e7ef      	b.n	408606 <_calloc_r+0x3e>
  408626:	bf00      	nop

00408628 <_close_r>:
  408628:	b538      	push	{r3, r4, r5, lr}
  40862a:	4c07      	ldr	r4, [pc, #28]	; (408648 <_close_r+0x20>)
  40862c:	2300      	movs	r3, #0
  40862e:	4605      	mov	r5, r0
  408630:	4608      	mov	r0, r1
  408632:	6023      	str	r3, [r4, #0]
  408634:	f7f9 fef4 	bl	402420 <_close>
  408638:	1c43      	adds	r3, r0, #1
  40863a:	d000      	beq.n	40863e <_close_r+0x16>
  40863c:	bd38      	pop	{r3, r4, r5, pc}
  40863e:	6823      	ldr	r3, [r4, #0]
  408640:	2b00      	cmp	r3, #0
  408642:	d0fb      	beq.n	40863c <_close_r+0x14>
  408644:	602b      	str	r3, [r5, #0]
  408646:	bd38      	pop	{r3, r4, r5, pc}
  408648:	20400aa8 	.word	0x20400aa8

0040864c <_fclose_r>:
  40864c:	b570      	push	{r4, r5, r6, lr}
  40864e:	b139      	cbz	r1, 408660 <_fclose_r+0x14>
  408650:	4605      	mov	r5, r0
  408652:	460c      	mov	r4, r1
  408654:	b108      	cbz	r0, 40865a <_fclose_r+0xe>
  408656:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408658:	b383      	cbz	r3, 4086bc <_fclose_r+0x70>
  40865a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40865e:	b913      	cbnz	r3, 408666 <_fclose_r+0x1a>
  408660:	2600      	movs	r6, #0
  408662:	4630      	mov	r0, r6
  408664:	bd70      	pop	{r4, r5, r6, pc}
  408666:	4621      	mov	r1, r4
  408668:	4628      	mov	r0, r5
  40866a:	f7fd ff87 	bl	40657c <__sflush_r>
  40866e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408670:	4606      	mov	r6, r0
  408672:	b133      	cbz	r3, 408682 <_fclose_r+0x36>
  408674:	69e1      	ldr	r1, [r4, #28]
  408676:	4628      	mov	r0, r5
  408678:	4798      	blx	r3
  40867a:	2800      	cmp	r0, #0
  40867c:	bfb8      	it	lt
  40867e:	f04f 36ff 	movlt.w	r6, #4294967295
  408682:	89a3      	ldrh	r3, [r4, #12]
  408684:	061b      	lsls	r3, r3, #24
  408686:	d41c      	bmi.n	4086c2 <_fclose_r+0x76>
  408688:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40868a:	b141      	cbz	r1, 40869e <_fclose_r+0x52>
  40868c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408690:	4299      	cmp	r1, r3
  408692:	d002      	beq.n	40869a <_fclose_r+0x4e>
  408694:	4628      	mov	r0, r5
  408696:	f7fe f97b 	bl	406990 <_free_r>
  40869a:	2300      	movs	r3, #0
  40869c:	6323      	str	r3, [r4, #48]	; 0x30
  40869e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4086a0:	b121      	cbz	r1, 4086ac <_fclose_r+0x60>
  4086a2:	4628      	mov	r0, r5
  4086a4:	f7fe f974 	bl	406990 <_free_r>
  4086a8:	2300      	movs	r3, #0
  4086aa:	6463      	str	r3, [r4, #68]	; 0x44
  4086ac:	f7fe f8a0 	bl	4067f0 <__sfp_lock_acquire>
  4086b0:	2300      	movs	r3, #0
  4086b2:	81a3      	strh	r3, [r4, #12]
  4086b4:	f7fe f89e 	bl	4067f4 <__sfp_lock_release>
  4086b8:	4630      	mov	r0, r6
  4086ba:	bd70      	pop	{r4, r5, r6, pc}
  4086bc:	f7fe f892 	bl	4067e4 <__sinit>
  4086c0:	e7cb      	b.n	40865a <_fclose_r+0xe>
  4086c2:	6921      	ldr	r1, [r4, #16]
  4086c4:	4628      	mov	r0, r5
  4086c6:	f7fe f963 	bl	406990 <_free_r>
  4086ca:	e7dd      	b.n	408688 <_fclose_r+0x3c>

004086cc <_fstat_r>:
  4086cc:	b538      	push	{r3, r4, r5, lr}
  4086ce:	460b      	mov	r3, r1
  4086d0:	4c07      	ldr	r4, [pc, #28]	; (4086f0 <_fstat_r+0x24>)
  4086d2:	4605      	mov	r5, r0
  4086d4:	4611      	mov	r1, r2
  4086d6:	4618      	mov	r0, r3
  4086d8:	2300      	movs	r3, #0
  4086da:	6023      	str	r3, [r4, #0]
  4086dc:	f7f9 feac 	bl	402438 <_fstat>
  4086e0:	1c43      	adds	r3, r0, #1
  4086e2:	d000      	beq.n	4086e6 <_fstat_r+0x1a>
  4086e4:	bd38      	pop	{r3, r4, r5, pc}
  4086e6:	6823      	ldr	r3, [r4, #0]
  4086e8:	2b00      	cmp	r3, #0
  4086ea:	d0fb      	beq.n	4086e4 <_fstat_r+0x18>
  4086ec:	602b      	str	r3, [r5, #0]
  4086ee:	bd38      	pop	{r3, r4, r5, pc}
  4086f0:	20400aa8 	.word	0x20400aa8

004086f4 <_isatty_r>:
  4086f4:	b538      	push	{r3, r4, r5, lr}
  4086f6:	4c07      	ldr	r4, [pc, #28]	; (408714 <_isatty_r+0x20>)
  4086f8:	2300      	movs	r3, #0
  4086fa:	4605      	mov	r5, r0
  4086fc:	4608      	mov	r0, r1
  4086fe:	6023      	str	r3, [r4, #0]
  408700:	f7f9 feaa 	bl	402458 <_isatty>
  408704:	1c43      	adds	r3, r0, #1
  408706:	d000      	beq.n	40870a <_isatty_r+0x16>
  408708:	bd38      	pop	{r3, r4, r5, pc}
  40870a:	6823      	ldr	r3, [r4, #0]
  40870c:	2b00      	cmp	r3, #0
  40870e:	d0fb      	beq.n	408708 <_isatty_r+0x14>
  408710:	602b      	str	r3, [r5, #0]
  408712:	bd38      	pop	{r3, r4, r5, pc}
  408714:	20400aa8 	.word	0x20400aa8

00408718 <_lseek_r>:
  408718:	b570      	push	{r4, r5, r6, lr}
  40871a:	460d      	mov	r5, r1
  40871c:	4c08      	ldr	r4, [pc, #32]	; (408740 <_lseek_r+0x28>)
  40871e:	4611      	mov	r1, r2
  408720:	4606      	mov	r6, r0
  408722:	461a      	mov	r2, r3
  408724:	4628      	mov	r0, r5
  408726:	2300      	movs	r3, #0
  408728:	6023      	str	r3, [r4, #0]
  40872a:	f7f9 fea0 	bl	40246e <_lseek>
  40872e:	1c43      	adds	r3, r0, #1
  408730:	d000      	beq.n	408734 <_lseek_r+0x1c>
  408732:	bd70      	pop	{r4, r5, r6, pc}
  408734:	6823      	ldr	r3, [r4, #0]
  408736:	2b00      	cmp	r3, #0
  408738:	d0fb      	beq.n	408732 <_lseek_r+0x1a>
  40873a:	6033      	str	r3, [r6, #0]
  40873c:	bd70      	pop	{r4, r5, r6, pc}
  40873e:	bf00      	nop
  408740:	20400aa8 	.word	0x20400aa8

00408744 <_read_r>:
  408744:	b570      	push	{r4, r5, r6, lr}
  408746:	460d      	mov	r5, r1
  408748:	4c08      	ldr	r4, [pc, #32]	; (40876c <_read_r+0x28>)
  40874a:	4611      	mov	r1, r2
  40874c:	4606      	mov	r6, r0
  40874e:	461a      	mov	r2, r3
  408750:	4628      	mov	r0, r5
  408752:	2300      	movs	r3, #0
  408754:	6023      	str	r3, [r4, #0]
  408756:	f7f8 f9c1 	bl	400adc <_read>
  40875a:	1c43      	adds	r3, r0, #1
  40875c:	d000      	beq.n	408760 <_read_r+0x1c>
  40875e:	bd70      	pop	{r4, r5, r6, pc}
  408760:	6823      	ldr	r3, [r4, #0]
  408762:	2b00      	cmp	r3, #0
  408764:	d0fb      	beq.n	40875e <_read_r+0x1a>
  408766:	6033      	str	r3, [r6, #0]
  408768:	bd70      	pop	{r4, r5, r6, pc}
  40876a:	bf00      	nop
  40876c:	20400aa8 	.word	0x20400aa8

00408770 <__aeabi_drsub>:
  408770:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  408774:	e002      	b.n	40877c <__adddf3>
  408776:	bf00      	nop

00408778 <__aeabi_dsub>:
  408778:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040877c <__adddf3>:
  40877c:	b530      	push	{r4, r5, lr}
  40877e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  408782:	ea4f 0543 	mov.w	r5, r3, lsl #1
  408786:	ea94 0f05 	teq	r4, r5
  40878a:	bf08      	it	eq
  40878c:	ea90 0f02 	teqeq	r0, r2
  408790:	bf1f      	itttt	ne
  408792:	ea54 0c00 	orrsne.w	ip, r4, r0
  408796:	ea55 0c02 	orrsne.w	ip, r5, r2
  40879a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40879e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4087a2:	f000 80e2 	beq.w	40896a <__adddf3+0x1ee>
  4087a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4087aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4087ae:	bfb8      	it	lt
  4087b0:	426d      	neglt	r5, r5
  4087b2:	dd0c      	ble.n	4087ce <__adddf3+0x52>
  4087b4:	442c      	add	r4, r5
  4087b6:	ea80 0202 	eor.w	r2, r0, r2
  4087ba:	ea81 0303 	eor.w	r3, r1, r3
  4087be:	ea82 0000 	eor.w	r0, r2, r0
  4087c2:	ea83 0101 	eor.w	r1, r3, r1
  4087c6:	ea80 0202 	eor.w	r2, r0, r2
  4087ca:	ea81 0303 	eor.w	r3, r1, r3
  4087ce:	2d36      	cmp	r5, #54	; 0x36
  4087d0:	bf88      	it	hi
  4087d2:	bd30      	pophi	{r4, r5, pc}
  4087d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4087d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4087dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4087e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4087e4:	d002      	beq.n	4087ec <__adddf3+0x70>
  4087e6:	4240      	negs	r0, r0
  4087e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4087ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4087f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4087f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4087f8:	d002      	beq.n	408800 <__adddf3+0x84>
  4087fa:	4252      	negs	r2, r2
  4087fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408800:	ea94 0f05 	teq	r4, r5
  408804:	f000 80a7 	beq.w	408956 <__adddf3+0x1da>
  408808:	f1a4 0401 	sub.w	r4, r4, #1
  40880c:	f1d5 0e20 	rsbs	lr, r5, #32
  408810:	db0d      	blt.n	40882e <__adddf3+0xb2>
  408812:	fa02 fc0e 	lsl.w	ip, r2, lr
  408816:	fa22 f205 	lsr.w	r2, r2, r5
  40881a:	1880      	adds	r0, r0, r2
  40881c:	f141 0100 	adc.w	r1, r1, #0
  408820:	fa03 f20e 	lsl.w	r2, r3, lr
  408824:	1880      	adds	r0, r0, r2
  408826:	fa43 f305 	asr.w	r3, r3, r5
  40882a:	4159      	adcs	r1, r3
  40882c:	e00e      	b.n	40884c <__adddf3+0xd0>
  40882e:	f1a5 0520 	sub.w	r5, r5, #32
  408832:	f10e 0e20 	add.w	lr, lr, #32
  408836:	2a01      	cmp	r2, #1
  408838:	fa03 fc0e 	lsl.w	ip, r3, lr
  40883c:	bf28      	it	cs
  40883e:	f04c 0c02 	orrcs.w	ip, ip, #2
  408842:	fa43 f305 	asr.w	r3, r3, r5
  408846:	18c0      	adds	r0, r0, r3
  408848:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40884c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408850:	d507      	bpl.n	408862 <__adddf3+0xe6>
  408852:	f04f 0e00 	mov.w	lr, #0
  408856:	f1dc 0c00 	rsbs	ip, ip, #0
  40885a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40885e:	eb6e 0101 	sbc.w	r1, lr, r1
  408862:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  408866:	d31b      	bcc.n	4088a0 <__adddf3+0x124>
  408868:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40886c:	d30c      	bcc.n	408888 <__adddf3+0x10c>
  40886e:	0849      	lsrs	r1, r1, #1
  408870:	ea5f 0030 	movs.w	r0, r0, rrx
  408874:	ea4f 0c3c 	mov.w	ip, ip, rrx
  408878:	f104 0401 	add.w	r4, r4, #1
  40887c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  408880:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  408884:	f080 809a 	bcs.w	4089bc <__adddf3+0x240>
  408888:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40888c:	bf08      	it	eq
  40888e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408892:	f150 0000 	adcs.w	r0, r0, #0
  408896:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40889a:	ea41 0105 	orr.w	r1, r1, r5
  40889e:	bd30      	pop	{r4, r5, pc}
  4088a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4088a4:	4140      	adcs	r0, r0
  4088a6:	eb41 0101 	adc.w	r1, r1, r1
  4088aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4088ae:	f1a4 0401 	sub.w	r4, r4, #1
  4088b2:	d1e9      	bne.n	408888 <__adddf3+0x10c>
  4088b4:	f091 0f00 	teq	r1, #0
  4088b8:	bf04      	itt	eq
  4088ba:	4601      	moveq	r1, r0
  4088bc:	2000      	moveq	r0, #0
  4088be:	fab1 f381 	clz	r3, r1
  4088c2:	bf08      	it	eq
  4088c4:	3320      	addeq	r3, #32
  4088c6:	f1a3 030b 	sub.w	r3, r3, #11
  4088ca:	f1b3 0220 	subs.w	r2, r3, #32
  4088ce:	da0c      	bge.n	4088ea <__adddf3+0x16e>
  4088d0:	320c      	adds	r2, #12
  4088d2:	dd08      	ble.n	4088e6 <__adddf3+0x16a>
  4088d4:	f102 0c14 	add.w	ip, r2, #20
  4088d8:	f1c2 020c 	rsb	r2, r2, #12
  4088dc:	fa01 f00c 	lsl.w	r0, r1, ip
  4088e0:	fa21 f102 	lsr.w	r1, r1, r2
  4088e4:	e00c      	b.n	408900 <__adddf3+0x184>
  4088e6:	f102 0214 	add.w	r2, r2, #20
  4088ea:	bfd8      	it	le
  4088ec:	f1c2 0c20 	rsble	ip, r2, #32
  4088f0:	fa01 f102 	lsl.w	r1, r1, r2
  4088f4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4088f8:	bfdc      	itt	le
  4088fa:	ea41 010c 	orrle.w	r1, r1, ip
  4088fe:	4090      	lslle	r0, r2
  408900:	1ae4      	subs	r4, r4, r3
  408902:	bfa2      	ittt	ge
  408904:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  408908:	4329      	orrge	r1, r5
  40890a:	bd30      	popge	{r4, r5, pc}
  40890c:	ea6f 0404 	mvn.w	r4, r4
  408910:	3c1f      	subs	r4, #31
  408912:	da1c      	bge.n	40894e <__adddf3+0x1d2>
  408914:	340c      	adds	r4, #12
  408916:	dc0e      	bgt.n	408936 <__adddf3+0x1ba>
  408918:	f104 0414 	add.w	r4, r4, #20
  40891c:	f1c4 0220 	rsb	r2, r4, #32
  408920:	fa20 f004 	lsr.w	r0, r0, r4
  408924:	fa01 f302 	lsl.w	r3, r1, r2
  408928:	ea40 0003 	orr.w	r0, r0, r3
  40892c:	fa21 f304 	lsr.w	r3, r1, r4
  408930:	ea45 0103 	orr.w	r1, r5, r3
  408934:	bd30      	pop	{r4, r5, pc}
  408936:	f1c4 040c 	rsb	r4, r4, #12
  40893a:	f1c4 0220 	rsb	r2, r4, #32
  40893e:	fa20 f002 	lsr.w	r0, r0, r2
  408942:	fa01 f304 	lsl.w	r3, r1, r4
  408946:	ea40 0003 	orr.w	r0, r0, r3
  40894a:	4629      	mov	r1, r5
  40894c:	bd30      	pop	{r4, r5, pc}
  40894e:	fa21 f004 	lsr.w	r0, r1, r4
  408952:	4629      	mov	r1, r5
  408954:	bd30      	pop	{r4, r5, pc}
  408956:	f094 0f00 	teq	r4, #0
  40895a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40895e:	bf06      	itte	eq
  408960:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  408964:	3401      	addeq	r4, #1
  408966:	3d01      	subne	r5, #1
  408968:	e74e      	b.n	408808 <__adddf3+0x8c>
  40896a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40896e:	bf18      	it	ne
  408970:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  408974:	d029      	beq.n	4089ca <__adddf3+0x24e>
  408976:	ea94 0f05 	teq	r4, r5
  40897a:	bf08      	it	eq
  40897c:	ea90 0f02 	teqeq	r0, r2
  408980:	d005      	beq.n	40898e <__adddf3+0x212>
  408982:	ea54 0c00 	orrs.w	ip, r4, r0
  408986:	bf04      	itt	eq
  408988:	4619      	moveq	r1, r3
  40898a:	4610      	moveq	r0, r2
  40898c:	bd30      	pop	{r4, r5, pc}
  40898e:	ea91 0f03 	teq	r1, r3
  408992:	bf1e      	ittt	ne
  408994:	2100      	movne	r1, #0
  408996:	2000      	movne	r0, #0
  408998:	bd30      	popne	{r4, r5, pc}
  40899a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40899e:	d105      	bne.n	4089ac <__adddf3+0x230>
  4089a0:	0040      	lsls	r0, r0, #1
  4089a2:	4149      	adcs	r1, r1
  4089a4:	bf28      	it	cs
  4089a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4089aa:	bd30      	pop	{r4, r5, pc}
  4089ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4089b0:	bf3c      	itt	cc
  4089b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4089b6:	bd30      	popcc	{r4, r5, pc}
  4089b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4089bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4089c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4089c4:	f04f 0000 	mov.w	r0, #0
  4089c8:	bd30      	pop	{r4, r5, pc}
  4089ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4089ce:	bf1a      	itte	ne
  4089d0:	4619      	movne	r1, r3
  4089d2:	4610      	movne	r0, r2
  4089d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4089d8:	bf1c      	itt	ne
  4089da:	460b      	movne	r3, r1
  4089dc:	4602      	movne	r2, r0
  4089de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4089e2:	bf06      	itte	eq
  4089e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4089e8:	ea91 0f03 	teqeq	r1, r3
  4089ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4089f0:	bd30      	pop	{r4, r5, pc}
  4089f2:	bf00      	nop

004089f4 <__aeabi_ui2d>:
  4089f4:	f090 0f00 	teq	r0, #0
  4089f8:	bf04      	itt	eq
  4089fa:	2100      	moveq	r1, #0
  4089fc:	4770      	bxeq	lr
  4089fe:	b530      	push	{r4, r5, lr}
  408a00:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408a04:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408a08:	f04f 0500 	mov.w	r5, #0
  408a0c:	f04f 0100 	mov.w	r1, #0
  408a10:	e750      	b.n	4088b4 <__adddf3+0x138>
  408a12:	bf00      	nop

00408a14 <__aeabi_i2d>:
  408a14:	f090 0f00 	teq	r0, #0
  408a18:	bf04      	itt	eq
  408a1a:	2100      	moveq	r1, #0
  408a1c:	4770      	bxeq	lr
  408a1e:	b530      	push	{r4, r5, lr}
  408a20:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408a24:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408a28:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408a2c:	bf48      	it	mi
  408a2e:	4240      	negmi	r0, r0
  408a30:	f04f 0100 	mov.w	r1, #0
  408a34:	e73e      	b.n	4088b4 <__adddf3+0x138>
  408a36:	bf00      	nop

00408a38 <__aeabi_f2d>:
  408a38:	0042      	lsls	r2, r0, #1
  408a3a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  408a3e:	ea4f 0131 	mov.w	r1, r1, rrx
  408a42:	ea4f 7002 	mov.w	r0, r2, lsl #28
  408a46:	bf1f      	itttt	ne
  408a48:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  408a4c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408a50:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  408a54:	4770      	bxne	lr
  408a56:	f092 0f00 	teq	r2, #0
  408a5a:	bf14      	ite	ne
  408a5c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  408a60:	4770      	bxeq	lr
  408a62:	b530      	push	{r4, r5, lr}
  408a64:	f44f 7460 	mov.w	r4, #896	; 0x380
  408a68:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408a6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408a70:	e720      	b.n	4088b4 <__adddf3+0x138>
  408a72:	bf00      	nop

00408a74 <__aeabi_ul2d>:
  408a74:	ea50 0201 	orrs.w	r2, r0, r1
  408a78:	bf08      	it	eq
  408a7a:	4770      	bxeq	lr
  408a7c:	b530      	push	{r4, r5, lr}
  408a7e:	f04f 0500 	mov.w	r5, #0
  408a82:	e00a      	b.n	408a9a <__aeabi_l2d+0x16>

00408a84 <__aeabi_l2d>:
  408a84:	ea50 0201 	orrs.w	r2, r0, r1
  408a88:	bf08      	it	eq
  408a8a:	4770      	bxeq	lr
  408a8c:	b530      	push	{r4, r5, lr}
  408a8e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408a92:	d502      	bpl.n	408a9a <__aeabi_l2d+0x16>
  408a94:	4240      	negs	r0, r0
  408a96:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408a9a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408a9e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408aa2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  408aa6:	f43f aedc 	beq.w	408862 <__adddf3+0xe6>
  408aaa:	f04f 0203 	mov.w	r2, #3
  408aae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408ab2:	bf18      	it	ne
  408ab4:	3203      	addne	r2, #3
  408ab6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408aba:	bf18      	it	ne
  408abc:	3203      	addne	r2, #3
  408abe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408ac2:	f1c2 0320 	rsb	r3, r2, #32
  408ac6:	fa00 fc03 	lsl.w	ip, r0, r3
  408aca:	fa20 f002 	lsr.w	r0, r0, r2
  408ace:	fa01 fe03 	lsl.w	lr, r1, r3
  408ad2:	ea40 000e 	orr.w	r0, r0, lr
  408ad6:	fa21 f102 	lsr.w	r1, r1, r2
  408ada:	4414      	add	r4, r2
  408adc:	e6c1      	b.n	408862 <__adddf3+0xe6>
  408ade:	bf00      	nop

00408ae0 <__aeabi_dmul>:
  408ae0:	b570      	push	{r4, r5, r6, lr}
  408ae2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408ae6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408aea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408aee:	bf1d      	ittte	ne
  408af0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408af4:	ea94 0f0c 	teqne	r4, ip
  408af8:	ea95 0f0c 	teqne	r5, ip
  408afc:	f000 f8de 	bleq	408cbc <__aeabi_dmul+0x1dc>
  408b00:	442c      	add	r4, r5
  408b02:	ea81 0603 	eor.w	r6, r1, r3
  408b06:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  408b0a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408b0e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408b12:	bf18      	it	ne
  408b14:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  408b18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408b1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408b20:	d038      	beq.n	408b94 <__aeabi_dmul+0xb4>
  408b22:	fba0 ce02 	umull	ip, lr, r0, r2
  408b26:	f04f 0500 	mov.w	r5, #0
  408b2a:	fbe1 e502 	umlal	lr, r5, r1, r2
  408b2e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408b32:	fbe0 e503 	umlal	lr, r5, r0, r3
  408b36:	f04f 0600 	mov.w	r6, #0
  408b3a:	fbe1 5603 	umlal	r5, r6, r1, r3
  408b3e:	f09c 0f00 	teq	ip, #0
  408b42:	bf18      	it	ne
  408b44:	f04e 0e01 	orrne.w	lr, lr, #1
  408b48:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  408b4c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  408b50:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  408b54:	d204      	bcs.n	408b60 <__aeabi_dmul+0x80>
  408b56:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  408b5a:	416d      	adcs	r5, r5
  408b5c:	eb46 0606 	adc.w	r6, r6, r6
  408b60:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  408b64:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  408b68:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408b6c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408b70:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408b74:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408b78:	bf88      	it	hi
  408b7a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408b7e:	d81e      	bhi.n	408bbe <__aeabi_dmul+0xde>
  408b80:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408b84:	bf08      	it	eq
  408b86:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  408b8a:	f150 0000 	adcs.w	r0, r0, #0
  408b8e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408b92:	bd70      	pop	{r4, r5, r6, pc}
  408b94:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  408b98:	ea46 0101 	orr.w	r1, r6, r1
  408b9c:	ea40 0002 	orr.w	r0, r0, r2
  408ba0:	ea81 0103 	eor.w	r1, r1, r3
  408ba4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  408ba8:	bfc2      	ittt	gt
  408baa:	ebd4 050c 	rsbsgt	r5, r4, ip
  408bae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408bb2:	bd70      	popgt	{r4, r5, r6, pc}
  408bb4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408bb8:	f04f 0e00 	mov.w	lr, #0
  408bbc:	3c01      	subs	r4, #1
  408bbe:	f300 80ab 	bgt.w	408d18 <__aeabi_dmul+0x238>
  408bc2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  408bc6:	bfde      	ittt	le
  408bc8:	2000      	movle	r0, #0
  408bca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408bce:	bd70      	pople	{r4, r5, r6, pc}
  408bd0:	f1c4 0400 	rsb	r4, r4, #0
  408bd4:	3c20      	subs	r4, #32
  408bd6:	da35      	bge.n	408c44 <__aeabi_dmul+0x164>
  408bd8:	340c      	adds	r4, #12
  408bda:	dc1b      	bgt.n	408c14 <__aeabi_dmul+0x134>
  408bdc:	f104 0414 	add.w	r4, r4, #20
  408be0:	f1c4 0520 	rsb	r5, r4, #32
  408be4:	fa00 f305 	lsl.w	r3, r0, r5
  408be8:	fa20 f004 	lsr.w	r0, r0, r4
  408bec:	fa01 f205 	lsl.w	r2, r1, r5
  408bf0:	ea40 0002 	orr.w	r0, r0, r2
  408bf4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  408bf8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408bfc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408c00:	fa21 f604 	lsr.w	r6, r1, r4
  408c04:	eb42 0106 	adc.w	r1, r2, r6
  408c08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408c0c:	bf08      	it	eq
  408c0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408c12:	bd70      	pop	{r4, r5, r6, pc}
  408c14:	f1c4 040c 	rsb	r4, r4, #12
  408c18:	f1c4 0520 	rsb	r5, r4, #32
  408c1c:	fa00 f304 	lsl.w	r3, r0, r4
  408c20:	fa20 f005 	lsr.w	r0, r0, r5
  408c24:	fa01 f204 	lsl.w	r2, r1, r4
  408c28:	ea40 0002 	orr.w	r0, r0, r2
  408c2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c30:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408c34:	f141 0100 	adc.w	r1, r1, #0
  408c38:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408c3c:	bf08      	it	eq
  408c3e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408c42:	bd70      	pop	{r4, r5, r6, pc}
  408c44:	f1c4 0520 	rsb	r5, r4, #32
  408c48:	fa00 f205 	lsl.w	r2, r0, r5
  408c4c:	ea4e 0e02 	orr.w	lr, lr, r2
  408c50:	fa20 f304 	lsr.w	r3, r0, r4
  408c54:	fa01 f205 	lsl.w	r2, r1, r5
  408c58:	ea43 0302 	orr.w	r3, r3, r2
  408c5c:	fa21 f004 	lsr.w	r0, r1, r4
  408c60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408c64:	fa21 f204 	lsr.w	r2, r1, r4
  408c68:	ea20 0002 	bic.w	r0, r0, r2
  408c6c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408c70:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408c74:	bf08      	it	eq
  408c76:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408c7a:	bd70      	pop	{r4, r5, r6, pc}
  408c7c:	f094 0f00 	teq	r4, #0
  408c80:	d10f      	bne.n	408ca2 <__aeabi_dmul+0x1c2>
  408c82:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  408c86:	0040      	lsls	r0, r0, #1
  408c88:	eb41 0101 	adc.w	r1, r1, r1
  408c8c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408c90:	bf08      	it	eq
  408c92:	3c01      	subeq	r4, #1
  408c94:	d0f7      	beq.n	408c86 <__aeabi_dmul+0x1a6>
  408c96:	ea41 0106 	orr.w	r1, r1, r6
  408c9a:	f095 0f00 	teq	r5, #0
  408c9e:	bf18      	it	ne
  408ca0:	4770      	bxne	lr
  408ca2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  408ca6:	0052      	lsls	r2, r2, #1
  408ca8:	eb43 0303 	adc.w	r3, r3, r3
  408cac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408cb0:	bf08      	it	eq
  408cb2:	3d01      	subeq	r5, #1
  408cb4:	d0f7      	beq.n	408ca6 <__aeabi_dmul+0x1c6>
  408cb6:	ea43 0306 	orr.w	r3, r3, r6
  408cba:	4770      	bx	lr
  408cbc:	ea94 0f0c 	teq	r4, ip
  408cc0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408cc4:	bf18      	it	ne
  408cc6:	ea95 0f0c 	teqne	r5, ip
  408cca:	d00c      	beq.n	408ce6 <__aeabi_dmul+0x206>
  408ccc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408cd0:	bf18      	it	ne
  408cd2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408cd6:	d1d1      	bne.n	408c7c <__aeabi_dmul+0x19c>
  408cd8:	ea81 0103 	eor.w	r1, r1, r3
  408cdc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408ce0:	f04f 0000 	mov.w	r0, #0
  408ce4:	bd70      	pop	{r4, r5, r6, pc}
  408ce6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408cea:	bf06      	itte	eq
  408cec:	4610      	moveq	r0, r2
  408cee:	4619      	moveq	r1, r3
  408cf0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408cf4:	d019      	beq.n	408d2a <__aeabi_dmul+0x24a>
  408cf6:	ea94 0f0c 	teq	r4, ip
  408cfa:	d102      	bne.n	408d02 <__aeabi_dmul+0x222>
  408cfc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408d00:	d113      	bne.n	408d2a <__aeabi_dmul+0x24a>
  408d02:	ea95 0f0c 	teq	r5, ip
  408d06:	d105      	bne.n	408d14 <__aeabi_dmul+0x234>
  408d08:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408d0c:	bf1c      	itt	ne
  408d0e:	4610      	movne	r0, r2
  408d10:	4619      	movne	r1, r3
  408d12:	d10a      	bne.n	408d2a <__aeabi_dmul+0x24a>
  408d14:	ea81 0103 	eor.w	r1, r1, r3
  408d18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408d1c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408d20:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408d24:	f04f 0000 	mov.w	r0, #0
  408d28:	bd70      	pop	{r4, r5, r6, pc}
  408d2a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408d2e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408d32:	bd70      	pop	{r4, r5, r6, pc}

00408d34 <__aeabi_ddiv>:
  408d34:	b570      	push	{r4, r5, r6, lr}
  408d36:	f04f 0cff 	mov.w	ip, #255	; 0xff
  408d3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  408d3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408d42:	bf1d      	ittte	ne
  408d44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408d48:	ea94 0f0c 	teqne	r4, ip
  408d4c:	ea95 0f0c 	teqne	r5, ip
  408d50:	f000 f8a7 	bleq	408ea2 <__aeabi_ddiv+0x16e>
  408d54:	eba4 0405 	sub.w	r4, r4, r5
  408d58:	ea81 0e03 	eor.w	lr, r1, r3
  408d5c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408d60:	ea4f 3101 	mov.w	r1, r1, lsl #12
  408d64:	f000 8088 	beq.w	408e78 <__aeabi_ddiv+0x144>
  408d68:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408d6c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408d70:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408d74:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408d78:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408d7c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408d80:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408d84:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408d88:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408d8c:	429d      	cmp	r5, r3
  408d8e:	bf08      	it	eq
  408d90:	4296      	cmpeq	r6, r2
  408d92:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  408d96:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408d9a:	d202      	bcs.n	408da2 <__aeabi_ddiv+0x6e>
  408d9c:	085b      	lsrs	r3, r3, #1
  408d9e:	ea4f 0232 	mov.w	r2, r2, rrx
  408da2:	1ab6      	subs	r6, r6, r2
  408da4:	eb65 0503 	sbc.w	r5, r5, r3
  408da8:	085b      	lsrs	r3, r3, #1
  408daa:	ea4f 0232 	mov.w	r2, r2, rrx
  408dae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408db2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  408db6:	ebb6 0e02 	subs.w	lr, r6, r2
  408dba:	eb75 0e03 	sbcs.w	lr, r5, r3
  408dbe:	bf22      	ittt	cs
  408dc0:	1ab6      	subcs	r6, r6, r2
  408dc2:	4675      	movcs	r5, lr
  408dc4:	ea40 000c 	orrcs.w	r0, r0, ip
  408dc8:	085b      	lsrs	r3, r3, #1
  408dca:	ea4f 0232 	mov.w	r2, r2, rrx
  408dce:	ebb6 0e02 	subs.w	lr, r6, r2
  408dd2:	eb75 0e03 	sbcs.w	lr, r5, r3
  408dd6:	bf22      	ittt	cs
  408dd8:	1ab6      	subcs	r6, r6, r2
  408dda:	4675      	movcs	r5, lr
  408ddc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408de0:	085b      	lsrs	r3, r3, #1
  408de2:	ea4f 0232 	mov.w	r2, r2, rrx
  408de6:	ebb6 0e02 	subs.w	lr, r6, r2
  408dea:	eb75 0e03 	sbcs.w	lr, r5, r3
  408dee:	bf22      	ittt	cs
  408df0:	1ab6      	subcs	r6, r6, r2
  408df2:	4675      	movcs	r5, lr
  408df4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408df8:	085b      	lsrs	r3, r3, #1
  408dfa:	ea4f 0232 	mov.w	r2, r2, rrx
  408dfe:	ebb6 0e02 	subs.w	lr, r6, r2
  408e02:	eb75 0e03 	sbcs.w	lr, r5, r3
  408e06:	bf22      	ittt	cs
  408e08:	1ab6      	subcs	r6, r6, r2
  408e0a:	4675      	movcs	r5, lr
  408e0c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408e10:	ea55 0e06 	orrs.w	lr, r5, r6
  408e14:	d018      	beq.n	408e48 <__aeabi_ddiv+0x114>
  408e16:	ea4f 1505 	mov.w	r5, r5, lsl #4
  408e1a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408e1e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408e22:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  408e26:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  408e2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408e2e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408e32:	d1c0      	bne.n	408db6 <__aeabi_ddiv+0x82>
  408e34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e38:	d10b      	bne.n	408e52 <__aeabi_ddiv+0x11e>
  408e3a:	ea41 0100 	orr.w	r1, r1, r0
  408e3e:	f04f 0000 	mov.w	r0, #0
  408e42:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  408e46:	e7b6      	b.n	408db6 <__aeabi_ddiv+0x82>
  408e48:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408e4c:	bf04      	itt	eq
  408e4e:	4301      	orreq	r1, r0
  408e50:	2000      	moveq	r0, #0
  408e52:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  408e56:	bf88      	it	hi
  408e58:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408e5c:	f63f aeaf 	bhi.w	408bbe <__aeabi_dmul+0xde>
  408e60:	ebb5 0c03 	subs.w	ip, r5, r3
  408e64:	bf04      	itt	eq
  408e66:	ebb6 0c02 	subseq.w	ip, r6, r2
  408e6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408e6e:	f150 0000 	adcs.w	r0, r0, #0
  408e72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408e76:	bd70      	pop	{r4, r5, r6, pc}
  408e78:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408e7c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408e80:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408e84:	bfc2      	ittt	gt
  408e86:	ebd4 050c 	rsbsgt	r5, r4, ip
  408e8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408e8e:	bd70      	popgt	{r4, r5, r6, pc}
  408e90:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408e94:	f04f 0e00 	mov.w	lr, #0
  408e98:	3c01      	subs	r4, #1
  408e9a:	e690      	b.n	408bbe <__aeabi_dmul+0xde>
  408e9c:	ea45 0e06 	orr.w	lr, r5, r6
  408ea0:	e68d      	b.n	408bbe <__aeabi_dmul+0xde>
  408ea2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408ea6:	ea94 0f0c 	teq	r4, ip
  408eaa:	bf08      	it	eq
  408eac:	ea95 0f0c 	teqeq	r5, ip
  408eb0:	f43f af3b 	beq.w	408d2a <__aeabi_dmul+0x24a>
  408eb4:	ea94 0f0c 	teq	r4, ip
  408eb8:	d10a      	bne.n	408ed0 <__aeabi_ddiv+0x19c>
  408eba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408ebe:	f47f af34 	bne.w	408d2a <__aeabi_dmul+0x24a>
  408ec2:	ea95 0f0c 	teq	r5, ip
  408ec6:	f47f af25 	bne.w	408d14 <__aeabi_dmul+0x234>
  408eca:	4610      	mov	r0, r2
  408ecc:	4619      	mov	r1, r3
  408ece:	e72c      	b.n	408d2a <__aeabi_dmul+0x24a>
  408ed0:	ea95 0f0c 	teq	r5, ip
  408ed4:	d106      	bne.n	408ee4 <__aeabi_ddiv+0x1b0>
  408ed6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408eda:	f43f aefd 	beq.w	408cd8 <__aeabi_dmul+0x1f8>
  408ede:	4610      	mov	r0, r2
  408ee0:	4619      	mov	r1, r3
  408ee2:	e722      	b.n	408d2a <__aeabi_dmul+0x24a>
  408ee4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408ee8:	bf18      	it	ne
  408eea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408eee:	f47f aec5 	bne.w	408c7c <__aeabi_dmul+0x19c>
  408ef2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  408ef6:	f47f af0d 	bne.w	408d14 <__aeabi_dmul+0x234>
  408efa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408efe:	f47f aeeb 	bne.w	408cd8 <__aeabi_dmul+0x1f8>
  408f02:	e712      	b.n	408d2a <__aeabi_dmul+0x24a>

00408f04 <__gedf2>:
  408f04:	f04f 3cff 	mov.w	ip, #4294967295
  408f08:	e006      	b.n	408f18 <__cmpdf2+0x4>
  408f0a:	bf00      	nop

00408f0c <__ledf2>:
  408f0c:	f04f 0c01 	mov.w	ip, #1
  408f10:	e002      	b.n	408f18 <__cmpdf2+0x4>
  408f12:	bf00      	nop

00408f14 <__cmpdf2>:
  408f14:	f04f 0c01 	mov.w	ip, #1
  408f18:	f84d cd04 	str.w	ip, [sp, #-4]!
  408f1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408f20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408f28:	bf18      	it	ne
  408f2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408f2e:	d01b      	beq.n	408f68 <__cmpdf2+0x54>
  408f30:	b001      	add	sp, #4
  408f32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408f36:	bf0c      	ite	eq
  408f38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408f3c:	ea91 0f03 	teqne	r1, r3
  408f40:	bf02      	ittt	eq
  408f42:	ea90 0f02 	teqeq	r0, r2
  408f46:	2000      	moveq	r0, #0
  408f48:	4770      	bxeq	lr
  408f4a:	f110 0f00 	cmn.w	r0, #0
  408f4e:	ea91 0f03 	teq	r1, r3
  408f52:	bf58      	it	pl
  408f54:	4299      	cmppl	r1, r3
  408f56:	bf08      	it	eq
  408f58:	4290      	cmpeq	r0, r2
  408f5a:	bf2c      	ite	cs
  408f5c:	17d8      	asrcs	r0, r3, #31
  408f5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408f62:	f040 0001 	orr.w	r0, r0, #1
  408f66:	4770      	bx	lr
  408f68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408f6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f70:	d102      	bne.n	408f78 <__cmpdf2+0x64>
  408f72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408f76:	d107      	bne.n	408f88 <__cmpdf2+0x74>
  408f78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408f7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408f80:	d1d6      	bne.n	408f30 <__cmpdf2+0x1c>
  408f82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408f86:	d0d3      	beq.n	408f30 <__cmpdf2+0x1c>
  408f88:	f85d 0b04 	ldr.w	r0, [sp], #4
  408f8c:	4770      	bx	lr
  408f8e:	bf00      	nop

00408f90 <__aeabi_cdrcmple>:
  408f90:	4684      	mov	ip, r0
  408f92:	4610      	mov	r0, r2
  408f94:	4662      	mov	r2, ip
  408f96:	468c      	mov	ip, r1
  408f98:	4619      	mov	r1, r3
  408f9a:	4663      	mov	r3, ip
  408f9c:	e000      	b.n	408fa0 <__aeabi_cdcmpeq>
  408f9e:	bf00      	nop

00408fa0 <__aeabi_cdcmpeq>:
  408fa0:	b501      	push	{r0, lr}
  408fa2:	f7ff ffb7 	bl	408f14 <__cmpdf2>
  408fa6:	2800      	cmp	r0, #0
  408fa8:	bf48      	it	mi
  408faa:	f110 0f00 	cmnmi.w	r0, #0
  408fae:	bd01      	pop	{r0, pc}

00408fb0 <__aeabi_dcmpeq>:
  408fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
  408fb4:	f7ff fff4 	bl	408fa0 <__aeabi_cdcmpeq>
  408fb8:	bf0c      	ite	eq
  408fba:	2001      	moveq	r0, #1
  408fbc:	2000      	movne	r0, #0
  408fbe:	f85d fb08 	ldr.w	pc, [sp], #8
  408fc2:	bf00      	nop

00408fc4 <__aeabi_dcmplt>:
  408fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
  408fc8:	f7ff ffea 	bl	408fa0 <__aeabi_cdcmpeq>
  408fcc:	bf34      	ite	cc
  408fce:	2001      	movcc	r0, #1
  408fd0:	2000      	movcs	r0, #0
  408fd2:	f85d fb08 	ldr.w	pc, [sp], #8
  408fd6:	bf00      	nop

00408fd8 <__aeabi_dcmple>:
  408fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
  408fdc:	f7ff ffe0 	bl	408fa0 <__aeabi_cdcmpeq>
  408fe0:	bf94      	ite	ls
  408fe2:	2001      	movls	r0, #1
  408fe4:	2000      	movhi	r0, #0
  408fe6:	f85d fb08 	ldr.w	pc, [sp], #8
  408fea:	bf00      	nop

00408fec <__aeabi_dcmpge>:
  408fec:	f84d ed08 	str.w	lr, [sp, #-8]!
  408ff0:	f7ff ffce 	bl	408f90 <__aeabi_cdrcmple>
  408ff4:	bf94      	ite	ls
  408ff6:	2001      	movls	r0, #1
  408ff8:	2000      	movhi	r0, #0
  408ffa:	f85d fb08 	ldr.w	pc, [sp], #8
  408ffe:	bf00      	nop

00409000 <__aeabi_dcmpgt>:
  409000:	f84d ed08 	str.w	lr, [sp, #-8]!
  409004:	f7ff ffc4 	bl	408f90 <__aeabi_cdrcmple>
  409008:	bf34      	ite	cc
  40900a:	2001      	movcc	r0, #1
  40900c:	2000      	movcs	r0, #0
  40900e:	f85d fb08 	ldr.w	pc, [sp], #8
  409012:	bf00      	nop

00409014 <__aeabi_dcmpun>:
  409014:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409018:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40901c:	d102      	bne.n	409024 <__aeabi_dcmpun+0x10>
  40901e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  409022:	d10a      	bne.n	40903a <__aeabi_dcmpun+0x26>
  409024:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409028:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40902c:	d102      	bne.n	409034 <__aeabi_dcmpun+0x20>
  40902e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  409032:	d102      	bne.n	40903a <__aeabi_dcmpun+0x26>
  409034:	f04f 0000 	mov.w	r0, #0
  409038:	4770      	bx	lr
  40903a:	f04f 0001 	mov.w	r0, #1
  40903e:	4770      	bx	lr

00409040 <__aeabi_d2iz>:
  409040:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409044:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409048:	d215      	bcs.n	409076 <__aeabi_d2iz+0x36>
  40904a:	d511      	bpl.n	409070 <__aeabi_d2iz+0x30>
  40904c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409050:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409054:	d912      	bls.n	40907c <__aeabi_d2iz+0x3c>
  409056:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40905a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40905e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409062:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409066:	fa23 f002 	lsr.w	r0, r3, r2
  40906a:	bf18      	it	ne
  40906c:	4240      	negne	r0, r0
  40906e:	4770      	bx	lr
  409070:	f04f 0000 	mov.w	r0, #0
  409074:	4770      	bx	lr
  409076:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40907a:	d105      	bne.n	409088 <__aeabi_d2iz+0x48>
  40907c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409080:	bf08      	it	eq
  409082:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409086:	4770      	bx	lr
  409088:	f04f 0000 	mov.w	r0, #0
  40908c:	4770      	bx	lr
  40908e:	bf00      	nop
  409090:	0001c200 	.word	0x0001c200
  409094:	000000c0 	.word	0x000000c0
  409098:	00000800 	.word	0x00000800
  40909c:	00000000 	.word	0x00000000
  4090a0:	63696e49 	.word	0x63696e49
  4090a4:	696c6169 	.word	0x696c6169
  4090a8:	646e617a 	.word	0x646e617a
  4090ac:	7562206f 	.word	0x7562206f
  4090b0:	32692073 	.word	0x32692073
  4090b4:	000a2063 	.word	0x000a2063
  4090b8:	5252455b 	.word	0x5252455b
  4090bc:	5b205d4f 	.word	0x5b205d4f
  4090c0:	5d633269 	.word	0x5d633269
  4090c4:	65725b20 	.word	0x65725b20
  4090c8:	205d6461 	.word	0x205d6461
  4090cc:	0000000a 	.word	0x0000000a
  4090d0:	5252455b 	.word	0x5252455b
  4090d4:	5b205d4f 	.word	0x5b205d4f
  4090d8:	5d75636d 	.word	0x5d75636d
  4090dc:	72575b20 	.word	0x72575b20
  4090e0:	20676e6f 	.word	0x20676e6f
  4090e4:	69766564 	.word	0x69766564
  4090e8:	205d6563 	.word	0x205d6563
  4090ec:	2578305b 	.word	0x2578305b
  4090f0:	205d5832 	.word	0x205d5832
  4090f4:	0000000a 	.word	0x0000000a
  4090f8:	5252455b 	.word	0x5252455b
  4090fc:	5b205d4f 	.word	0x5b205d4f
  409100:	5d633269 	.word	0x5d633269
  409104:	72775b20 	.word	0x72775b20
  409108:	5d657469 	.word	0x5d657469
  40910c:	00000a20 	.word	0x00000a20
  409110:	53504552 	.word	0x53504552
  409114:	00000021 	.word	0x00000021
  409118:	0a207325 	.word	0x0a207325
  40911c:	00000000 	.word	0x00000000
  409120:	53504552 	.word	0x53504552
  409124:	00000a21 	.word	0x00000a21
  409128:	2f792f78 	.word	0x2f792f78
  40912c:	203a207a 	.word	0x203a207a
  409130:	2f206425 	.word	0x2f206425
  409134:	20642520 	.word	0x20642520
  409138:	6425202f 	.word	0x6425202f
  40913c:	00000a20 	.word	0x00000a20

00409140 <_global_impure_ptr>:
  409140:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  409150:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  409160:	46454443 00000000 33323130 37363534     CDEF....01234567
  409170:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  409180:	0000296c 00000030                       l)..0...

00409188 <blanks.7208>:
  409188:	20202020 20202020 20202020 20202020                     

00409198 <zeroes.7209>:
  409198:	30303030 30303030 30303030 30303030     0000000000000000

004091a8 <blanks.7202>:
  4091a8:	20202020 20202020 20202020 20202020                     

004091b8 <zeroes.7203>:
  4091b8:	30303030 30303030 30303030 30303030     0000000000000000
  4091c8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4091d8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004091e8 <__mprec_bigtens>:
  4091e8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4091f8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409208:	7f73bf3c 75154fdd                       <.s..O.u

00409210 <__mprec_tens>:
  409210:	00000000 3ff00000 00000000 40240000     .......?......$@
  409220:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409230:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409240:	00000000 412e8480 00000000 416312d0     .......A......cA
  409250:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409260:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409270:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409280:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409290:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4092a0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4092b0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4092c0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4092d0:	79d99db4 44ea7843                       ...yCx.D

004092d8 <p05.6040>:
  4092d8:	00000005 00000019 0000007d              ........}...

004092e4 <_ctype_>:
  4092e4:	20202000 20202020 28282020 20282828     .         ((((( 
  4092f4:	20202020 20202020 20202020 20202020                     
  409304:	10108820 10101010 10101010 10101010      ...............
  409314:	04040410 04040404 10040404 10101010     ................
  409324:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409334:	01010101 01010101 01010101 10101010     ................
  409344:	42421010 42424242 02020202 02020202     ..BBBBBB........
  409354:	02020202 02020202 02020202 10101010     ................
  409364:	00000020 00000000 00000000 00000000      ...............
	...

004093e8 <_init>:
  4093e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093ea:	bf00      	nop
  4093ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093ee:	bc08      	pop	{r3}
  4093f0:	469e      	mov	lr, r3
  4093f2:	4770      	bx	lr

004093f4 <__init_array_start>:
  4093f4:	004055e1 	.word	0x004055e1

004093f8 <__frame_dummy_init_array_entry>:
  4093f8:	00400165                                e.@.

004093fc <_fini>:
  4093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093fe:	bf00      	nop
  409400:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409402:	bc08      	pop	{r3}
  409404:	469e      	mov	lr, r3
  409406:	4770      	bx	lr

00409408 <__fini_array_start>:
  409408:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__global_locale>:
20400440:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400460:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400480:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400500:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400520:	84dd 0040 752d 0040 0000 0000 92e4 0040     ..@.-u@.......@.
20400530:	91e4 0040 9164 0040 9164 0040 9164 0040     ..@.d.@.d.@.d.@.
20400540:	9164 0040 9164 0040 9164 0040 9164 0040     d.@.d.@.d.@.d.@.
20400550:	9164 0040 9164 0040 ffff ffff ffff ffff     d.@.d.@.........
20400560:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400588:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005ac <__malloc_av_>:
	...
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 
20400864:	085c 2040 085c 2040 0864 2040 0864 2040     \.@ \.@ d.@ d.@ 
20400874:	086c 2040 086c 2040 0874 2040 0874 2040     l.@ l.@ t.@ t.@ 
20400884:	087c 2040 087c 2040 0884 2040 0884 2040     |.@ |.@ ..@ ..@ 
20400894:	088c 2040 088c 2040 0894 2040 0894 2040     ..@ ..@ ..@ ..@ 
204008a4:	089c 2040 089c 2040 08a4 2040 08a4 2040     ..@ ..@ ..@ ..@ 
204008b4:	08ac 2040 08ac 2040 08b4 2040 08b4 2040     ..@ ..@ ..@ ..@ 
204008c4:	08bc 2040 08bc 2040 08c4 2040 08c4 2040     ..@ ..@ ..@ ..@ 
204008d4:	08cc 2040 08cc 2040 08d4 2040 08d4 2040     ..@ ..@ ..@ ..@ 
204008e4:	08dc 2040 08dc 2040 08e4 2040 08e4 2040     ..@ ..@ ..@ ..@ 
204008f4:	08ec 2040 08ec 2040 08f4 2040 08f4 2040     ..@ ..@ ..@ ..@ 
20400904:	08fc 2040 08fc 2040 0904 2040 0904 2040     ..@ ..@ ..@ ..@ 
20400914:	090c 2040 090c 2040 0914 2040 0914 2040     ..@ ..@ ..@ ..@ 
20400924:	091c 2040 091c 2040 0924 2040 0924 2040     ..@ ..@ $.@ $.@ 
20400934:	092c 2040 092c 2040 0934 2040 0934 2040     ,.@ ,.@ 4.@ 4.@ 
20400944:	093c 2040 093c 2040 0944 2040 0944 2040     <.@ <.@ D.@ D.@ 
20400954:	094c 2040 094c 2040 0954 2040 0954 2040     L.@ L.@ T.@ T.@ 
20400964:	095c 2040 095c 2040 0964 2040 0964 2040     \.@ \.@ d.@ d.@ 
20400974:	096c 2040 096c 2040 0974 2040 0974 2040     l.@ l.@ t.@ t.@ 
20400984:	097c 2040 097c 2040 0984 2040 0984 2040     |.@ |.@ ..@ ..@ 
20400994:	098c 2040 098c 2040 0994 2040 0994 2040     ..@ ..@ ..@ ..@ 
204009a4:	099c 2040 099c 2040 09a4 2040 09a4 2040     ..@ ..@ ..@ ..@ 

204009b4 <__malloc_sbrk_base>:
204009b4:	ffff ffff                                   ....

204009b8 <__malloc_trim_threshold>:
204009b8:	0000 0002                                   ....
