

================================================================
== Vivado HLS Report for 'traffic_gen_tx'
================================================================
* Date:           Mon Oct  7 23:53:06 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        traffic_gen_tx
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.031|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %from_decoder_tdata_V), !map !70"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %from_decoder_tkeep_V), !map !74"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %from_decoder_tlast_V), !map !78"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %from_decoder_tvalid_V), !map !82"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %to_app_tdata_V), !map !86"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %to_app_tkeep_V), !map !90"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %to_app_tlast_V), !map !94"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %to_app_tvalid_V), !map !98"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %to_cmp_fifo_tdata_V), !map !102"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %to_cmp_fifo_tkeep_V), !map !106"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %to_cmp_fifo_tlast_V), !map !110"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %to_cmp_fifo_tvalid_V), !map !114"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %from_decoder_tready_V), !map !118"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %to_app_tready_V), !map !122"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_timeElapse_V), !map !128"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %tx_timestamp_sum_V), !map !132"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pkt_cnt_tx_V), !map !136"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %time_cnt_V), !map !140"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @traffic_gen_tx_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%to_app_tready_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %to_app_tready_V)" [src/traffic_gen_tx.cpp:3]   --->   Operation 21 'read' 'to_app_tready_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:13]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %from_decoder_tdata_V, i64* %from_decoder_tkeep_V, i1* %from_decoder_tlast_V, i1* %from_decoder_tvalid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:14]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %from_decoder_tready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:15]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %to_app_tdata_V, i64* %to_app_tkeep_V, i1* %to_app_tlast_V, i1* %to_app_tvalid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:16]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %to_app_tready_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:17]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %to_cmp_fifo_tdata_V, i64* %to_cmp_fifo_tkeep_V, i1* %to_cmp_fifo_tlast_V, i1* %to_cmp_fifo_tvalid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:18]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_timeElapse_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:19]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %tx_timestamp_sum_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:20]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pkt_cnt_tx_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:21]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %time_cnt_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [src/traffic_gen_tx.cpp:22]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tx_timeElapse_reg_V_s = load i32* @tx_timeElapse_reg_V, align 4" [src/traffic_gen_tx.cpp:31]   --->   Operation 32 'load' 'tx_timeElapse_reg_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %tx_timeElapse_V, i32 %tx_timeElapse_reg_V_s)" [src/traffic_gen_tx.cpp:31]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tx_timestamp_sum_reg_1 = load i64* @tx_timestamp_sum_reg, align 8" [src/traffic_gen_tx.cpp:32]   --->   Operation 34 'load' 'tx_timestamp_sum_reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %tx_timestamp_sum_V, i64 %tx_timestamp_sum_reg_1)" [src/traffic_gen_tx.cpp:32]   --->   Operation 35 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%t_V = load i32* @pkt_cnt_tx_reg_V, align 4" [src/traffic_gen_tx.cpp:33]   --->   Operation 36 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %pkt_cnt_tx_V, i32 %t_V)" [src/traffic_gen_tx.cpp:33]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rhs_V = load i1* @start_flag_V, align 1" [src/traffic_gen_tx.cpp:36]   --->   Operation 38 'load' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%ret_V = and i1 %rhs_V, %to_app_tready_V_read" [src/traffic_gen_tx.cpp:36]   --->   Operation 39 'and' 'ret_V' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_s = load i32* @time_cnt_reg_V, align 4" [src/traffic_gen_tx.cpp:37]   --->   Operation 40 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%from_decoder_tvalid_s = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %from_decoder_tvalid_V)" [src/traffic_gen_tx.cpp:36]   --->   Operation 41 'read' 'from_decoder_tvalid_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%from_decoder_tlast_V_1 = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %from_decoder_tlast_V)" [src/traffic_gen_tx.cpp:36]   --->   Operation 42 'read' 'from_decoder_tlast_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%from_decoder_tkeep_V_1 = call i64 @_ssdm_op_Read.ap_none.i64P(i64* %from_decoder_tkeep_V)" [src/traffic_gen_tx.cpp:36]   --->   Operation 43 'read' 'from_decoder_tkeep_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_3)   --->   "%and_ln36_1 = and i1 %from_decoder_tlast_V_1, %ret_V" [src/traffic_gen_tx.cpp:36]   --->   Operation 44 'and' 'and_ln36_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln36_3)   --->   "%and_ln36_2 = and i1 %and_ln36_1, %from_decoder_tvalid_s" [src/traffic_gen_tx.cpp:36]   --->   Operation 45 'and' 'and_ln36_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.13ns)   --->   "%icmp_ln883 = icmp ne i64 %from_decoder_tkeep_V_1, 0" [src/traffic_gen_tx.cpp:36]   --->   Operation 46 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln36_3 = and i1 %and_ln36_2, %icmp_ln883" [src/traffic_gen_tx.cpp:36]   --->   Operation 47 'and' 'and_ln36_3' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %and_ln36_3, label %0, label %._crit_edge184" [src/traffic_gen_tx.cpp:36]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tx_start_V_load = load i32* @tx_start_V, align 4" [src/traffic_gen_tx.cpp:37]   --->   Operation 49 'load' 'tx_start_V_load' <Predicate = (and_ln36_3)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.01ns)   --->   "%sub_ln214 = sub i32 %p_Val2_s, %tx_start_V_load" [src/traffic_gen_tx.cpp:37]   --->   Operation 50 'sub' 'sub_ln214' <Predicate = (and_ln36_3)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i32 %sub_ln214, i32* @tx_timeElapse_reg_V, align 4" [src/traffic_gen_tx.cpp:37]   --->   Operation 51 'store' <Predicate = (and_ln36_3)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i32 %p_Val2_s to i64" [src/traffic_gen_tx.cpp:38]   --->   Operation 52 'zext' 'zext_ln700' <Predicate = (and_ln36_3)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.08ns)   --->   "%add_ln700 = add i64 %tx_timestamp_sum_reg_1, %zext_ln700" [src/traffic_gen_tx.cpp:38]   --->   Operation 53 'add' 'add_ln700' <Predicate = (and_ln36_3)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i64 %add_ln700, i64* @tx_timestamp_sum_reg, align 8" [src/traffic_gen_tx.cpp:38]   --->   Operation 54 'store' <Predicate = (and_ln36_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.01ns)   --->   "%add_ln700_1 = add i32 %t_V, 1" [src/traffic_gen_tx.cpp:39]   --->   Operation 55 'add' 'add_ln700_1' <Predicate = (and_ln36_3)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %add_ln700_1, i32* @pkt_cnt_tx_reg_V, align 4" [src/traffic_gen_tx.cpp:39]   --->   Operation 56 'store' <Predicate = (and_ln36_3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge184" [src/traffic_gen_tx.cpp:40]   --->   Operation 57 'br' <Predicate = (and_ln36_3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%start_initialized_V_s = load i1* @start_initialized_V, align 1" [src/traffic_gen_tx.cpp:42]   --->   Operation 58 'load' 'start_initialized_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %start_initialized_V_s, label %._crit_edge189, label %1" [src/traffic_gen_tx.cpp:42]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %p_Val2_s, i32* @tx_start_V, align 4" [src/traffic_gen_tx.cpp:42]   --->   Operation 60 'store' <Predicate = (!start_initialized_V_s)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge189" [src/traffic_gen_tx.cpp:42]   --->   Operation 61 'br' <Predicate = (!start_initialized_V_s)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln43_1)   --->   "%and_ln43 = and i1 %from_decoder_tvalid_s, %ret_V" [src/traffic_gen_tx.cpp:43]   --->   Operation 62 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln43_1 = and i1 %and_ln43, %icmp_ln883" [src/traffic_gen_tx.cpp:43]   --->   Operation 63 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %and_ln43_1, label %2, label %._crit_edge190_ifconv" [src/traffic_gen_tx.cpp:43]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "store i1 true, i1* @start_initialized_V, align 1" [src/traffic_gen_tx.cpp:43]   --->   Operation 65 'store' <Predicate = (and_ln43_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge190_ifconv" [src/traffic_gen_tx.cpp:43]   --->   Operation 66 'br' <Predicate = (and_ln43_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %from_decoder_tready_V, i1 %ret_V)" [src/traffic_gen_tx.cpp:45]   --->   Operation 67 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%from_decoder_tdata_V_1 = call i512 @_ssdm_op_Read.ap_none.i512P(i512* %from_decoder_tdata_V)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:47]   --->   Operation 68 'read' 'from_decoder_tdata_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.28ns)   --->   "%and_ln544 = and i1 %rhs_V, %from_decoder_tvalid_s" [src/traffic_gen_tx.cpp:36]   --->   Operation 69 'and' 'and_ln544' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.28ns)   --->   "%and_ln883 = and i1 %and_ln544, %icmp_ln883" [src/traffic_gen_tx.cpp:46]   --->   Operation 70 'and' 'and_ln883' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.61ns)   --->   "%select_ln883 = select i1 %and_ln883, i512 %from_decoder_tdata_V_1, i512 0" [src/traffic_gen_tx.cpp:46]   --->   Operation 71 'select' 'select_ln883' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln883_1 = select i1 %and_ln883, i64 %from_decoder_tkeep_V_1, i64 0" [src/traffic_gen_tx.cpp:46]   --->   Operation 72 'select' 'select_ln883_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.28ns)   --->   "%and_ln883_1 = and i1 %from_decoder_tlast_V_1, %and_ln883" [src/traffic_gen_tx.cpp:46]   --->   Operation 73 'and' 'and_ln883_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %to_app_tdata_V, i512 %select_ln883)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:49]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %to_app_tkeep_V, i64 %select_ln883_1)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:47]   --->   Operation 75 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %to_app_tlast_V, i1 %and_ln883_1)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:47]   --->   Operation 76 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %to_app_tvalid_V, i1 %and_ln883)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:47]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln51_1)   --->   "%and_ln51 = and i1 %and_ln544, %to_app_tready_V_read" [src/traffic_gen_tx.cpp:51]   --->   Operation 78 'and' 'and_ln51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln51_1 = and i1 %and_ln51, %icmp_ln883" [src/traffic_gen_tx.cpp:51]   --->   Operation 79 'and' 'and_ln51_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.61ns)   --->   "%select_ln51 = select i1 %and_ln51_1, i512 %from_decoder_tdata_V_1, i512 0" [src/traffic_gen_tx.cpp:51]   --->   Operation 80 'select' 'select_ln51' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%select_ln51_1 = select i1 %and_ln51_1, i64 %from_decoder_tkeep_V_1, i64 0" [src/traffic_gen_tx.cpp:51]   --->   Operation 81 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.28ns)   --->   "%and_ln51_2 = and i1 %from_decoder_tlast_V_1, %and_ln51_1" [src/traffic_gen_tx.cpp:51]   --->   Operation 82 'and' 'and_ln51_2' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %to_cmp_fifo_tdata_V, i512 %select_ln51)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:54]   --->   Operation 83 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %to_cmp_fifo_tkeep_V, i64 %select_ln51_1)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:52]   --->   Operation 84 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %to_cmp_fifo_tlast_V, i1 %and_ln51_2)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:52]   --->   Operation 85 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %to_cmp_fifo_tvalid_V, i1 %and_ln51_1)" [include/traffic_gen_tx.h:2->src/traffic_gen_tx.cpp:52]   --->   Operation 86 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %time_cnt_V, i32 %p_Val2_s)" [src/traffic_gen_tx.cpp:56]   --->   Operation 87 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 5)" [src/traffic_gen_tx.cpp:57]   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %._crit_edge201" [src/traffic_gen_tx.cpp:57]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i1 true, i1* @start_flag_V, align 1" [src/traffic_gen_tx.cpp:57]   --->   Operation 90 'store' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "br label %._crit_edge201" [src/traffic_gen_tx.cpp:57]   --->   Operation 91 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%core_on_V_load = load i1* @core_on_V, align 1" [src/traffic_gen_tx.cpp:59]   --->   Operation 92 'load' 'core_on_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %core_on_V_load, label %4, label %5" [src/traffic_gen_tx.cpp:59]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %from_decoder_tvalid_s, label %6, label %._crit_edge202" [src/traffic_gen_tx.cpp:61]   --->   Operation 94 'br' <Predicate = (!core_on_V_load)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "store i1 true, i1* @core_on_V, align 1" [src/traffic_gen_tx.cpp:62]   --->   Operation 95 'store' <Predicate = (!core_on_V_load & from_decoder_tvalid_s)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge202" [src/traffic_gen_tx.cpp:63]   --->   Operation 96 'br' <Predicate = (!core_on_V_load & from_decoder_tvalid_s)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 97 'br' <Predicate = (!core_on_V_load)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.01ns)   --->   "%add_ln700_2 = add i32 %p_Val2_s, 1" [src/traffic_gen_tx.cpp:60]   --->   Operation 98 'add' 'add_ln700_2' <Predicate = (core_on_V_load)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "store i32 %add_ln700_2, i32* @time_cnt_reg_V, align 4" [src/traffic_gen_tx.cpp:60]   --->   Operation 99 'store' <Predicate = (core_on_V_load)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "br label %7" [src/traffic_gen_tx.cpp:61]   --->   Operation 100 'br' <Predicate = (core_on_V_load)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "ret void" [src/traffic_gen_tx.cpp:64]   --->   Operation 101 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ from_decoder_tdata_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ from_decoder_tkeep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ from_decoder_tlast_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ from_decoder_tvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_app_tdata_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_app_tkeep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_app_tlast_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_app_tvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_cmp_fifo_tdata_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_cmp_fifo_tkeep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_cmp_fifo_tlast_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_cmp_fifo_tvalid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ from_decoder_tready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ to_app_tready_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_timeElapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_timestamp_sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pkt_cnt_tx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ time_cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_timeElapse_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_timestamp_sum_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pkt_cnt_tx_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ start_flag_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ time_cnt_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_start_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ start_initialized_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ core_on_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
specbitsmap_ln0        (specbitsmap  ) [ 00]
spectopmodule_ln0      (spectopmodule) [ 00]
to_app_tready_V_read   (read         ) [ 00]
specinterface_ln13     (specinterface) [ 00]
specinterface_ln14     (specinterface) [ 00]
specinterface_ln15     (specinterface) [ 00]
specinterface_ln16     (specinterface) [ 00]
specinterface_ln17     (specinterface) [ 00]
specinterface_ln18     (specinterface) [ 00]
specinterface_ln19     (specinterface) [ 00]
specinterface_ln20     (specinterface) [ 00]
specinterface_ln21     (specinterface) [ 00]
specinterface_ln22     (specinterface) [ 00]
tx_timeElapse_reg_V_s  (load         ) [ 00]
write_ln31             (write        ) [ 00]
tx_timestamp_sum_reg_1 (load         ) [ 00]
write_ln32             (write        ) [ 00]
t_V                    (load         ) [ 00]
write_ln33             (write        ) [ 00]
rhs_V                  (load         ) [ 00]
ret_V                  (and          ) [ 00]
p_Val2_s               (load         ) [ 00]
from_decoder_tvalid_s  (read         ) [ 01]
from_decoder_tlast_V_1 (read         ) [ 00]
from_decoder_tkeep_V_1 (read         ) [ 00]
and_ln36_1             (and          ) [ 00]
and_ln36_2             (and          ) [ 00]
icmp_ln883             (icmp         ) [ 00]
and_ln36_3             (and          ) [ 01]
br_ln36                (br           ) [ 00]
tx_start_V_load        (load         ) [ 00]
sub_ln214              (sub          ) [ 00]
store_ln37             (store        ) [ 00]
zext_ln700             (zext         ) [ 00]
add_ln700              (add          ) [ 00]
store_ln38             (store        ) [ 00]
add_ln700_1            (add          ) [ 00]
store_ln39             (store        ) [ 00]
br_ln40                (br           ) [ 00]
start_initialized_V_s  (load         ) [ 01]
br_ln42                (br           ) [ 00]
store_ln42             (store        ) [ 00]
br_ln42                (br           ) [ 00]
and_ln43               (and          ) [ 00]
and_ln43_1             (and          ) [ 01]
br_ln43                (br           ) [ 00]
store_ln43             (store        ) [ 00]
br_ln43                (br           ) [ 00]
write_ln45             (write        ) [ 00]
from_decoder_tdata_V_1 (read         ) [ 00]
and_ln544              (and          ) [ 00]
and_ln883              (and          ) [ 00]
select_ln883           (select       ) [ 00]
select_ln883_1         (select       ) [ 00]
and_ln883_1            (and          ) [ 00]
write_ln2              (write        ) [ 00]
write_ln2              (write        ) [ 00]
write_ln2              (write        ) [ 00]
write_ln2              (write        ) [ 00]
and_ln51               (and          ) [ 00]
and_ln51_1             (and          ) [ 00]
select_ln51            (select       ) [ 00]
select_ln51_1          (select       ) [ 00]
and_ln51_2             (and          ) [ 00]
write_ln2              (write        ) [ 00]
write_ln2              (write        ) [ 00]
write_ln2              (write        ) [ 00]
write_ln2              (write        ) [ 00]
write_ln56             (write        ) [ 00]
tmp                    (bitselect    ) [ 01]
br_ln57                (br           ) [ 00]
store_ln57             (store        ) [ 00]
br_ln57                (br           ) [ 00]
core_on_V_load         (load         ) [ 01]
br_ln59                (br           ) [ 00]
br_ln61                (br           ) [ 00]
store_ln62             (store        ) [ 00]
br_ln63                (br           ) [ 00]
br_ln0                 (br           ) [ 00]
add_ln700_2            (add          ) [ 00]
store_ln60             (store        ) [ 00]
br_ln61                (br           ) [ 00]
ret_ln64               (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="from_decoder_tdata_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_decoder_tdata_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="from_decoder_tkeep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_decoder_tkeep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="from_decoder_tlast_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_decoder_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="from_decoder_tvalid_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_decoder_tvalid_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="to_app_tdata_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_app_tdata_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="to_app_tkeep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_app_tkeep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="to_app_tlast_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_app_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="to_app_tvalid_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_app_tvalid_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="to_cmp_fifo_tdata_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_cmp_fifo_tdata_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="to_cmp_fifo_tkeep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_cmp_fifo_tkeep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="to_cmp_fifo_tlast_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_cmp_fifo_tlast_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="to_cmp_fifo_tvalid_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_cmp_fifo_tvalid_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="from_decoder_tready_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_decoder_tready_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="to_app_tready_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_app_tready_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tx_timeElapse_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_timeElapse_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tx_timestamp_sum_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_timestamp_sum_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pkt_cnt_tx_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_cnt_tx_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="time_cnt_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_cnt_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tx_timeElapse_reg_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_timeElapse_reg_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tx_timestamp_sum_reg">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_timestamp_sum_reg"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pkt_cnt_tx_reg_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pkt_cnt_tx_reg_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="start_flag_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_flag_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="time_cnt_reg_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_cnt_reg_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tx_start_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_start_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="start_initialized_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_initialized_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="core_on_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="core_on_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="traffic_gen_tx_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i512P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i512P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="to_app_tready_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="to_app_tready_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_ln31_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="write_ln32_write_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="64" slack="0"/>
<pin id="113" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln33_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln33/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="from_decoder_tvalid_s_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="from_decoder_tvalid_s/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="from_decoder_tlast_V_1_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="from_decoder_tlast_V_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="from_decoder_tkeep_V_1_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="from_decoder_tkeep_V_1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln45_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="from_decoder_tdata_V_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="512" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="0"/>
<pin id="151" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="from_decoder_tdata_V_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln2_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="512" slack="0"/>
<pin id="157" dir="0" index="2" bw="512" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln2_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="64" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln2_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="write_ln2_write_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="0" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln2_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="512" slack="0"/>
<pin id="185" dir="0" index="2" bw="512" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln2_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="0" index="2" bw="64" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln2_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln2_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln56_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tx_timeElapse_reg_V_s_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_timeElapse_reg_V_s/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tx_timestamp_sum_reg_1_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_timestamp_sum_reg_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="t_V_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="rhs_V_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="ret_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Val2_s_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln36_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_1/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln36_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln883_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln36_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36_3/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tx_start_V_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_start_V_load/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sub_ln214_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln37_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln700_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln700_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln38_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln700_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln39_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="start_initialized_V_s_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="start_initialized_V_s/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln42_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln43_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="and_ln43_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln43_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln544_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln544/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="and_ln883_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln883_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="512" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln883/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln883_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln883_1/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln883_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln883_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="and_ln51_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="and_ln51_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51_1/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln51_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="512" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln51_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln51_1/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln51_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln51_2/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln57_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="core_on_V_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="core_on_V_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln62_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln700_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln60_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="86" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="90" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="84" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="84" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="90" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="72" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="84" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="84" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="96" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="252"><net_src comp="129" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="123" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="135" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="78" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="254" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="243" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="243" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="222" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="227" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="80" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="243" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="123" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="236" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="260" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="82" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="232" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="123" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="260" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="350" pin="2"/><net_sink comp="175" pin=2"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="148" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="88" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="357" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="371"><net_src comp="350" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="135" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="78" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="374"><net_src comp="366" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="379"><net_src comp="129" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="350" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="386"><net_src comp="344" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="96" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="260" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="400"><net_src comp="388" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="148" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="88" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="409"><net_src comp="388" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="135" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="417"><net_src comp="129" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="388" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="419"><net_src comp="413" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="425"><net_src comp="92" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="243" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="94" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="243" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="80" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="44" pin="0"/><net_sink comp="450" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: to_app_tdata_V | {1 }
	Port: to_app_tkeep_V | {1 }
	Port: to_app_tlast_V | {1 }
	Port: to_app_tvalid_V | {1 }
	Port: to_cmp_fifo_tdata_V | {1 }
	Port: to_cmp_fifo_tkeep_V | {1 }
	Port: to_cmp_fifo_tlast_V | {1 }
	Port: to_cmp_fifo_tvalid_V | {1 }
	Port: from_decoder_tready_V | {1 }
	Port: tx_timeElapse_V | {1 }
	Port: tx_timestamp_sum_V | {1 }
	Port: pkt_cnt_tx_V | {1 }
	Port: time_cnt_V | {1 }
	Port: tx_timeElapse_reg_V | {1 }
	Port: tx_timestamp_sum_reg | {1 }
	Port: pkt_cnt_tx_reg_V | {1 }
	Port: start_flag_V | {1 }
	Port: time_cnt_reg_V | {1 }
	Port: tx_start_V | {1 }
	Port: start_initialized_V | {1 }
	Port: core_on_V | {1 }
 - Input state : 
	Port: traffic_gen_tx : from_decoder_tdata_V | {1 }
	Port: traffic_gen_tx : from_decoder_tkeep_V | {1 }
	Port: traffic_gen_tx : from_decoder_tlast_V | {1 }
	Port: traffic_gen_tx : from_decoder_tvalid_V | {1 }
	Port: traffic_gen_tx : to_app_tready_V | {1 }
	Port: traffic_gen_tx : tx_timeElapse_reg_V | {1 }
	Port: traffic_gen_tx : tx_timestamp_sum_reg | {1 }
	Port: traffic_gen_tx : pkt_cnt_tx_reg_V | {1 }
	Port: traffic_gen_tx : start_flag_V | {1 }
	Port: traffic_gen_tx : time_cnt_reg_V | {1 }
	Port: traffic_gen_tx : tx_start_V | {1 }
	Port: traffic_gen_tx : start_initialized_V | {1 }
	Port: traffic_gen_tx : core_on_V | {1 }
  - Chain level:
	State 1
		write_ln31 : 1
		write_ln32 : 1
		write_ln33 : 1
		ret_V : 1
		and_ln36_1 : 1
		and_ln36_2 : 1
		and_ln36_3 : 1
		br_ln36 : 1
		sub_ln214 : 1
		store_ln37 : 2
		zext_ln700 : 1
		add_ln700 : 2
		store_ln38 : 3
		add_ln700_1 : 1
		store_ln39 : 2
		br_ln42 : 1
		store_ln42 : 1
		and_ln43 : 1
		and_ln43_1 : 1
		br_ln43 : 1
		write_ln45 : 1
		and_ln883 : 1
		select_ln883 : 1
		select_ln883_1 : 1
		and_ln883_1 : 1
		write_ln2 : 2
		write_ln2 : 2
		write_ln2 : 1
		write_ln2 : 1
		write_ln2 : 1
		write_ln2 : 1
		write_ln56 : 1
		tmp : 1
		br_ln57 : 2
		br_ln59 : 1
		add_ln700_2 : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |         select_ln883_fu_357        |    0    |   505   |
|  select  |        select_ln883_1_fu_366       |    0    |    64   |
|          |         select_ln51_fu_395         |    0    |   505   |
|          |        select_ln51_1_fu_404        |    0    |    64   |
|----------|------------------------------------|---------|---------|
|          |          add_ln700_fu_292          |    0    |    71   |
|    add   |         add_ln700_1_fu_304         |    0    |    39   |
|          |         add_ln700_2_fu_444         |    0    |    39   |
|----------|------------------------------------|---------|---------|
|    sub   |          sub_ln214_fu_276          |    0    |    39   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln883_fu_260         |    0    |    29   |
|----------|------------------------------------|---------|---------|
|          |            ret_V_fu_236            |    0    |    2    |
|          |          and_ln36_1_fu_248         |    0    |    2    |
|          |          and_ln36_2_fu_254         |    0    |    2    |
|          |          and_ln36_3_fu_266         |    0    |    2    |
|          |           and_ln43_fu_326          |    0    |    2    |
|    and   |          and_ln43_1_fu_332         |    0    |    2    |
|          |          and_ln544_fu_344          |    0    |    2    |
|          |          and_ln883_fu_350          |    0    |    2    |
|          |         and_ln883_1_fu_375         |    0    |    2    |
|          |           and_ln51_fu_382          |    0    |    2    |
|          |          and_ln51_1_fu_388         |    0    |    2    |
|          |          and_ln51_2_fu_413         |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |   to_app_tready_V_read_read_fu_96  |    0    |    0    |
|          |  from_decoder_tvalid_s_read_fu_123 |    0    |    0    |
|   read   | from_decoder_tlast_V_1_read_fu_129 |    0    |    0    |
|          | from_decoder_tkeep_V_1_read_fu_135 |    0    |    0    |
|          | from_decoder_tdata_V_1_read_fu_148 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       write_ln31_write_fu_102      |    0    |    0    |
|          |       write_ln32_write_fu_109      |    0    |    0    |
|          |       write_ln33_write_fu_116      |    0    |    0    |
|          |       write_ln45_write_fu_141      |    0    |    0    |
|          |       write_ln2_write_fu_154       |    0    |    0    |
|          |       write_ln2_write_fu_161       |    0    |    0    |
|   write  |       write_ln2_write_fu_168       |    0    |    0    |
|          |       write_ln2_write_fu_175       |    0    |    0    |
|          |       write_ln2_write_fu_182       |    0    |    0    |
|          |       write_ln2_write_fu_189       |    0    |    0    |
|          |       write_ln2_write_fu_196       |    0    |    0    |
|          |       write_ln2_write_fu_203       |    0    |    0    |
|          |       write_ln56_write_fu_210      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln700_fu_288         |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|             tmp_fu_420             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   1379  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1379  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |  1379  |
+-----------+--------+--------+
