ISim log file
Running: F:\Workspace\ASM\Hard\ZPC\t_PC_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/Workspace/ASM/Hard/ZPC/t_PC_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/mem/, width 2 of formal port Memwrite is not equal to width 32 of actual constant.
WARNING: For instance uut/mem/, width 12 of formal port Addrin is not equal to width 32 of actual.
WARNING: File "F:/Workspace/ASM/Hard/VGA/VGA.v" Line 53.  For instance vga/vm/, width 12 of formal port addra is not equal to width 8 of actual variable ttydata. 
WARNING:  For instance uut/vga/, width 32 of formal port Addrin is not equal to width 36 of actual constant.
WARNING:  For instance uut/ps2/, width 1 of formal port rst_n is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module t_PC.uut.mem.ram.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module t_PC.uut.vga.vm.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module t_PC.uut.vga.c.cm.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 1.00ms
