Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 01:09:46 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v2_timing_summary_routed.rpt -pb nexys4fpga_v2_timing_summary_routed.pb -rpx nexys4fpga_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4fpga_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1340 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.833        0.000                      0                 2576        0.020        0.000                      0                 2576        2.227        0.000                       0                  1346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_183_clk_wiz_0     {0.000 2.727}        5.455           183.333         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_183_clk_wiz_0_1   {0.000 2.727}        5.455           183.333         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_183_clk_wiz_0           0.833        0.000                      0                 2576        0.085        0.000                      0                 2576        2.227        0.000                       0                  1342  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_183_clk_wiz_0_1         0.834        0.000                      0                 2576        0.085        0.000                      0                 2576        2.227        0.000                       0                  1342  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_183_clk_wiz_0_1  clk_183_clk_wiz_0          0.833        0.000                      0                 2576        0.020        0.000                      0                 2576  
clk_183_clk_wiz_0    clk_183_clk_wiz_0_1        0.833        0.000                      0                 2576        0.020        0.000                      0                 2576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0
  To Clock:  clk_183_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[13]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[15]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.066     4.435    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.230    OUTMUX/BINBCD/dat_bcd_o_reg[4]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.066     4.435    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.230    OUTMUX/BINBCD/dat_bcd_o_reg[6]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.058ns (25.068%)  route 3.163ns (74.932%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.835     3.299    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.066     4.374    
    SLICE_X14Y98         FDRE (Setup_fdre_C_CE)      -0.169     4.205    OUTMUX/BINBCD/bin_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.342ns (71.393%)  route 0.137ns (28.607%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X13Y99         FDRE                                         r  OUTMUX/result_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.311    OUTMUX/result_dly[8]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.266    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.155 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.154    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.109 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.109    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.194    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.566    -0.598    DB/clk_183
    SLICE_X15Y79         FDRE                                         r  DB/shift_swtch8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DB/shift_swtch8_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    DB/shift_swtch8[3]
    SLICE_X14Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.356 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    DB/swtch_db[8]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.835    -0.838    DB/clk_183
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.465    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 position_tmp_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            position_tmp_transpose_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_reg[7][2]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[7][2]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.868    -0.804    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.076    -0.490    position_tmp_transpose_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    DB/clk_183
    SLICE_X15Y102        FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.385    DB/shift_swtch12[2]
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.340 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    DB/clk_183
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.120    -0.461    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/sums_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.287ns (58.290%)  route 0.205ns (41.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.575    -0.589    u_mean/clk_183
    SLICE_X9Y96          FDRE                                         r  u_mean/sums_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_mean/sums_reg[1][17]/Q
                         net (fo=2, routed)           0.205    -0.243    u_mean/sums_reg[1]_13[17]
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.097 r  u_mean/sums_reg[0][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    u_mean/p_0_in[18]
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.105    -0.218    u_mean/sums_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_mean/sums_reg[0][13]/Q
                         net (fo=1, routed)           0.056    -0.397    u_mean/sums_reg[0]_14[13]
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071    -0.523    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y100         FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.872    -0.801    DB/clk_183
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091    -0.461    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.595    -0.569    DB/clk_183
    SLICE_X0Y79          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.866    -0.807    DB/clk_183
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.465    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.335    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.290 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.433    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.596    -0.568    DB/clk_183
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_swtch5[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/swtch_db[5]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_183
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_183_clk_wiz_0
Waveform(ns):       { 0.000 2.727 }
Period(ns):         5.455
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.455       3.299      BUFGCTRL_X0Y16   generated_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.455       4.206      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y91      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y82      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y100     DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y100     DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y102     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X11Y108    OUTMUX/BINBCD/bcd_reg_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.455       207.905    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y97     OUTMUX/bcd_converter_in_delay_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y97     OUTMUX/bcd_converter_in_delay_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y86     OUTMUX/operands_dly_reg[10][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y85     OUTMUX/operands_dly_reg[10][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X9Y113     OUTMUX/BINBCD/bcd_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X9Y113     OUTMUX/BINBCD/bcd_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0_1
  To Clock:  clk_183_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.065     4.511    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.342    OUTMUX/BINBCD/dat_bcd_o_reg[13]
  -------------------------------------------------------------------
                         required time                          4.342    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.065     4.511    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.342    OUTMUX/BINBCD/dat_bcd_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.342    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.065     4.511    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.342    OUTMUX/BINBCD/dat_bcd_o_reg[15]
  -------------------------------------------------------------------
                         required time                          4.342    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.065     4.374    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.205    OUTMUX/BINBCD/bin_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.065     4.374    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.205    OUTMUX/BINBCD/bin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.065     4.374    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.205    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.065     4.374    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.205    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.065     4.436    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.231    OUTMUX/BINBCD/dat_bcd_o_reg[4]
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.065     4.436    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.231    OUTMUX/BINBCD/dat_bcd_o_reg[6]
  -------------------------------------------------------------------
                         required time                          4.231    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.058ns (25.068%)  route 3.163ns (74.932%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.835     3.299    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.065     4.375    
    SLICE_X14Y98         FDRE (Setup_fdre_C_CE)      -0.169     4.206    OUTMUX/BINBCD/bin_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.206    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.342ns (71.393%)  route 0.137ns (28.607%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X13Y99         FDRE                                         r  OUTMUX/result_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.311    OUTMUX/result_dly[8]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.266    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.155 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.154    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.109 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.109    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.194    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.566    -0.598    DB/clk_183
    SLICE_X15Y79         FDRE                                         r  DB/shift_swtch8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DB/shift_swtch8_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    DB/shift_swtch8[3]
    SLICE_X14Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.356 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    DB/swtch_db[8]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.835    -0.838    DB/clk_183
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.465    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 position_tmp_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            position_tmp_transpose_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_reg[7][2]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[7][2]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.868    -0.804    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/C
                         clock pessimism              0.238    -0.566    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.076    -0.490    position_tmp_transpose_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    DB/clk_183
    SLICE_X15Y102        FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.385    DB/shift_swtch12[2]
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.340 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    DB/clk_183
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.120    -0.461    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/sums_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.287ns (58.290%)  route 0.205ns (41.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.575    -0.589    u_mean/clk_183
    SLICE_X9Y96          FDRE                                         r  u_mean/sums_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_mean/sums_reg[1][17]/Q
                         net (fo=2, routed)           0.205    -0.243    u_mean/sums_reg[1]_13[17]
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.097 r  u_mean/sums_reg[0][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    u_mean/p_0_in[18]
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.105    -0.218    u_mean/sums_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_mean/sums_reg[0][13]/Q
                         net (fo=1, routed)           0.056    -0.397    u_mean/sums_reg[0]_14[13]
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071    -0.523    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y100         FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.872    -0.801    DB/clk_183
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091    -0.461    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.595    -0.569    DB/clk_183
    SLICE_X0Y79          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.866    -0.807    DB/clk_183
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.465    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.335    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.290 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.433    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.596    -0.568    DB/clk_183
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_swtch5[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/swtch_db[5]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_183
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.464    DB/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_183_clk_wiz_0_1
Waveform(ns):       { 0.000 2.727 }
Period(ns):         5.455
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.455       3.299      BUFGCTRL_X0Y16   generated_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.455       4.206      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y91      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X2Y104     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y82      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y100     DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X1Y100     DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X0Y102     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.455       4.455      SLICE_X11Y108    OUTMUX/BINBCD/bcd_reg_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.455       207.905    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X10Y112    OUTMUX/BINBCD/bcd_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y97     OUTMUX/bcd_converter_in_delay_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y97     OUTMUX/bcd_converter_in_delay_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y86     OUTMUX/operands_dly_reg[10][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y85     OUTMUX/operands_dly_reg[10][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X9Y113     OUTMUX/BINBCD/bcd_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X9Y113     OUTMUX/BINBCD/bcd_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y80     OUTMUX/operands_dly_reg[11][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.727       2.227      SLICE_X13Y79     OUTMUX/operands_dly_reg[11][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0_1
  To Clock:  clk_183_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[13]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[15]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.066     4.435    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.230    OUTMUX/BINBCD/dat_bcd_o_reg[4]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.066     4.435    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.230    OUTMUX/BINBCD/dat_bcd_o_reg[6]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0 rise@5.455ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.058ns (25.068%)  route 3.163ns (74.932%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.835     3.299    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.066     4.374    
    SLICE_X14Y98         FDRE (Setup_fdre_C_CE)      -0.169     4.205    OUTMUX/BINBCD/bin_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.342ns (71.393%)  route 0.137ns (28.607%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X13Y99         FDRE                                         r  OUTMUX/result_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.311    OUTMUX/result_dly[8]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.266    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.155 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.154    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.109 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.109    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.066    -0.258    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.129    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.566    -0.598    DB/clk_183
    SLICE_X15Y79         FDRE                                         r  DB/shift_swtch8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DB/shift_swtch8_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    DB/shift_swtch8[3]
    SLICE_X14Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.356 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    DB/swtch_db[8]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.835    -0.838    DB/clk_183
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.066    -0.520    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.400    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 position_tmp_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            position_tmp_transpose_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_reg[7][2]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[7][2]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.868    -0.804    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.066    -0.501    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.076    -0.425    position_tmp_transpose_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    DB/clk_183
    SLICE_X15Y102        FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.385    DB/shift_swtch12[2]
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.340 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    DB/clk_183
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.066    -0.516    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.120    -0.396    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/sums_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.287ns (58.290%)  route 0.205ns (41.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.575    -0.589    u_mean/clk_183
    SLICE_X9Y96          FDRE                                         r  u_mean/sums_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_mean/sums_reg[1][17]/Q
                         net (fo=2, routed)           0.205    -0.243    u_mean/sums_reg[1]_13[17]
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.097 r  u_mean/sums_reg[0][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    u_mean/p_0_in[18]
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.066    -0.258    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.105    -0.153    u_mean/sums_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_mean/sums_reg[0][13]/Q
                         net (fo=1, routed)           0.056    -0.397    u_mean/sums_reg[0]_14[13]
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.066    -0.529    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071    -0.458    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y100         FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.872    -0.801    DB/clk_183
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.066    -0.487    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.595    -0.569    DB/clk_183
    SLICE_X0Y79          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.866    -0.807    DB/clk_183
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.066    -0.491    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.400    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.335    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.290 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.066    -0.489    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.368    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0 rise@0.000ns - clk_183_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.596    -0.568    DB/clk_183
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_swtch5[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/swtch_db[5]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_183
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.066    -0.490    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.399    DB/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_183_clk_wiz_0
  To Clock:  clk_183_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[13]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[13]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[14]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.058ns (23.891%)  route 3.371ns (76.109%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 4.016 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          1.061     3.507    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.582     4.016    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X6Y114         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[15]/C
                         clock pessimism              0.560     4.575    
                         clock uncertainty           -0.066     4.510    
    SLICE_X6Y114         FDRE (Setup_fdre_C_CE)      -0.169     4.341    OUTMUX/BINBCD/dat_bcd_o_reg[15]
  -------------------------------------------------------------------
                         required time                          4.341    
                         arrival time                          -3.507    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[2]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[3]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.058ns (24.683%)  route 3.228ns (75.317%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 3.958 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.901     3.365    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.524     3.958    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y94         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.480     4.439    
                         clock uncertainty           -0.066     4.373    
    SLICE_X14Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.204    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.204    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[4]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.066     4.435    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.230    OUTMUX/BINBCD/dat_bcd_o_reg[4]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.058ns (24.693%)  route 3.227ns (75.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 3.941 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 f  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 f  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.027     2.322    OUTMUX/BINBCD/bin_reg1
    SLICE_X12Y103        LUT4 (Prop_lut4_I0_O)        0.124     2.446 r  OUTMUX/BINBCD/dat_bcd_o[31]_i_1/O
                         net (fo=32, routed)          0.917     3.363    OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.507     3.941    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y112        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[6]/C
                         clock pessimism              0.560     4.500    
                         clock uncertainty           -0.066     4.435    
    SLICE_X11Y112        FDRE (Setup_fdre_C_CE)      -0.205     4.230    OUTMUX/BINBCD/dat_bcd_o_reg[6]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.363    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 OUTMUX/BINBCD/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.455ns  (clk_183_clk_wiz_0_1 rise@5.455ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.058ns (25.068%)  route 3.163ns (74.932%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.959 - 5.455 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.619    -0.921    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y118        FDRE                                         r  OUTMUX/BINBCD/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.465 f  OUTMUX/BINBCD/bit_count_reg[1]/Q
                         net (fo=8, routed)           0.846     0.381    OUTMUX/BINBCD/bit_count_reg__0[1]
    SLICE_X13Y118        LUT4 (Prop_lut4_I0_O)        0.152     0.533 r  OUTMUX/BINBCD/bcd_reg[31]_i_5/O
                         net (fo=1, routed)           0.436     0.970    OUTMUX/BINBCD/bcd_reg[31]_i_5_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I4_O)        0.326     1.296 r  OUTMUX/BINBCD/bcd_reg[31]_i_4/O
                         net (fo=12, routed)          1.045     2.341    OUTMUX/BINBCD/bin_reg1
    SLICE_X13Y103        LUT5 (Prop_lut5_I0_O)        0.124     2.465 r  OUTMUX/BINBCD/bin_reg[15]_i_1/O
                         net (fo=32, routed)          0.835     3.299    OUTMUX/BINBCD/bin_reg[15]_i_1_n_0
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      5.455     5.455 r  
    E3                                                0.000     5.455 r  clk (IN)
                         net (fo=0)                   0.000     5.455    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.866 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.028    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     0.704 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     2.343    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.434 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        1.525     3.959    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y98         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[6]/C
                         clock pessimism              0.480     4.440    
                         clock uncertainty           -0.066     4.374    
    SLICE_X14Y98         FDRE (Setup_fdre_C_CE)      -0.169     4.205    OUTMUX/BINBCD/bin_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.205    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.342ns (71.393%)  route 0.137ns (28.607%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X13Y99         FDRE                                         r  OUTMUX/result_dly_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[8]/Q
                         net (fo=1, routed)           0.136    -0.311    OUTMUX/result_dly[8]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.266    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.155 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.154    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.109 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.109    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.066    -0.258    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.129    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DB/shift_swtch8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.566    -0.598    DB/clk_183
    SLICE_X15Y79         FDRE                                         r  DB/shift_swtch8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  DB/shift_swtch8_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.401    DB/shift_swtch8[3]
    SLICE_X14Y79         LUT5 (Prop_lut5_I0_O)        0.045    -0.356 r  DB/swtch_db[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    DB/swtch_db[8]_i_1_n_0
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.835    -0.838    DB/clk_183
    SLICE_X14Y79         FDRE                                         r  DB/swtch_db_reg[8]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.066    -0.520    
    SLICE_X14Y79         FDRE (Hold_fdre_C_D)         0.120    -0.400    DB/swtch_db_reg[8]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 position_tmp_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            position_tmp_transpose_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_reg[7][2]/Q
                         net (fo=1, routed)           0.056    -0.369    position_tmp_reg[7][2]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.868    -0.804    JA_OBUF[4]
    SLICE_X7Y100         FDRE                                         r  position_tmp_transpose_reg[2][7]/C
                         clock pessimism              0.238    -0.566    
                         clock uncertainty            0.066    -0.501    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.076    -0.425    position_tmp_transpose_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    DB/clk_183
    SLICE_X15Y102        FDRE                                         r  DB/shift_swtch12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  DB/shift_swtch12_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.385    DB/shift_swtch12[2]
    SLICE_X14Y102        LUT5 (Prop_lut5_I1_O)        0.045    -0.340 r  DB/swtch_db[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    DB/swtch_db[12]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    DB/clk_183
    SLICE_X14Y102        FDRE                                         r  DB/swtch_db_reg[12]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.066    -0.516    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.120    -0.396    DB/swtch_db_reg[12]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/sums_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.287ns (58.290%)  route 0.205ns (41.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.575    -0.589    u_mean/clk_183
    SLICE_X9Y96          FDRE                                         r  u_mean/sums_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_mean/sums_reg[1][17]/Q
                         net (fo=2, routed)           0.205    -0.243    u_mean/sums_reg[1]_13[17]
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.097 r  u_mean/sums_reg[0][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.097    u_mean/p_0_in[18]
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y101         FDRE                                         r  u_mean/sums_reg[0][18]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.066    -0.258    
    SLICE_X9Y101         FDRE (Hold_fdre_C_D)         0.105    -0.153    u_mean/sums_reg[0][18]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_mean/sums_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            u_mean/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.570    -0.594    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/sums_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_mean/sums_reg[0][13]/Q
                         net (fo=1, routed)           0.056    -0.397    u_mean/sums_reg[0]_14[13]
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.841    -0.832    u_mean/clk_183
    SLICE_X9Y100         FDRE                                         r  u_mean/result_reg[9]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.066    -0.529    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.071    -0.458    u_mean/result_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.599    -0.565    DB/clk_183
    SLICE_X0Y100         FDRE                                         r  DB/shift_pb3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  DB/shift_pb3_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.370    DB/shift_pb3[3]
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.325 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.872    -0.801    DB/clk_183
    SLICE_X1Y100         FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.066    -0.487    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.595    -0.569    DB/clk_183
    SLICE_X0Y79          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.374    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y79          LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.866    -0.807    DB/clk_183
    SLICE_X1Y79          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.066    -0.491    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091    -0.400    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.335    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.290 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.066    -0.489    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.368    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_swtch5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0  {rise@0.000ns fall@2.727ns period=5.455ns})
  Destination:            DB/swtch_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_183_clk_wiz_0_1  {rise@0.000ns fall@2.727ns period=5.455ns})
  Path Group:             clk_183_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_183_clk_wiz_0_1 rise@0.000ns - clk_183_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_183_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.596    -0.568    DB/clk_183
    SLICE_X0Y80          FDRE                                         r  DB/shift_swtch5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DB/shift_swtch5_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.362    DB/shift_swtch5[2]
    SLICE_X1Y80          LUT5 (Prop_lut5_I1_O)        0.045    -0.317 r  DB/swtch_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    DB/swtch_db[5]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_183_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_183_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout4_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_183
    SLICE_X1Y80          FDRE                                         r  DB/swtch_db_reg[5]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.066    -0.490    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091    -0.399    DB/swtch_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.081    





