# Netlist Viewer TCL File
set_family -name SmartFusion2
top_module -name clocks
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_full_cos.vhd}
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/COREDDS_C0/COREDDS_C0_0/COREDDS_C0_COREDDS_C0_0_dds_full_sin.vhd}
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vhdl/core/COREDDS_C0_COREDDS_C0_0_dds_g4_lsram.vhd}
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/Actel/DirectCore/COREDDS/3.1.100/rtl/vhdl/core/dds_rtl_pack.vhd}
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/Actel/DirectCore/COREDDS/3.1.100/rtl/vhdl/core/dds_kit.vhd}
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vhdl/core/lut.vhd}
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/Actel/DirectCore/COREDDS/3.1.100/rtl/vhdl/core/dds_module.vhd}
addfile -view RTL -lib COREDDS_LIB -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/COREDDS_C0/COREDDS_C0_0/rtl/vhdl/core/DDS_TOP.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/COREDDS_C0/COREDDS_C0.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/FCCC_C0/FCCC_C0.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/OSC_C0/OSC_C0_0/OSC_C0_OSC_C0_0_OSC.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/OSC_C0/OSC_C0.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/hdl/clockDivider.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/hdl/spi_interface_handler.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/hdl/spi_master.vhd}
addfile -view RTL -lib work -type VHDL -mode vhdl_2008 -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/component/work/clocks/clocks.vhd}
addfile -view HIER -lib work -type VLOG -mode system_verilog -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/synthesis/clocks.vm}
addfile -view FLAT -lib work -type AFL -mode NONE -name {C:/Users/m.syed/Documents/Projects/SF2_FG/ClockTesting/designer/clocks/COMPILE/clocks.afl}