\doxysection{register\+\_\+d Entity Reference}
\hypertarget{classregister__d}{}\label{classregister__d}\index{register\_d@{register\_d}}
Inheritance diagram for register\+\_\+d\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.000000cm]{d1/df2/classregister__d}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classregister__d_1_1behavioral}{register\+\_\+d.\+behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classregister__d_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classregister__d_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classregister__d_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classregister__d_a99327629d1458ef06d3e6173645327a7}{WIDTH}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classregister__d_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classregister__d_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classregister__d_a6b064d47336e4c0b521438807287a877}{enable}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classregister__d_ab99d4f12923b3286530d697e8ecffd14}{data\+\_\+in}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classregister__d_a99327629d1458ef06d3e6173645327a7}{WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classregister__d_aec412bcaab9423667f1485942d7d39ab}{data\+\_\+out}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classregister__d_a99327629d1458ef06d3e6173645327a7}{WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{classregister__d_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classregister__d_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{register\_d@{register\_d}!clock@{clock}}
\index{clock@{clock}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classregister__d_ab99d4f12923b3286530d697e8ecffd14}\label{classregister__d_ab99d4f12923b3286530d697e8ecffd14} 
\index{register\_d@{register\_d}!data\_in@{data\_in}}
\index{data\_in@{data\_in}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{data\_in}{data\_in}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_ab99d4f12923b3286530d697e8ecffd14}{data\+\_\+in}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classregister__d_a99327629d1458ef06d3e6173645327a7}{WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classregister__d_aec412bcaab9423667f1485942d7d39ab}\label{classregister__d_aec412bcaab9423667f1485942d7d39ab} 
\index{register\_d@{register\_d}!data\_out@{data\_out}}
\index{data\_out@{data\_out}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{data\_out}{data\_out}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_aec412bcaab9423667f1485942d7d39ab}{data\+\_\+out}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classregister__d_a99327629d1458ef06d3e6173645327a7}{WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classregister__d_a6b064d47336e4c0b521438807287a877}\label{classregister__d_a6b064d47336e4c0b521438807287a877} 
\index{register\_d@{register\_d}!enable@{enable}}
\index{enable@{enable}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{enable}{enable}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_a6b064d47336e4c0b521438807287a877}{enable}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classregister__d_a0a6af6eef40212dbaf130d57ce711256}\label{classregister__d_a0a6af6eef40212dbaf130d57ce711256} 
\index{register\_d@{register\_d}!ieee@{ieee}}
\index{ieee@{ieee}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classregister__d_a2edc34402b573437d5f25fa90ba4013e}\label{classregister__d_a2edc34402b573437d5f25fa90ba4013e} 
\index{register\_d@{register\_d}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classregister__d_a108f6801ba4104063b9d5f9286194302}\label{classregister__d_a108f6801ba4104063b9d5f9286194302} 
\index{register\_d@{register\_d}!reset@{reset}}
\index{reset@{reset}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classregister__d_acd03516902501cd1c7296a98e22c6fcb}\label{classregister__d_acd03516902501cd1c7296a98e22c6fcb} 
\index{register\_d@{register\_d}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classregister__d_a99327629d1458ef06d3e6173645327a7}\label{classregister__d_a99327629d1458ef06d3e6173645327a7} 
\index{register\_d@{register\_d}!WIDTH@{WIDTH}}
\index{WIDTH@{WIDTH}!register\_d@{register\_d}}
\doxysubsubsection{\texorpdfstring{WIDTH}{WIDTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{classregister__d_a99327629d1458ef06d3e6173645327a7}{WIDTH}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/\mbox{\hyperlink{register__d_8vhdl}{register\+\_\+d.\+vhdl}}\end{DoxyCompactItemize}
