# verilog-series-day5-MULTIPLEXERS
Verilog HDL implementation of 2:1, 4:1, and optional 8:1 Multiplexers using Vivado. Includes simulation testbenches, waveform outputs, and RTL schematics. A core digital design module for understanding signal selection logic.
