-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv2d_3x3_image_filter is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_dout : IN STD_LOGIC_VECTOR (79 downto 0);
    input_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    input_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    input_r_empty_n : IN STD_LOGIC;
    input_r_read : OUT STD_LOGIC;
    output_r_din : OUT STD_LOGIC_VECTOR (79 downto 0);
    output_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    output_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    output_r_full_n : IN STD_LOGIC;
    output_r_write : OUT STD_LOGIC );
end;


architecture behav of conv2d_3x3_image_filter is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv11_438 : STD_LOGIC_VECTOR (10 downto 0) := "10000111000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal window_adjust_0_0_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_0_2_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_1_2_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_0_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal window_adjust_2_2_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal linebuf_0_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_0_ce0 : STD_LOGIC;
    signal linebuf_0_0_we0 : STD_LOGIC;
    signal linebuf_0_0_q0 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_0_0_ce1 : STD_LOGIC;
    signal linebuf_0_0_q1 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_1_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_1_0_ce0 : STD_LOGIC;
    signal linebuf_1_0_we0 : STD_LOGIC;
    signal linebuf_1_0_q0 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_1_0_ce1 : STD_LOGIC;
    signal linebuf_1_0_q1 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_2_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_2_0_ce0 : STD_LOGIC;
    signal linebuf_2_0_we0 : STD_LOGIC;
    signal linebuf_2_0_q0 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_2_0_ce1 : STD_LOGIC;
    signal linebuf_2_0_q1 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_1_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_1_1_ce0 : STD_LOGIC;
    signal linebuf_1_1_we0 : STD_LOGIC;
    signal linebuf_1_1_q0 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_1_1_ce1 : STD_LOGIC;
    signal linebuf_1_1_q1 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_2_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_2_1_ce0 : STD_LOGIC;
    signal linebuf_2_1_we0 : STD_LOGIC;
    signal linebuf_2_1_q0 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_2_1_ce1 : STD_LOGIC;
    signal linebuf_2_1_q1 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_0_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal linebuf_0_1_ce0 : STD_LOGIC;
    signal linebuf_0_1_we0 : STD_LOGIC;
    signal linebuf_0_1_q0 : STD_LOGIC_VECTOR (79 downto 0);
    signal linebuf_0_1_ce1 : STD_LOGIC;
    signal linebuf_0_1_q1 : STD_LOGIC_VECTOR (79 downto 0);
    signal output_r_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal cmp_reg_440 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp4_reg_435 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal cmp_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_done : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_idle : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_ready : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_input_r_read : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_din : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_write : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_0_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_0_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_0_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_0_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_0_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_0_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_1_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_1_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_1_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_1_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_1_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_1_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_2_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_2_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_2_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_2_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_2_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_2_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_3_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_3_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_3_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_3_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_3_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_3_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_4_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_4_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_4_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_4_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_4_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_4_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_5_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_5_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_5_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_5_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_5_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_5_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_6_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_6_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_6_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_6_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_6_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_6_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_7_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_7_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_7_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_7_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_7_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_7_o_ap_vld : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_we0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_d0 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce1 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_we0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_d0 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce1 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_we0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_d0 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce1 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_we0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_d0 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce1 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_we0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_d0 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce1 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_we0 : STD_LOGIC;
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_d0 : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce1 : STD_LOGIC;
    signal grp_shift_register_fu_278_ap_start : STD_LOGIC;
    signal grp_shift_register_fu_278_ap_done : STD_LOGIC;
    signal grp_shift_register_fu_278_ap_idle : STD_LOGIC;
    signal grp_shift_register_fu_278_ap_ready : STD_LOGIC;
    signal grp_shift_register_fu_278_linebuf_0_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_shift_register_fu_278_linebuf_0_0_ce0 : STD_LOGIC;
    signal grp_shift_register_fu_278_linebuf_0_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_shift_register_fu_278_linebuf_0_1_ce0 : STD_LOGIC;
    signal grp_shift_register_fu_278_linebuf_1_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_shift_register_fu_278_linebuf_1_0_ce0 : STD_LOGIC;
    signal grp_shift_register_fu_278_linebuf_1_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_shift_register_fu_278_linebuf_1_1_ce0 : STD_LOGIC;
    signal grp_shift_register_fu_278_linebuf_2_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_shift_register_fu_278_linebuf_2_0_ce0 : STD_LOGIC;
    signal grp_shift_register_fu_278_linebuf_2_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_shift_register_fu_278_linebuf_2_1_ce0 : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_0_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_0_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_0_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_1_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_1_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_1_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_2_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_2_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_2_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_3_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_3_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_3_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_4_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_4_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_4_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_5_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_5_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_5_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_6_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_6_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_6_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_0_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_0_7_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_0_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_0_7_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_0_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_0_7_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_0_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_0_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_0_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_0_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_1_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_1_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_1_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_1_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_2_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_2_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_2_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_2_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_3_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_3_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_3_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_3_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_4_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_4_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_4_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_4_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_5_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_5_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_5_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_5_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_6_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_6_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_6_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_6_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_0_2_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_0_2_7_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_1_2_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_1_2_7_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_window_adjust_2_2_7_o : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_shift_register_fu_278_window_adjust_2_2_7_o_ap_vld : STD_LOGIC;
    signal grp_shift_register_fu_278_ap_return : STD_LOGIC_VECTOR (79 downto 0);
    signal grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_shift_register_fu_278_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal row_fu_148 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal row_3_fu_415_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_dout : IN STD_LOGIC_VECTOR (79 downto 0);
        input_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        input_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        input_r_empty_n : IN STD_LOGIC;
        input_r_read : OUT STD_LOGIC;
        output_r_din : OUT STD_LOGIC_VECTOR (79 downto 0);
        output_r_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        output_r_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        output_r_full_n : IN STD_LOGIC;
        output_r_write : OUT STD_LOGIC;
        cmp : IN STD_LOGIC_VECTOR (0 downto 0);
        row : IN STD_LOGIC_VECTOR (10 downto 0);
        cmp4 : IN STD_LOGIC_VECTOR (0 downto 0);
        window_adjust_0_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_7_o_ap_vld : OUT STD_LOGIC;
        linebuf_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_0_0_ce0 : OUT STD_LOGIC;
        linebuf_0_0_we0 : OUT STD_LOGIC;
        linebuf_0_0_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
        linebuf_0_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_0_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_0_0_ce1 : OUT STD_LOGIC;
        linebuf_0_0_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_1_0_ce0 : OUT STD_LOGIC;
        linebuf_1_0_we0 : OUT STD_LOGIC;
        linebuf_1_0_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_1_0_ce1 : OUT STD_LOGIC;
        linebuf_1_0_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_2_0_ce0 : OUT STD_LOGIC;
        linebuf_2_0_we0 : OUT STD_LOGIC;
        linebuf_2_0_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_0_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_2_0_ce1 : OUT STD_LOGIC;
        linebuf_2_0_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_1_1_ce0 : OUT STD_LOGIC;
        linebuf_1_1_we0 : OUT STD_LOGIC;
        linebuf_1_1_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_1_1_ce1 : OUT STD_LOGIC;
        linebuf_1_1_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_2_1_ce0 : OUT STD_LOGIC;
        linebuf_2_1_we0 : OUT STD_LOGIC;
        linebuf_2_1_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_2_1_ce1 : OUT STD_LOGIC;
        linebuf_2_1_q1 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_0_1_ce0 : OUT STD_LOGIC;
        linebuf_0_1_we0 : OUT STD_LOGIC;
        linebuf_0_1_d0 : OUT STD_LOGIC_VECTOR (79 downto 0);
        linebuf_0_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_0_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_0_1_ce1 : OUT STD_LOGIC;
        linebuf_0_1_q1 : IN STD_LOGIC_VECTOR (79 downto 0) );
    end component;


    component conv2d_3x3_shift_register IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row : IN STD_LOGIC_VECTOR (10 downto 0);
        linebuf_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_0_0_ce0 : OUT STD_LOGIC;
        linebuf_0_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_0_1_ce0 : OUT STD_LOGIC;
        linebuf_0_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_1_0_ce0 : OUT STD_LOGIC;
        linebuf_1_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_1_1_ce0 : OUT STD_LOGIC;
        linebuf_1_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_2_0_ce0 : OUT STD_LOGIC;
        linebuf_2_0_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        linebuf_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        linebuf_2_1_ce0 : OUT STD_LOGIC;
        linebuf_2_1_q0 : IN STD_LOGIC_VECTOR (79 downto 0);
        window_adjust_0_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_0_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_0_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_0_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_0_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_0_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_0_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_0_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_1_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_1_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_1_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_2_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_2_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_2_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_3_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_3_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_3_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_4_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_4_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_4_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_5_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_5_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_5_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_6_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_6_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_6_o_ap_vld : OUT STD_LOGIC;
        window_adjust_0_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_0_2_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_1_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_1_2_7_o_ap_vld : OUT STD_LOGIC;
        window_adjust_2_2_7_i : IN STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_7_o : OUT STD_LOGIC_VECTOR (9 downto 0);
        window_adjust_2_2_7_o_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (79 downto 0) );
    end component;


    component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (79 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (79 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (79 downto 0) );
    end component;



begin
    linebuf_0_0_U : component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 80,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_0_0_address0,
        ce0 => linebuf_0_0_ce0,
        we0 => linebuf_0_0_we0,
        d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_d0,
        q0 => linebuf_0_0_q0,
        address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_address1,
        ce1 => linebuf_0_0_ce1,
        q1 => linebuf_0_0_q1);

    linebuf_1_0_U : component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 80,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_1_0_address0,
        ce0 => linebuf_1_0_ce0,
        we0 => linebuf_1_0_we0,
        d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_d0,
        q0 => linebuf_1_0_q0,
        address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_address1,
        ce1 => linebuf_1_0_ce1,
        q1 => linebuf_1_0_q1);

    linebuf_2_0_U : component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 80,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_2_0_address0,
        ce0 => linebuf_2_0_ce0,
        we0 => linebuf_2_0_we0,
        d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_d0,
        q0 => linebuf_2_0_q0,
        address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_address1,
        ce1 => linebuf_2_0_ce1,
        q1 => linebuf_2_0_q1);

    linebuf_1_1_U : component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 80,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_1_1_address0,
        ce0 => linebuf_1_1_ce0,
        we0 => linebuf_1_1_we0,
        d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_d0,
        q0 => linebuf_1_1_q0,
        address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_address1,
        ce1 => linebuf_1_1_ce1,
        q1 => linebuf_1_1_q1);

    linebuf_2_1_U : component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 80,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_2_1_address0,
        ce0 => linebuf_2_1_ce0,
        we0 => linebuf_2_1_we0,
        d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_d0,
        q0 => linebuf_2_1_q0,
        address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_address1,
        ce1 => linebuf_2_1_ce1,
        q1 => linebuf_2_1_q1);

    linebuf_0_1_U : component conv2d_3x3_image_filter_linebuf_0_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 80,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuf_0_1_address0,
        ce0 => linebuf_0_1_ce0,
        we0 => linebuf_0_1_we0,
        d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_d0,
        q0 => linebuf_0_1_q0,
        address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_address1,
        ce1 => linebuf_0_1_ce1,
        q1 => linebuf_0_1_q1);

    grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159 : component conv2d_3x3_image_filter_Pipeline_VITIS_LOOP_188_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start,
        ap_done => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_done,
        ap_idle => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_idle,
        ap_ready => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_ready,
        input_r_dout => input_r_dout,
        input_r_num_data_valid => ap_const_lv3_0,
        input_r_fifo_cap => ap_const_lv3_0,
        input_r_empty_n => input_r_empty_n,
        input_r_read => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_input_r_read,
        output_r_din => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_din,
        output_r_num_data_valid => ap_const_lv3_0,
        output_r_fifo_cap => ap_const_lv3_0,
        output_r_full_n => output_r_full_n,
        output_r_write => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_write,
        cmp => cmp_reg_440,
        row => row_fu_148,
        cmp4 => cmp4_reg_435,
        window_adjust_0_0_0_i => window_adjust_0_0_0,
        window_adjust_0_0_0_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_0_o,
        window_adjust_0_0_0_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_0_o_ap_vld,
        window_adjust_0_2_0_i => window_adjust_0_2_0,
        window_adjust_0_2_0_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_0_o,
        window_adjust_0_2_0_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_0_o_ap_vld,
        window_adjust_1_0_0_i => window_adjust_1_0_0,
        window_adjust_1_0_0_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_0_o,
        window_adjust_1_0_0_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_0_o_ap_vld,
        window_adjust_1_2_0_i => window_adjust_1_2_0,
        window_adjust_1_2_0_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_0_o,
        window_adjust_1_2_0_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_0_o_ap_vld,
        window_adjust_2_0_0_i => window_adjust_2_0_0,
        window_adjust_2_0_0_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_0_o,
        window_adjust_2_0_0_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_0_o_ap_vld,
        window_adjust_2_2_0_i => window_adjust_2_2_0,
        window_adjust_2_2_0_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_0_o,
        window_adjust_2_2_0_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_0_o_ap_vld,
        window_adjust_0_0_1_i => window_adjust_0_0_1,
        window_adjust_0_0_1_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_1_o,
        window_adjust_0_0_1_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_1_o_ap_vld,
        window_adjust_0_2_1_i => window_adjust_0_2_1,
        window_adjust_0_2_1_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_1_o,
        window_adjust_0_2_1_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_1_o_ap_vld,
        window_adjust_1_0_1_i => window_adjust_1_0_1,
        window_adjust_1_0_1_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_1_o,
        window_adjust_1_0_1_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_1_o_ap_vld,
        window_adjust_1_2_1_i => window_adjust_1_2_1,
        window_adjust_1_2_1_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_1_o,
        window_adjust_1_2_1_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_1_o_ap_vld,
        window_adjust_2_0_1_i => window_adjust_2_0_1,
        window_adjust_2_0_1_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_1_o,
        window_adjust_2_0_1_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_1_o_ap_vld,
        window_adjust_2_2_1_i => window_adjust_2_2_1,
        window_adjust_2_2_1_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_1_o,
        window_adjust_2_2_1_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_1_o_ap_vld,
        window_adjust_0_0_2_i => window_adjust_0_0_2,
        window_adjust_0_0_2_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_2_o,
        window_adjust_0_0_2_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_2_o_ap_vld,
        window_adjust_0_2_2_i => window_adjust_0_2_2,
        window_adjust_0_2_2_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_2_o,
        window_adjust_0_2_2_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_2_o_ap_vld,
        window_adjust_1_0_2_i => window_adjust_1_0_2,
        window_adjust_1_0_2_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_2_o,
        window_adjust_1_0_2_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_2_o_ap_vld,
        window_adjust_1_2_2_i => window_adjust_1_2_2,
        window_adjust_1_2_2_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_2_o,
        window_adjust_1_2_2_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_2_o_ap_vld,
        window_adjust_2_0_2_i => window_adjust_2_0_2,
        window_adjust_2_0_2_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_2_o,
        window_adjust_2_0_2_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_2_o_ap_vld,
        window_adjust_2_2_2_i => window_adjust_2_2_2,
        window_adjust_2_2_2_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_2_o,
        window_adjust_2_2_2_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_2_o_ap_vld,
        window_adjust_0_0_3_i => window_adjust_0_0_3,
        window_adjust_0_0_3_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_3_o,
        window_adjust_0_0_3_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_3_o_ap_vld,
        window_adjust_0_2_3_i => window_adjust_0_2_3,
        window_adjust_0_2_3_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_3_o,
        window_adjust_0_2_3_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_3_o_ap_vld,
        window_adjust_1_0_3_i => window_adjust_1_0_3,
        window_adjust_1_0_3_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_3_o,
        window_adjust_1_0_3_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_3_o_ap_vld,
        window_adjust_1_2_3_i => window_adjust_1_2_3,
        window_adjust_1_2_3_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_3_o,
        window_adjust_1_2_3_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_3_o_ap_vld,
        window_adjust_2_0_3_i => window_adjust_2_0_3,
        window_adjust_2_0_3_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_3_o,
        window_adjust_2_0_3_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_3_o_ap_vld,
        window_adjust_2_2_3_i => window_adjust_2_2_3,
        window_adjust_2_2_3_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_3_o,
        window_adjust_2_2_3_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_3_o_ap_vld,
        window_adjust_0_0_4_i => window_adjust_0_0_4,
        window_adjust_0_0_4_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_4_o,
        window_adjust_0_0_4_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_4_o_ap_vld,
        window_adjust_0_2_4_i => window_adjust_0_2_4,
        window_adjust_0_2_4_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_4_o,
        window_adjust_0_2_4_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_4_o_ap_vld,
        window_adjust_1_0_4_i => window_adjust_1_0_4,
        window_adjust_1_0_4_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_4_o,
        window_adjust_1_0_4_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_4_o_ap_vld,
        window_adjust_1_2_4_i => window_adjust_1_2_4,
        window_adjust_1_2_4_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_4_o,
        window_adjust_1_2_4_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_4_o_ap_vld,
        window_adjust_2_0_4_i => window_adjust_2_0_4,
        window_adjust_2_0_4_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_4_o,
        window_adjust_2_0_4_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_4_o_ap_vld,
        window_adjust_2_2_4_i => window_adjust_2_2_4,
        window_adjust_2_2_4_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_4_o,
        window_adjust_2_2_4_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_4_o_ap_vld,
        window_adjust_0_0_5_i => window_adjust_0_0_5,
        window_adjust_0_0_5_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_5_o,
        window_adjust_0_0_5_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_5_o_ap_vld,
        window_adjust_0_2_5_i => window_adjust_0_2_5,
        window_adjust_0_2_5_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_5_o,
        window_adjust_0_2_5_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_5_o_ap_vld,
        window_adjust_1_0_5_i => window_adjust_1_0_5,
        window_adjust_1_0_5_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_5_o,
        window_adjust_1_0_5_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_5_o_ap_vld,
        window_adjust_1_2_5_i => window_adjust_1_2_5,
        window_adjust_1_2_5_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_5_o,
        window_adjust_1_2_5_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_5_o_ap_vld,
        window_adjust_2_0_5_i => window_adjust_2_0_5,
        window_adjust_2_0_5_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_5_o,
        window_adjust_2_0_5_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_5_o_ap_vld,
        window_adjust_2_2_5_i => window_adjust_2_2_5,
        window_adjust_2_2_5_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_5_o,
        window_adjust_2_2_5_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_5_o_ap_vld,
        window_adjust_0_0_6_i => window_adjust_0_0_6,
        window_adjust_0_0_6_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_6_o,
        window_adjust_0_0_6_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_6_o_ap_vld,
        window_adjust_0_2_6_i => window_adjust_0_2_6,
        window_adjust_0_2_6_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_6_o,
        window_adjust_0_2_6_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_6_o_ap_vld,
        window_adjust_1_0_6_i => window_adjust_1_0_6,
        window_adjust_1_0_6_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_6_o,
        window_adjust_1_0_6_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_6_o_ap_vld,
        window_adjust_1_2_6_i => window_adjust_1_2_6,
        window_adjust_1_2_6_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_6_o,
        window_adjust_1_2_6_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_6_o_ap_vld,
        window_adjust_2_0_6_i => window_adjust_2_0_6,
        window_adjust_2_0_6_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_6_o,
        window_adjust_2_0_6_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_6_o_ap_vld,
        window_adjust_2_2_6_i => window_adjust_2_2_6,
        window_adjust_2_2_6_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_6_o,
        window_adjust_2_2_6_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_6_o_ap_vld,
        window_adjust_0_0_7_i => window_adjust_0_0_7,
        window_adjust_0_0_7_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_7_o,
        window_adjust_0_0_7_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_7_o_ap_vld,
        window_adjust_0_2_7_i => window_adjust_0_2_7,
        window_adjust_0_2_7_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_7_o,
        window_adjust_0_2_7_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_7_o_ap_vld,
        window_adjust_1_0_7_i => window_adjust_1_0_7,
        window_adjust_1_0_7_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_7_o,
        window_adjust_1_0_7_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_7_o_ap_vld,
        window_adjust_1_2_7_i => window_adjust_1_2_7,
        window_adjust_1_2_7_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_7_o,
        window_adjust_1_2_7_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_7_o_ap_vld,
        window_adjust_2_0_7_i => window_adjust_2_0_7,
        window_adjust_2_0_7_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_7_o,
        window_adjust_2_0_7_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_7_o_ap_vld,
        window_adjust_2_2_7_i => window_adjust_2_2_7,
        window_adjust_2_2_7_o => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_7_o,
        window_adjust_2_2_7_o_ap_vld => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_7_o_ap_vld,
        linebuf_0_0_address0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_address0,
        linebuf_0_0_ce0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce0,
        linebuf_0_0_we0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_we0,
        linebuf_0_0_d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_d0,
        linebuf_0_0_q0 => linebuf_0_0_q0,
        linebuf_0_0_address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_address1,
        linebuf_0_0_ce1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce1,
        linebuf_0_0_q1 => linebuf_0_0_q1,
        linebuf_1_0_address0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_address0,
        linebuf_1_0_ce0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce0,
        linebuf_1_0_we0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_we0,
        linebuf_1_0_d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_d0,
        linebuf_1_0_q0 => linebuf_1_0_q0,
        linebuf_1_0_address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_address1,
        linebuf_1_0_ce1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce1,
        linebuf_1_0_q1 => linebuf_1_0_q1,
        linebuf_2_0_address0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_address0,
        linebuf_2_0_ce0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce0,
        linebuf_2_0_we0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_we0,
        linebuf_2_0_d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_d0,
        linebuf_2_0_q0 => linebuf_2_0_q0,
        linebuf_2_0_address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_address1,
        linebuf_2_0_ce1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce1,
        linebuf_2_0_q1 => linebuf_2_0_q1,
        linebuf_1_1_address0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_address0,
        linebuf_1_1_ce0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce0,
        linebuf_1_1_we0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_we0,
        linebuf_1_1_d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_d0,
        linebuf_1_1_q0 => linebuf_1_1_q0,
        linebuf_1_1_address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_address1,
        linebuf_1_1_ce1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce1,
        linebuf_1_1_q1 => linebuf_1_1_q1,
        linebuf_2_1_address0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_address0,
        linebuf_2_1_ce0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce0,
        linebuf_2_1_we0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_we0,
        linebuf_2_1_d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_d0,
        linebuf_2_1_q0 => linebuf_2_1_q0,
        linebuf_2_1_address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_address1,
        linebuf_2_1_ce1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce1,
        linebuf_2_1_q1 => linebuf_2_1_q1,
        linebuf_0_1_address0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_address0,
        linebuf_0_1_ce0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce0,
        linebuf_0_1_we0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_we0,
        linebuf_0_1_d0 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_d0,
        linebuf_0_1_q0 => linebuf_0_1_q0,
        linebuf_0_1_address1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_address1,
        linebuf_0_1_ce1 => grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce1,
        linebuf_0_1_q1 => linebuf_0_1_q1);

    grp_shift_register_fu_278 : component conv2d_3x3_shift_register
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shift_register_fu_278_ap_start,
        ap_done => grp_shift_register_fu_278_ap_done,
        ap_idle => grp_shift_register_fu_278_ap_idle,
        ap_ready => grp_shift_register_fu_278_ap_ready,
        row => row_fu_148,
        linebuf_0_0_address0 => grp_shift_register_fu_278_linebuf_0_0_address0,
        linebuf_0_0_ce0 => grp_shift_register_fu_278_linebuf_0_0_ce0,
        linebuf_0_0_q0 => linebuf_0_0_q0,
        linebuf_0_1_address0 => grp_shift_register_fu_278_linebuf_0_1_address0,
        linebuf_0_1_ce0 => grp_shift_register_fu_278_linebuf_0_1_ce0,
        linebuf_0_1_q0 => linebuf_0_1_q0,
        linebuf_1_0_address0 => grp_shift_register_fu_278_linebuf_1_0_address0,
        linebuf_1_0_ce0 => grp_shift_register_fu_278_linebuf_1_0_ce0,
        linebuf_1_0_q0 => linebuf_1_0_q0,
        linebuf_1_1_address0 => grp_shift_register_fu_278_linebuf_1_1_address0,
        linebuf_1_1_ce0 => grp_shift_register_fu_278_linebuf_1_1_ce0,
        linebuf_1_1_q0 => linebuf_1_1_q0,
        linebuf_2_0_address0 => grp_shift_register_fu_278_linebuf_2_0_address0,
        linebuf_2_0_ce0 => grp_shift_register_fu_278_linebuf_2_0_ce0,
        linebuf_2_0_q0 => linebuf_2_0_q0,
        linebuf_2_1_address0 => grp_shift_register_fu_278_linebuf_2_1_address0,
        linebuf_2_1_ce0 => grp_shift_register_fu_278_linebuf_2_1_ce0,
        linebuf_2_1_q0 => linebuf_2_1_q0,
        window_adjust_0_0_0_i => window_adjust_0_0_0,
        window_adjust_0_0_0_o => grp_shift_register_fu_278_window_adjust_0_0_0_o,
        window_adjust_0_0_0_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_0_o_ap_vld,
        window_adjust_1_0_0_i => window_adjust_1_0_0,
        window_adjust_1_0_0_o => grp_shift_register_fu_278_window_adjust_1_0_0_o,
        window_adjust_1_0_0_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_0_o_ap_vld,
        window_adjust_2_0_0_i => window_adjust_2_0_0,
        window_adjust_2_0_0_o => grp_shift_register_fu_278_window_adjust_2_0_0_o,
        window_adjust_2_0_0_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_0_o_ap_vld,
        window_adjust_0_0_1_i => window_adjust_0_0_1,
        window_adjust_0_0_1_o => grp_shift_register_fu_278_window_adjust_0_0_1_o,
        window_adjust_0_0_1_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_1_o_ap_vld,
        window_adjust_1_0_1_i => window_adjust_1_0_1,
        window_adjust_1_0_1_o => grp_shift_register_fu_278_window_adjust_1_0_1_o,
        window_adjust_1_0_1_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_1_o_ap_vld,
        window_adjust_2_0_1_i => window_adjust_2_0_1,
        window_adjust_2_0_1_o => grp_shift_register_fu_278_window_adjust_2_0_1_o,
        window_adjust_2_0_1_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_1_o_ap_vld,
        window_adjust_0_0_2_i => window_adjust_0_0_2,
        window_adjust_0_0_2_o => grp_shift_register_fu_278_window_adjust_0_0_2_o,
        window_adjust_0_0_2_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_2_o_ap_vld,
        window_adjust_1_0_2_i => window_adjust_1_0_2,
        window_adjust_1_0_2_o => grp_shift_register_fu_278_window_adjust_1_0_2_o,
        window_adjust_1_0_2_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_2_o_ap_vld,
        window_adjust_2_0_2_i => window_adjust_2_0_2,
        window_adjust_2_0_2_o => grp_shift_register_fu_278_window_adjust_2_0_2_o,
        window_adjust_2_0_2_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_2_o_ap_vld,
        window_adjust_0_0_3_i => window_adjust_0_0_3,
        window_adjust_0_0_3_o => grp_shift_register_fu_278_window_adjust_0_0_3_o,
        window_adjust_0_0_3_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_3_o_ap_vld,
        window_adjust_1_0_3_i => window_adjust_1_0_3,
        window_adjust_1_0_3_o => grp_shift_register_fu_278_window_adjust_1_0_3_o,
        window_adjust_1_0_3_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_3_o_ap_vld,
        window_adjust_2_0_3_i => window_adjust_2_0_3,
        window_adjust_2_0_3_o => grp_shift_register_fu_278_window_adjust_2_0_3_o,
        window_adjust_2_0_3_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_3_o_ap_vld,
        window_adjust_0_0_4_i => window_adjust_0_0_4,
        window_adjust_0_0_4_o => grp_shift_register_fu_278_window_adjust_0_0_4_o,
        window_adjust_0_0_4_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_4_o_ap_vld,
        window_adjust_1_0_4_i => window_adjust_1_0_4,
        window_adjust_1_0_4_o => grp_shift_register_fu_278_window_adjust_1_0_4_o,
        window_adjust_1_0_4_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_4_o_ap_vld,
        window_adjust_2_0_4_i => window_adjust_2_0_4,
        window_adjust_2_0_4_o => grp_shift_register_fu_278_window_adjust_2_0_4_o,
        window_adjust_2_0_4_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_4_o_ap_vld,
        window_adjust_0_0_5_i => window_adjust_0_0_5,
        window_adjust_0_0_5_o => grp_shift_register_fu_278_window_adjust_0_0_5_o,
        window_adjust_0_0_5_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_5_o_ap_vld,
        window_adjust_1_0_5_i => window_adjust_1_0_5,
        window_adjust_1_0_5_o => grp_shift_register_fu_278_window_adjust_1_0_5_o,
        window_adjust_1_0_5_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_5_o_ap_vld,
        window_adjust_2_0_5_i => window_adjust_2_0_5,
        window_adjust_2_0_5_o => grp_shift_register_fu_278_window_adjust_2_0_5_o,
        window_adjust_2_0_5_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_5_o_ap_vld,
        window_adjust_0_0_6_i => window_adjust_0_0_6,
        window_adjust_0_0_6_o => grp_shift_register_fu_278_window_adjust_0_0_6_o,
        window_adjust_0_0_6_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_6_o_ap_vld,
        window_adjust_1_0_6_i => window_adjust_1_0_6,
        window_adjust_1_0_6_o => grp_shift_register_fu_278_window_adjust_1_0_6_o,
        window_adjust_1_0_6_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_6_o_ap_vld,
        window_adjust_2_0_6_i => window_adjust_2_0_6,
        window_adjust_2_0_6_o => grp_shift_register_fu_278_window_adjust_2_0_6_o,
        window_adjust_2_0_6_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_6_o_ap_vld,
        window_adjust_0_0_7_i => window_adjust_0_0_7,
        window_adjust_0_0_7_o => grp_shift_register_fu_278_window_adjust_0_0_7_o,
        window_adjust_0_0_7_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_0_7_o_ap_vld,
        window_adjust_1_0_7_i => window_adjust_1_0_7,
        window_adjust_1_0_7_o => grp_shift_register_fu_278_window_adjust_1_0_7_o,
        window_adjust_1_0_7_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_0_7_o_ap_vld,
        window_adjust_2_0_7_i => window_adjust_2_0_7,
        window_adjust_2_0_7_o => grp_shift_register_fu_278_window_adjust_2_0_7_o,
        window_adjust_2_0_7_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_0_7_o_ap_vld,
        window_adjust_0_2_0_i => window_adjust_0_2_0,
        window_adjust_0_2_0_o => grp_shift_register_fu_278_window_adjust_0_2_0_o,
        window_adjust_0_2_0_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_0_o_ap_vld,
        window_adjust_1_2_0_i => window_adjust_1_2_0,
        window_adjust_1_2_0_o => grp_shift_register_fu_278_window_adjust_1_2_0_o,
        window_adjust_1_2_0_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_0_o_ap_vld,
        window_adjust_2_2_0_i => window_adjust_2_2_0,
        window_adjust_2_2_0_o => grp_shift_register_fu_278_window_adjust_2_2_0_o,
        window_adjust_2_2_0_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_0_o_ap_vld,
        window_adjust_0_2_1_i => window_adjust_0_2_1,
        window_adjust_0_2_1_o => grp_shift_register_fu_278_window_adjust_0_2_1_o,
        window_adjust_0_2_1_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_1_o_ap_vld,
        window_adjust_1_2_1_i => window_adjust_1_2_1,
        window_adjust_1_2_1_o => grp_shift_register_fu_278_window_adjust_1_2_1_o,
        window_adjust_1_2_1_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_1_o_ap_vld,
        window_adjust_2_2_1_i => window_adjust_2_2_1,
        window_adjust_2_2_1_o => grp_shift_register_fu_278_window_adjust_2_2_1_o,
        window_adjust_2_2_1_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_1_o_ap_vld,
        window_adjust_0_2_2_i => window_adjust_0_2_2,
        window_adjust_0_2_2_o => grp_shift_register_fu_278_window_adjust_0_2_2_o,
        window_adjust_0_2_2_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_2_o_ap_vld,
        window_adjust_1_2_2_i => window_adjust_1_2_2,
        window_adjust_1_2_2_o => grp_shift_register_fu_278_window_adjust_1_2_2_o,
        window_adjust_1_2_2_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_2_o_ap_vld,
        window_adjust_2_2_2_i => window_adjust_2_2_2,
        window_adjust_2_2_2_o => grp_shift_register_fu_278_window_adjust_2_2_2_o,
        window_adjust_2_2_2_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_2_o_ap_vld,
        window_adjust_0_2_3_i => window_adjust_0_2_3,
        window_adjust_0_2_3_o => grp_shift_register_fu_278_window_adjust_0_2_3_o,
        window_adjust_0_2_3_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_3_o_ap_vld,
        window_adjust_1_2_3_i => window_adjust_1_2_3,
        window_adjust_1_2_3_o => grp_shift_register_fu_278_window_adjust_1_2_3_o,
        window_adjust_1_2_3_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_3_o_ap_vld,
        window_adjust_2_2_3_i => window_adjust_2_2_3,
        window_adjust_2_2_3_o => grp_shift_register_fu_278_window_adjust_2_2_3_o,
        window_adjust_2_2_3_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_3_o_ap_vld,
        window_adjust_0_2_4_i => window_adjust_0_2_4,
        window_adjust_0_2_4_o => grp_shift_register_fu_278_window_adjust_0_2_4_o,
        window_adjust_0_2_4_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_4_o_ap_vld,
        window_adjust_1_2_4_i => window_adjust_1_2_4,
        window_adjust_1_2_4_o => grp_shift_register_fu_278_window_adjust_1_2_4_o,
        window_adjust_1_2_4_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_4_o_ap_vld,
        window_adjust_2_2_4_i => window_adjust_2_2_4,
        window_adjust_2_2_4_o => grp_shift_register_fu_278_window_adjust_2_2_4_o,
        window_adjust_2_2_4_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_4_o_ap_vld,
        window_adjust_0_2_5_i => window_adjust_0_2_5,
        window_adjust_0_2_5_o => grp_shift_register_fu_278_window_adjust_0_2_5_o,
        window_adjust_0_2_5_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_5_o_ap_vld,
        window_adjust_1_2_5_i => window_adjust_1_2_5,
        window_adjust_1_2_5_o => grp_shift_register_fu_278_window_adjust_1_2_5_o,
        window_adjust_1_2_5_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_5_o_ap_vld,
        window_adjust_2_2_5_i => window_adjust_2_2_5,
        window_adjust_2_2_5_o => grp_shift_register_fu_278_window_adjust_2_2_5_o,
        window_adjust_2_2_5_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_5_o_ap_vld,
        window_adjust_0_2_6_i => window_adjust_0_2_6,
        window_adjust_0_2_6_o => grp_shift_register_fu_278_window_adjust_0_2_6_o,
        window_adjust_0_2_6_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_6_o_ap_vld,
        window_adjust_1_2_6_i => window_adjust_1_2_6,
        window_adjust_1_2_6_o => grp_shift_register_fu_278_window_adjust_1_2_6_o,
        window_adjust_1_2_6_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_6_o_ap_vld,
        window_adjust_2_2_6_i => window_adjust_2_2_6,
        window_adjust_2_2_6_o => grp_shift_register_fu_278_window_adjust_2_2_6_o,
        window_adjust_2_2_6_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_6_o_ap_vld,
        window_adjust_0_2_7_i => window_adjust_0_2_7,
        window_adjust_0_2_7_o => grp_shift_register_fu_278_window_adjust_0_2_7_o,
        window_adjust_0_2_7_o_ap_vld => grp_shift_register_fu_278_window_adjust_0_2_7_o_ap_vld,
        window_adjust_1_2_7_i => window_adjust_1_2_7,
        window_adjust_1_2_7_o => grp_shift_register_fu_278_window_adjust_1_2_7_o,
        window_adjust_1_2_7_o_ap_vld => grp_shift_register_fu_278_window_adjust_1_2_7_o_ap_vld,
        window_adjust_2_2_7_i => window_adjust_2_2_7,
        window_adjust_2_2_7_o => grp_shift_register_fu_278_window_adjust_2_2_7_o,
        window_adjust_2_2_7_o_ap_vld => grp_shift_register_fu_278_window_adjust_2_2_7_o_ap_vld,
        ap_return => grp_shift_register_fu_278_ap_return);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (cmp4_reg_435 = ap_const_lv1_1) and (cmp_reg_440 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shift_register_fu_278_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shift_register_fu_278_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_shift_register_fu_278_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shift_register_fu_278_ap_ready = ap_const_logic_1)) then 
                    grp_shift_register_fu_278_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    row_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                row_fu_148 <= ap_const_lv11_0;
            elsif (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                row_fu_148 <= row_3_fu_415_p2;
            end if; 
        end if;
    end process;

    window_adjust_0_0_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_0 <= grp_shift_register_fu_278_window_adjust_0_0_0_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_0_o;
            end if; 
        end if;
    end process;

    window_adjust_0_0_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_1 <= grp_shift_register_fu_278_window_adjust_0_0_1_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_1_o;
            end if; 
        end if;
    end process;

    window_adjust_0_0_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_2 <= grp_shift_register_fu_278_window_adjust_0_0_2_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_2 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_2_o;
            end if; 
        end if;
    end process;

    window_adjust_0_0_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_3 <= grp_shift_register_fu_278_window_adjust_0_0_3_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_3 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_3_o;
            end if; 
        end if;
    end process;

    window_adjust_0_0_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_4 <= grp_shift_register_fu_278_window_adjust_0_0_4_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_4 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_4_o;
            end if; 
        end if;
    end process;

    window_adjust_0_0_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_5 <= grp_shift_register_fu_278_window_adjust_0_0_5_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_5 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_5_o;
            end if; 
        end if;
    end process;

    window_adjust_0_0_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_6 <= grp_shift_register_fu_278_window_adjust_0_0_6_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_6 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_6_o;
            end if; 
        end if;
    end process;

    window_adjust_0_0_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_0_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_0_7 <= grp_shift_register_fu_278_window_adjust_0_0_7_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_0_7 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_0_7_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_0 <= grp_shift_register_fu_278_window_adjust_0_2_0_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_0_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_1 <= grp_shift_register_fu_278_window_adjust_0_2_1_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_1_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_2 <= grp_shift_register_fu_278_window_adjust_0_2_2_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_2 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_2_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_3 <= grp_shift_register_fu_278_window_adjust_0_2_3_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_3 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_3_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_4 <= grp_shift_register_fu_278_window_adjust_0_2_4_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_4 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_4_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_5 <= grp_shift_register_fu_278_window_adjust_0_2_5_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_5 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_5_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_6 <= grp_shift_register_fu_278_window_adjust_0_2_6_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_6 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_6_o;
            end if; 
        end if;
    end process;

    window_adjust_0_2_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_0_2_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_0_2_7 <= grp_shift_register_fu_278_window_adjust_0_2_7_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_0_2_7 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_0_2_7_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_0 <= grp_shift_register_fu_278_window_adjust_1_0_0_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_0_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_1 <= grp_shift_register_fu_278_window_adjust_1_0_1_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_1_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_2 <= grp_shift_register_fu_278_window_adjust_1_0_2_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_2 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_2_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_3 <= grp_shift_register_fu_278_window_adjust_1_0_3_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_3 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_3_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_4 <= grp_shift_register_fu_278_window_adjust_1_0_4_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_4 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_4_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_5 <= grp_shift_register_fu_278_window_adjust_1_0_5_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_5 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_5_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_6 <= grp_shift_register_fu_278_window_adjust_1_0_6_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_6 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_6_o;
            end if; 
        end if;
    end process;

    window_adjust_1_0_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_0_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_0_7 <= grp_shift_register_fu_278_window_adjust_1_0_7_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_0_7 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_0_7_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_0 <= grp_shift_register_fu_278_window_adjust_1_2_0_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_0_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_1 <= grp_shift_register_fu_278_window_adjust_1_2_1_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_1_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_2 <= grp_shift_register_fu_278_window_adjust_1_2_2_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_2 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_2_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_3 <= grp_shift_register_fu_278_window_adjust_1_2_3_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_3 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_3_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_4 <= grp_shift_register_fu_278_window_adjust_1_2_4_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_4 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_4_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_5 <= grp_shift_register_fu_278_window_adjust_1_2_5_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_5 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_5_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_6 <= grp_shift_register_fu_278_window_adjust_1_2_6_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_6 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_6_o;
            end if; 
        end if;
    end process;

    window_adjust_1_2_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_1_2_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_1_2_7 <= grp_shift_register_fu_278_window_adjust_1_2_7_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_1_2_7 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_1_2_7_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_0 <= grp_shift_register_fu_278_window_adjust_2_0_0_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_0_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_1 <= grp_shift_register_fu_278_window_adjust_2_0_1_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_1_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_2 <= grp_shift_register_fu_278_window_adjust_2_0_2_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_2 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_2_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_3 <= grp_shift_register_fu_278_window_adjust_2_0_3_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_3 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_3_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_4 <= grp_shift_register_fu_278_window_adjust_2_0_4_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_4 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_4_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_5 <= grp_shift_register_fu_278_window_adjust_2_0_5_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_5 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_5_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_6 <= grp_shift_register_fu_278_window_adjust_2_0_6_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_6 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_6_o;
            end if; 
        end if;
    end process;

    window_adjust_2_0_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_0_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_0_7 <= grp_shift_register_fu_278_window_adjust_2_0_7_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_0_7 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_0_7_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_0 <= grp_shift_register_fu_278_window_adjust_2_2_0_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_0_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_0_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_1 <= grp_shift_register_fu_278_window_adjust_2_2_1_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_1_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_2 <= grp_shift_register_fu_278_window_adjust_2_2_2_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_2 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_2_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_3 <= grp_shift_register_fu_278_window_adjust_2_2_3_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_3_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_3 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_3_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_4 <= grp_shift_register_fu_278_window_adjust_2_2_4_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_4_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_4 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_4_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_5_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_5 <= grp_shift_register_fu_278_window_adjust_2_2_5_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_5_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_5 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_5_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_6 <= grp_shift_register_fu_278_window_adjust_2_2_6_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_6_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_6 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_6_o;
            end if; 
        end if;
    end process;

    window_adjust_2_2_7_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_shift_register_fu_278_window_adjust_2_2_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                window_adjust_2_2_7 <= grp_shift_register_fu_278_window_adjust_2_2_7_o;
            elsif (((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_7_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                window_adjust_2_2_7 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_window_adjust_2_2_7_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp4_reg_435 <= cmp4_fu_401_p2;
                cmp_reg_440 <= cmp_fu_408_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state6, cmp_reg_440, cmp4_reg_435, grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_done, ap_CS_fsm_state3, ap_block_state6, ap_block_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (cmp4_reg_435 = ap_const_lv1_1) and (cmp_reg_440 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (cmp4_reg_435 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_done)
    begin
        if ((grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6)
    begin
        if ((ap_const_boolean_1 = ap_block_state6)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(output_r_full_n, cmp_reg_440)
    begin
                ap_block_state6 <= ((output_r_full_n = ap_const_logic_0) and (cmp_reg_440 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6, cmp_reg_440, cmp4_reg_435, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (cmp4_reg_435 = ap_const_lv1_1) and (cmp_reg_440 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, cmp_reg_440, cmp4_reg_435, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (cmp4_reg_435 = ap_const_lv1_1) and (cmp_reg_440 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp4_fu_401_p2 <= "1" when (row_fu_148 = ap_const_lv11_438) else "0";
    cmp_fu_408_p2 <= "0" when (row_fu_148 = ap_const_lv11_0) else "1";
    grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_ap_start_reg;
    grp_shift_register_fu_278_ap_start <= grp_shift_register_fu_278_ap_start_reg;

    input_r_read_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_input_r_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_r_read <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_input_r_read;
        else 
            input_r_read <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_0_address0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_address0, grp_shift_register_fu_278_linebuf_0_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_0_0_address0 <= grp_shift_register_fu_278_linebuf_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_0_address0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_address0;
        else 
            linebuf_0_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_0_0_ce0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce0, grp_shift_register_fu_278_linebuf_0_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_0_0_ce0 <= grp_shift_register_fu_278_linebuf_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_0_ce0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce0;
        else 
            linebuf_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_0_ce1_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_0_ce1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_ce1;
        else 
            linebuf_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_0_we0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_0_we0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_0_we0;
        else 
            linebuf_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_1_address0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_address0, grp_shift_register_fu_278_linebuf_0_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_0_1_address0 <= grp_shift_register_fu_278_linebuf_0_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_1_address0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_address0;
        else 
            linebuf_0_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_0_1_ce0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce0, grp_shift_register_fu_278_linebuf_0_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_0_1_ce0 <= grp_shift_register_fu_278_linebuf_0_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_1_ce0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce0;
        else 
            linebuf_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_1_ce1_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_1_ce1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_ce1;
        else 
            linebuf_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_0_1_we0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_0_1_we0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_0_1_we0;
        else 
            linebuf_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_0_address0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_address0, grp_shift_register_fu_278_linebuf_1_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_1_0_address0 <= grp_shift_register_fu_278_linebuf_1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_0_address0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_address0;
        else 
            linebuf_1_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_1_0_ce0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce0, grp_shift_register_fu_278_linebuf_1_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_1_0_ce0 <= grp_shift_register_fu_278_linebuf_1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_0_ce0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce0;
        else 
            linebuf_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_0_ce1_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_0_ce1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_ce1;
        else 
            linebuf_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_0_we0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_0_we0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_0_we0;
        else 
            linebuf_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_1_address0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_address0, grp_shift_register_fu_278_linebuf_1_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_1_1_address0 <= grp_shift_register_fu_278_linebuf_1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_1_address0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_address0;
        else 
            linebuf_1_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_1_1_ce0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce0, grp_shift_register_fu_278_linebuf_1_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_1_1_ce0 <= grp_shift_register_fu_278_linebuf_1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_1_ce0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce0;
        else 
            linebuf_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_1_ce1_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_1_ce1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_ce1;
        else 
            linebuf_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_1_1_we0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_1_1_we0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_1_1_we0;
        else 
            linebuf_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_0_address0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_address0, grp_shift_register_fu_278_linebuf_2_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_2_0_address0 <= grp_shift_register_fu_278_linebuf_2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_0_address0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_address0;
        else 
            linebuf_2_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_2_0_ce0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce0, grp_shift_register_fu_278_linebuf_2_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_2_0_ce0 <= grp_shift_register_fu_278_linebuf_2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_0_ce0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce0;
        else 
            linebuf_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_0_ce1_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_0_ce1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_ce1;
        else 
            linebuf_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_0_we0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_0_we0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_0_we0;
        else 
            linebuf_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_1_address0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_address0, grp_shift_register_fu_278_linebuf_2_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_2_1_address0 <= grp_shift_register_fu_278_linebuf_2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_1_address0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_address0;
        else 
            linebuf_2_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    linebuf_2_1_ce0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce0, grp_shift_register_fu_278_linebuf_2_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            linebuf_2_1_ce0 <= grp_shift_register_fu_278_linebuf_2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_1_ce0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce0;
        else 
            linebuf_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_1_ce1_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_1_ce1 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_ce1;
        else 
            linebuf_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuf_2_1_we0_assign_proc : process(grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuf_2_1_we0 <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_linebuf_2_1_we0;
        else 
            linebuf_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_blk_n_assign_proc : process(output_r_full_n, ap_CS_fsm_state6, cmp_reg_440)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (cmp_reg_440 = ap_const_lv1_1))) then 
            output_r_blk_n <= output_r_full_n;
        else 
            output_r_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    output_r_din_assign_proc : process(ap_CS_fsm_state6, cmp_reg_440, grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_din, grp_shift_register_fu_278_ap_return, ap_CS_fsm_state3, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (cmp_reg_440 = ap_const_lv1_1))) then 
            output_r_din <= grp_shift_register_fu_278_ap_return;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_r_din <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_din;
        else 
            output_r_din <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_din;
        end if; 
    end process;


    output_r_write_assign_proc : process(ap_CS_fsm_state6, cmp_reg_440, grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_write, ap_CS_fsm_state3, ap_block_state6)
    begin
        if (((ap_const_boolean_0 = ap_block_state6) and (ap_const_logic_1 = ap_CS_fsm_state6) and (cmp_reg_440 = ap_const_lv1_1))) then 
            output_r_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_r_write <= grp_image_filter_Pipeline_VITIS_LOOP_188_2_fu_159_output_r_write;
        else 
            output_r_write <= ap_const_logic_0;
        end if; 
    end process;

    row_3_fu_415_p2 <= std_logic_vector(unsigned(row_fu_148) + unsigned(ap_const_lv11_1));
end behav;
