ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include <stdint.h>
  22:Core/Src/main.c **** #include <stdio.h>
  23:Core/Src/main.c **** #include "main.h"
  24:Core/Src/main.c **** //#include "registers.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 3


  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE END 2 */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Infinite loop */
  96:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  97:Core/Src/main.c ****   while (1)
  98:Core/Src/main.c ****   {
  99:Core/Src/main.c ****     /* USER CODE END WHILE */
 100:Core/Src/main.c ****       /*
 101:Core/Src/main.c ****       if (((int)(*GPIOA_IDR) & 0x4) == 0x4) {
 102:Core/Src/main.c ****           (*GPIOA_ODR) |= 0x2;
 103:Core/Src/main.c ****       } else {
 104:Core/Src/main.c ****           (*GPIOA_ODR) &= ~0x2;
 105:Core/Src/main.c ****       }*/
 106:Core/Src/main.c ****       if (GPIOA->IDR & 0x4 == 0x4) {
 107:Core/Src/main.c ****           GPIOA->ODR |= 0x2;
 108:Core/Src/main.c ****       } else {
 109:Core/Src/main.c ****           GPIOA->ODR &= ~0x2;
 110:Core/Src/main.c ****       }
 111:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 112:Core/Src/main.c ****   }
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 114:Core/Src/main.c **** }
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** /**
 117:Core/Src/main.c ****   * @brief System Clock Configuration
 118:Core/Src/main.c ****   * @retval None
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c **** void SystemClock_Config(void)
 121:Core/Src/main.c **** {
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 130:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 141:Core/Src/main.c ****   */
 142:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     Error_Handler();
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c **** }
 154:Core/Src/main.c **** 
 155:Core/Src/main.c **** /**
 156:Core/Src/main.c ****   * @brief GPIO Initialization Function
 157:Core/Src/main.c ****   * @param None
 158:Core/Src/main.c ****   * @retval None
 159:Core/Src/main.c ****   */
 160:Core/Src/main.c **** static void MX_GPIO_Init(void)
 161:Core/Src/main.c **** {
  28              		.loc 1 161 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 87B0     		sub	sp, sp, #28
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 40
 162:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 162 3 view .LVU1
  42              		.loc 1 162 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0194     		str	r4, [sp, #4]
  45 0008 0294     		str	r4, [sp, #8]
  46 000a 0394     		str	r4, [sp, #12]
  47 000c 0494     		str	r4, [sp, #16]
  48 000e 0594     		str	r4, [sp, #20]
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 165:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49              		.loc 1 165 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 165 3 view .LVU4
  52 0010 0094     		str	r4, [sp]
  53              		.loc 1 165 3 view .LVU5
  54 0012 124B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00102 		orr	r2, r2, #1
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 165 3 view .LVU6
  59 001c 1B6B     		ldr	r3, [r3, #48]
  60 001e 03F00103 		and	r3, r3, #1
  61 0022 0093     		str	r3, [sp]
  62              		.loc 1 165 3 view .LVU7
  63 0024 009B     		ldr	r3, [sp]
  64              	.LBE4:
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 5


  65              		.loc 1 165 3 view .LVU8
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 168:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
  66              		.loc 1 168 3 view .LVU9
  67 0026 0E4D     		ldr	r5, .L3+4
  68 0028 2246     		mov	r2, r4
  69 002a 0221     		movs	r1, #2
  70 002c 2846     		mov	r0, r5
  71 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
  72              	.LVL0:
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /*Configure GPIO pin : PA1 */
 171:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_1;
  73              		.loc 1 171 3 view .LVU10
  74              		.loc 1 171 23 is_stmt 0 view .LVU11
  75 0032 0223     		movs	r3, #2
  76 0034 0193     		str	r3, [sp, #4]
 172:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  77              		.loc 1 172 3 is_stmt 1 view .LVU12
  78              		.loc 1 172 24 is_stmt 0 view .LVU13
  79 0036 0123     		movs	r3, #1
  80 0038 0293     		str	r3, [sp, #8]
 173:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  81              		.loc 1 173 3 is_stmt 1 view .LVU14
  82              		.loc 1 173 24 is_stmt 0 view .LVU15
  83 003a 0394     		str	r4, [sp, #12]
 174:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  84              		.loc 1 174 3 is_stmt 1 view .LVU16
  85              		.loc 1 174 25 is_stmt 0 view .LVU17
  86 003c 0494     		str	r4, [sp, #16]
 175:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  87              		.loc 1 175 3 is_stmt 1 view .LVU18
  88 003e 01A9     		add	r1, sp, #4
  89 0040 2846     		mov	r0, r5
  90 0042 FFF7FEFF 		bl	HAL_GPIO_Init
  91              	.LVL1:
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /*Configure GPIO pin : PA2 */
 178:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2;
  92              		.loc 1 178 3 view .LVU19
  93              		.loc 1 178 23 is_stmt 0 view .LVU20
  94 0046 0423     		movs	r3, #4
  95 0048 0193     		str	r3, [sp, #4]
 179:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  96              		.loc 1 179 3 is_stmt 1 view .LVU21
  97              		.loc 1 179 24 is_stmt 0 view .LVU22
  98 004a 0294     		str	r4, [sp, #8]
 180:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  99              		.loc 1 180 3 is_stmt 1 view .LVU23
 100              		.loc 1 180 24 is_stmt 0 view .LVU24
 101 004c 0394     		str	r4, [sp, #12]
 181:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 102              		.loc 1 181 3 is_stmt 1 view .LVU25
 103 004e 0DEB0301 		add	r1, sp, r3
 104 0052 2846     		mov	r0, r5
 105 0054 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 6


 106              	.LVL2:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** }
 107              		.loc 1 183 1 is_stmt 0 view .LVU26
 108 0058 07B0     		add	sp, sp, #28
 109              	.LCFI2:
 110              		.cfi_def_cfa_offset 12
 111              		@ sp needed
 112 005a 30BD     		pop	{r4, r5, pc}
 113              	.L4:
 114              		.align	2
 115              	.L3:
 116 005c 00380240 		.word	1073887232
 117 0060 00000240 		.word	1073872896
 118              		.cfi_endproc
 119              	.LFE135:
 121              		.section	.text.Error_Handler,"ax",%progbits
 122              		.align	1
 123              		.global	Error_Handler
 124              		.syntax unified
 125              		.thumb
 126              		.thumb_func
 127              		.fpu fpv4-sp-d16
 129              	Error_Handler:
 130              	.LFB136:
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** /* USER CODE END 4 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 191:Core/Src/main.c ****   * @retval None
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c **** void Error_Handler(void)
 194:Core/Src/main.c **** {
 131              		.loc 1 194 1 is_stmt 1 view -0
 132              		.cfi_startproc
 133              		@ Volatile: function does not return.
 134              		@ args = 0, pretend = 0, frame = 0
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 195:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 196:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 197:Core/Src/main.c ****   __disable_irq();
 137              		.loc 1 197 3 view .LVU28
 138              	.LBB5:
 139              	.LBI5:
 140              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 7


   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 8


  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 9


 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141              		.loc 2 140 27 view .LVU29
 142              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143              		.loc 2 142 3 view .LVU30
 144              		.syntax unified
 145              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 146 0000 72B6     		cpsid i
 147              	@ 0 "" 2
 148              		.thumb
 149              		.syntax unified
 150              	.L6:
 151              	.LBE6:
 152              	.LBE5:
 198:Core/Src/main.c ****   while (1)
 153              		.loc 1 198 3 discriminator 1 view .LVU31
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****   }
 154              		.loc 1 200 3 discriminator 1 view .LVU32
 198:Core/Src/main.c ****   while (1)
 155              		.loc 1 198 9 discriminator 1 view .LVU33
 156 0002 FEE7     		b	.L6
 157              		.cfi_endproc
 158              	.LFE136:
 160              		.section	.text.SystemClock_Config,"ax",%progbits
 161              		.align	1
 162              		.global	SystemClock_Config
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 166              		.fpu fpv4-sp-d16
 168              	SystemClock_Config:
 169              	.LFB134:
 121:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 170              		.loc 1 121 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 80
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174 0000 00B5     		push	{lr}
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 10


 175              	.LCFI3:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 14, -4
 178 0002 95B0     		sub	sp, sp, #84
 179              	.LCFI4:
 180              		.cfi_def_cfa_offset 88
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 181              		.loc 1 122 3 view .LVU35
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 182              		.loc 1 122 22 is_stmt 0 view .LVU36
 183 0004 3022     		movs	r2, #48
 184 0006 0021     		movs	r1, #0
 185 0008 08A8     		add	r0, sp, #32
 186 000a FFF7FEFF 		bl	memset
 187              	.LVL3:
 123:Core/Src/main.c **** 
 188              		.loc 1 123 3 is_stmt 1 view .LVU37
 123:Core/Src/main.c **** 
 189              		.loc 1 123 22 is_stmt 0 view .LVU38
 190 000e 0023     		movs	r3, #0
 191 0010 0393     		str	r3, [sp, #12]
 192 0012 0493     		str	r3, [sp, #16]
 193 0014 0593     		str	r3, [sp, #20]
 194 0016 0693     		str	r3, [sp, #24]
 195 0018 0793     		str	r3, [sp, #28]
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 196              		.loc 1 127 3 is_stmt 1 view .LVU39
 197              	.LBB7:
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 198              		.loc 1 127 3 view .LVU40
 199 001a 0193     		str	r3, [sp, #4]
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 200              		.loc 1 127 3 view .LVU41
 201 001c 184A     		ldr	r2, .L13
 202 001e 116C     		ldr	r1, [r2, #64]
 203 0020 41F08051 		orr	r1, r1, #268435456
 204 0024 1164     		str	r1, [r2, #64]
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 205              		.loc 1 127 3 view .LVU42
 206 0026 126C     		ldr	r2, [r2, #64]
 207 0028 02F08052 		and	r2, r2, #268435456
 208 002c 0192     		str	r2, [sp, #4]
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 209              		.loc 1 127 3 view .LVU43
 210 002e 019A     		ldr	r2, [sp, #4]
 211              	.LBE7:
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 212              		.loc 1 127 3 view .LVU44
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 213              		.loc 1 128 3 view .LVU45
 214              	.LBB8:
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 215              		.loc 1 128 3 view .LVU46
 216 0030 0293     		str	r3, [sp, #8]
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 217              		.loc 1 128 3 view .LVU47
 218 0032 144A     		ldr	r2, .L13+4
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 11


 219 0034 1168     		ldr	r1, [r2]
 220 0036 41F48041 		orr	r1, r1, #16384
 221 003a 1160     		str	r1, [r2]
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 222              		.loc 1 128 3 view .LVU48
 223 003c 1268     		ldr	r2, [r2]
 224 003e 02F48042 		and	r2, r2, #16384
 225 0042 0292     		str	r2, [sp, #8]
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 226              		.loc 1 128 3 view .LVU49
 227 0044 029A     		ldr	r2, [sp, #8]
 228              	.LBE8:
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 229              		.loc 1 128 3 view .LVU50
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 230              		.loc 1 132 3 view .LVU51
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 231              		.loc 1 132 36 is_stmt 0 view .LVU52
 232 0046 0222     		movs	r2, #2
 233 0048 0892     		str	r2, [sp, #32]
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 234              		.loc 1 133 3 is_stmt 1 view .LVU53
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 235              		.loc 1 133 30 is_stmt 0 view .LVU54
 236 004a 0122     		movs	r2, #1
 237 004c 0B92     		str	r2, [sp, #44]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 238              		.loc 1 134 3 is_stmt 1 view .LVU55
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 239              		.loc 1 134 41 is_stmt 0 view .LVU56
 240 004e 1022     		movs	r2, #16
 241 0050 0C92     		str	r2, [sp, #48]
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 242              		.loc 1 135 3 is_stmt 1 view .LVU57
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 243              		.loc 1 135 34 is_stmt 0 view .LVU58
 244 0052 0E93     		str	r3, [sp, #56]
 136:Core/Src/main.c ****   {
 245              		.loc 1 136 3 is_stmt 1 view .LVU59
 136:Core/Src/main.c ****   {
 246              		.loc 1 136 7 is_stmt 0 view .LVU60
 247 0054 08A8     		add	r0, sp, #32
 248 0056 FFF7FEFF 		bl	HAL_RCC_OscConfig
 249              	.LVL4:
 136:Core/Src/main.c ****   {
 250              		.loc 1 136 6 view .LVU61
 251 005a 68B9     		cbnz	r0, .L11
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 252              		.loc 1 142 3 is_stmt 1 view .LVU62
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 253              		.loc 1 142 31 is_stmt 0 view .LVU63
 254 005c 0F23     		movs	r3, #15
 255 005e 0393     		str	r3, [sp, #12]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 256              		.loc 1 144 3 is_stmt 1 view .LVU64
 144:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 257              		.loc 1 144 34 is_stmt 0 view .LVU65
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 12


 258 0060 0021     		movs	r1, #0
 259 0062 0491     		str	r1, [sp, #16]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 260              		.loc 1 145 3 is_stmt 1 view .LVU66
 145:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 261              		.loc 1 145 35 is_stmt 0 view .LVU67
 262 0064 0591     		str	r1, [sp, #20]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 263              		.loc 1 146 3 is_stmt 1 view .LVU68
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 264              		.loc 1 146 36 is_stmt 0 view .LVU69
 265 0066 0691     		str	r1, [sp, #24]
 147:Core/Src/main.c **** 
 266              		.loc 1 147 3 is_stmt 1 view .LVU70
 147:Core/Src/main.c **** 
 267              		.loc 1 147 36 is_stmt 0 view .LVU71
 268 0068 0791     		str	r1, [sp, #28]
 149:Core/Src/main.c ****   {
 269              		.loc 1 149 3 is_stmt 1 view .LVU72
 149:Core/Src/main.c ****   {
 270              		.loc 1 149 7 is_stmt 0 view .LVU73
 271 006a 03A8     		add	r0, sp, #12
 272 006c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 273              	.LVL5:
 149:Core/Src/main.c ****   {
 274              		.loc 1 149 6 view .LVU74
 275 0070 20B9     		cbnz	r0, .L12
 153:Core/Src/main.c **** 
 276              		.loc 1 153 1 view .LVU75
 277 0072 15B0     		add	sp, sp, #84
 278              	.LCFI5:
 279              		.cfi_remember_state
 280              		.cfi_def_cfa_offset 4
 281              		@ sp needed
 282 0074 5DF804FB 		ldr	pc, [sp], #4
 283              	.L11:
 284              	.LCFI6:
 285              		.cfi_restore_state
 138:Core/Src/main.c ****   }
 286              		.loc 1 138 5 is_stmt 1 view .LVU76
 287 0078 FFF7FEFF 		bl	Error_Handler
 288              	.LVL6:
 289              	.L12:
 151:Core/Src/main.c ****   }
 290              		.loc 1 151 5 view .LVU77
 291 007c FFF7FEFF 		bl	Error_Handler
 292              	.LVL7:
 293              	.L14:
 294              		.align	2
 295              	.L13:
 296 0080 00380240 		.word	1073887232
 297 0084 00700040 		.word	1073770496
 298              		.cfi_endproc
 299              	.LFE134:
 301              		.section	.text.main,"ax",%progbits
 302              		.align	1
 303              		.global	main
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 13


 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 307              		.fpu fpv4-sp-d16
 309              	main:
 310              	.LFB133:
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 311              		.loc 1 68 1 view -0
 312              		.cfi_startproc
 313              		@ Volatile: function does not return.
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316 0000 08B5     		push	{r3, lr}
 317              	.LCFI7:
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 3, -8
 320              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 321              		.loc 1 76 3 view .LVU79
 322 0002 FFF7FEFF 		bl	HAL_Init
 323              	.LVL8:
  83:Core/Src/main.c **** 
 324              		.loc 1 83 3 view .LVU80
 325 0006 FFF7FEFF 		bl	SystemClock_Config
 326              	.LVL9:
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 327              		.loc 1 90 3 view .LVU81
 328 000a FFF7FEFF 		bl	MX_GPIO_Init
 329              	.LVL10:
 330 000e 04E0     		b	.L16
 331              	.L20:
 107:Core/Src/main.c ****       } else {
 332              		.loc 1 107 11 view .LVU82
 107:Core/Src/main.c ****       } else {
 333              		.loc 1 107 22 is_stmt 0 view .LVU83
 334 0010 074A     		ldr	r2, .L21
 335 0012 5369     		ldr	r3, [r2, #20]
 336 0014 43F00203 		orr	r3, r3, #2
 337 0018 5361     		str	r3, [r2, #20]
 338              	.L16:
  97:Core/Src/main.c ****   {
 339              		.loc 1 97 3 is_stmt 1 view .LVU84
 106:Core/Src/main.c ****           GPIOA->ODR |= 0x2;
 340              		.loc 1 106 7 view .LVU85
 106:Core/Src/main.c ****           GPIOA->ODR |= 0x2;
 341              		.loc 1 106 16 is_stmt 0 view .LVU86
 342 001a 054B     		ldr	r3, .L21
 343 001c 1B69     		ldr	r3, [r3, #16]
 106:Core/Src/main.c ****           GPIOA->ODR |= 0x2;
 344              		.loc 1 106 10 view .LVU87
 345 001e 13F0010F 		tst	r3, #1
 346 0022 F5D1     		bne	.L20
 109:Core/Src/main.c ****       }
 347              		.loc 1 109 11 is_stmt 1 view .LVU88
 109:Core/Src/main.c ****       }
 348              		.loc 1 109 22 is_stmt 0 view .LVU89
 349 0024 024A     		ldr	r2, .L21
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 14


 350 0026 5369     		ldr	r3, [r2, #20]
 351 0028 23F00203 		bic	r3, r3, #2
 352 002c 5361     		str	r3, [r2, #20]
 353 002e F4E7     		b	.L16
 354              	.L22:
 355              		.align	2
 356              	.L21:
 357 0030 00000240 		.word	1073872896
 358              		.cfi_endproc
 359              	.LFE133:
 361              		.text
 362              	.Letext0:
 363              		.file 3 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 364              		.file 4 "/opt/homebrew/Caskroom/gcc-arm-embedded/10-2020-q4-major/gcc-arm-none-eabi-10-2020-q4-maj
 365              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 366              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 367              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 368              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 369              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 370              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 371              		.file 11 "<built-in>"
ARM GAS  /var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:116    .text.MX_GPIO_Init:000000000000005c $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:122    .text.Error_Handler:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:129    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:161    .text.SystemClock_Config:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:168    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:296    .text.SystemClock_Config:0000000000000080 $d
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:302    .text.main:0000000000000000 $t
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:309    .text.main:0000000000000000 main
/var/folders/sd/sw6_rvdd1xd6sxxq8gkv_lph0000gn/T//ccsbXNMD.s:357    .text.main:0000000000000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
