module gated_sr_latch (
    input  logic S,
    input  logic R,
    input  logic En,
    output logic Q
);
    always_comb begin
        if (En) begin
            if (S && !R) Q = 1;
            else if (!S && R) Q = 0;
            // S=R=0: retain state, S=R=1: invalid
        end
        // else: retain state
    end
endmodule

