# Reading H:/QUartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/QUartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab62soc
# ** Warning: (vlib-34) Library already exists at "lab62soc".
# vmap lab62soc lab62soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62soc lab62soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:34 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/lab62soc.v 
# -- Compiling module lab62soc
# 
# Top level modules:
# 	lab62soc
# End time: 15:10:34 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:34 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 15:10:34 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:34 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:10:34 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:34 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 
# -- Compiling module lab62soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0
# End time: 15:10:35 on May 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:35 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab62soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 15:10:35 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:35 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62soc_mm_interconnect_0_avalon_st_adapter
# End time: 15:10:35 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:35 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:10:35 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:35 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_rst.v 
# -- Compiling module lab62soc_usb_rst
# 
# Top level modules:
# 	lab62soc_usb_rst
# End time: 15:10:35 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:36 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_usb_gpx.v 
# -- Compiling module lab62soc_usb_gpx
# 
# Top level modules:
# 	lab62soc_usb_gpx
# End time: 15:10:36 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:36 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_timer_0.v 
# -- Compiling module lab62soc_timer_0
# 
# Top level modules:
# 	lab62soc_timer_0
# End time: 15:10:36 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:36 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 
# -- Compiling module lab62soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62soc_sysid_qsys_0
# End time: 15:10:36 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:36 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_spi_0.v 
# -- Compiling module lab62soc_spi_0
# 
# Top level modules:
# 	lab62soc_spi_0
# End time: 15:10:36 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:36 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram_pll.v 
# -- Compiling module lab62soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62soc_sdram_pll_altpll_vg92
# -- Compiling module lab62soc_sdram_pll
# 
# Top level modules:
# 	lab62soc_sdram_pll
# End time: 15:10:36 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:36 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_sdram.v 
# -- Compiling module lab62soc_sdram_input_efifo_module
# -- Compiling module lab62soc_sdram
# 
# Top level modules:
# 	lab62soc_sdram
# End time: 15:10:36 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:36 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_onchip_memory2_0.v 
# -- Compiling module lab62soc_onchip_memory2_0
# 
# Top level modules:
# 	lab62soc_onchip_memory2_0
# End time: 15:10:36 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:37 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 
# -- Compiling module lab62soc_nios2_gen2_0
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0
# End time: 15:10:37 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:37 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module lab62soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module lab62soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module lab62soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	lab62soc_nios2_gen2_0_cpu
# End time: 15:10:37 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:37 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 15:10:37 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:37 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 15:10:37 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:38 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 15:10:38 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:38 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module lab62soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	lab62soc_nios2_gen2_0_cpu_test_bench
# End time: 15:10:38 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:38 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_leds_pio.v 
# -- Compiling module lab62soc_leds_pio
# 
# Top level modules:
# 	lab62soc_leds_pio
# End time: 15:10:38 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:38 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_keycode.v 
# -- Compiling module lab62soc_keycode
# 
# Top level modules:
# 	lab62soc_keycode
# End time: 15:10:38 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:38 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_key.v 
# -- Compiling module lab62soc_key
# 
# Top level modules:
# 	lab62soc_key
# End time: 15:10:38 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:39 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_jtag_uart_0.v 
# -- Compiling module lab62soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab62soc_jtag_uart_0_scfifo_w
# -- Compiling module lab62soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab62soc_jtag_uart_0_scfifo_r
# -- Compiling module lab62soc_jtag_uart_0
# 
# Top level modules:
# 	lab62soc_jtag_uart_0
# End time: 15:10:39 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62soc +incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules {H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:39 on May 04,2023
# vlog -reportprogress 300 -vlog01compat -work lab62soc "+incdir+H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules" H:/fp/FPGA_Mario-main/finalproject/lab62soc/synthesis/submodules/lab62soc_hex_digits_pio.v 
# -- Compiling module lab62soc_hex_digits_pio
# 
# Top level modules:
# 	lab62soc_hex_digits_pio
# End time: 15:10:39 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:39 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+H:/fp/FPGA_Mario-main/finalproject" H:/fp/FPGA_Mario-main/finalproject/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 15:10:39 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:39 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+H:/fp/FPGA_Mario-main/finalproject" H:/fp/FPGA_Mario-main/finalproject/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 15:10:39 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:39 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+H:/fp/FPGA_Mario-main/finalproject" H:/fp/FPGA_Mario-main/finalproject/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:10:39 on May 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:39 on May 04,2023
# vlog -reportprogress 300 -sv -work work "+incdir+H:/fp/FPGA_Mario-main/finalproject" H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv 
# -- Compiling module counter
# -- Compiling module counter_mario_ani
# -- Compiling module mario_look_dir
# -- Compiling module color_mapper
# ** Error (suppressible): H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv(145): (vlog-2388) 'm_stand_addr' already declared in this scope (color_mapper).
# ** Error (suppressible): H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv(146): (vlog-2388) 'm_stand_RGB' already declared in this scope (color_mapper).
# End time: 15:10:39 on May 04,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: H:/QUartus/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lab6_run_msim_rtl_systemverilog.do line 39
# H:/QUartus/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+H:/fp/FPGA_Mario-main/finalproject {H:/fp/FPGA_Mario-main/finalproject/Color_Mapper.sv}"
