/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [12:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[142] | celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_0z | celloutsig_1_4z);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_14z | celloutsig_1_10z);
  assign celloutsig_1_19z = ~(celloutsig_1_9z | celloutsig_1_12z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z[1] | in_data[46]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[1] | celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_0_0z = ~(in_data[35] ^ in_data[47]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_1_12z = ~(celloutsig_1_5z ^ celloutsig_1_11z[12]);
  assign celloutsig_1_14z = ~(celloutsig_1_1z ^ celloutsig_1_5z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z ^ celloutsig_0_2z[2]);
  assign celloutsig_0_17z = ~(celloutsig_0_0z ^ celloutsig_0_12z);
  assign celloutsig_1_0z = ~(in_data[137] ^ in_data[179]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z ^ in_data[138]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_1_6z = { in_data[171:162], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~((in_data[77] & celloutsig_0_3z) | (celloutsig_0_5z & celloutsig_0_4z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_5z) | (celloutsig_0_3z & celloutsig_0_6z));
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_9z) | (celloutsig_0_0z & celloutsig_0_6z));
  assign celloutsig_0_1z = ~((in_data[6] & celloutsig_0_0z) | (in_data[42] & celloutsig_0_0z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z & celloutsig_0_7z) | (celloutsig_0_10z & in_data[43]));
  assign celloutsig_0_12z = ~((celloutsig_0_2z[2] & celloutsig_0_2z[1]) | (celloutsig_0_9z & in_data[41]));
  assign celloutsig_0_18z = ~((celloutsig_0_3z & in_data[2]) | (celloutsig_0_17z & celloutsig_0_14z));
  assign celloutsig_0_19z = ~((celloutsig_0_11z & celloutsig_0_3z) | (in_data[34] & celloutsig_0_4z));
  assign celloutsig_1_1z = ~((in_data[115] & celloutsig_1_0z) | (celloutsig_1_0z & in_data[170]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
