
#ifndef __REG_DRAM_H__
#define __REG_DRAM_H__



/**************************************************************************
 *                  R E G I S T E R  A D D R E S S
 **************************************************************************/ 

#define	REG_Dram_Cdsp1Eof_Sts			(0x2700)
#define	REG_Dram_VlcRdy					(0x2701)
#define	REG_Dram_SetVlcRdy				(0x2702)
#define	REG_Dram_AddressErr				(0x2703)
#define	REG_Dram_AddressLowBdy_B0		(0x2704)
#define	REG_Dram_AddressLowBdy_B1		(0x2705)
#define	REG_Dram_AddressLowBdy_B2		(0x2706)
#define	REG_Dram_AddressLowBdy_B3		(0x2707)
#define	REG_Dram_Cdsp1Eof_Inten			(0x2708)
#define	REG_Dram_VlcIntEn				(0x2709)
#define	REG_Dram_AddressErrms_Low		(0x270A)
#define	REG_Dram_AddressErrms_High		(0x270B)
#define	REG_Dram_Address_HighBrdy_B0	(0x270C)
#define	REG_Dram_Address_HighBrdy_B1	(0x270D)
#define	REG_Dram_Address_HighBrdy_B2	(0x270E)
#define	REG_Dram_Address_HighBrdy_B3	(0x270F)
#define	REG_Dram_DisMvx_Disp0			(0x2710)
#define	REG_Dram_DisMvy_Disp0			(0x2711)
#define	REG_Dram_DisMvx_Disp1			(0x2712)
#define	REG_Dram_DisMvy_Disp1			(0x2713)
#define	REG_Dram_DisMvx_Disp2			(0x2714)
#define	REG_Dram_DisMvy_Disp2			(0x2715)
#define	REG_Dram_DisMvx_Disp3			(0x2716)
#define	REG_Dram_DisMvy_Disp3			(0x2717)
#define	REG_Dram_DisMvx_Mjpeg0			(0x2718)
#define	REG_Dram_DisMvy_Mjpeg0			(0x2719)
#define	REG_Dram_DisMvx_Mjpeg1			(0x271A)
#define	REG_Dram_DisMvy_Mjpeg1			(0x271B)
#define	REG_Dram_DisMvx_Mjpeg2			(0x271C)
#define	REG_Dram_DisMvy_Mjpeg2			(0x271D)
#define	REG_Dram_DisMvx_Mjpeg3			(0x271E)
#define	REG_Dram_DisMvy_Mjpeg3			(0x271F)
#define	REG_Dram_EdgeAddr0_B0			(0x2720)
#define	REG_Dram_EdgeAddr0_B1			(0x2721)
#define	REG_Dram_EdgeAddr0_B2			(0x2722)
#define	REG_Dram_EdgeAddr0_B3			(0x2723)
#define	REG_Dram_EdgeAddr1_B0			(0x2724)
#define	REG_Dram_EdgeAddr1_B1			(0x2725)
#define	REG_Dram_EdgeAddr1_B2			(0x2726)
#define	REG_Dram_EdgeAddr1_B3			(0x2727)
#define	REG_Dram_Gprmsb_StAddr_B0		(0x2728)
#define	REG_Dram_Gprmsb_StAddr_B1		(0x2729)
#define	REG_Dram_Gprmsb_StAddr_B2		(0x272A)
#define	REG_Dram_Gprmsb_StAddr_B3		(0x272B)
#define	REG_Dram_Gprmsb_HSize_Low		(0x272C)
#define	REG_Dram_Gprmsb_HSize_High		(0x272D)
#define	REG_Dram_Gprmsb_VSize_Low		(0x272E)
#define	REG_Dram_Gprmsb_VSize_High		(0x272F)
#define	REG_Dram_Gprmdb_StAddr_B0		(0x2730)
#define	REG_Dram_Gprmdb_StAddr_B1		(0x2731)
#define	REG_Dram_Gprmdb_StAddr_B2		(0x2732)
#define	REG_Dram_Gprmdb_StAddr_B3		(0x2733)
#define	REG_Dram_Gprmdb_HSize_Low		(0x2734)
#define	REG_Dram_Gprmdb_HSize_High		(0x2735)
#define	REG_Dram_Gprmdb_VSize_Low		(0x2736)
#define	REG_Dram_Gprmdb_VSize_High		(0x2737)
#define	REG_Dram_PBBAddr_B0				(0x2738)
#define	REG_Dram_PBBAddr_B1				(0x2739)
#define	REG_Dram_PBBAddr_B2				(0x273A)
#define	REG_Dram_PBBAddr_B3				(0x273B)
#define	REG_Dram_PBBHSize_Low			(0x273C)
#define	REG_Dram_PBBHSize_High			(0x273D)
#define	REG_Dram_OSDAddr_B0				(0x273E)
#define	REG_Dram_OSDAddr_B1				(0x273F)
#define	REG_Dram_OSDAddr_B2				(0x2740)
#define	REG_Dram_OSDAddr_B3				(0x2741)
#define	REG_Dram_OSDHSize_Low			(0x2742)
#define	REG_Dram_OSDHSize_High			(0x2743)
#define	REG_Dram_Stillsb_StAddr_B0		(0x2744)
#define	REG_Dram_Stillsb_StAddr_B1		(0x2745)
#define	REG_Dram_Stillsb_StAddr_B2		(0x2746)
#define	REG_Dram_Stillsb_StAddr_B3		(0x2747)
#define	REG_Dram_Stillsb_HSize_Low		(0x2748)
#define	REG_Dram_Stillsb_HSize_High		(0x2749)
#define	REG_Dram_TMBAddr_B0				(0x274A)
#define	REG_Dram_TMBAddr_B1				(0x274B)
#define	REG_Dram_TMBAddr_B2				(0x274C)
#define	REG_Dram_TMBAddr_B3				(0x274D)
#define	REG_Dram_TMBHSize_Low			(0x274E)
#define	REG_Dram_TMBHSize_High			(0x274F)
#define	REG_Dram_SdramType				(0x2750)
#define	REG_Dram_SdckMode				(0x2751)

#define	REG_Dram_RefIntVal_Low			(0x2754)
#define	REG_Dram_RefIntVal_High			(0x2755)
#define	REG_Dram_Twrp					(0x2756)
#define	REG_Dram_Trcd					(0x2757)
#define	REG_Dram_Trp					(0x2758)
#define	REG_Dram_BankTab				(0x2759)
#define	REG_Dram_Trc					(0x275A)
#define	REG_Dram_CasLatCfg				(0x275B)
#define	REG_Dram_SdckPhase				(0x275C)
#define	REG_Dram_IndirectPrefetch		(0x275D)
#define	REG_Dram_IndirectRData_Low		(0x275E)
#define	REG_Dram_IndirectRData_High		(0x275F)
#define	REG_Dram_Pat32Msb_Low			(0x2760)
#define	REG_Dram_Pat32Msb_High			(0x2761)
#define	REG_Dram_CntnuNum				(0x2762)
#define	REG_Dram_PatSchEn				(0x2763)
#define	REG_Dram_IndirectAddr_B0		(0x2764)
#define	REG_Dram_IndirectAddr_B1		(0x2765)
#define	REG_Dram_IndirectAddr_B2		(0x2766)
#define	REG_Dram_IndirectAddr_B3		(0x2767)
#define	REG_Dram_PatMemSize_B0			(0x2768)
#define	REG_Dram_PatMemSize_B1			(0x2769)
#define	REG_Dram_PatMemSize_B2			(0x276A)
#define	REG_Dram_FstIdx_B0				(0x276B)
#define	REG_Dram_FstIdx_B1				(0x276C)
#define	REG_Dram_FstIdx_B2				(0x276D)
#define	REG_Dram_EndRegInc				(0x2770)
#define	REG_Dram_SwFreqInit				(0x2771)
#define	REG_Dram_TotalNum_B0			(0x2772)
#define	REG_Dram_TotalNum_B1			(0x2773)
#define	REG_Dram_TotalNum_B2			(0x2774)
#define	REG_Dram_R_W_Lat				(0x2777)
#define	REG_Dram_SnapWstAddr_B0			(0x2778)
#define	REG_Dram_SnapWstAddr_B1			(0x2779)
#define	REG_Dram_SnapWstAddr_B2			(0x277A)
#define	REG_Dram_SnapWstAddr_B3			(0x277B)
#define	REG_Dram_SnapWHSize_Low			(0x277C)
#define	REG_Dram_SnapWHSize_High		(0x277D)
#define	REG_Dram_SnapWVSize_Low			(0x277E)
#define	REG_Dram_SnapWVSize_High		(0x277F)
#define	REG_Dram_MpgSrc0Addr_B0			(0x2780)
#define	REG_Dram_MpgSrc0Addr_B1			(0x2781)
#define	REG_Dram_MpgSrc0Addr_B2			(0x2782)
#define	REG_Dram_MpgSrc0Addr_B3			(0x2783)
#define	REG_Dram_MpgSrc1Addr_B0			(0x2784)
#define	REG_Dram_MpgSrc1Addr_B1			(0x2785)
#define	REG_Dram_MpgSrc1Addr_B2 		(0x2786)
#define	REG_Dram_MpgSrc1Addr_B3			(0x2787)
#define	REG_Dram_MpgSrc2Addr_B0			(0x2788)
#define	REG_Dram_MpgSrc2Addr_B1			(0x2789)
#define	REG_Dram_MpgSrc2Addr_B2			(0x278A)
#define	REG_Dram_MpgSrc2Addr_B3			(0x278B)
#define	REG_Dram_MpgSrc3Addr_B0			(0x278C)
#define	REG_Dram_MpgSrc3Addr_B1			(0x278D)
#define	REG_Dram_MpgSrc3Addr_B2			(0x278E)
#define	REG_Dram_MpgSrc3Addr_B3			(0x278F)
#define	REG_Dram_MpgSrcHSize_Low		(0x2790)
#define	REG_Dram_MpgSrcHSize_High		(0x2791)
#define	REG_Dram_MpgSrcVSize_Low		(0x2792)
#define	REG_Dram_MpgSrcVSize_High		(0x2793)
#define	REG_Dram_Address_Redirect_B0	(0x2794)
#define	REG_Dram_Address_Redirect_B1	(0x2795)
#define	REG_Dram_Address_Redirect_B2	(0x2796)
#define	REG_Dram_Address_Redirect_B3	(0x2797)
#define	REG_Dram_VlcAAddr_B0			(0x2798)
#define	REG_Dram_VlcAAddr_B1			(0x2799)
#define	REG_Dram_VlcAAddr_B2			(0x279A)
#define	REG_Dram_VlcAAddr_B3			(0x279B)
#define	REG_Dram_VlcBAddr_B0			(0x279C)
#define	REG_Dram_VlcBAddr_B1			(0x279D)
#define	REG_Dram_VlcBAddr_B2			(0x279E)
#define	REG_Dram_VlcBAddr_B3			(0x279F)
#define	REG_Dram_VlcASize_B0			(0x27A0)
#define	REG_Dram_VlcASize_B1			(0x27A1)
#define	REG_Dram_VlcASize_B2			(0x27A2)
#define	REG_Dram_VlcBSize_B0			(0x27A4)
#define	REG_Dram_VlcBSize_B1			(0x27A5)
#define	REG_Dram_VlcBSize_B2			(0x27A6)

#define	REG_Dram_DarkRAddr_B0			(0x27A8)
#define	REG_Dram_DarkRAddr_B1			(0x27A9)
#define	REG_Dram_DarkRAddr_B2			(0x27AA)
#define	REG_Dram_DarkRAddr_B3			(0x27AB)
#define	REG_Dram_DarkRHSize_Low			(0x27AC)
#define	REG_Dram_DarkRHSize_High		(0x27AD)
#define	REG_Dram_DoYuvSrc_HSize_Low		(0x27AE)
#define	REG_Dram_DoYuvSrc_HSize_High	(0x27AF)
#define	REG_Dram_MpgSb_UsbRRegIdx		(0x27B0)
#define	REG_Dram_MpgSb_CdspWRegIdx		(0x27B1)
#define	REG_Dram_MpgSb_MjpgRRegIdx		(0x27B2)
#define	REG_Dram_VlcRegIdx				(0x27B6)

#define	REG_Dram_DispImgBufSel			(0x27B8)
#define	REG_Dram_PauseReq_Low			(0x27B9)
#define	REG_Dram_PauseReq_High			(0x27BA)
#define	REG_Dram_Master0b_Sel			(0x27BB)

#define	REG_Dram_Priority0_lvl2_master	(0x27BD)
#define	REG_Dram_Priority1_lvl2_master	(0x27BE)
#define	REG_Dram_Priority_lvl2_master8	(0x27BF)

#define	REG_Dram_DoCdspYuvCurrentY_Low	(0x27C0)
#define	REG_Dram_DoCdspYuvCurrentY_High	(0x27C1)
#define	REG_Dram_ImgType				(0x27C2)

#define	REG_Dram_ZfUpdEn				(0x27C4)
#define	REG_Dram_LensGain_StAddr_B0		(0x27C5)
#define	REG_Dram_LensGain_StAddr_B1		(0x27C6)
#define	REG_Dram_LensGain_StAddr_B2		(0x27C7)
#define	REG_Dram_LensGain_StAddr_B3		(0x27C8)
#define	REG_Dram_LensGain_HSize			(0x27C9)
#define	REG_Dram_StampHSize_Low			(0x27CA)
#define	REG_Dram_StampHSize_High		(0x27CB)
#define	REG_Dram_StampStAddr_B0			(0x27CC)
#define	REG_Dram_StampStAddr_B1			(0x27CD)
#define	REG_Dram_StampStAddr_B2			(0x27CE)
#define	REG_Dram_StampStAddr_B3			(0x27CF)
#define	REG_Dram_DispSb0_StAddr_B0		(0x27D0)
#define	REG_Dram_DispSb0_StAddr_B1		(0x27D1)
#define	REG_Dram_DispSb0_StAddr_B2		(0x27D2)
#define	REG_Dram_DispSb0_StAddr_B3		(0x27D3)
#define	REG_Dram_DispSb1_StAddr_B0		(0x27D4)
#define	REG_Dram_DispSb1_StAddr_B1		(0x27D5)
#define	REG_Dram_DispSb1_StAddr_B2		(0x27D6)
#define	REG_Dram_DispSb1_StAddr_B3		(0x27D7)
#define	REG_Dram_DispSb2_StAddr_B0		(0x27D8)
#define	REG_Dram_DispSb2_StAddr_B1		(0x27D9)
#define	REG_Dram_DispSb2_StAddr_B2		(0x27DA)
#define	REG_Dram_DispSb2_StAddr_B3		(0x27DB)
#define	REG_Dram_DispSb3_StAddr_B0		(0x27DC)
#define	REG_Dram_DispSb3_StAddr_B1		(0x27DD)
#define	REG_Dram_DispSb3_StAddr_B2		(0x27DE)
#define	REG_Dram_DispSb3_StAddr_B3		(0x27DF)
#define	REG_Dram_DispSb_HSize_Low		(0x27E0)
#define	REG_Dram_DispSb_HSize_High		(0x27E1)
#define	REG_Dram_SII_HSize2				(0x27E2)
#define	REG_Dram_ClipIdle				(0x27E3)
#define	REG_Dram_ZfUpdate				(0x27E4)
#define	REG_Dram_Cdsp1ZfUpdateDone		(0x27E5)
#define	REG_Dram_EnterSrf				(0x27E6)
#define	REG_Dram_II_HSize2				(0x27E7)
#define	REG_Dram_SIIAddr2_B0			(0x27E8)
#define	REG_Dram_SIIAddr2_B1			(0x27E9)
#define	REG_Dram_SIIAddr2_B2			(0x27EA)
#define	REG_Dram_SIIAddr2_B3			(0x27EB)
#define	REG_Dram_IIAddr2_B0				(0x27EC)
#define	REG_Dram_IIAddr2_B1				(0x27ED)
#define	REG_Dram_IIAddr2_B2				(0x27EE)
#define	REG_Dram_IIAddr2_B3				(0x27EF)
#define	REG_Dram_ParamEn				(0x27F0)
#define	REG_Dram_EndRegEN				(0x27F1)
#define	REG_Dram_FrcEn					(0x27F2)
#define	REG_Dram_DispSrc_Sel			(0x27F3)
#define	REG_Dram_MpgSb_RegIdx_En		(0x27F4)
#define	REG_Dram_LensGainUpdt			(0x27F5)
#define	REG_Dram_TargetYuv				(0x27F6)
#define	REG_Dram_Cdsp1or2				(0x27F7)
#define	REG_Dram_ProbeSel				(0x27F8)
#define	REG_Dram_MProbe					(0x27F9)

#define	REG_Dram_Dummy0					(0x27FB)
#define	REG_Dram_FPGADataVer_Low		(0x27FC)
#define	REG_Dram_FPGADataVer_High		(0x27FD)
#define	REG_Dram_Master_Flag_Low		(0x27FE)
#define	REG_Dram_Master_Flag_High		(0x27FF)


#endif


