Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 16:12:48 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                             Path #1                                                                                                                            | WorstPath from Dst |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                          6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                         20.184 |              0.864 |
| Logic Delay               | 0.094(14%)              | 6.322(32%)                                                                                                                                                                                                                                                     | 0.093(11%)         |
| Net Delay                 | 0.606(86%)              | 13.862(68%)                                                                                                                                                                                                                                                    | 0.771(89%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                         -0.083 |             -0.105 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                        -14.026 |              5.272 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 0% x 0%                 | 9% x 3%                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                            361 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                             30 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                        | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                               | sr_p.sr_2[245]/D   |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                  Path #2                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                                    6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                                   20.180 |              0.574 |
| Logic Delay               | 0.094(14%)              | 6.365(32%)                                                                                                                                                                                                                                                               | 0.098(18%)         |
| Net Delay                 | 0.606(86%)              | 13.815(68%)                                                                                                                                                                                                                                                              | 0.476(82%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                                   -0.083 |             -0.116 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                                  -14.022 |              5.551 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 4%                                                                                                                                                                                                                                                                 | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                      393 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                       39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                                  | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[240]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                               Path #3                                                                                                                               | WorstPath from Dst |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                              20.226 |              0.434 |
| Logic Delay               | 0.094(14%)              | 6.174(31%)                                                                                                                                                                                                                                                          | 0.096(23%)         |
| Net Delay                 | 0.606(86%)              | 14.052(69%)                                                                                                                                                                                                                                                         | 0.338(77%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                              -0.030 |             -0.036 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                             -14.014 |              5.772 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 4%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                 354 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT2 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                  30 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                             | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[255]/D   |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                  Path #4                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                                    6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                                   20.167 |              0.484 |
| Logic Delay               | 0.094(14%)              | 6.340(32%)                                                                                                                                                                                                                                                               | 0.096(20%)         |
| Net Delay                 | 0.606(86%)              | 13.827(68%)                                                                                                                                                                                                                                                              | 0.388(80%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                                   -0.088 |             -0.101 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                                  -14.014 |              5.656 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%                 | 9% x 3%                                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                      360 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                       30 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                                  | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[243]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                               Path #5                                                                                                                               | WorstPath from Dst |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                              20.162 |              0.409 |
| Logic Delay               | 0.094(14%)              | 6.263(32%)                                                                                                                                                                                                                                                          | 0.096(24%)         |
| Net Delay                 | 0.606(86%)              | 13.899(68%)                                                                                                                                                                                                                                                         | 0.313(76%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                              -0.093 |             -0.104 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                             -14.014 |              5.728 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 4%                                                                                                                                                                                                                                                            | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                 394 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                  36 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                             | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[241]/D   |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                  Path #6                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                                    6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                                   20.183 |              0.441 |
| Logic Delay               | 0.094(14%)              | 6.257(32%)                                                                                                                                                                                                                                                               | 0.095(22%)         |
| Net Delay                 | 0.606(86%)              | 13.926(68%)                                                                                                                                                                                                                                                              | 0.346(78%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                                   -0.067 |             -0.248 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                                  -14.008 |              5.553 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 4%                                                                                                                                                                                                                                                                 | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                   | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                      393 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                       39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                                  | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[242]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                        Path #7                                                                                                                       | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                               20.175 |              0.444 |
| Logic Delay               | 0.094(14%)              | 6.171(31%)                                                                                                                                                                                                                                           | 0.093(21%)         |
| Net Delay                 | 0.606(86%)              | 14.004(69%)                                                                                                                                                                                                                                          | 0.351(79%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                               -0.069 |             -0.115 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                              -14.003 |              5.683 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 3%                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                  394 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                   47 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                   47 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                   42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                              | sr_p.sr_1[246]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[246]/D                                                                                                                                                                                                                                     | sr_p.sr_2[246]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                          Path #8                                                                                                                          | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                     6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                    20.176 |              0.557 |
| Logic Delay               | 0.094(14%)              | 6.283(32%)                                                                                                                                                                                                                                                | 0.096(18%)         |
| Net Delay                 | 0.606(86%)              | 13.893(68%)                                                                                                                                                                                                                                               | 0.461(82%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                    -0.061 |             -0.165 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                   -13.995 |              5.520 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 4%                                                                                                                                                                                                                                                  | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                       386 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT3 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                        35 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                   | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                          | sr_p.sr_2[253]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                  Path #9                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                                    6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                                   20.165 |              1.558 |
| Logic Delay               | 0.094(14%)              | 6.119(31%)                                                                                                                                                                                                                                                               | 0.093(6%)          |
| Net Delay                 | 0.606(86%)              | 14.046(69%)                                                                                                                                                                                                                                                              | 1.465(94%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                                   -0.052 |             -0.245 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                                  -13.975 |              4.439 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 4%                                                                                                                                                                                                                                                                 | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                   | (0, 1)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                      393 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                        0 |                  3 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                       39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                                  | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[251]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                               Path #10                                                                                                                              | WorstPath from Dst |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                               6.250 |              6.250 |
| Path Delay                |                   0.700 |                                                                                                                                                                                                                                                              20.134 |              0.510 |
| Logic Delay               | 0.094(14%)              | 6.272(32%)                                                                                                                                                                                                                                                          | 0.093(19%)         |
| Net Delay                 | 0.606(86%)              | 13.862(68%)                                                                                                                                                                                                                                                         | 0.417(81%)         |
| Clock Skew                |                  -0.109 |                                                                                                                                                                                                                                                              -0.069 |             -0.115 |
| Slack                     |                   5.432 |                                                                                                                                                                                                                                                             -13.962 |              5.617 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 0% x 0%                 | 10% x 4%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                       3 |                                                                                                                                                                                                                                                                 392 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                       3 |                                                                                                                                                                                                                                                                  39 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[149]/C       | muon_cand_9.pt_1_rep1/C                                                                                                                                                                                                                                             | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_9.pt_1_rep1/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[252]/D   |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 26 | 27 | 28 | 29 | 31 | 32 | 33 | 34 | 36 | 37 | 38 | 40 | 41 | 43 | 44 | 46 | 47 | 48 | 49 | 50 | 51 |
+-----------------+-------------+-----+----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 744 | 10 | 6 | 7 | 7 |  2 |  7 |  3 |  6 |  3 | 13 |  7 |  4 | 10 |  8 |  3 |  1 |  4 | 11 |  7 |  9 |  2 | 10 | 11 |  8 |  1 |  3 | 13 |  2 | 14 |  3 | 13 |  8 |  8 |  1 | 16 |  3 |  2 |  6 |  4 |
+-----------------+-------------+-----+----+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                   wrapper | 0.34 |           2.78 |           14823 | 0(0.0%) | 152(2.5%) | 252(4.1%) | 785(12.9%) | 1282(21.0%) | 3635(59.5%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000_IORET-freq160retfan10000_rev_1 | 0.75 |           4.49 |            6020 | 0(0.0%) | 151(2.5%) | 252(4.2%) | 700(11.6%) | 1282(21.3%) | 3635(60.4%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                       shift_reg_tap_256_4 | 0.00 |           1.05 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                     shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       124% | (CLEM_X63Y444,CLEL_R_X66Y451) | wrapper(100%) |            0% |       5.07366 | 98%          | 0%         |  12% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                3 |       102% | (CLEL_R_X62Y424,CLEM_X66Y431) | wrapper(100%) |            0% |       5.29241 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                3 |       105% | (CLEM_X60Y424,CLEM_X64Y431)   | wrapper(100%) |            0% |       5.33259 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       108% | (CLEM_X65Y443,CLEL_R_X66Y446) | wrapper(100%) |            0% |       5.03125 | 99%          | 0%         |  33% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.112% | (CLEM_X58Y426,CLEM_X63Y453)     | wrapper(100%) |            0% |       5.11328 | 94%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.094% | (CLEL_R_X62Y439,CLEM_X69Y454)   | wrapper(100%) |            0% |       4.05599 | 77%          | 0%         |  11% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.133% | (CLEM_X59Y422,CLEM_X70Y437)     | wrapper(100%) |            0% |       4.62592 | 86%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.087% | (CLEM_X60Y440,CLEM_X67Y457)     | wrapper(100%) |            0% |       4.89873 | 92%          | 0%         |   9% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                3 |           0.040% | (CLEL_R_X68Y440,CLEM_X71Y447)   | wrapper(100%) |            0% |        0.0375 | 0%           | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                0 |           0.001% | (CLEM_X60Y425,CLEM_X60Y425)     | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.005% | (CLEM_X63Y452,CLEM_X63Y452)     | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.264% | (CLEM_X56Y420,CLEM_X71Y451)     | wrapper(100%) |            0% |       3.60563 | 68%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.139% | (CLEM_X60Y421,CLEM_X67Y452)     | wrapper(100%) |            0% |        4.6696 | 88%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.273% | (CLEM_X54Y415,CLEM_X69Y446)     | wrapper(100%) |            0% |       2.86377 | 54%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.247% | (CLEL_R_X53Y441,CLEL_R_X68Y456) | wrapper(100%) |            0% |       3.26302 | 61%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        90% | (CLEM_X65Y443,CLEM_X65Y443) | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y444   | 380             | 472          | 56%                  | wrapper(100%) | Y                   |
| CLEM_X64Y445   | 380             | 471          | 56%                  | wrapper(100%) | Y                   |
| CLEM_X64Y447   | 380             | 469          | 56%                  | wrapper(100%) | Y                   |
| CLEM_X64Y446   | 380             | 470          | 55%                  | wrapper(100%) | Y                   |
| CLEM_X64Y443   | 380             | 473          | 54%                  | wrapper(100%) | Y                   |
| CLEM_X66Y444   | 389             | 472          | 54%                  | wrapper(100%) | Y                   |
| CLEM_X64Y448   | 380             | 468          | 54%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y445 | 391             | 471          | 53%                  | wrapper(100%) | Y                   |
| CLEM_X66Y445   | 389             | 471          | 53%                  | wrapper(100%) | Y                   |
| CLEM_X66Y447   | 389             | 469          | 53%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y425 | 379             | 491          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X63Y425   | 377             | 491          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y425 | 374             | 491          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y426 | 379             | 490          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X64Y425   | 380             | 491          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X63Y426   | 377             | 490          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y424 | 379             | 492          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y427 | 379             | 489          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X64Y426   | 380             | 490          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X61Y425   | 368             | 491          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


