#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 27 22:23:06 2018
# Process ID: 4948
# Log file: C:/Users/lnsqr/Documents/GitHub/CPU_LAB/I7_6700K_vol1.0/I7_6700K_vol1.0/I7_6700K_vol1.0.runs/synth_1/i7_6700k.vds
# Journal file: C:/Users/lnsqr/Documents/GitHub/CPU_LAB/I7_6700K_vol1.0/I7_6700K_vol1.0/I7_6700K_vol1.0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source i7_6700k.tcl -notrace
Command: synth_design -top i7_6700k -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2016.05' and will expire in -637 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 268.598 ; gain = 46.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'i7_6700k' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/i7_6700k.v:1]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/divider.v:1]
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/divider.v:1]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:233]
INFO: [Synth 8-256] done synthesizing module 'controller' (2#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ALU.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ALU.v:35]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ALU.v:21]
INFO: [Synth 8-638] synthesizing module 'IS' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/is.v:1]
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:/benchmark.dat' is read successfully [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/is.v:8]
INFO: [Synth 8-256] done synthesizing module 'IS' (4#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/is.v:1]
INFO: [Synth 8-638] synthesizing module 'DS' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:1]
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1023] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1022] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1021] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1020] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1019] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1018] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1017] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1016] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1015] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1014] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1013] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1012] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1011] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1010] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1009] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1008] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1007] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1006] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1005] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1004] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1003] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1002] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1001] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[1000] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[999] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[998] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[997] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[996] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[995] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[994] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[993] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[992] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[991] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[990] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[989] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[988] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[987] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[986] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[985] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[984] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[983] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[982] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[981] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[980] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[979] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[978] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[977] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[976] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[975] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[974] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[973] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[972] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[971] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[970] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[969] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[968] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[967] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[966] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[965] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[964] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[963] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[962] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[961] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[960] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[959] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[958] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[957] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[956] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[955] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[954] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[953] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[952] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[951] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[950] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[949] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[948] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[947] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[946] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[945] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[944] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[943] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[942] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[941] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[940] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[939] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[938] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[937] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[936] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[935] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[934] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[933] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[932] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[931] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[930] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[929] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[928] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[927] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[926] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[925] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register ram_reg[924] in module DS. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:18]
INFO: [Common 17-14] Message 'Synth 8-5413' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'DS' (5#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ds.v:1]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/pc.v:1]
INFO: [Synth 8-256] done synthesizing module 'pc' (6#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/pc.v:1]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/regfile.v:1]
INFO: [Synth 8-256] done synthesizing module 'regfile' (7#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/regfile.v:1]
INFO: [Synth 8-638] synthesizing module 'cpu_choose' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/cpu_choose.v:23]
INFO: [Synth 8-638] synthesizing module 'extender' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/extender.v:23]
INFO: [Synth 8-256] done synthesizing module 'extender' (8#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/extender.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu_choose' (9#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/cpu_choose.v:23]
INFO: [Synth 8-638] synthesizing module 'operating_parameter' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/operating_parameter.v:1]
INFO: [Synth 8-256] done synthesizing module 'operating_parameter' (10#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/operating_parameter.v:1]
INFO: [Synth 8-638] synthesizing module 'led' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/led.v:21]
INFO: [Synth 8-256] done synthesizing module 'led' (11#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/led.v:21]
INFO: [Synth 8-638] synthesizing module 'change_type' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/change_type.v:21]
INFO: [Synth 8-256] done synthesizing module 'change_type' (12#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/change_type.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'all_time' does not match port width (16) of module 'change_type' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/i7_6700k.v:166]
WARNING: [Synth 8-689] width (32) of port connection 'j_change' does not match port width (16) of module 'change_type' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/i7_6700k.v:166]
WARNING: [Synth 8-689] width (32) of port connection 'b_change' does not match port width (16) of module 'change_type' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/i7_6700k.v:166]
WARNING: [Synth 8-689] width (32) of port connection 'b_change_success' does not match port width (16) of module 'change_type' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/i7_6700k.v:166]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/display.v:7]
	Parameter times bound to: 40000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'data_to_show' should be on the sensitivity list [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/display.v:34]
INFO: [Synth 8-226] default block is never used [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/display.v:82]
INFO: [Synth 8-256] done synthesizing module 'display' (13#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/display.v:7]
INFO: [Synth 8-256] done synthesizing module 'i7_6700k' (14#1) [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/i7_6700k.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 504.855 ; gain = 283.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 504.855 ; gain = 283.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'leds_OBUF[0]'. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'pause_IBUF'. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 874.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 17 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 17 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 22 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 22 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 23 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 23 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 24 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 24 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 25 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 25 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 26 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 26 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 27 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 27 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 28 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 28 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 29 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 29 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 30 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 30 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 31 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 31 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 32 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 32 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 34 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 34 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 35 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 35 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 36 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 36 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 42 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 42 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 43 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 43 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 44 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 44 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 45 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 45 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 46 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 46 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 47 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 47 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 48 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 48 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 49 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 49 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 50 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 50 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 51 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 51 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 52 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 52 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 53 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 53 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 54 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 54 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 55 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 55 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 56 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 56 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 57 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 57 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 69 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 69 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 70 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 70 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 71 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 71 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 72 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 72 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 73 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 73 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 74 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 74 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 75 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 75 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 77 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 77 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 79 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 79 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 80 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 80 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 81 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 81 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 82 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 82 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 83 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 83 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 84 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 84 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 85 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 85 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 86 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 86 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 92 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 92 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "jr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Syscall_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOP_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'jr_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'jal_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'bne_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'beq_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'EXTOP_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Memwrite_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'Regwrite_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsrc_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'OF_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ALU.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ALU.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ALU.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'R2_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/ALU.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'chose_out_reg' [C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/change_type.v:41]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DS__GB0       |           1|     34810|
|2     |DS__GB1       |           1|     10651|
|3     |DS__GB2       |           1|     21314|
|4     |DS__GB3       |           1|     18796|
|5     |DS__GB4       |           1|     34600|
|6     |DS__GB5       |           1|     31831|
|7     |i7_6700k__GC0 |           1|     15828|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1027  
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  14 Input     32 Bit        Muxes := 1     
	 220 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  14 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2052  
	   4 Input      1 Bit        Muxes := 1026  
	  14 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DS 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1024  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2048  
	   4 Input      1 Bit        Muxes := 1024  
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module IS 
Detailed RTL Component Info : 
+---Muxes : 
	 220 Input     32 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module cpu_choose 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 5     
Module operating_parameter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module change_type 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:21 ; elapsed = 00:01:47 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design DS__GB0 has port out0[31] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[30] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[29] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[28] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[27] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[26] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[25] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[24] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[23] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[22] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[21] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[20] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[19] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[18] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[17] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[16] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[15] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[14] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[13] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[12] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[11] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[10] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[9] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[8] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[7] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[6] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[5] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[4] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[3] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[2] driven by constant 0
WARNING: [Synth 8-3917] design DS__GB0 has port out0[1] driven by constant 0
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
DSP Report: Generating DSP R0, operation Mode is: A*B.
DSP Report: operator R0 is absorbed into DSP R0.
DSP Report: operator R0 is absorbed into DSP R0.
DSP Report: Generating DSP R0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R0 is absorbed into DSP R0.
DSP Report: operator R0 is absorbed into DSP R0.
DSP Report: Generating DSP R0, operation Mode is: A*B.
DSP Report: operator R0 is absorbed into DSP R0.
DSP Report: operator R0 is absorbed into DSP R0.
DSP Report: Generating DSP R0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator R0 is absorbed into DSP R0.
DSP Report: operator R0 is absorbed into DSP R0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:46 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:23 ; elapsed = 00:02:46 . Memory (MB): peak = 874.391 ; gain = 652.715

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DS__GB0       |           1|      3066|
|2     |DS__GB1       |           1|     10547|
|3     |DS__GB2       |           1|     21314|
|4     |DS__GB3       |           1|     18796|
|5     |DS__GB4       |           1|     34600|
|6     |DS__GB5       |           1|     31831|
|7     |i7_6700k__GC0 |           1|     16196|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+--------------+------------------------+-----------+----------------------+---------------+-------------------+
|Module Name   | RTL Object             | Inference | Size (Depth x Width) | Primitives    | Hierarchical Name | 
+--------------+------------------------+-----------+----------------------+---------------+-------------------+
|i7_6700k__GC0 | m_regfile/register_reg | Implied   | 32 x 32              | RAM32M x 12   | ram__1            | 
+--------------+------------------------+-----------+----------------------+---------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | No           | 18     | 15     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | No           | 15     | 15     | 30     | 25     | 30     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU         | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | No           | 18     | 15     | 31     | 25     | 47     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (OF_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (CF_reg) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[31] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[30] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[29] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[28] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[27] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[26] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[25] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[24] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[23] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[22] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[21] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[20] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[19] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[18] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[17] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[16] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[15] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[14] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[13] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[12] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[11] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[10] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[9] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[8] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[7] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[6] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[5] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[4] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[3] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[2] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[1] ) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (\R2_reg[0] ) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:03:06 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:41 ; elapsed = 00:03:06 . Memory (MB): peak = 874.391 ; gain = 652.715

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DS__GB0       |           1|      1166|
|2     |DS__GB1       |           1|       293|
|3     |DS__GB2       |           1|       629|
|4     |DS__GB3       |           1|       523|
|5     |DS__GB4       |           1|       387|
|6     |DS__GB5       |           1|       668|
|7     |i7_6700k__GC0 |           1|      5963|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:41 ; elapsed = 00:03:06 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 17 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 17 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 22 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 22 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 23 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 23 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 24 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 24 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 25 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 25 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 26 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 26 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 27 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 27 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 28 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 28 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 29 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 29 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 30 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 30 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 31 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 31 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 32 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 32 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 33 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 33 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 34 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 34 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 35 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 35 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 36 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 36 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 42 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 42 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 43 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 43 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 44 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 44 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 45 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 45 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 46 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 46 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 47 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 47 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 48 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 48 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 49 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 49 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 50 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 50 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 51 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 51 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 52 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 52 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 53 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 53 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 54 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 54 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 55 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 55 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 56 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 56 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 57 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 57 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 69 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 69 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 70 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 70 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 71 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 71 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 72 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 72 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 73 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 73 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 74 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 74 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 75 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 75 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 77 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 77 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 79 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 79 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 80 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 80 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 81 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 81 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 82 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 82 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 83 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 83 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 84 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 84 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 85 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 85 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 86 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 86 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 92 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
incorrect set of required parameters for "set_property" at line 92 of file C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/1.单周期FPGA/Nexys4DDR_Master.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:03:20 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:03:21 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |DS__GB0       |           1|      1166|
|2     |DS__GB1       |           1|       179|
|3     |DS__GB2       |           1|       623|
|4     |DS__GB3       |           1|       506|
|5     |DS__GB4       |           1|       383|
|6     |DS__GB5       |           1|       627|
|7     |i7_6700k__GC0 |           1|      5964|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:03:25 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:03:26 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:03:26 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:03:26 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:03:26 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:03:26 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     5|
|2     |CARRY4  |   343|
|3     |DSP48E1 |     3|
|4     |LUT1    |   102|
|5     |LUT2    |   171|
|6     |LUT3    |  1107|
|7     |LUT4    |   282|
|8     |LUT5    |   302|
|9     |LUT6    |   791|
|10    |MUXCY_L |    91|
|11    |MUXF7   |   210|
|12    |MUXF8   |    83|
|13    |RAM32M  |    12|
|14    |XORCY   |    96|
|15    |FDCE    |    33|
|16    |FDRE    |  1189|
|17    |LD      |    85|
|18    |IBUF    |    17|
|19    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |  4954|
|2     |  m_ALU        |ALU                 |   375|
|3     |  m_DS         |DS                  |  1501|
|4     |  m_controller |controller          |  1726|
|5     |  m_cpuchoose  |cpu_choose          |    50|
|6     |  m_ct         |change_type         |    51|
|7     |  m_display    |display             |   118|
|8     |  m_divider    |divider             |   114|
|9     |  m_op         |operating_parameter |   241|
|10    |  m_pc         |pc                  |   420|
|11    |  m_regfile    |regfile             |   273|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:03:26 . Memory (MB): peak = 874.391 ; gain = 652.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:03:13 . Memory (MB): peak = 874.391 ; gain = 244.379
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:03:27 . Memory (MB): peak = 874.391 ; gain = 652.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 647 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 121 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 24 instances
  LD => LDCE: 85 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 90 Warnings, 102 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:03:26 . Memory (MB): peak = 874.391 ; gain = 640.453
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 874.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 22:26:37 2018...
