$date
	Mon Sep 25 04:22:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module one_bit_comparator_tb $end
$var wire 1 ! lesser_comparator $end
$var wire 1 " greater_comparator $end
$var wire 1 # equals_comparator $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # equals_comparator $end
$var wire 1 " greater_comparator $end
$var wire 1 ! lesser_comparator $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#20000
0!
1#
1$
#40000
1"
0#
0%
#60000
0"
1#
0$
#80000
