0.7
2020.2
May 22 2024
19:03:11
X:/My Documents/EC311_IntroLogicDesign/EC311 Lab/project_rough/project_rough.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
X:/My Documents/EC311_IntroLogicDesign/EC311 Lab/project_rough/project_rough.srcs/sim_1/new/letter_decoder_tb.v,1733677421,verilog,,,,letter_decoder_tb,,,,,,,,
X:/My Documents/EC311_IntroLogicDesign/EC311 Lab/project_rough/project_rough.srcs/sources_1/new/letter_decoder.v,1733679260,verilog,,X:/My Documents/EC311_IntroLogicDesign/EC311 Lab/project_rough/project_rough.srcs/sim_1/new/letter_decoder_tb.v,,letter_decoder,,,,,,,,
