/*
 * Generated by Bluespec Compiler, version 2022.01 (build 066c7a8)
 * 
 * On Tue Oct 17 23:03:46 EDT 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkTb_rca32.h"


/* String declarations */
static std::string const __str_literal_5("Lab2.RCA_Adder: 4-bits input tests pass", 39u);
static std::string const __str_literal_9("Lab2.RCA_Adder: FAILED rca#(32)(0x%h, 0x%h, 0x%h) gave 0x%h, instead of 0x%h\n",
					 77u);
static std::string const __str_literal_4("Lab2.RCA_Adder: FAILED rca#(4)(0x%h, 0x%h, 0x%h) gave 0x%h, instead of 0x%h\n",
					 76u);
static std::string const __str_literal_7("Lab2.RCA_Adder: Fixed 32-bit inputs pass", 40u);
static std::string const __str_literal_1("Lab2.RCA_Adder: PASSED\n", 23u);
static std::string const __str_literal_3("Lab2.RCA_Adder: Running exhaustive tests for 4 bits inputs ...",
					 62u);
static std::string const __str_literal_6("Lab2.RCA_Adder: Running fixed testing with 32-bit inputs...",
					 59u);
static std::string const __str_literal_8("Lab2.RCA_Adder: Running random testing with 32-bit inputs...",
					 60u);
static std::string const __str_literal_2("Lab2.RCA_Adder: Starting Tests ...", 34u);


/* Constructor */
MOD_mkTb_rca32::MOD_mkTb_rca32(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycle(simHdl, "cycle", this, 32u, 0u, (tUInt8)0u),
    INST_gen_advance(simHdl, "gen_advance", this, 1u, (tUInt8)0u),
    INST_gen_extraReg(simHdl, "gen_extraReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_gen_gen_advance(simHdl, "gen_gen_advance", this, 1u, (tUInt8)0u),
    INST_gen_gen_cycle(simHdl, "gen_gen_cycle", this, 32u, 0u, (tUInt8)0u),
    INST_gen_gen_val0_r(simHdl, "gen_gen_val0_r", this, 32u, 1u, (tUInt8)0u),
    INST_gen_gen_val1_r(simHdl, "gen_gen_val1_r", this, 32u, 1u, (tUInt8)0u),
    INST_in_a(simHdl, "in_a", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_in_b(simHdl, "in_b", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_in_cin(simHdl, "in_cin", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 13u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTb_rca32::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycle", SYM_MODULE, &INST_cycle);
  init_symbol(&symbols[1u], "gen_advance", SYM_MODULE, &INST_gen_advance);
  init_symbol(&symbols[2u], "gen_extraReg", SYM_MODULE, &INST_gen_extraReg);
  init_symbol(&symbols[3u], "gen_gen_advance", SYM_MODULE, &INST_gen_gen_advance);
  init_symbol(&symbols[4u], "gen_gen_cycle", SYM_MODULE, &INST_gen_gen_cycle);
  init_symbol(&symbols[5u], "gen_gen_val0_r", SYM_MODULE, &INST_gen_gen_val0_r);
  init_symbol(&symbols[6u], "gen_gen_val1_r", SYM_MODULE, &INST_gen_gen_val1_r);
  init_symbol(&symbols[7u], "in_a", SYM_MODULE, &INST_in_a);
  init_symbol(&symbols[8u], "in_b", SYM_MODULE, &INST_in_b);
  init_symbol(&symbols[9u], "in_cin", SYM_MODULE, &INST_in_cin);
  init_symbol(&symbols[10u], "RL_gen_gen_run", SYM_RULE);
  init_symbol(&symbols[11u], "RL_gen_run", SYM_RULE);
  init_symbol(&symbols[12u], "RL_test", SYM_RULE);
}


/* Rule actions */

void MOD_mkTb_rca32::RL_gen_gen_run()
{
  tUInt32 DEF_x__h718;
  tUInt8 DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget___d3;
  tUInt8 DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget__ETC___d9;
  tUInt32 DEF_IF_gen_gen_cycle_EQ_0_THEN_0xDEADBEEF_ELSE_IF__ETC___d27;
  tUInt8 DEF_gen_gen_cycle_EQ_0___d5;
  tUInt32 DEF_IF_gen_gen_cycle_EQ_0_THEN_0xF0F0F0F0_ELSE_IF__ETC___d45;
  tUInt32 DEF_x__h541;
  tUInt32 DEF_x__h632;
  tUInt8 DEF_gen_gen_val0_r_BIT_0___h596;
  tUInt8 DEF_gen_gen_val1_r_BIT_0___h673;
  tUInt32 DEF_gen_gen_val0_r_BITS_31_TO_1___h612;
  tUInt32 DEF_gen_gen_val1_r_BITS_31_TO_1___h688;
  DEF_val1_value__h479 = INST_gen_gen_val1_r.METH_read();
  DEF_val0_value__h443 = INST_gen_gen_val0_r.METH_read();
  DEF_x__h8925 = INST_gen_gen_cycle.METH_read();
  DEF_gen_gen_val1_r_BITS_31_TO_1___h688 = (tUInt32)(DEF_val1_value__h479 >> 1u);
  DEF_gen_gen_val0_r_BITS_31_TO_1___h612 = (tUInt32)(DEF_val0_value__h443 >> 1u);
  DEF_gen_gen_val1_r_BIT_0___h673 = (tUInt8)((tUInt8)1u & DEF_val1_value__h479);
  DEF_gen_gen_val0_r_BIT_0___h596 = (tUInt8)((tUInt8)1u & DEF_val0_value__h443);
  DEF_x__h632 = DEF_gen_gen_val1_r_BIT_0___h673 ? ((((((((tUInt32)((tUInt8)1u)) << 31u) | (((tUInt32)(DEF_val1_value__h479 >> 8u)) << 7u)) | (((tUInt32)((tUInt8)1u & ~((tUInt8)((tUInt8)1u & (DEF_val1_value__h479 >> 7u))))) << 6u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_val1_value__h479 >> 6u)))) << 5u)) | (((tUInt32)((tUInt8)1u & ~((tUInt8)((tUInt8)1u & (DEF_val1_value__h479 >> 5u))))) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_val1_value__h479 >> 4u)))) << 3u)) | (tUInt32)((tUInt8)7u & ~((tUInt8)((tUInt8)7u & (DEF_val1_value__h479 >> 1u)))) : (((tUInt32)((tUInt8)0u)) << 31u) | DEF_gen_gen_val1_r_BITS_31_TO_1___h688;
  DEF_gen_gen_cycle_ULT_128___d6 = DEF_x__h8925 < 128u;
  DEF_x__h541 = DEF_gen_gen_val0_r_BIT_0___h596 ? ((((((((tUInt32)((tUInt8)1u)) << 31u) | (((tUInt32)(DEF_val0_value__h443 >> 8u)) << 7u)) | (((tUInt32)((tUInt8)1u & ~((tUInt8)((tUInt8)1u & (DEF_val0_value__h443 >> 7u))))) << 6u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_val0_value__h443 >> 6u)))) << 5u)) | (((tUInt32)((tUInt8)1u & ~((tUInt8)((tUInt8)1u & (DEF_val0_value__h443 >> 5u))))) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_val0_value__h443 >> 4u)))) << 3u)) | (tUInt32)((tUInt8)7u & ~((tUInt8)((tUInt8)7u & (DEF_val0_value__h443 >> 1u)))) : (((tUInt32)((tUInt8)0u)) << 31u) | DEF_gen_gen_val0_r_BITS_31_TO_1___h612;
  DEF_gen_gen_cycle_EQ_0___d5 = DEF_x__h8925 == 0u;
  DEF_IF_gen_gen_cycle_EQ_0_THEN_0xF0F0F0F0_ELSE_IF__ETC___d45 = DEF_gen_gen_cycle_EQ_0___d5 ? 4042322160u : DEF_x__h632;
  DEF_IF_gen_gen_cycle_EQ_0_THEN_0xDEADBEEF_ELSE_IF__ETC___d27 = DEF_gen_gen_cycle_EQ_0___d5 ? 3735928559u : DEF_x__h541;
  DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget___d3 = INST_gen_gen_advance.METH_whas() && INST_gen_gen_advance.METH_wget();
  DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget__ETC___d9 = DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget___d3 && (DEF_gen_gen_cycle_EQ_0___d5 || !DEF_gen_gen_cycle_ULT_128___d6);
  DEF_x__h718 = DEF_x__h8925 + 1u;
  if (DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget__ETC___d9)
    INST_gen_gen_val0_r.METH_write(DEF_IF_gen_gen_cycle_EQ_0_THEN_0xDEADBEEF_ELSE_IF__ETC___d27);
  if (DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget__ETC___d9)
    INST_gen_gen_val1_r.METH_write(DEF_IF_gen_gen_cycle_EQ_0_THEN_0xF0F0F0F0_ELSE_IF__ETC___d45);
  if (DEF_gen_gen_advance_whas_AND_gen_gen_advance_wget___d3)
    INST_gen_gen_cycle.METH_write(DEF_x__h718);
}

void MOD_mkTb_rca32::RL_gen_run()
{
  tUInt8 DEF_x__h870;
  tUInt8 DEF_NOT_gen_extraReg_0_1_AND_gen_extraReg_0_PLUS_1_2___d53;
  tUInt8 DEF_gen_advance_whas__7_AND_gen_advance_wget__8___d49;
  tUInt8 DEF_gen_advance_whas__7_AND_gen_advance_wget__8_9__ETC___d54;
  DEF_carry__h2622 = INST_gen_extraReg.METH_read();
  DEF_NOT_gen_extraReg_0___d51 = !DEF_carry__h2622;
  DEF_gen_advance_whas__7_AND_gen_advance_wget__8___d49 = INST_gen_advance.METH_whas() && INST_gen_advance.METH_wget();
  DEF_gen_advance_whas__7_AND_gen_advance_wget__8_9__ETC___d54 = DEF_gen_advance_whas__7_AND_gen_advance_wget__8___d49 && DEF_carry__h2622;
  DEF_x__h870 = (tUInt8)1u & (DEF_carry__h2622 + (tUInt8)1u);
  DEF_NOT_gen_extraReg_0_1_AND_gen_extraReg_0_PLUS_1_2___d53 = DEF_NOT_gen_extraReg_0___d51 && DEF_x__h870;
  if (DEF_gen_advance_whas__7_AND_gen_advance_wget__8___d49)
    INST_gen_extraReg.METH_write(DEF_NOT_gen_extraReg_0_1_AND_gen_extraReg_0_PLUS_1_2___d53);
  if (DEF_gen_advance_whas__7_AND_gen_advance_wget__8_9__ETC___d54)
    INST_gen_gen_advance.METH_wset((tUInt8)1u);
}

void MOD_mkTb_rca32::RL_test()
{
  tUInt8 DEF_x__h2346;
  tUInt8 DEF_x__h2269;
  tUInt8 DEF_x__h2125;
  tUInt32 DEF_x__h16231;
  tUInt32 DEF_x__h16087;
  tUInt8 DEF_y__h1400;
  tUInt8 DEF_x__h1399;
  tUInt8 DEF_y__h1398;
  tUInt8 DEF_x__h1397;
  tUInt8 DEF_y__h1615;
  tUInt8 DEF_x__h1614;
  tUInt8 DEF_y__h1613;
  tUInt8 DEF_x__h1612;
  tUInt8 DEF_y__h1834;
  tUInt8 DEF_x__h1833;
  tUInt8 DEF_y__h1832;
  tUInt8 DEF_x__h1831;
  tUInt8 DEF_y__h9230;
  tUInt8 DEF_x__h9229;
  tUInt8 DEF_y__h9228;
  tUInt8 DEF_x__h9227;
  tUInt8 DEF_y__h9445;
  tUInt8 DEF_x__h9444;
  tUInt8 DEF_y__h9443;
  tUInt8 DEF_x__h9442;
  tUInt8 DEF_y__h9664;
  tUInt8 DEF_x__h9663;
  tUInt8 DEF_y__h9662;
  tUInt8 DEF_x__h9661;
  tUInt8 DEF_y__h9883;
  tUInt8 DEF_x__h9882;
  tUInt8 DEF_y__h9881;
  tUInt8 DEF_x__h9880;
  tUInt8 DEF_y__h10102;
  tUInt8 DEF_x__h10101;
  tUInt8 DEF_y__h10100;
  tUInt8 DEF_x__h10099;
  tUInt8 DEF_y__h10321;
  tUInt8 DEF_x__h10320;
  tUInt8 DEF_y__h10319;
  tUInt8 DEF_x__h10318;
  tUInt8 DEF_y__h10540;
  tUInt8 DEF_x__h10539;
  tUInt8 DEF_y__h10538;
  tUInt8 DEF_x__h10537;
  tUInt8 DEF_y__h10759;
  tUInt8 DEF_x__h10758;
  tUInt8 DEF_y__h10757;
  tUInt8 DEF_x__h10756;
  tUInt8 DEF_y__h10978;
  tUInt8 DEF_x__h10977;
  tUInt8 DEF_y__h10976;
  tUInt8 DEF_x__h10975;
  tUInt8 DEF_y__h11197;
  tUInt8 DEF_x__h11196;
  tUInt8 DEF_y__h11195;
  tUInt8 DEF_x__h11194;
  tUInt8 DEF_y__h11416;
  tUInt8 DEF_x__h11415;
  tUInt8 DEF_y__h11414;
  tUInt8 DEF_x__h11413;
  tUInt8 DEF_y__h11635;
  tUInt8 DEF_x__h11634;
  tUInt8 DEF_y__h11633;
  tUInt8 DEF_x__h11632;
  tUInt8 DEF_y__h11854;
  tUInt8 DEF_x__h11853;
  tUInt8 DEF_y__h11852;
  tUInt8 DEF_x__h11851;
  tUInt8 DEF_y__h12073;
  tUInt8 DEF_x__h12072;
  tUInt8 DEF_y__h12071;
  tUInt8 DEF_x__h12070;
  tUInt8 DEF_y__h12292;
  tUInt8 DEF_x__h12291;
  tUInt8 DEF_y__h12290;
  tUInt8 DEF_x__h12289;
  tUInt8 DEF_y__h12511;
  tUInt8 DEF_x__h12510;
  tUInt8 DEF_y__h12509;
  tUInt8 DEF_x__h12508;
  tUInt8 DEF_y__h12730;
  tUInt8 DEF_x__h12729;
  tUInt8 DEF_y__h12728;
  tUInt8 DEF_x__h12727;
  tUInt8 DEF_y__h12949;
  tUInt8 DEF_x__h12948;
  tUInt8 DEF_y__h12947;
  tUInt8 DEF_x__h12946;
  tUInt8 DEF_y__h13168;
  tUInt8 DEF_x__h13167;
  tUInt8 DEF_y__h13166;
  tUInt8 DEF_x__h13165;
  tUInt8 DEF_y__h13387;
  tUInt8 DEF_x__h13386;
  tUInt8 DEF_y__h13385;
  tUInt8 DEF_x__h13384;
  tUInt8 DEF_y__h13606;
  tUInt8 DEF_x__h13605;
  tUInt8 DEF_y__h13604;
  tUInt8 DEF_x__h13603;
  tUInt8 DEF_y__h13825;
  tUInt8 DEF_x__h13824;
  tUInt8 DEF_y__h13823;
  tUInt8 DEF_x__h13822;
  tUInt8 DEF_y__h14044;
  tUInt8 DEF_x__h14043;
  tUInt8 DEF_y__h14042;
  tUInt8 DEF_x__h14041;
  tUInt8 DEF_y__h14263;
  tUInt8 DEF_x__h14262;
  tUInt8 DEF_y__h14261;
  tUInt8 DEF_x__h14260;
  tUInt8 DEF_y__h14482;
  tUInt8 DEF_x__h14481;
  tUInt8 DEF_y__h14480;
  tUInt8 DEF_x__h14479;
  tUInt8 DEF_y__h14701;
  tUInt8 DEF_x__h14700;
  tUInt8 DEF_y__h14699;
  tUInt8 DEF_x__h14698;
  tUInt8 DEF_y__h14920;
  tUInt8 DEF_x__h14919;
  tUInt8 DEF_y__h14918;
  tUInt8 DEF_x__h14917;
  tUInt8 DEF_y__h15139;
  tUInt8 DEF_x__h15138;
  tUInt8 DEF_y__h15137;
  tUInt8 DEF_x__h15136;
  tUInt8 DEF_y__h15358;
  tUInt8 DEF_x__h15357;
  tUInt8 DEF_y__h15356;
  tUInt8 DEF_x__h15355;
  tUInt8 DEF_y__h15577;
  tUInt8 DEF_x__h15576;
  tUInt8 DEF_y__h15575;
  tUInt8 DEF_x__h15574;
  tUInt8 DEF_y__h15796;
  tUInt8 DEF_x__h15795;
  tUInt8 DEF_y__h15794;
  tUInt8 DEF_x__h15793;
  tUInt8 DEF_carryIn__h1915;
  tUInt8 DEF_x__h1953;
  tUInt8 DEF_carryIn__h1696;
  tUInt8 DEF_x__h1734;
  tUInt8 DEF_carryIn__h1477;
  tUInt8 DEF_x__h1515;
  tUInt8 DEF_x__h1316;
  tUInt8 DEF_carryIn__h15877;
  tUInt8 DEF_x__h15915;
  tUInt8 DEF_carryIn__h15658;
  tUInt8 DEF_x__h15696;
  tUInt8 DEF_carryIn__h15439;
  tUInt8 DEF_x__h15477;
  tUInt8 DEF_carryIn__h15220;
  tUInt8 DEF_x__h15258;
  tUInt8 DEF_carryIn__h15001;
  tUInt8 DEF_x__h15039;
  tUInt8 DEF_carryIn__h14782;
  tUInt8 DEF_x__h14820;
  tUInt8 DEF_carryIn__h14563;
  tUInt8 DEF_x__h14601;
  tUInt8 DEF_carryIn__h14344;
  tUInt8 DEF_x__h14382;
  tUInt8 DEF_carryIn__h14125;
  tUInt8 DEF_x__h14163;
  tUInt8 DEF_carryIn__h13906;
  tUInt8 DEF_x__h13944;
  tUInt8 DEF_carryIn__h13687;
  tUInt8 DEF_x__h13725;
  tUInt8 DEF_carryIn__h13468;
  tUInt8 DEF_x__h13506;
  tUInt8 DEF_carryIn__h13249;
  tUInt8 DEF_x__h13287;
  tUInt8 DEF_carryIn__h13030;
  tUInt8 DEF_x__h13068;
  tUInt8 DEF_carryIn__h12811;
  tUInt8 DEF_x__h12849;
  tUInt8 DEF_carryIn__h12592;
  tUInt8 DEF_x__h12630;
  tUInt8 DEF_carryIn__h12373;
  tUInt8 DEF_x__h12411;
  tUInt8 DEF_carryIn__h12154;
  tUInt8 DEF_x__h12192;
  tUInt8 DEF_carryIn__h11935;
  tUInt8 DEF_x__h11973;
  tUInt8 DEF_carryIn__h11716;
  tUInt8 DEF_x__h11754;
  tUInt8 DEF_carryIn__h11497;
  tUInt8 DEF_x__h11535;
  tUInt8 DEF_carryIn__h11278;
  tUInt8 DEF_x__h11316;
  tUInt8 DEF_carryIn__h11059;
  tUInt8 DEF_x__h11097;
  tUInt8 DEF_carryIn__h10840;
  tUInt8 DEF_x__h10878;
  tUInt8 DEF_carryIn__h10621;
  tUInt8 DEF_x__h10659;
  tUInt8 DEF_carryIn__h10402;
  tUInt8 DEF_x__h10440;
  tUInt8 DEF_carryIn__h10183;
  tUInt8 DEF_x__h10221;
  tUInt8 DEF_carryIn__h9964;
  tUInt8 DEF_x__h10002;
  tUInt8 DEF_carryIn__h9745;
  tUInt8 DEF_x__h9783;
  tUInt8 DEF_carryIn__h9526;
  tUInt8 DEF_x__h9564;
  tUInt8 DEF_carryIn__h9307;
  tUInt8 DEF_x__h9345;
  tUInt8 DEF_x__h3205;
  tUInt8 DEF_x__h2387;
  tUInt8 DEF_cycle_5_ULT_512_7_AND_cycle_5_EQ_0_8___d59;
  tUInt8 DEF_cycle_5_ULT_512___d57;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7___d123;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d113;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d117;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d121;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d512;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d133;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6___d60;
  tUInt8 DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d511;
  tUInt8 DEF_NOT_cycle_5_ULT_512_7_25_AND_cycle_5_EQ_512_26___d127;
  tUInt8 DEF_NOT_cycle_5_ULT_512_7___d125;
  tUInt8 DEF_y__h2126;
  tUInt32 DEF_y__h16088;
  tUInt8 DEF_exp_four_bits__h1178;
  tUInt8 DEF_test_four_bits__h1177;
  tUInt8 DEF_cycle_5_EQ_512___d126;
  tUInt8 DEF_cycle_5_EQ_2048___d56;
  tUInt32 DEF_realAns__h2624;
  tUInt32 DEF_test__h2623;
  tUInt32 DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135;
  tUInt32 DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139;
  tUInt8 DEF_b__h1276;
  tUInt8 DEF_b__h1476;
  tUInt8 DEF_b__h1695;
  tUInt8 DEF_b__h1914;
  tUInt8 DEF_a__h1275;
  tUInt8 DEF_a__h1475;
  tUInt8 DEF_a__h1694;
  tUInt8 DEF_a__h1913;
  tUInt8 DEF_cycle_BIT_0___h2332;
  tUInt8 DEF_a__h3166;
  tUInt8 DEF_a__h9305;
  tUInt8 DEF_a__h9524;
  tUInt8 DEF_a__h9743;
  tUInt8 DEF_a__h9962;
  tUInt8 DEF_a__h10181;
  tUInt8 DEF_a__h10400;
  tUInt8 DEF_a__h10619;
  tUInt8 DEF_a__h10838;
  tUInt8 DEF_a__h11057;
  tUInt8 DEF_a__h11276;
  tUInt8 DEF_a__h11495;
  tUInt8 DEF_a__h11714;
  tUInt8 DEF_a__h11933;
  tUInt8 DEF_a__h12152;
  tUInt8 DEF_a__h12371;
  tUInt8 DEF_a__h12590;
  tUInt8 DEF_a__h12809;
  tUInt8 DEF_a__h13028;
  tUInt8 DEF_a__h13247;
  tUInt8 DEF_a__h13466;
  tUInt8 DEF_a__h13685;
  tUInt8 DEF_a__h13904;
  tUInt8 DEF_a__h14123;
  tUInt8 DEF_a__h14342;
  tUInt8 DEF_a__h14561;
  tUInt8 DEF_a__h14780;
  tUInt8 DEF_a__h14999;
  tUInt8 DEF_a__h15218;
  tUInt8 DEF_a__h15437;
  tUInt8 DEF_a__h15656;
  tUInt32 DEF_a__h2620;
  tUInt8 DEF_a__h15875;
  tUInt8 DEF_b__h3167;
  tUInt8 DEF_b__h9306;
  tUInt8 DEF_b__h9525;
  tUInt8 DEF_b__h9744;
  tUInt8 DEF_b__h9963;
  tUInt8 DEF_b__h10182;
  tUInt8 DEF_b__h10401;
  tUInt8 DEF_b__h10620;
  tUInt8 DEF_b__h10839;
  tUInt8 DEF_b__h11058;
  tUInt8 DEF_b__h11277;
  tUInt8 DEF_b__h11496;
  tUInt8 DEF_b__h11715;
  tUInt8 DEF_b__h11934;
  tUInt8 DEF_b__h12153;
  tUInt8 DEF_b__h12372;
  tUInt8 DEF_b__h12591;
  tUInt8 DEF_b__h12810;
  tUInt8 DEF_b__h13029;
  tUInt8 DEF_b__h13248;
  tUInt8 DEF_b__h13467;
  tUInt8 DEF_b__h13686;
  tUInt8 DEF_b__h13905;
  tUInt8 DEF_b__h14124;
  tUInt8 DEF_b__h14343;
  tUInt8 DEF_b__h14562;
  tUInt8 DEF_b__h14781;
  tUInt8 DEF_b__h15000;
  tUInt8 DEF_b__h15219;
  tUInt8 DEF_b__h15438;
  tUInt8 DEF_b__h15657;
  tUInt32 DEF_b__h2621;
  tUInt8 DEF_b__h15876;
  tUInt8 DEF_cycle_BITS_4_TO_0___h2252;
  tUInt8 DEF_x__h2131;
  tUInt8 DEF_x__h2303;
  tUInt8 DEF_x__h2365;
  tUInt32 DEF_x__h16235;
  DEF_val1_value__h479 = INST_gen_gen_val1_r.METH_read();
  DEF_val0_value__h443 = INST_gen_gen_val0_r.METH_read();
  DEF_x__h8925 = INST_gen_gen_cycle.METH_read();
  DEF_x__h16235 = INST_cycle.METH_read();
  DEF_x__h2303 = INST_in_a.METH_read();
  DEF_x__h2365 = INST_in_b.METH_read();
  DEF_carry__h2622 = INST_gen_extraReg.METH_read();
  DEF_x__h2131 = INST_in_cin.METH_read();
  DEF_cycle_BITS_4_TO_0___h2252 = (tUInt8)((tUInt8)31u & DEF_x__h16235);
  DEF_cycle_BIT_0___h2332 = (tUInt8)((tUInt8)1u & DEF_x__h16235);
  DEF_a__h1913 = (tUInt8)(DEF_x__h2303 >> 3u);
  DEF_a__h1694 = (tUInt8)((tUInt8)1u & (DEF_x__h2303 >> 2u));
  DEF_a__h1475 = (tUInt8)((tUInt8)1u & (DEF_x__h2303 >> 1u));
  DEF_a__h1275 = (tUInt8)((tUInt8)1u & DEF_x__h2303);
  DEF_b__h1914 = (tUInt8)(DEF_x__h2365 >> 3u);
  DEF_b__h1695 = (tUInt8)((tUInt8)1u & (DEF_x__h2365 >> 2u));
  DEF_b__h1476 = (tUInt8)((tUInt8)1u & (DEF_x__h2365 >> 1u));
  DEF_b__h1276 = (tUInt8)((tUInt8)1u & DEF_x__h2365);
  switch (DEF_x__h8925) {
  case 0u:
  case 7u:
  case 14u:
  case 21u:
  case 28u:
  case 35u:
  case 42u:
  case 91u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 0u;
    break;
  case 1u:
  case 8u:
  case 15u:
  case 22u:
  case 29u:
  case 36u:
  case 43u:
  case 61u:
  case 62u:
  case 63u:
  case 64u:
  case 65u:
  case 66u:
  case 67u:
  case 68u:
  case 69u:
  case 70u:
  case 71u:
  case 72u:
  case 73u:
  case 74u:
  case 75u:
  case 76u:
  case 77u:
  case 78u:
  case 79u:
  case 80u:
  case 81u:
  case 82u:
  case 83u:
  case 84u:
  case 85u:
  case 86u:
  case 87u:
  case 88u:
  case 89u:
  case 90u:
  case 92u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 1u;
    break;
  case 2u:
  case 9u:
  case 16u:
  case 23u:
  case 30u:
  case 37u:
  case 44u:
  case 93u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2u;
    break;
  case 3u:
  case 10u:
  case 17u:
  case 24u:
  case 31u:
  case 38u:
  case 45u:
  case 50u:
  case 94u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 3u;
    break;
  case 4u:
  case 11u:
  case 18u:
  case 25u:
  case 32u:
  case 39u:
  case 46u:
  case 95u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4294967295u;
    break;
  case 5u:
  case 12u:
  case 19u:
  case 26u:
  case 33u:
  case 40u:
  case 47u:
  case 96u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4294967294u;
    break;
  case 6u:
  case 13u:
  case 20u:
  case 27u:
  case 34u:
  case 41u:
  case 48u:
  case 49u:
  case 97u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4294967293u;
    break;
  case 51u:
  case 55u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4294967292u;
    break;
  case 52u:
  case 56u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4u;
    break;
  case 53u:
  case 57u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4294967291u;
    break;
  case 54u:
  case 58u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 5u;
    break;
  case 59u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4294967290u;
    break;
  case 60u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 6u;
    break;
  case 98u:
  case 101u:
  case 104u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2147483647u;
    break;
  case 99u:
  case 102u:
  case 105u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2147483648u;
    break;
  case 100u:
  case 103u:
  case 106u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2147483649u;
    break;
  case 107u:
  case 110u:
  case 113u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2147483734u;
    break;
  case 108u:
  case 111u:
  case 114u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2147483735u;
    break;
  case 109u:
  case 112u:
  case 115u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2147483736u;
    break;
  case 116u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4042322161u;
    break;
  case 117u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 305419896u;
    break;
  case 118u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 286331153u;
    break;
  case 119u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 591751049u;
    break;
  case 120u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 805306368u;
    break;
  case 121u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 598527710u;
    break;
  case 122u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 3405691582u;
    break;
  case 123u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 1516993677u;
    break;
  case 124u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2416021505u;
    break;
  case 125u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 4207599104u;
    break;
  case 126u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 1515936861u;
    break;
  case 127u:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 252645135u;
    break;
  default:
    DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 = 2863311530u;
  }
  switch (DEF_x__h8925) {
  case 0u:
  case 1u:
  case 2u:
  case 3u:
  case 4u:
  case 5u:
  case 6u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 0u;
    break;
  case 7u:
  case 8u:
  case 9u:
  case 10u:
  case 11u:
  case 12u:
  case 13u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 1u;
    break;
  case 14u:
  case 15u:
  case 16u:
  case 17u:
  case 18u:
  case 19u:
  case 20u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2u;
    break;
  case 21u:
  case 22u:
  case 23u:
  case 24u:
  case 25u:
  case 26u:
  case 27u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 3u;
    break;
  case 28u:
  case 29u:
  case 30u:
  case 31u:
  case 32u:
  case 33u:
  case 34u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4294967295u;
    break;
  case 35u:
  case 36u:
  case 37u:
  case 38u:
  case 39u:
  case 40u:
  case 41u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4294967294u;
    break;
  case 42u:
  case 43u:
  case 44u:
  case 45u:
  case 46u:
  case 47u:
  case 48u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4294967293u;
    break;
  case 49u:
  case 50u:
  case 51u:
  case 52u:
  case 53u:
  case 54u:
  case 61u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4u;
    break;
  case 55u:
  case 56u:
  case 57u:
  case 58u:
  case 59u:
  case 60u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4294967291u;
    break;
  case 62u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 8u;
    break;
  case 63u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 16u;
    break;
  case 64u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 32u;
    break;
  case 65u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 64u;
    break;
  case 66u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 128u;
    break;
  case 67u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 256u;
    break;
  case 68u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 512u;
    break;
  case 69u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 1024u;
    break;
  case 70u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2048u;
    break;
  case 71u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4096u;
    break;
  case 72u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 8192u;
    break;
  case 73u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 16384u;
    break;
  case 74u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 32768u;
    break;
  case 75u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 65536u;
    break;
  case 76u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 131072u;
    break;
  case 77u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 262144u;
    break;
  case 78u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 524288u;
    break;
  case 79u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 1048576u;
    break;
  case 80u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2097152u;
    break;
  case 81u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4194304u;
    break;
  case 82u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 8388608u;
    break;
  case 83u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 16777216u;
    break;
  case 84u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 33554432u;
    break;
  case 85u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 67108864u;
    break;
  case 86u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 134217728u;
    break;
  case 87u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 268435456u;
    break;
  case 88u:
  case 120u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 536870912u;
    break;
  case 89u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 1073741824u;
    break;
  case 90u:
  case 101u:
  case 102u:
  case 103u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2147483648u;
    break;
  case 98u:
  case 99u:
  case 100u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2147483647u;
    break;
  case 104u:
  case 105u:
  case 106u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2147483649u;
    break;
  case 107u:
  case 108u:
  case 109u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2147483734u;
    break;
  case 110u:
  case 111u:
  case 112u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2147483735u;
    break;
  case 113u:
  case 114u:
  case 115u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2147483736u;
    break;
  case 116u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 252645135u;
    break;
  case 117u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 286331153u;
    break;
  case 118u:
  case 119u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 305419896u;
    break;
  case 121u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 935395310u;
    break;
  case 122u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 1253891832u;
    break;
  case 123u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 1516993677u;
    break;
  case 124u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2900143324u;
    break;
  case 125u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 3735928559u;
    break;
  case 126u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 3740978896u;
    break;
  case 127u:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 4042322160u;
    break;
  default:
    DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 = 2863311530u;
  }
  DEF_gen_gen_cycle_ULT_128___d6 = DEF_x__h8925 < 128u;
  DEF_b__h2621 = DEF_gen_gen_cycle_ULT_128___d6 ? DEF_SEL_ARR_0_1_2_3_4294967295_4294967294_42949672_ETC___d139 : DEF_val1_value__h479;
  DEF_b__h15876 = (tUInt8)(DEF_b__h2621 >> 31u);
  DEF_b__h15657 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 30u));
  DEF_b__h15438 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 29u));
  DEF_b__h15219 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 28u));
  DEF_b__h15000 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 27u));
  DEF_b__h14562 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 25u));
  DEF_b__h14781 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 26u));
  DEF_b__h14343 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 24u));
  DEF_b__h14124 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 23u));
  DEF_b__h13905 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 22u));
  DEF_b__h13686 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 21u));
  DEF_b__h13467 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 20u));
  DEF_b__h13248 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 19u));
  DEF_b__h13029 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 18u));
  DEF_b__h12810 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 17u));
  DEF_b__h12591 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 16u));
  DEF_b__h12153 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 14u));
  DEF_b__h12372 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 15u));
  DEF_b__h11934 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 13u));
  DEF_b__h11715 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 12u));
  DEF_b__h11496 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 11u));
  DEF_b__h11277 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 10u));
  DEF_b__h11058 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 9u));
  DEF_b__h10839 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 8u));
  DEF_b__h10401 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 6u));
  DEF_b__h10620 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 7u));
  DEF_b__h10182 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 5u));
  DEF_b__h9963 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 4u));
  DEF_b__h9744 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 3u));
  DEF_b__h9525 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 2u));
  DEF_b__h9306 = (tUInt8)((tUInt8)1u & (DEF_b__h2621 >> 1u));
  DEF_b__h3167 = (tUInt8)((tUInt8)1u & DEF_b__h2621);
  DEF_a__h2620 = DEF_gen_gen_cycle_ULT_128___d6 ? DEF_SEL_ARR_0_0_0_0_0_0_0_1_1_1_1_1_1_1_2_2_2_2_2__ETC___d135 : DEF_val0_value__h443;
  DEF_a__h15875 = (tUInt8)(DEF_a__h2620 >> 31u);
  DEF_a__h15656 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 30u));
  DEF_a__h15437 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 29u));
  DEF_a__h15218 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 28u));
  DEF_a__h14780 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 26u));
  DEF_a__h14999 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 27u));
  DEF_a__h14561 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 25u));
  DEF_a__h14342 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 24u));
  DEF_a__h14123 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 23u));
  DEF_a__h13904 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 22u));
  DEF_a__h13685 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 21u));
  DEF_a__h13466 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 20u));
  DEF_a__h13028 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 18u));
  DEF_a__h13247 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 19u));
  DEF_a__h12809 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 17u));
  DEF_a__h12590 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 16u));
  DEF_a__h12371 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 15u));
  DEF_a__h12152 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 14u));
  DEF_a__h11933 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 13u));
  DEF_a__h11714 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 12u));
  DEF_a__h11495 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 11u));
  DEF_a__h11276 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 10u));
  DEF_a__h10838 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 8u));
  DEF_a__h11057 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 9u));
  DEF_a__h10619 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 7u));
  DEF_a__h10181 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 5u));
  DEF_a__h10400 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 6u));
  DEF_a__h9962 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 4u));
  DEF_a__h9743 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 3u));
  DEF_a__h9524 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 2u));
  DEF_a__h9305 = (tUInt8)((tUInt8)1u & (DEF_a__h2620 >> 1u));
  DEF_a__h3166 = (tUInt8)((tUInt8)1u & DEF_a__h2620);
  DEF_cycle_5_EQ_2048___d56 = DEF_x__h16235 == 2048u;
  DEF_cycle_5_EQ_512___d126 = DEF_x__h16235 == 512u;
  DEF_y__h16088 = (tUInt32)(DEF_carry__h2622);
  DEF_y__h2126 = (tUInt8)15u & DEF_x__h2131;
  DEF_NOT_gen_extraReg_0___d51 = !DEF_carry__h2622;
  DEF_NOT_cycle_5_EQ_2048_6___d60 = !DEF_cycle_5_EQ_2048___d56;
  DEF_cycle_5_ULT_512___d57 = DEF_x__h16235 < 512u;
  DEF_NOT_cycle_5_ULT_512_7___d125 = !DEF_cycle_5_ULT_512___d57;
  DEF_NOT_cycle_5_ULT_512_7_25_AND_cycle_5_EQ_512_26___d127 = DEF_NOT_cycle_5_ULT_512_7___d125 && DEF_cycle_5_EQ_512___d126;
  DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d133 = DEF_NOT_cycle_5_EQ_2048_6___d60 && (DEF_NOT_cycle_5_ULT_512_7___d125 && (!DEF_cycle_5_EQ_512___d126 && (DEF_x__h8925 == 128u && DEF_NOT_gen_extraReg_0___d51)));
  DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d512 = DEF_NOT_cycle_5_EQ_2048_6___d60 && DEF_NOT_cycle_5_ULT_512_7___d125;
  DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d121 = DEF_NOT_cycle_5_EQ_2048_6___d60 && (DEF_cycle_5_ULT_512___d57 && DEF_cycle_BIT_0___h2332);
  DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d117 = DEF_NOT_cycle_5_EQ_2048_6___d60 && (DEF_cycle_5_ULT_512___d57 && DEF_cycle_BITS_4_TO_0___h2252 == (tUInt8)31u);
  DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7___d123 = DEF_NOT_cycle_5_EQ_2048_6___d60 && DEF_cycle_5_ULT_512___d57;
  DEF_cycle_5_ULT_512_7_AND_cycle_5_EQ_0_8___d59 = DEF_cycle_5_ULT_512___d57 && DEF_x__h16235 == 0u;
  DEF_x__h2387 = (tUInt8)1u & ~DEF_x__h2131;
  DEF_x__h3205 = DEF_a__h3166 ^ DEF_b__h3167;
  DEF_x__h9345 = DEF_a__h9305 ^ DEF_b__h9306;
  DEF_x__h9564 = DEF_a__h9524 ^ DEF_b__h9525;
  DEF_x__h9783 = DEF_a__h9743 ^ DEF_b__h9744;
  DEF_x__h10002 = DEF_a__h9962 ^ DEF_b__h9963;
  DEF_x__h10221 = DEF_a__h10181 ^ DEF_b__h10182;
  DEF_x__h10440 = DEF_a__h10400 ^ DEF_b__h10401;
  DEF_x__h10659 = DEF_a__h10619 ^ DEF_b__h10620;
  DEF_x__h10878 = DEF_a__h10838 ^ DEF_b__h10839;
  DEF_x__h11097 = DEF_a__h11057 ^ DEF_b__h11058;
  DEF_x__h11316 = DEF_a__h11276 ^ DEF_b__h11277;
  DEF_x__h11535 = DEF_a__h11495 ^ DEF_b__h11496;
  DEF_x__h11754 = DEF_a__h11714 ^ DEF_b__h11715;
  DEF_x__h11973 = DEF_a__h11933 ^ DEF_b__h11934;
  DEF_x__h12192 = DEF_a__h12152 ^ DEF_b__h12153;
  DEF_x__h12411 = DEF_a__h12371 ^ DEF_b__h12372;
  DEF_x__h12630 = DEF_a__h12590 ^ DEF_b__h12591;
  DEF_x__h12849 = DEF_a__h12809 ^ DEF_b__h12810;
  DEF_x__h13068 = DEF_a__h13028 ^ DEF_b__h13029;
  DEF_x__h13287 = DEF_a__h13247 ^ DEF_b__h13248;
  DEF_x__h13506 = DEF_a__h13466 ^ DEF_b__h13467;
  DEF_x__h13725 = DEF_a__h13685 ^ DEF_b__h13686;
  DEF_x__h13944 = DEF_a__h13904 ^ DEF_b__h13905;
  DEF_x__h14163 = DEF_a__h14123 ^ DEF_b__h14124;
  DEF_x__h14382 = DEF_a__h14342 ^ DEF_b__h14343;
  DEF_x__h14601 = DEF_a__h14561 ^ DEF_b__h14562;
  DEF_x__h14820 = DEF_a__h14780 ^ DEF_b__h14781;
  DEF_x__h15258 = DEF_a__h15218 ^ DEF_b__h15219;
  DEF_x__h15039 = DEF_a__h14999 ^ DEF_b__h15000;
  DEF_x__h15477 = DEF_a__h15437 ^ DEF_b__h15438;
  DEF_x__h15696 = DEF_a__h15656 ^ DEF_b__h15657;
  DEF_x__h15915 = DEF_a__h15875 ^ DEF_b__h15876;
  DEF_x__h1316 = DEF_a__h1275 ^ DEF_b__h1276;
  DEF_x__h1515 = DEF_a__h1475 ^ DEF_b__h1476;
  DEF_x__h1734 = DEF_a__h1694 ^ DEF_b__h1695;
  DEF_x__h1953 = DEF_a__h1913 ^ DEF_b__h1914;
  DEF_x__h15795 = DEF_a__h15656 & DEF_b__h15657;
  DEF_x__h15576 = DEF_a__h15437 & DEF_b__h15438;
  DEF_x__h15357 = DEF_a__h15218 & DEF_b__h15219;
  DEF_x__h15138 = DEF_a__h14999 & DEF_b__h15000;
  DEF_x__h14919 = DEF_a__h14780 & DEF_b__h14781;
  DEF_x__h14700 = DEF_a__h14561 & DEF_b__h14562;
  DEF_x__h14481 = DEF_a__h14342 & DEF_b__h14343;
  DEF_x__h14262 = DEF_a__h14123 & DEF_b__h14124;
  DEF_x__h14043 = DEF_a__h13904 & DEF_b__h13905;
  DEF_x__h13824 = DEF_a__h13685 & DEF_b__h13686;
  DEF_x__h13605 = DEF_a__h13466 & DEF_b__h13467;
  DEF_x__h13386 = DEF_a__h13247 & DEF_b__h13248;
  DEF_x__h13167 = DEF_a__h13028 & DEF_b__h13029;
  DEF_x__h12948 = DEF_a__h12809 & DEF_b__h12810;
  DEF_x__h12729 = DEF_a__h12590 & DEF_b__h12591;
  DEF_x__h12510 = DEF_a__h12371 & DEF_b__h12372;
  DEF_x__h12291 = DEF_a__h12152 & DEF_b__h12153;
  DEF_x__h12072 = DEF_a__h11933 & DEF_b__h11934;
  DEF_x__h11853 = DEF_a__h11714 & DEF_b__h11715;
  DEF_x__h11634 = DEF_a__h11495 & DEF_b__h11496;
  DEF_x__h11415 = DEF_a__h11276 & DEF_b__h11277;
  DEF_x__h11196 = DEF_a__h11057 & DEF_b__h11058;
  DEF_x__h10977 = DEF_a__h10838 & DEF_b__h10839;
  DEF_x__h10758 = DEF_a__h10619 & DEF_b__h10620;
  DEF_x__h10539 = DEF_a__h10400 & DEF_b__h10401;
  DEF_x__h10320 = DEF_a__h10181 & DEF_b__h10182;
  DEF_x__h10101 = DEF_a__h9962 & DEF_b__h9963;
  DEF_x__h9882 = DEF_a__h9743 & DEF_b__h9744;
  DEF_x__h9663 = DEF_a__h9524 & DEF_b__h9525;
  DEF_x__h9444 = DEF_a__h9305 & DEF_b__h9306;
  DEF_y__h9228 = DEF_b__h3167 & DEF_carry__h2622;
  DEF_x__h9229 = DEF_a__h3166 & DEF_b__h3167;
  DEF_y__h9230 = DEF_a__h3166 & DEF_carry__h2622;
  DEF_x__h9227 = DEF_x__h9229 | DEF_y__h9230;
  DEF_carryIn__h9307 = DEF_x__h9227 | DEF_y__h9228;
  DEF_y__h9443 = DEF_b__h9306 & DEF_carryIn__h9307;
  DEF_y__h9445 = DEF_a__h9305 & DEF_carryIn__h9307;
  DEF_x__h9442 = DEF_x__h9444 | DEF_y__h9445;
  DEF_carryIn__h9526 = DEF_x__h9442 | DEF_y__h9443;
  DEF_y__h9662 = DEF_b__h9525 & DEF_carryIn__h9526;
  DEF_y__h9664 = DEF_a__h9524 & DEF_carryIn__h9526;
  DEF_x__h9661 = DEF_x__h9663 | DEF_y__h9664;
  DEF_carryIn__h9745 = DEF_x__h9661 | DEF_y__h9662;
  DEF_y__h9881 = DEF_b__h9744 & DEF_carryIn__h9745;
  DEF_y__h9883 = DEF_a__h9743 & DEF_carryIn__h9745;
  DEF_x__h9880 = DEF_x__h9882 | DEF_y__h9883;
  DEF_carryIn__h9964 = DEF_x__h9880 | DEF_y__h9881;
  DEF_y__h10100 = DEF_b__h9963 & DEF_carryIn__h9964;
  DEF_y__h10102 = DEF_a__h9962 & DEF_carryIn__h9964;
  DEF_x__h10099 = DEF_x__h10101 | DEF_y__h10102;
  DEF_carryIn__h10183 = DEF_x__h10099 | DEF_y__h10100;
  DEF_y__h10319 = DEF_b__h10182 & DEF_carryIn__h10183;
  DEF_y__h10321 = DEF_a__h10181 & DEF_carryIn__h10183;
  DEF_x__h10318 = DEF_x__h10320 | DEF_y__h10321;
  DEF_carryIn__h10402 = DEF_x__h10318 | DEF_y__h10319;
  DEF_y__h10538 = DEF_b__h10401 & DEF_carryIn__h10402;
  DEF_y__h10540 = DEF_a__h10400 & DEF_carryIn__h10402;
  DEF_x__h10537 = DEF_x__h10539 | DEF_y__h10540;
  DEF_carryIn__h10621 = DEF_x__h10537 | DEF_y__h10538;
  DEF_y__h10757 = DEF_b__h10620 & DEF_carryIn__h10621;
  DEF_y__h10759 = DEF_a__h10619 & DEF_carryIn__h10621;
  DEF_x__h10756 = DEF_x__h10758 | DEF_y__h10759;
  DEF_carryIn__h10840 = DEF_x__h10756 | DEF_y__h10757;
  DEF_y__h10976 = DEF_b__h10839 & DEF_carryIn__h10840;
  DEF_y__h10978 = DEF_a__h10838 & DEF_carryIn__h10840;
  DEF_x__h10975 = DEF_x__h10977 | DEF_y__h10978;
  DEF_carryIn__h11059 = DEF_x__h10975 | DEF_y__h10976;
  DEF_y__h11195 = DEF_b__h11058 & DEF_carryIn__h11059;
  DEF_y__h11197 = DEF_a__h11057 & DEF_carryIn__h11059;
  DEF_x__h11194 = DEF_x__h11196 | DEF_y__h11197;
  DEF_carryIn__h11278 = DEF_x__h11194 | DEF_y__h11195;
  DEF_y__h11414 = DEF_b__h11277 & DEF_carryIn__h11278;
  DEF_y__h11416 = DEF_a__h11276 & DEF_carryIn__h11278;
  DEF_x__h11413 = DEF_x__h11415 | DEF_y__h11416;
  DEF_carryIn__h11497 = DEF_x__h11413 | DEF_y__h11414;
  DEF_y__h11633 = DEF_b__h11496 & DEF_carryIn__h11497;
  DEF_y__h11635 = DEF_a__h11495 & DEF_carryIn__h11497;
  DEF_x__h11632 = DEF_x__h11634 | DEF_y__h11635;
  DEF_carryIn__h11716 = DEF_x__h11632 | DEF_y__h11633;
  DEF_y__h11852 = DEF_b__h11715 & DEF_carryIn__h11716;
  DEF_y__h11854 = DEF_a__h11714 & DEF_carryIn__h11716;
  DEF_x__h11851 = DEF_x__h11853 | DEF_y__h11854;
  DEF_carryIn__h11935 = DEF_x__h11851 | DEF_y__h11852;
  DEF_y__h12071 = DEF_b__h11934 & DEF_carryIn__h11935;
  DEF_y__h12073 = DEF_a__h11933 & DEF_carryIn__h11935;
  DEF_x__h12070 = DEF_x__h12072 | DEF_y__h12073;
  DEF_carryIn__h12154 = DEF_x__h12070 | DEF_y__h12071;
  DEF_y__h12290 = DEF_b__h12153 & DEF_carryIn__h12154;
  DEF_y__h12292 = DEF_a__h12152 & DEF_carryIn__h12154;
  DEF_x__h12289 = DEF_x__h12291 | DEF_y__h12292;
  DEF_carryIn__h12373 = DEF_x__h12289 | DEF_y__h12290;
  DEF_y__h12509 = DEF_b__h12372 & DEF_carryIn__h12373;
  DEF_y__h12511 = DEF_a__h12371 & DEF_carryIn__h12373;
  DEF_x__h12508 = DEF_x__h12510 | DEF_y__h12511;
  DEF_carryIn__h12592 = DEF_x__h12508 | DEF_y__h12509;
  DEF_y__h12728 = DEF_b__h12591 & DEF_carryIn__h12592;
  DEF_y__h12730 = DEF_a__h12590 & DEF_carryIn__h12592;
  DEF_x__h12727 = DEF_x__h12729 | DEF_y__h12730;
  DEF_carryIn__h12811 = DEF_x__h12727 | DEF_y__h12728;
  DEF_y__h12947 = DEF_b__h12810 & DEF_carryIn__h12811;
  DEF_y__h12949 = DEF_a__h12809 & DEF_carryIn__h12811;
  DEF_x__h12946 = DEF_x__h12948 | DEF_y__h12949;
  DEF_carryIn__h13030 = DEF_x__h12946 | DEF_y__h12947;
  DEF_y__h13166 = DEF_b__h13029 & DEF_carryIn__h13030;
  DEF_y__h13168 = DEF_a__h13028 & DEF_carryIn__h13030;
  DEF_x__h13165 = DEF_x__h13167 | DEF_y__h13168;
  DEF_carryIn__h13249 = DEF_x__h13165 | DEF_y__h13166;
  DEF_y__h13385 = DEF_b__h13248 & DEF_carryIn__h13249;
  DEF_y__h13387 = DEF_a__h13247 & DEF_carryIn__h13249;
  DEF_x__h13384 = DEF_x__h13386 | DEF_y__h13387;
  DEF_carryIn__h13468 = DEF_x__h13384 | DEF_y__h13385;
  DEF_y__h13604 = DEF_b__h13467 & DEF_carryIn__h13468;
  DEF_y__h13606 = DEF_a__h13466 & DEF_carryIn__h13468;
  DEF_x__h13603 = DEF_x__h13605 | DEF_y__h13606;
  DEF_carryIn__h13687 = DEF_x__h13603 | DEF_y__h13604;
  DEF_y__h13823 = DEF_b__h13686 & DEF_carryIn__h13687;
  DEF_y__h13825 = DEF_a__h13685 & DEF_carryIn__h13687;
  DEF_x__h13822 = DEF_x__h13824 | DEF_y__h13825;
  DEF_carryIn__h13906 = DEF_x__h13822 | DEF_y__h13823;
  DEF_y__h14042 = DEF_b__h13905 & DEF_carryIn__h13906;
  DEF_y__h14044 = DEF_a__h13904 & DEF_carryIn__h13906;
  DEF_x__h14041 = DEF_x__h14043 | DEF_y__h14044;
  DEF_carryIn__h14125 = DEF_x__h14041 | DEF_y__h14042;
  DEF_y__h14261 = DEF_b__h14124 & DEF_carryIn__h14125;
  DEF_y__h14263 = DEF_a__h14123 & DEF_carryIn__h14125;
  DEF_x__h14260 = DEF_x__h14262 | DEF_y__h14263;
  DEF_carryIn__h14344 = DEF_x__h14260 | DEF_y__h14261;
  DEF_y__h14480 = DEF_b__h14343 & DEF_carryIn__h14344;
  DEF_y__h14482 = DEF_a__h14342 & DEF_carryIn__h14344;
  DEF_x__h14479 = DEF_x__h14481 | DEF_y__h14482;
  DEF_carryIn__h14563 = DEF_x__h14479 | DEF_y__h14480;
  DEF_y__h14699 = DEF_b__h14562 & DEF_carryIn__h14563;
  DEF_y__h14701 = DEF_a__h14561 & DEF_carryIn__h14563;
  DEF_x__h14698 = DEF_x__h14700 | DEF_y__h14701;
  DEF_carryIn__h14782 = DEF_x__h14698 | DEF_y__h14699;
  DEF_y__h14918 = DEF_b__h14781 & DEF_carryIn__h14782;
  DEF_y__h14920 = DEF_a__h14780 & DEF_carryIn__h14782;
  DEF_x__h14917 = DEF_x__h14919 | DEF_y__h14920;
  DEF_carryIn__h15001 = DEF_x__h14917 | DEF_y__h14918;
  DEF_y__h15137 = DEF_b__h15000 & DEF_carryIn__h15001;
  DEF_y__h15139 = DEF_a__h14999 & DEF_carryIn__h15001;
  DEF_x__h15136 = DEF_x__h15138 | DEF_y__h15139;
  DEF_carryIn__h15220 = DEF_x__h15136 | DEF_y__h15137;
  DEF_y__h15356 = DEF_b__h15219 & DEF_carryIn__h15220;
  DEF_y__h15358 = DEF_a__h15218 & DEF_carryIn__h15220;
  DEF_x__h15355 = DEF_x__h15357 | DEF_y__h15358;
  DEF_carryIn__h15439 = DEF_x__h15355 | DEF_y__h15356;
  DEF_y__h15575 = DEF_b__h15438 & DEF_carryIn__h15439;
  DEF_y__h15577 = DEF_a__h15437 & DEF_carryIn__h15439;
  DEF_x__h15574 = DEF_x__h15576 | DEF_y__h15577;
  DEF_carryIn__h15658 = DEF_x__h15574 | DEF_y__h15575;
  DEF_y__h15794 = DEF_b__h15657 & DEF_carryIn__h15658;
  DEF_y__h15796 = DEF_a__h15656 & DEF_carryIn__h15658;
  DEF_x__h15793 = DEF_x__h15795 | DEF_y__h15796;
  DEF_carryIn__h15877 = DEF_x__h15793 | DEF_y__h15794;
  DEF_test__h2623 = (((((((((((((((((((((((((((((((((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h15915 ^ DEF_carryIn__h15877 ? (tUInt8)1u : (tUInt8)0u)))) << 31u) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h15696 ^ DEF_carryIn__h15658 ? (tUInt8)1u : (tUInt8)0u)))) << 30u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h15477 ^ DEF_carryIn__h15439 ? (tUInt8)1u : (tUInt8)0u)))) << 29u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h15258 ^ DEF_carryIn__h15220 ? (tUInt8)1u : (tUInt8)0u)))) << 28u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h15039 ^ DEF_carryIn__h15001 ? (tUInt8)1u : (tUInt8)0u)))) << 27u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h14820 ^ DEF_carryIn__h14782 ? (tUInt8)1u : (tUInt8)0u)))) << 26u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h14601 ^ DEF_carryIn__h14563 ? (tUInt8)1u : (tUInt8)0u)))) << 25u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h14382 ^ DEF_carryIn__h14344 ? (tUInt8)1u : (tUInt8)0u)))) << 24u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h14163 ^ DEF_carryIn__h14125 ? (tUInt8)1u : (tUInt8)0u)))) << 23u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h13944 ^ DEF_carryIn__h13906 ? (tUInt8)1u : (tUInt8)0u)))) << 22u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h13725 ^ DEF_carryIn__h13687 ? (tUInt8)1u : (tUInt8)0u)))) << 21u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h13506 ^ DEF_carryIn__h13468 ? (tUInt8)1u : (tUInt8)0u)))) << 20u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h13287 ^ DEF_carryIn__h13249 ? (tUInt8)1u : (tUInt8)0u)))) << 19u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h13068 ^ DEF_carryIn__h13030 ? (tUInt8)1u : (tUInt8)0u)))) << 18u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h12849 ^ DEF_carryIn__h12811 ? (tUInt8)1u : (tUInt8)0u)))) << 17u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h12630 ^ DEF_carryIn__h12592 ? (tUInt8)1u : (tUInt8)0u)))) << 16u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h12411 ^ DEF_carryIn__h12373 ? (tUInt8)1u : (tUInt8)0u)))) << 15u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h12192 ^ DEF_carryIn__h12154 ? (tUInt8)1u : (tUInt8)0u)))) << 14u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h11973 ^ DEF_carryIn__h11935 ? (tUInt8)1u : (tUInt8)0u)))) << 13u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h11754 ^ DEF_carryIn__h11716 ? (tUInt8)1u : (tUInt8)0u)))) << 12u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h11535 ^ DEF_carryIn__h11497 ? (tUInt8)1u : (tUInt8)0u)))) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h11316 ^ DEF_carryIn__h11278 ? (tUInt8)1u : (tUInt8)0u)))) << 10u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h11097 ^ DEF_carryIn__h11059 ? (tUInt8)1u : (tUInt8)0u)))) << 9u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h10878 ^ DEF_carryIn__h10840 ? (tUInt8)1u : (tUInt8)0u)))) << 8u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h10659 ^ DEF_carryIn__h10621 ? (tUInt8)1u : (tUInt8)0u)))) << 7u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h10440 ^ DEF_carryIn__h10402 ? (tUInt8)1u : (tUInt8)0u)))) << 6u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h10221 ^ DEF_carryIn__h10183 ? (tUInt8)1u : (tUInt8)0u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h10002 ^ DEF_carryIn__h9964 ? (tUInt8)1u : (tUInt8)0u)))) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h9783 ^ DEF_carryIn__h9745 ? (tUInt8)1u : (tUInt8)0u)))) << 3u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h9564 ^ DEF_carryIn__h9526 ? (tUInt8)1u : (tUInt8)0u)))) << 2u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (DEF_x__h9345 ^ DEF_carryIn__h9307 ? (tUInt8)1u : (tUInt8)0u)))) << 1u)) | (tUInt32)((tUInt8)((tUInt8)1u & ((tUInt8)((tUInt8)1u & (DEF_x__h3205 ^ DEF_carry__h2622 ? (tUInt8)1u : (tUInt8)0u)) ? 1u : 0u)));
  DEF_x__h1833 = DEF_a__h1694 & DEF_b__h1695;
  DEF_x__h1614 = DEF_a__h1475 & DEF_b__h1476;
  DEF_y__h1398 = DEF_b__h1276 & DEF_x__h2131;
  DEF_y__h1400 = DEF_a__h1275 & DEF_x__h2131;
  DEF_x__h1399 = DEF_a__h1275 & DEF_b__h1276;
  DEF_x__h1397 = DEF_x__h1399 | DEF_y__h1400;
  DEF_carryIn__h1477 = DEF_x__h1397 | DEF_y__h1398;
  DEF_y__h1613 = DEF_b__h1476 & DEF_carryIn__h1477;
  DEF_y__h1615 = DEF_a__h1475 & DEF_carryIn__h1477;
  DEF_x__h1612 = DEF_x__h1614 | DEF_y__h1615;
  DEF_carryIn__h1696 = DEF_x__h1612 | DEF_y__h1613;
  DEF_y__h1832 = DEF_b__h1695 & DEF_carryIn__h1696;
  DEF_y__h1834 = DEF_a__h1694 & DEF_carryIn__h1696;
  DEF_x__h1831 = DEF_x__h1833 | DEF_y__h1834;
  DEF_carryIn__h1915 = DEF_x__h1831 | DEF_y__h1832;
  DEF_test_four_bits__h1177 = (tUInt8)15u & ((((((tUInt8)((tUInt8)1u & (DEF_x__h1953 ^ DEF_carryIn__h1915 ? (tUInt8)1u : (tUInt8)0u))) << 3u) | (((tUInt8)((tUInt8)1u & (DEF_x__h1734 ^ DEF_carryIn__h1696 ? (tUInt8)1u : (tUInt8)0u))) << 2u)) | (((tUInt8)((tUInt8)1u & (DEF_x__h1515 ^ DEF_carryIn__h1477 ? (tUInt8)1u : (tUInt8)0u))) << 1u)) | (tUInt8)((tUInt8)1u & ((tUInt8)((tUInt8)1u & (DEF_x__h1316 ^ DEF_x__h2131 ? (tUInt8)1u : (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u)));
  DEF_x__h16087 = DEF_a__h2620 + DEF_b__h2621;
  DEF_realAns__h2624 = DEF_x__h16087 + DEF_y__h16088;
  DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d511 = DEF_NOT_cycle_5_EQ_2048_6___d60 && (DEF_NOT_cycle_5_ULT_512_7___d125 && !(DEF_test__h2623 == DEF_realAns__h2624));
  DEF_x__h16231 = DEF_x__h16235 + 1u;
  DEF_x__h2125 = (tUInt8)15u & (DEF_x__h2303 + DEF_x__h2365);
  DEF_exp_four_bits__h1178 = (tUInt8)15u & (DEF_x__h2125 + DEF_y__h2126);
  DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d113 = DEF_NOT_cycle_5_EQ_2048_6___d60 && (DEF_cycle_5_ULT_512___d57 && !(DEF_test_four_bits__h1177 == DEF_exp_four_bits__h1178));
  DEF_x__h2269 = (tUInt8)15u & (DEF_x__h2303 + (tUInt8)1u);
  DEF_x__h2346 = (tUInt8)15u & (DEF_x__h2365 + (tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_cycle_5_EQ_2048___d56)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_cycle_5_EQ_2048___d56)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_cycle_5_ULT_512_7_AND_cycle_5_EQ_0_8___d59)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_cycle_5_ULT_512_7_AND_cycle_5_EQ_0_8___d59)
      dollar_display(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d113)
      dollar_display(sim_hdl,
		     this,
		     "s,4,4,1,4,4",
		     &__str_literal_4,
		     DEF_x__h2303,
		     DEF_x__h2365,
		     DEF_x__h2131,
		     DEF_test_four_bits__h1177,
		     DEF_exp_four_bits__h1178);
    if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d113)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d117)
    INST_in_a.METH_write(DEF_x__h2269);
  if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7__ETC___d121)
    INST_in_b.METH_write(DEF_x__h2346);
  if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_cycle_5_ULT_512_7___d123)
    INST_in_cin.METH_write(DEF_x__h2387);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cycle_5_ULT_512_7_25_AND_cycle_5_EQ_512_26___d127)
      dollar_display(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cycle_5_ULT_512_7_25_AND_cycle_5_EQ_512_26___d127)
      dollar_display(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d133)
      dollar_display(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d133)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d511)
      dollar_display(sim_hdl,
		     this,
		     "s,32,32,1,32,32",
		     &__str_literal_9,
		     DEF_a__h2620,
		     DEF_b__h2621,
		     DEF_carry__h2622,
		     DEF_test__h2623,
		     DEF_realAns__h2624);
    if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d511)
      dollar_finish(sim_hdl, "32", 1u);
  }
  if (DEF_NOT_cycle_5_EQ_2048_6_0_AND_NOT_cycle_5_ULT_51_ETC___d512)
    INST_gen_advance.METH_wset((tUInt8)1u);
  INST_cycle.METH_write(DEF_x__h16231);
}


/* Methods */


/* Reset routines */

void MOD_mkTb_rca32::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_in_cin.reset_RST(ARG_rst_in);
  INST_in_b.reset_RST(ARG_rst_in);
  INST_in_a.reset_RST(ARG_rst_in);
  INST_gen_gen_val1_r.reset_RST(ARG_rst_in);
  INST_gen_gen_val0_r.reset_RST(ARG_rst_in);
  INST_gen_gen_cycle.reset_RST(ARG_rst_in);
  INST_gen_extraReg.reset_RST(ARG_rst_in);
  INST_cycle.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTb_rca32::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTb_rca32::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycle.dump_state(indent + 2u);
  INST_gen_advance.dump_state(indent + 2u);
  INST_gen_extraReg.dump_state(indent + 2u);
  INST_gen_gen_advance.dump_state(indent + 2u);
  INST_gen_gen_cycle.dump_state(indent + 2u);
  INST_gen_gen_val0_r.dump_state(indent + 2u);
  INST_gen_gen_val1_r.dump_state(indent + 2u);
  INST_in_a.dump_state(indent + 2u);
  INST_in_b.dump_state(indent + 2u);
  INST_in_cin.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTb_rca32::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 17u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_gen_extraReg_0___d51", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "carry__h2622", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "gen_gen_cycle_ULT_128___d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "val0_value__h443", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "val1_value__h479", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8925", 32u);
  num = INST_cycle.dump_VCD_defs(num);
  num = INST_gen_advance.dump_VCD_defs(num);
  num = INST_gen_extraReg.dump_VCD_defs(num);
  num = INST_gen_gen_advance.dump_VCD_defs(num);
  num = INST_gen_gen_cycle.dump_VCD_defs(num);
  num = INST_gen_gen_val0_r.dump_VCD_defs(num);
  num = INST_gen_gen_val1_r.dump_VCD_defs(num);
  num = INST_in_a.dump_VCD_defs(num);
  num = INST_in_b.dump_VCD_defs(num);
  num = INST_in_cin.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTb_rca32::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTb_rca32 &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTb_rca32::vcd_defs(tVCDDumpType dt, MOD_mkTb_rca32 &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_gen_extraReg_0___d51) != DEF_NOT_gen_extraReg_0___d51)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_gen_extraReg_0___d51, 1u);
	backing.DEF_NOT_gen_extraReg_0___d51 = DEF_NOT_gen_extraReg_0___d51;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_carry__h2622) != DEF_carry__h2622)
      {
	vcd_write_val(sim_hdl, num, DEF_carry__h2622, 1u);
	backing.DEF_carry__h2622 = DEF_carry__h2622;
      }
      ++num;
      if ((backing.DEF_gen_gen_cycle_ULT_128___d6) != DEF_gen_gen_cycle_ULT_128___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_gen_gen_cycle_ULT_128___d6, 1u);
	backing.DEF_gen_gen_cycle_ULT_128___d6 = DEF_gen_gen_cycle_ULT_128___d6;
      }
      ++num;
      if ((backing.DEF_val0_value__h443) != DEF_val0_value__h443)
      {
	vcd_write_val(sim_hdl, num, DEF_val0_value__h443, 32u);
	backing.DEF_val0_value__h443 = DEF_val0_value__h443;
      }
      ++num;
      if ((backing.DEF_val1_value__h479) != DEF_val1_value__h479)
      {
	vcd_write_val(sim_hdl, num, DEF_val1_value__h479, 32u);
	backing.DEF_val1_value__h479 = DEF_val1_value__h479;
      }
      ++num;
      if ((backing.DEF_x__h8925) != DEF_x__h8925)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8925, 32u);
	backing.DEF_x__h8925 = DEF_x__h8925;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_gen_extraReg_0___d51, 1u);
      backing.DEF_NOT_gen_extraReg_0___d51 = DEF_NOT_gen_extraReg_0___d51;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_carry__h2622, 1u);
      backing.DEF_carry__h2622 = DEF_carry__h2622;
      vcd_write_val(sim_hdl, num++, DEF_gen_gen_cycle_ULT_128___d6, 1u);
      backing.DEF_gen_gen_cycle_ULT_128___d6 = DEF_gen_gen_cycle_ULT_128___d6;
      vcd_write_val(sim_hdl, num++, DEF_val0_value__h443, 32u);
      backing.DEF_val0_value__h443 = DEF_val0_value__h443;
      vcd_write_val(sim_hdl, num++, DEF_val1_value__h479, 32u);
      backing.DEF_val1_value__h479 = DEF_val1_value__h479;
      vcd_write_val(sim_hdl, num++, DEF_x__h8925, 32u);
      backing.DEF_x__h8925 = DEF_x__h8925;
    }
}

void MOD_mkTb_rca32::vcd_prims(tVCDDumpType dt, MOD_mkTb_rca32 &backing)
{
  INST_cycle.dump_VCD(dt, backing.INST_cycle);
  INST_gen_advance.dump_VCD(dt, backing.INST_gen_advance);
  INST_gen_extraReg.dump_VCD(dt, backing.INST_gen_extraReg);
  INST_gen_gen_advance.dump_VCD(dt, backing.INST_gen_gen_advance);
  INST_gen_gen_cycle.dump_VCD(dt, backing.INST_gen_gen_cycle);
  INST_gen_gen_val0_r.dump_VCD(dt, backing.INST_gen_gen_val0_r);
  INST_gen_gen_val1_r.dump_VCD(dt, backing.INST_gen_gen_val1_r);
  INST_in_a.dump_VCD(dt, backing.INST_in_a);
  INST_in_b.dump_VCD(dt, backing.INST_in_b);
  INST_in_cin.dump_VCD(dt, backing.INST_in_cin);
}
