0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.srcs/sim_1/new/CLA_TestBench.v,1688545473,verilog,,,,CLA_TestBench,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.srcs/sources_1/new/BitSlice.v,1688543162,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.srcs/sources_1/new/CLA.v,,BitSlice,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.srcs/sources_1/new/CLA.v,1688543162,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.srcs/sources_1/new/CPGN.v,,CLA,,,,,,,,
C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.srcs/sources_1/new/CPGN.v,1688543162,verilog,,C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/CLA_adder/CLA_adder.srcs/sim_1/new/CLA_TestBench.v,,CPGN,,,,,,,,
