// Seed: 4078193912
module module_0;
  id_1(
      .id_0(1'b0), .id_1(id_2), .id_2(1)
  );
  assign id_2 = 1;
  always #1;
  id_3(
      .id_0(1), .id_1(id_2), .id_2(1)
  );
  wire id_4;
  wire id_5;
  wire id_6;
  tri0 id_7 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    input wor id_4,
    output tri0 id_5,
    input wand id_6,
    output wire id_7,
    output wand id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    input uwire id_12
);
  tri0 id_14 = 1;
  module_0();
endmodule
