#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Feb  2 11:26:51 2023
# Process ID: 682350
# Current directory: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1
# Command line: vivado -source project_1.xpr
# Log file: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/vivado.log
# Journal file: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/florian/Desktop/proteus/ntt_nwc_op_1/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- tugraz.at:user:AXI_Slave8Ports_new:1.0 - AXI_Slave8Ports_new_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:ComputeCoreWrapper:1.0 - ComputeCoreWrapper_0
Successfully read diagram <cryptoprocessor> from BD file </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd>
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ui/bd_2914acb1.ui> 
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_4_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_5_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_6_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_7_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_8_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_9_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_10_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_11_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,Q=64'b11111111111...
Compiling module xil_defaultlib.modsub(LOGQ=64,Q=64'b11111111111...
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.btf_unified_default
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage_default
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(STAGE=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(STAGE=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(STAGE=2)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(STAGE=2)
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(STAGE=3)
Compiling module xil_defaultlib.ntt_sdf_stage(STAGE=3)
Compiling module xil_defaultlib.ntt_sdf_wrapper_default
Compiling module xil_defaultlib.ntt_memory_wrapper
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  2 11:28:42 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  2 11:28:42 2023...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6949.539 ; gain = 0.000 ; free physical = 6451 ; free virtual = 23825
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -view {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7319.523 ; gain = 369.984 ; free physical = 6164 ; free virtual = 23580
update_compile_order -fileset sources_1
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(Q=64'b1111111111...
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,Q=64'b11111111111...
Compiling module xil_defaultlib.modsub(LOGQ=64,Q=64'b11111111111...
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul_default
Compiling module xil_defaultlib.modred_64
Compiling module xil_defaultlib.btf_unified_default
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=64)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage_default
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(STAGE=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(STAGE=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(STAGE=2)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(STAGE=2)
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(STAGE=3)
Compiling module xil_defaultlib.ntt_sdf_stage(STAGE=3)
Compiling module xil_defaultlib.ntt_sdf_wrapper_default
Compiling module xil_defaultlib.ntt_memory_wrapper
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  2 11:34:51 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  2 11:34:51 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -view {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7513.684 ; gain = 39.961 ; free physical = 6287 ; free virtual = 23556
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
update_compile_order -fileset sources_1
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
add_files -scan_for_includes {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/int_mult_add.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/add_chunked.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/wlmont_tb.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/sub_chunked.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/csa_2.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/csa_tree.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/wlmont.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/wlmont_sub.sv}
import_files {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/int_mult_add.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/add_chunked.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/wlmont_tb.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/sub_chunked.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/csa_2.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/csa_tree.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/wlmont.sv /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/wlmont/wlmont_sub.sv}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v:8]
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:126]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=22,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul(LOGQ=64,DELAY_MUL=2)
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=113)
Compiling module xil_defaultlib.csa_tree(SIZE_I=113,DEPTH=3,SIZE...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=128,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=98)
Compiling module xil_defaultlib.csa_tree(SIZE_I=98,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=113,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=83)
Compiling module xil_defaultlib.csa_tree(SIZE_I=83,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=98,LOGT...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=68)
Compiling module xil_defaultlib.csa_tree(SIZE_I=68,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=83,LOGT...
Compiling module xil_defaultlib.wlmont(LOGQ=64,W=16)
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(Q=64'b10000000000000...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=13,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=18,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  2 11:49:11 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  2 11:49:11 2023...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8040.371 ; gain = 0.000 ; free physical = 6260 ; free virtual = 23539
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -view {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8040.371 ; gain = 0.000 ; free physical = 6084 ; free virtual = 23392
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:126]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8040.371 ; gain = 0.000 ; free physical = 5974 ; free virtual = 23255
run 1 us
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg}
CRITICAL WARNING: [HDL 9-806] Syntax error near "reg". [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:69]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v:8]
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=22,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul(LOGQ=64,DELAY_MUL=2)
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=113)
Compiling module xil_defaultlib.csa_tree(SIZE_I=113,DEPTH=3,SIZE...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=128,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=98)
Compiling module xil_defaultlib.csa_tree(SIZE_I=98,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=113,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=83)
Compiling module xil_defaultlib.csa_tree(SIZE_I=83,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=98,LOGT...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=68)
Compiling module xil_defaultlib.csa_tree(SIZE_I=68,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=83,LOGT...
Compiling module xil_defaultlib.wlmont(LOGQ=64,W=16)
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=4,Q=64'b1000...
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(Q=64'b10000000000000...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=13,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=18,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=4,Q=64'...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=4,Q=6...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=64,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  2 11:59:19 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  2 11:59:19 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8243.684 ; gain = 0.000 ; free physical = 6112 ; free virtual = 23394
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -view {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
WARNING: Too many words specified in data file NTT_DIN.mem
WARNING: Too many words specified in data file INTT_DOUT.mem
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8248.457 ; gain = 4.773 ; free physical = 5922 ; free virtual = 23229
run 2 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
reset_run synth_1
launch_runs impl_3 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /ComputeCoreWrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=cryptoprocessor_processing_system7_0_0_FCLK_CLK0 
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
VHDL Output written to : /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.v
VHDL Output written to : /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/sim/cryptoprocessor.v
VHDL Output written to : /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hdl/cryptoprocessor_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_new_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor.hwh
Generated Block Design Tcl file /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor_bd.tcl
Generated Hardware Definition File /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cryptoprocessor_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 5.084 MB.
[Thu Feb  2 12:00:19 2023] Launched cryptoprocessor_ComputeCoreWrapper_0_0_synth_1, synth_1...
Run output will be captured here:
cryptoprocessor_ComputeCoreWrapper_0_0_synth_1: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1/runme.log
synth_1: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.runs/synth_1/runme.log
[Thu Feb  2 12:00:19 2023] Launched impl_3...
Run output will be captured here: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8323.680 ; gain = 55.988 ; free physical = 6033 ; free virtual = 23261
open_run impl_3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.58 . Memory (MB): peak = 8737.434 ; gain = 13.004 ; free physical = 5210 ; free virtual = 22530
Restored from archive | CPU: 0.600000 secs | Memory: 15.394264 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.58 . Memory (MB): peak = 8737.434 ; gain = 13.004 ; free physical = 5210 ; free virtual = 22530
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8737.434 ; gain = 0.000 ; free physical = 5210 ; free virtual = 22530
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 11 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 8938.398 ; gain = 606.660 ; free physical = 5117 ; free virtual = 22439
close_design
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
reset_run synth_1
launch_runs impl_3 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /ComputeCoreWrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=cryptoprocessor_processing_system7_0_0_FCLK_CLK0 
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
VHDL Output written to : /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.v
VHDL Output written to : /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/sim/cryptoprocessor.v
VHDL Output written to : /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hdl/cryptoprocessor_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_new_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor.hwh
Generated Block Design Tcl file /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor_bd.tcl
Generated Hardware Definition File /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cryptoprocessor_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 5.084 MB.
[Thu Feb  2 12:05:35 2023] Launched cryptoprocessor_ComputeCoreWrapper_0_0_synth_1, synth_1...
Run output will be captured here:
cryptoprocessor_ComputeCoreWrapper_0_0_synth_1: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1/runme.log
synth_1: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.runs/synth_1/runme.log
[Thu Feb  2 12:05:35 2023] Launched impl_3...
Run output will be captured here: /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9036.391 ; gain = 0.000 ; free physical = 5143 ; free virtual = 22392
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
export_ip_user_files -of_objects  [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sim_1/new/tb_polmul.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sim_1/new/tb_polmul.v
file delete -force /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sim_1/new/tb_polmul.v
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/ip_repo/AXIslave_1.0'.
Upgrading '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : </home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd> 
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'INS_RAM'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'BRAM64_1024'. Target already exists and is up to date.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_sdf_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_sdf_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_10_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_11_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_4_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_5_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_6_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_7_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_8_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_9_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_10_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_11_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/intmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v:8]
WARNING: [VRFC 10-3380] identifier 'TYPE_RED' is used before its declaration [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/ntt_tb.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/Verilog_src/ntt/sdf_stage.v:138]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=130,DEPTH=6,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=131,DEPTH=4,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=132,DEPTH=3,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=113,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=113,DEPTH=3,SIZE_O=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=113) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=98,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=98,DEPTH=3,SIZE_O=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=98) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=83,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=83,DEPTH=3,SIZE_O=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=83) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,OP_TYPE=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" Line 15. Module int_mult_add(LOGB=16,LOGC=1,LOGP=68,SHIFT=24,OP_TYPE=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=68,DEPTH=3,SIZE_O=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=68) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=128,DEPTH=12,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=129,DEPTH=8,SIZE_O=132) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.srcs/sources_1/imports/wlmont/csa_2.sv" Line 17. Module csa_2(K=132) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_4_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_4_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_5_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_5_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_6_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_6_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_7_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_7_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_8_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_8_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_9_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_9_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_10_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_10_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.tw_rom_11_ntt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_rom_11_intt_nwc(LOGN=12)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.shiftreg(SHIFT=2062,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=64,LOGN=12,Q=64'b100...
Compiling module xil_defaultlib.modsub(LOGQ=64,LOGN=12,Q=64'b100...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=64)
Compiling module xil_defaultlib.csa_2(K=132)
Compiling module xil_defaultlib.csa_tree(SIZE_I=132,DEPTH=3,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=131,DEPTH=4,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=130,DEPTH=6,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=129,DEPTH=8,SIZE...
Compiling module xil_defaultlib.csa_tree(SIZE_I=128,DEPTH=12,SIZ...
Compiling module xil_defaultlib.intmul(LOGQ=64,DELAY_MUL=2)
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=113)
Compiling module xil_defaultlib.csa_tree(SIZE_I=113,DEPTH=3,SIZE...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=128,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=98)
Compiling module xil_defaultlib.csa_tree(SIZE_I=98,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=113,LOG...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=83)
Compiling module xil_defaultlib.csa_tree(SIZE_I=83,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=98,LOGT...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.int_mult_add(LOGB=16,LOGC=1,LOGP...
Compiling module xil_defaultlib.csa_2(K=68)
Compiling module xil_defaultlib.csa_tree(SIZE_I=68,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.wlmont_sub(LOGQ=64,LOGTi=83,LOGT...
Compiling module xil_defaultlib.wlmont(LOGQ=64,W=16)
Compiling module xil_defaultlib.modmul(LOGQ=64,LOGN=12,Q=64'b100...
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(DATA=64)
Compiling module xil_defaultlib.moddiv_by_2(Q=64'b10000000000000...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=13,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=13,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2035,DATA=1)
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(WRITE_DATA_WIDTH=6...
Compiling module xpm.xpm_fifo_sync(WRITE_DATA_WIDTH=6...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=1038,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=1011,DATA=1)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=526,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=499,DATA=1)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=5...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=5...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=270,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=243,DATA=1)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=2...
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=142,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=115,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=115,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=78,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=51,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=51,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=46,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=19,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=19,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=30,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=3,DATA=64)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=22,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=18,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=10)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=64)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=11)
Compiling module xil_defaultlib.btf_unified(LOGQ=64,LOGN=12,Q=64...
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.ntt_sdf_stage(LOGQ=64,LOGN=12,Q=...
Compiling module xil_defaultlib.ntt_sdf_wrapper(LOGQ=64,LOGN=12,...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_memory_wrapper(LOGQ=64,LOGN=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb  2 12:14:45 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  2 12:14:45 2023...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 9104.426 ; gain = 0.000 ; free physical = 5305 ; free virtual = 22608
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -view {/home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/florian/Desktop/proteus/sdf/ntt_nwc_op_1/project_1/tb_behav.wcfg
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.DUT_NTT.genblk3[0].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_4255  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.DUT_NTT.genblk3[1].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_6459  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.DUT_NTT.genblk3[2].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_7639  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.DUT_NTT.genblk3[3].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_8307  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.DUT_NTT.genblk3[0].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/genblk3[0].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_4255  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.DUT_NTT.genblk3[1].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/genblk3[1].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_6459  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.DUT_NTT.genblk3[2].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/genblk3[2].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_7639  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.DUT_NTT.genblk3[3].NTT_SDF_STAGE.genblk2.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/DUT_NTT/genblk3[3].NTT_SDF_STAGE/genblk2.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_8307  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 9264.223 ; gain = 159.797 ; free physical = 5044 ; free virtual = 22383
run 200 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 9441.891 ; gain = 177.668 ; free physical = 4727 ; free virtual = 22119
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  2 13:51:56 2023...
