INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.sim/sim_1/synth/func/xsim/ALU_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [VRFC 10-311] analyzing module glbl
