IP Generator (Version 2022.1 build 99559)
Check out license ...
Start generating at 2023-03-23 09:54
Instance: ddr_test (D:\FPGA\PANGOMICRO\pango_learn\3_ddr_test\ipcore\ddr_test\ddr_test.idf)
IP: DDR3 Interface (1.4)
Part: Logos-PGL50H-FBG484--6
Create directory 'example_design' ...
Create directory 'example_design\bench' ...
Create directory 'example_design\rtl' ...
Create directory 'example_design\rtl\uart_ctrl_32bit' ...
Create directory 'example_design\bench\ddr3_tb' ...
Create directory 'example_design\bench\mem' ...
Copy 'example_design\rtl\axi_bist_top_v1_0.v' to 'example_design\rtl' ...
Copy 'example_design\rtl\prbs15_64bit_v1_0.v' to 'example_design\rtl' ...
Copy 'example_design\rtl\prbs31_128bit_v1_0.v' to 'example_design\rtl' ...
Copy 'example_design\rtl\test_ddr.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\test_main_ctrl_v1_0.v' to 'example_design\rtl' ...
Copy 'example_design\rtl\test_rd_ctrl_v1_0.v' to 'example_design\rtl' ...
Copy 'example_design\rtl\test_wr_ctrl_v1_0.v' to 'example_design\rtl' ...
Copy 'example_design\rtl\uart_rd_lock.v' to 'example_design\rtl' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_clk_gen_32bit.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_cmd_parser_32bit.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_seu_rs232_intf.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_seu_uart_rx.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_seu_uart_tx.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_uart_ctrl_32bit.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_uart_ctrl_top_32bit.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\rtl\uart_ctrl_32bit\ipsxb_ver_ctrl_32bit.v' to 'example_design\rtl\uart_ctrl_32bit\' ...
Copy 'example_design\bench\ddr3_tb\ddr_test_top_tb.v.xml' to 'example_design\bench\ddr3_tb' ...
Copy 'example_design\bench\mem\ddr3.v' to 'example_design\bench\mem' ...
Copy 'example_design\bench\mem\ddr3_parameters.vh' to 'example_design\bench\mem' ...
Create directory 'pnr' ...
Copy 'pnr\100h_ddr3_900_b1_x32.fdc' to 'pnr' ...
Copy 'pnr\100h_ddr3_900_b3_x32.fdc' to 'pnr' ...
Copy 'pnr\25g_ddr3_256_b1_x16.fdc' to 'pnr' ...
Copy 'pnr\25g_ddr3_256_b3_x16.fdc' to 'pnr' ...
Copy 'pnr\25g_ddr3_324_b1_x16.fdc' to 'pnr' ...
Copy 'pnr\25g_ddr3_324_b3_x16.fdc' to 'pnr' ...
Copy 'pnr\25g_ddr3_484_b1_x32.fdc' to 'pnr' ...
Copy 'pnr\25g_ddr3_484_b3_x32.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_fbg484_b1_x16.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_fbg484_b3_x32.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_fbg676_b1_x32.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_fbg676_b3_x32.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_mbg324_b1_x16.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_mbg324_b3_x16.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_mbg484_b1_x32.fdc' to 'pnr' ...
Copy 'pnr\50g_ddr3_mbg484_b3_x32.fdc' to 'pnr' ...
Copy 'pnr\50h_ddr3_fbg484_b1_x16.fdc' to 'pnr' ...
Copy 'pnr\50h_ddr3_fbg484_b3_x32.fdc' to 'pnr' ...
Copy 'pnr\50h_ddr3_mbg324_b1_x16.fdc' to 'pnr' ...
Copy 'pnr\50h_ddr3_mbg324_b3_x16.fdc' to 'pnr' ...
Copy 'pnr\50h_ddr3_mbg484_b1_x32.fdc' to 'pnr' ...
Copy 'pnr\50h_ddr3_mbg484_b3_x32.fdc' to 'pnr' ...
Copy 'pnr\ctrl_phy_ip_filelist.f' to 'pnr' ...
Copy 'pnr\phy_only_ip_filelist.f' to 'pnr' ...
Copy 'pnr\prj_filelist.f' to 'pnr' ...
Create directory 'rtl' ...
Copy 'rtl\ipsxb_rst_sync_v1_1.v' to 'rtl' ...
Create directory 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_calib_mux_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_calib_top_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_control_path_adj_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_data_slice_v1_4.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_dfi_v1_4.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_dll_update_ctrl_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_dqs_rddata_align_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_drift_ctrl_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_gate_update_ctrl_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_gatecal_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_info_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_init_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_main_ctrl_v1_3.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_rdcal_v1_2.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_reset_ctrl_v1_4.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_rst_debounce_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_slice_rddata_align_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_slice_top_v1_4_wrapper.v.xml' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_training_ctrl_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_upcal_v1_4.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_wdata_path_adj_v1_0.vp' to 'rtl\ddrphy' ...
Copy 'rtl\ddrphy\ipsxb_ddrphy_wrlvl_v1_0.vp' to 'rtl\ddrphy' ...
Create directory 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_apb_cross_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_calib_delay_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_cfg_apb_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcd_bm_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcd_rowaddr_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcd_sm_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcd_top_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcp_back_ctrl_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcp_buf_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcp_out_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dcp_top_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_dfi_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_lp_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_mrs_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_prefetch_fifo_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_rdatapath_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_reg_fifo2_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_ui_axi_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_wdatapath_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_wdp_align_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_wdp_dcp_v1_2.vp' to 'rtl\mcdq_ctrl' ...
Copy 'rtl\mcdq_ctrl\ipsxb_mcdq_wrapper_v1_2a.vp' to 'rtl\mcdq_ctrl' ...
Create directory 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_com_timing_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_tfaw_timing_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_tfaw_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_act2wr_pass_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_act_pass_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_pre_pass_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_rd_pass_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_ref_pass_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_wr_pass_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Copy 'rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_trc_timing_v1_2.vp' to 'rtl\mcdq_ctrl\syn_mod' ...
Create directory 'rtl\mcdq_ctrl\distributed_fifo' ...
Copy 'rtl\mcdq_ctrl\distributed_fifo\ipsxb_distributed_fifo_v1_0.v' to 'rtl\mcdq_ctrl\distributed_fifo' ...
Create directory 'rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Copy 'rtl\mcdq_ctrl\distributed_fifo\rtl\ipsxb_distributed_fifo_ctr_v1_0.v' to 'rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Copy 'rtl\mcdq_ctrl\distributed_fifo\rtl\ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v' to 'rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Copy 'rtl\mcdq_ctrl\distributed_fifo\rtl\ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v' to 'rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Create directory 'rtl\pll' ...
Copy 'rtl\pll\ipsxb_ddrphy_pll_v1_0.v' to 'rtl\pll' ...
Create directory 'sim' ...
Create directory 'sim\modelsim' ...
Create directory 'sim\vcs' ...
Create directory 'sim_lib' ...
Create directory 'sim_lib\rtl' ...
Create directory 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_calib_mux_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_calib_top_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_control_path_adj_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_data_slice_v1_4.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_data_slice_wrlvl_v1_4.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_dfi_v1_4.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_dll_update_ctrl_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_dqs_rddata_align_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_drift_ctrl_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_gate_update_ctrl_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_gatecal_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_info_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_init_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_main_ctrl_v1_3.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_rdcal_v1_2.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_reset_ctrl_v1_4.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_rst_debounce_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_slice_rddata_align_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_training_ctrl_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_upcal_v1_4.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_wdata_path_adj_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Copy 'sim_lib\rtl\ddrphy\ipsxb_ddrphy_wrlvl_v1_0.vp' to 'sim_lib\rtl\ddrphy' ...
Create directory 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_apb_cross_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_calib_delay_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_cfg_apb_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcd_bm_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcd_rowaddr_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcd_sm_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcd_top_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcp_back_ctrl_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcp_buf_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcp_out_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dcp_top_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_dfi_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_lp_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_mrs_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_prefetch_fifo_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_rdatapath_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_reg_fifo2_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_ui_axi_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_wdatapath_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_wdp_align_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_wdp_dcp_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\ipsxb_mcdq_wrapper_v1_2a.vp' to 'sim_lib\rtl\mcdq_ctrl' ...
Create directory 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_com_timing_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_tfaw_timing_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_tfaw_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_act2wr_pass_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_act_pass_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_pre_pass_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_rd_pass_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_ref_pass_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_timing_wr_pass_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Copy 'sim_lib\rtl\mcdq_ctrl\syn_mod\ipsxb_mcdq_trc_timing_v1_2.vp' to 'sim_lib\rtl\mcdq_ctrl\syn_mod' ...
Create directory 'sim_lib\rtl\mcdq_ctrl\distributed_fifo' ...
Copy 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\ipsxb_distributed_fifo_v1_0.v' to 'sim_lib\rtl\mcdq_ctrl\distributed_fifo' ...
Create directory 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\rtl\ipsxb_distributed_fifo_ctr_v1_0.v' to 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\rtl\ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v' to 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Copy 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\rtl\ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v' to 'sim_lib\rtl\mcdq_ctrl\distributed_fifo\rtl' ...
Copy 'ipsxb_ddr_top_v1_4_wrapper.v.xml' ...
Copy 'ipsxb_ddrphy_top_v1_4_wrapper.v.xml' ...
Copy 'readme.txt' ...
Compile file 'example_design\rtl\test_ddr.v.xml' to 'example_design\rtl\test_ddr.v' ...
Compile file 'example_design\bench\ddr3_tb\ddr_test_top_tb.v.xml' to 'example_design\bench\ddr3_tb\ddr_test_top_tb.v' ...
Compile file 'rtl\ddrphy\ipsxb_ddrphy_slice_top_v1_4_wrapper.v.xml' to 'rtl\ddrphy\ipsxb_ddrphy_slice_top_v1_4.v' ...
Compile file 'ipsxb_ddr_top_v1_4_wrapper.v.xml' to 'ddr_test.v' ...
Found top module 'ddr_test' in file 'ddr_test.v'.
Compile file 'ipsxb_ddrphy_top_v1_4_wrapper.v.xml' to 'ddr_test_ddrphy_top.v' ...
Run file 'createFiles.tcl' ...
Create template file 'ddr_test_tmpl.v' ...
Create template file 'ddr_test_tmpl.vhdl' ...
There are 66 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
