Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon May 17 11:43:51 2021
| Host             : Thibault-Laptop running 64-bit major release  (build 9200)
| Command          : report_power -file drone_wrapper_power_routed.rpt -pb drone_wrapper_power_summary_routed.pb -rpx drone_wrapper_power_routed.rpx
| Design           : drone_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.762        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.636        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.7         |
| Junction Temperature (C) | 45.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.030 |        6 |       --- |             --- |
| Slice Logic             |     0.015 |    21418 |       --- |             --- |
|   LUT as Logic          |     0.013 |     7872 |     17600 |           44.73 |
|   Register              |    <0.001 |     9473 |     35200 |           26.91 |
|   CARRY4                |    <0.001 |      641 |      4400 |           14.57 |
|   F7/F8 Muxes           |    <0.001 |      235 |     17600 |            1.34 |
|   LUT as Shift Register |    <0.001 |      536 |      6000 |            8.93 |
|   Others                |     0.000 |      596 |       --- |             --- |
| Signals                 |     0.020 |    15258 |       --- |             --- |
| Block RAM               |    <0.001 |        3 |        60 |            5.00 |
| DSPs                    |     0.000 |        5 |        80 |            6.25 |
| I/O                     |     0.007 |       33 |       100 |           33.00 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.562 |        1 |       --- |             --- |
| Static Power            |     0.125 |          |           |                 |
| Total                   |     1.762 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.073 |       0.066 |      0.007 |
| Vccaux    |       1.800 |     0.009 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.740 |       0.709 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------+-----------------+
| Clock      | Domain                                                   | Constraint (ns) |
+------------+----------------------------------------------------------+-----------------+
| clk_fpga_0 | drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | drone_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             7.0 |
+------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| drone_wrapper                       |     1.636 |
|   IIC_0_scl_iobuf                   |     0.001 |
|   IIC_0_sda_iobuf                   |     0.001 |
|   drone_i                           |     1.629 |
|     PWM_AXI_triple_0                |     0.002 |
|       U0                            |     0.002 |
|     PWM_AXI_triple_3                |     0.001 |
|       U0                            |     0.001 |
|     PWM_AXI_triple_5                |     0.001 |
|       U0                            |     0.001 |
|     RC_0                            |     0.003 |
|       U0                            |     0.003 |
|     RC_1                            |     0.003 |
|       U0                            |     0.003 |
|     SWIPT_2020_0                    |     0.006 |
|       inst                          |     0.006 |
|     crypto2020_hash_ip_v1_0         |     0.003 |
|       inst                          |     0.003 |
|     processing_system7_0            |     1.566 |
|       inst                          |     1.566 |
|     processing_system7_0_axi_periph |     0.039 |
|       m00_couplers                  |     0.003 |
|       m01_couplers                  |     0.003 |
|       m02_couplers                  |     0.004 |
|       m03_couplers                  |     0.003 |
|       m04_couplers                  |     0.003 |
|       m05_couplers                  |     0.003 |
|       m06_couplers                  |     0.003 |
|       m07_couplers                  |     0.003 |
|       m09_couplers                  |     0.003 |
|       xbar                          |     0.011 |
|     xadc_wiz_0                      |     0.002 |
+-------------------------------------+-----------+


