// Seed: 660551891
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wand  id_4,
    output wor   id_5,
    output tri0  id_6,
    output tri   id_7,
    output tri   id_8,
    input  tri1  id_9,
    input  uwire id_10,
    input  tri0  id_11,
    input  tri   id_12,
    input  uwire id_13
);
  always id_8 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    input wire id_4,
    input wire id_5,
    output uwire id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri id_9,
    input tri id_10,
    input tri0 id_11
);
  assign id_7 = -1 & 1'd0;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_8,
      id_0,
      id_7,
      id_3,
      id_7,
      id_1,
      id_0,
      id_0,
      id_10,
      id_5,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
