# ZedBoard

This directory has resources related to ZedBoard.

# The FPGA Chip

- ZynqÂ®-7000 All Programmable SoC XC7Z020-CLG484-1
- 667 MHz (-1); 766 MHz (-2); 866 MHz (-3)
- Artix-7 FPGA
    - LUT:  46,200
    - Flip-Flops:  106,400
    - BRAM: 4.9 Mb 

- [Zynq-7000 SoC Data Sheet: Overview](https://www.xilinx.com/support/documentation/data_sheets/ds190-Zynq-7000-Overview.pdf)
- [Zynq-7000 SoC Technical Reference Manual](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)
- [Modeling Latches and Flip-flops](https://www.xilinx.com/support/documentation/university/ISE-Teaching/HDL-Design/14x/Nexys3/Verilog/docs-pdf/lab5.pdf)


## Setup a new board

1. Copy board desciption file into Vivado. [Ref](https://reference.digilentinc.com/reference/software/vivado/board-files?redirect=1)
