$date
	Fri Apr  3 23:34:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_sf $end
$var wire 1 ! Q $end
$var reg 1 " F $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 1 " F $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
0!
$end
#5000
1"
0$
#10000
1!
1$
#15000
0$
1#
#20000
0!
1$
#25000
0$
0#
#30000
1!
1$
#35000
0$
0"
1#
#40000
1$
#45000
0$
0#
#50000
0!
1$
#55000
0$
1"
1#
#60000
1!
1$
#65000
0$
