#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15fbae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15fbc70 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x15f3950 .functor NOT 1, L_0x162c590, C4<0>, C4<0>, C4<0>;
L_0x162c320 .functor XOR 1, L_0x162c1c0, L_0x162c280, C4<0>, C4<0>;
L_0x162c480 .functor XOR 1, L_0x162c320, L_0x162c3e0, C4<0>, C4<0>;
v0x1629960_0 .net *"_ivl_10", 0 0, L_0x162c3e0;  1 drivers
v0x1629a60_0 .net *"_ivl_12", 0 0, L_0x162c480;  1 drivers
v0x1629b40_0 .net *"_ivl_2", 0 0, L_0x162c120;  1 drivers
v0x1629c00_0 .net *"_ivl_4", 0 0, L_0x162c1c0;  1 drivers
v0x1629ce0_0 .net *"_ivl_6", 0 0, L_0x162c280;  1 drivers
v0x1629e10_0 .net *"_ivl_8", 0 0, L_0x162c320;  1 drivers
v0x1629ef0_0 .net "a", 0 0, v0x1627df0_0;  1 drivers
v0x1629f90_0 .net "b", 0 0, v0x1627e90_0;  1 drivers
v0x162a030_0 .net "c", 0 0, v0x1627f30_0;  1 drivers
v0x162a0d0_0 .var "clk", 0 0;
v0x162a170_0 .net "d", 0 0, v0x16280a0_0;  1 drivers
v0x162a210_0 .net "out_dut", 0 0, L_0x162bfc0;  1 drivers
v0x162a2b0_0 .net "out_ref", 0 0, L_0x162b280;  1 drivers
v0x162a350_0 .var/2u "stats1", 159 0;
v0x162a3f0_0 .var/2u "strobe", 0 0;
v0x162a490_0 .net "tb_match", 0 0, L_0x162c590;  1 drivers
v0x162a550_0 .net "tb_mismatch", 0 0, L_0x15f3950;  1 drivers
v0x162a720_0 .net "wavedrom_enable", 0 0, v0x1628190_0;  1 drivers
v0x162a7c0_0 .net "wavedrom_title", 511 0, v0x1628230_0;  1 drivers
L_0x162c120 .concat [ 1 0 0 0], L_0x162b280;
L_0x162c1c0 .concat [ 1 0 0 0], L_0x162b280;
L_0x162c280 .concat [ 1 0 0 0], L_0x162bfc0;
L_0x162c3e0 .concat [ 1 0 0 0], L_0x162b280;
L_0x162c590 .cmp/eeq 1, L_0x162c120, L_0x162c480;
S_0x15fbe00 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x15fbc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x15fc580 .functor NOT 1, v0x1627f30_0, C4<0>, C4<0>, C4<0>;
L_0x15f4ff0 .functor NOT 1, v0x1627e90_0, C4<0>, C4<0>, C4<0>;
L_0x162a9d0 .functor AND 1, L_0x15fc580, L_0x15f4ff0, C4<1>, C4<1>;
L_0x162aa70 .functor NOT 1, v0x16280a0_0, C4<0>, C4<0>, C4<0>;
L_0x162aba0 .functor NOT 1, v0x1627df0_0, C4<0>, C4<0>, C4<0>;
L_0x162aca0 .functor AND 1, L_0x162aa70, L_0x162aba0, C4<1>, C4<1>;
L_0x162ad80 .functor OR 1, L_0x162a9d0, L_0x162aca0, C4<0>, C4<0>;
L_0x162ae40 .functor AND 1, v0x1627df0_0, v0x1627f30_0, C4<1>, C4<1>;
L_0x162af00 .functor AND 1, L_0x162ae40, v0x16280a0_0, C4<1>, C4<1>;
L_0x162afc0 .functor OR 1, L_0x162ad80, L_0x162af00, C4<0>, C4<0>;
L_0x162b130 .functor AND 1, v0x1627e90_0, v0x1627f30_0, C4<1>, C4<1>;
L_0x162b1a0 .functor AND 1, L_0x162b130, v0x16280a0_0, C4<1>, C4<1>;
L_0x162b280 .functor OR 1, L_0x162afc0, L_0x162b1a0, C4<0>, C4<0>;
v0x15f3bc0_0 .net *"_ivl_0", 0 0, L_0x15fc580;  1 drivers
v0x15f3c60_0 .net *"_ivl_10", 0 0, L_0x162aca0;  1 drivers
v0x16265e0_0 .net *"_ivl_12", 0 0, L_0x162ad80;  1 drivers
v0x16266a0_0 .net *"_ivl_14", 0 0, L_0x162ae40;  1 drivers
v0x1626780_0 .net *"_ivl_16", 0 0, L_0x162af00;  1 drivers
v0x16268b0_0 .net *"_ivl_18", 0 0, L_0x162afc0;  1 drivers
v0x1626990_0 .net *"_ivl_2", 0 0, L_0x15f4ff0;  1 drivers
v0x1626a70_0 .net *"_ivl_20", 0 0, L_0x162b130;  1 drivers
v0x1626b50_0 .net *"_ivl_22", 0 0, L_0x162b1a0;  1 drivers
v0x1626c30_0 .net *"_ivl_4", 0 0, L_0x162a9d0;  1 drivers
v0x1626d10_0 .net *"_ivl_6", 0 0, L_0x162aa70;  1 drivers
v0x1626df0_0 .net *"_ivl_8", 0 0, L_0x162aba0;  1 drivers
v0x1626ed0_0 .net "a", 0 0, v0x1627df0_0;  alias, 1 drivers
v0x1626f90_0 .net "b", 0 0, v0x1627e90_0;  alias, 1 drivers
v0x1627050_0 .net "c", 0 0, v0x1627f30_0;  alias, 1 drivers
v0x1627110_0 .net "d", 0 0, v0x16280a0_0;  alias, 1 drivers
v0x16271d0_0 .net "out", 0 0, L_0x162b280;  alias, 1 drivers
S_0x1627330 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x15fbc70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1627df0_0 .var "a", 0 0;
v0x1627e90_0 .var "b", 0 0;
v0x1627f30_0 .var "c", 0 0;
v0x1628000_0 .net "clk", 0 0, v0x162a0d0_0;  1 drivers
v0x16280a0_0 .var "d", 0 0;
v0x1628190_0 .var "wavedrom_enable", 0 0;
v0x1628230_0 .var "wavedrom_title", 511 0;
S_0x16275d0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1627330;
 .timescale -12 -12;
v0x1627830_0 .var/2s "count", 31 0;
E_0x15f6a30/0 .event negedge, v0x1628000_0;
E_0x15f6a30/1 .event posedge, v0x1628000_0;
E_0x15f6a30 .event/or E_0x15f6a30/0, E_0x15f6a30/1;
E_0x15f6c80 .event negedge, v0x1628000_0;
E_0x15e19f0 .event posedge, v0x1628000_0;
S_0x1627930 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1627330;
 .timescale -12 -12;
v0x1627b30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1627c10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1627330;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1628390 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x15fbc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x162b3e0 .functor NOT 1, v0x1627f30_0, C4<0>, C4<0>, C4<0>;
L_0x162b450 .functor NOT 1, v0x1627e90_0, C4<0>, C4<0>, C4<0>;
L_0x162b4e0 .functor AND 1, L_0x162b3e0, L_0x162b450, C4<1>, C4<1>;
L_0x162b5f0 .functor NOT 1, v0x16280a0_0, C4<0>, C4<0>, C4<0>;
L_0x162b690 .functor NOT 1, v0x1627df0_0, C4<0>, C4<0>, C4<0>;
L_0x162b700 .functor AND 1, L_0x162b5f0, L_0x162b690, C4<1>, C4<1>;
L_0x162b850 .functor OR 1, L_0x162b4e0, L_0x162b700, C4<0>, C4<0>;
L_0x162b960 .functor AND 1, v0x1627df0_0, v0x1627f30_0, C4<1>, C4<1>;
L_0x162bb30 .functor AND 1, L_0x162b960, v0x16280a0_0, C4<1>, C4<1>;
L_0x162bd00 .functor OR 1, L_0x162b850, L_0x162bb30, C4<0>, C4<0>;
L_0x162be70 .functor AND 1, v0x1627e90_0, v0x1627f30_0, C4<1>, C4<1>;
L_0x162bee0 .functor AND 1, L_0x162be70, v0x16280a0_0, C4<1>, C4<1>;
L_0x162bfc0 .functor OR 1, L_0x162bd00, L_0x162bee0, C4<0>, C4<0>;
v0x1628680_0 .net *"_ivl_0", 0 0, L_0x162b3e0;  1 drivers
v0x1628760_0 .net *"_ivl_10", 0 0, L_0x162b700;  1 drivers
v0x1628840_0 .net *"_ivl_12", 0 0, L_0x162b850;  1 drivers
v0x1628930_0 .net *"_ivl_14", 0 0, L_0x162b960;  1 drivers
v0x1628a10_0 .net *"_ivl_16", 0 0, L_0x162bb30;  1 drivers
v0x1628b40_0 .net *"_ivl_18", 0 0, L_0x162bd00;  1 drivers
v0x1628c20_0 .net *"_ivl_2", 0 0, L_0x162b450;  1 drivers
v0x1628d00_0 .net *"_ivl_20", 0 0, L_0x162be70;  1 drivers
v0x1628de0_0 .net *"_ivl_22", 0 0, L_0x162bee0;  1 drivers
v0x1628ec0_0 .net *"_ivl_4", 0 0, L_0x162b4e0;  1 drivers
v0x1628fa0_0 .net *"_ivl_6", 0 0, L_0x162b5f0;  1 drivers
v0x1629080_0 .net *"_ivl_8", 0 0, L_0x162b690;  1 drivers
v0x1629160_0 .net "a", 0 0, v0x1627df0_0;  alias, 1 drivers
v0x1629200_0 .net "b", 0 0, v0x1627e90_0;  alias, 1 drivers
v0x16292f0_0 .net "c", 0 0, v0x1627f30_0;  alias, 1 drivers
v0x16293e0_0 .net "d", 0 0, v0x16280a0_0;  alias, 1 drivers
v0x16294d0_0 .net "out", 0 0, L_0x162bfc0;  alias, 1 drivers
S_0x1629740 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x15fbc70;
 .timescale -12 -12;
E_0x15f67d0 .event anyedge, v0x162a3f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x162a3f0_0;
    %nor/r;
    %assign/vec4 v0x162a3f0_0, 0;
    %wait E_0x15f67d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1627330;
T_3 ;
    %fork t_1, S_0x16275d0;
    %jmp t_0;
    .scope S_0x16275d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1627830_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16280a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1627f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1627e90_0, 0;
    %assign/vec4 v0x1627df0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15e19f0;
    %load/vec4 v0x1627830_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1627830_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16280a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1627f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1627e90_0, 0;
    %assign/vec4 v0x1627df0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x15f6c80;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1627c10;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15f6a30;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1627df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1627e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1627f30_0, 0;
    %assign/vec4 v0x16280a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1627330;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x15fbc70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x162a0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x162a3f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x15fbc70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x162a0d0_0;
    %inv;
    %store/vec4 v0x162a0d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x15fbc70;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1628000_0, v0x162a550_0, v0x1629ef0_0, v0x1629f90_0, v0x162a030_0, v0x162a170_0, v0x162a2b0_0, v0x162a210_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x15fbc70;
T_7 ;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x162a350_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x15fbc70;
T_8 ;
    %wait E_0x15f6a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x162a350_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162a350_0, 4, 32;
    %load/vec4 v0x162a490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162a350_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x162a350_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162a350_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x162a2b0_0;
    %load/vec4 v0x162a2b0_0;
    %load/vec4 v0x162a210_0;
    %xor;
    %load/vec4 v0x162a2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162a350_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x162a350_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162a350_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/kmap2/iter0/response3/top_module.sv";
