

================================================================
== Vitis HLS Report for 'hdv_engine_Pipeline_VITIS_LOOP_912_8'
================================================================
* Date:           Fri Jun 21 12:02:51 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        _hdc_hls_xilinx
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.275 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_912_8  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      93|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      69|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      69|     143|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U11  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_81_p2          |         +|   0|  0|   9|           2|           1|
    |ap_condition_148      |       and|   0|  0|   2|           1|           1|
    |icmp_ln912_fu_75_p2   |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln916_fu_103_p2  |      icmp|   0|  0|  71|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  93|          70|          70|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_36                  |   9|          2|    2|          4|
    |similarity_max_fu_40     |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |   2|   0|    2|          0|
    |similarity_max_fu_40     |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   69|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|                                    RTL Ports                                   | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+--------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                                                                          |   in|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_912_8|  return value|
|ap_rst                                                                          |   in|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_912_8|  return value|
|ap_start                                                                        |   in|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_912_8|  return value|
|ap_done                                                                         |  out|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_912_8|  return value|
|ap_idle                                                                         |  out|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_912_8|  return value|
|ap_ready                                                                        |  out|    1|  ap_ctrl_hs|                                            hdv_engine_Pipeline_VITIS_LOOP_912_8|  return value|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68  |   in|   32|     ap_none|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68|        scalar|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69  |   in|   32|     ap_none|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69|        scalar|
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70  |   in|   32|     ap_none|  hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70|        scalar|
|p_pred_class_o                                                                  |  out|    2|      ap_vld|                                                                  p_pred_class_o|       pointer|
|p_pred_class_o_ap_vld                                                           |  out|    1|      ap_vld|                                                                  p_pred_class_o|       pointer|
+--------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%similarity_max = alloca i32 1"   --->   Operation 5 'alloca' 'similarity_max' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70"   --->   Operation 6 'read' 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69"   --->   Operation 7 'read' 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68"   --->   Operation 8 'read' 'hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %similarity_max"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body184"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [./../src/hw/hls_xilinx/main.cpp:912]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.54ns)   --->   "%icmp_ln912 = icmp_eq  i2 %i_1, i2 3" [./../src/hw/hls_xilinx/main.cpp:912]   --->   Operation 13 'icmp' 'icmp_ln912' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.54ns)   --->   "%i_2 = add i2 %i_1, i2 1" [./../src/hw/hls_xilinx/main.cpp:912]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln912 = br i1 %icmp_ln912, void %for.body184.split, void %xcl_inline.VITIS_LOOP_912_8.5_end.exitStub" [./../src/hw/hls_xilinx/main.cpp:912]   --->   Operation 15 'br' 'br_ln912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%similarity_max_load = load i64 %similarity_max" [./../src/hw/hls_xilinx/main.cpp:916]   --->   Operation 16 'load' 'similarity_max_load' <Predicate = (!icmp_ln912)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln914 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./../src/hw/hls_xilinx/main.cpp:914]   --->   Operation 17 'specpipeline' 'specpipeline_ln914' <Predicate = (!icmp_ln912)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln225 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [./../src/hw/hls_xilinx/main.cpp:225]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln225' <Predicate = (!icmp_ln912)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln912 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [./../src/hw/hls_xilinx/main.cpp:912]   --->   Operation 19 'specloopname' 'specloopname_ln912' <Predicate = (!icmp_ln912)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.47ns)   --->   "%similarity_max_1 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34, i32 %hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33, i2 %i_1" [./../src/hw/hls_xilinx/main.cpp:916]   --->   Operation 20 'mux' 'similarity_max_1' <Predicate = (!icmp_ln912)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln916 = sext i32 %similarity_max_1" [./../src/hw/hls_xilinx/main.cpp:916]   --->   Operation 21 'sext' 'sext_ln916' <Predicate = (!icmp_ln912)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.08ns)   --->   "%icmp_ln916 = icmp_slt  i64 %similarity_max_load, i64 %sext_ln916" [./../src/hw/hls_xilinx/main.cpp:916]   --->   Operation 22 'icmp' 'icmp_ln916' <Predicate = (!icmp_ln912)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln916 = br i1 %icmp_ln916, void %for.inc194, void %if.then188" [./../src/hw/hls_xilinx/main.cpp:916]   --->   Operation 23 'br' 'br_ln916' <Predicate = (!icmp_ln912)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln922 = store i2 %i_1, i2 %p_pred_class_o" [./../src/hw/hls_xilinx/main.cpp:922]   --->   Operation 24 'store' 'store_ln922' <Predicate = (!icmp_ln912 & icmp_ln916)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln924 = store i64 %sext_ln916, i64 %similarity_max" [./../src/hw/hls_xilinx/main.cpp:924]   --->   Operation 25 'store' 'store_ln924' <Predicate = (!icmp_ln912 & icmp_ln916)> <Delay = 0.42>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln924 = br void %for.inc194" [./../src/hw/hls_xilinx/main.cpp:924]   --->   Operation 26 'br' 'br_ln924' <Predicate = (!icmp_ln912 & icmp_ln916)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln912 = store i2 %i_2, i2 %i" [./../src/hw/hls_xilinx/main.cpp:912]   --->   Operation 27 'store' 'store_ln912' <Predicate = (!icmp_ln912)> <Delay = 0.42>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln912 = br void %for.body184" [./../src/hw/hls_xilinx/main.cpp:912]   --->   Operation 28 'br' 'br_ln912' <Predicate = (!icmp_ln912)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln912)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_pred_class_o]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                              (alloca           ) [ 011]
similarity_max                                                                 (alloca           ) [ 011]
hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33 (read             ) [ 011]
hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34 (read             ) [ 011]
hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35 (read             ) [ 011]
store_ln0                                                                      (store            ) [ 000]
store_ln0                                                                      (store            ) [ 000]
br_ln0                                                                         (br               ) [ 000]
i_1                                                                            (load             ) [ 000]
icmp_ln912                                                                     (icmp             ) [ 011]
i_2                                                                            (add              ) [ 000]
br_ln912                                                                       (br               ) [ 000]
similarity_max_load                                                            (load             ) [ 000]
specpipeline_ln914                                                             (specpipeline     ) [ 000]
speclooptripcount_ln225                                                        (speclooptripcount) [ 000]
specloopname_ln912                                                             (specloopname     ) [ 000]
similarity_max_1                                                               (mux              ) [ 000]
sext_ln916                                                                     (sext             ) [ 000]
icmp_ln916                                                                     (icmp             ) [ 011]
br_ln916                                                                       (br               ) [ 000]
store_ln922                                                                    (store            ) [ 000]
store_ln924                                                                    (store            ) [ 000]
br_ln924                                                                       (br               ) [ 000]
store_ln912                                                                    (store            ) [ 000]
br_ln912                                                                       (br               ) [ 000]
ret_ln0                                                                        (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_pred_class_o">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_pred_class_o"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="similarity_max_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="similarity_max/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="2" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_1_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="1"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln912_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="2" slack="0"/>
<pin id="77" dir="0" index="1" bw="2" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln912/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_2_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="similarity_max_load_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="1"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="similarity_max_load/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="similarity_max_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="0" index="2" bw="32" slack="1"/>
<pin id="94" dir="0" index="3" bw="32" slack="1"/>
<pin id="95" dir="0" index="4" bw="2" slack="0"/>
<pin id="96" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="similarity_max_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sext_ln916_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln916/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln916_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln916/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln922_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="2" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln924_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="1"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln924/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln912_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="2" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln912/2 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="132" class="1005" name="similarity_max_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="similarity_max "/>
</bind>
</comp>

<comp id="139" class="1005" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33 "/>
</bind>
</comp>

<comp id="144" class="1005" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34 "/>
</bind>
</comp>

<comp id="149" class="1005" name="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="72" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="72" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="102"><net_src comp="90" pin="5"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="87" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="72" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="99" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="81" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="36" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="135"><net_src comp="40" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="138"><net_src comp="132" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="142"><net_src comp="44" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="147"><net_src comp="50" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="152"><net_src comp="56" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_pred_class_o | {2 }
 - Input state : 
	Port: hdv_engine_Pipeline_VITIS_LOOP_912_8 : hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_68 | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_912_8 : hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_69 | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_912_8 : hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_70 | {1 }
	Port: hdv_engine_Pipeline_VITIS_LOOP_912_8 : p_pred_class_o | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln912 : 1
		i_2 : 1
		br_ln912 : 2
		similarity_max_1 : 1
		sext_ln916 : 2
		icmp_ln916 : 3
		br_ln916 : 4
		store_ln922 : 1
		store_ln924 : 3
		store_ln912 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                      Functional Unit                                      |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|   icmp   |                                      icmp_ln912_fu_75                                     |    0    |    9    |
|          |                                     icmp_ln916_fu_103                                     |    0    |    71   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|    mux   |                                   similarity_max_1_fu_90                                  |    0    |    14   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|    add   |                                         i_2_fu_81                                         |    0    |    9    |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|          | hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_read_fu_44 |    0    |    0    |
|   read   | hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_read_fu_50 |    0    |    0    |
|          | hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_read_fu_56 |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|   sext   |                                      sext_ln916_fu_99                                     |    0    |    0    |
|----------|-------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                           |    0    |   103   |
|----------|-------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------+--------+
|                                                                                      |   FF   |
+--------------------------------------------------------------------------------------+--------+
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_33_reg_139|   32   |
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_34_reg_144|   32   |
|hdv_engine_bool_op_mode_t_frame_in_t_stream_chv_p_t_bhv_p_t_lhv_p_t_pred_cl_35_reg_149|   32   |
|                                       i_reg_125                                      |    2   |
|                                similarity_max_reg_132                                |   64   |
+--------------------------------------------------------------------------------------+--------+
|                                         Total                                        |   162  |
+--------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   103  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   162  |    -   |
+-----------+--------+--------+
|   Total   |   162  |   103  |
+-----------+--------+--------+
