`timescale 1ns / 1ps


module Q2_Testbench();
reg [2:0] val;
wire [0:6] seg;

RQ2 Report5_DUT (val, seg);

initial begin
val = 3'b000;

#100 val = 3'b000;
#100 val = 3'b001;
#100 val = 3'b010;
#100 val = 3'b011;
#100 val = 3'b100;
#100 val = 3'b101;
#100 val = 3'b110;
#100 val = 3'b111;

end

endmodule
