INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/davil/Cafetera/Trabajo-VHDL/Cafetera/Cafetera.srcs/sim_1/new/EDGEDTCTR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR_tb'
