{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620904185355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620904185371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 13:09:45 2021 " "Processing started: Thu May 13 13:09:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620904185371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904185371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904185371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620904185949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_on.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_on.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ON-structural " "Found design unit 1: LED_ON-structural" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199557 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ON " "Found entity 1: LED_ON" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199557 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/7_SEG.vhd " "Can't analyze file -- file output_files/7_SEG.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620904199557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file output_files/seg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-structural " "Found design unit 1: afficheur-structural" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199557 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockM-structural " "Found design unit 1: clockM-structural" {  } { { "clock.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199557 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockM " "Found entity 1: clockM" {  } { { "clock.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_afficheur-structural " "Found design unit 1: clock_afficheur-structural" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199573 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_afficheur " "Found entity 1: clock_afficheur" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "EtatFey.vhd " "Can't analyze file -- file EtatFey.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620904199573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etatfeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file etatfeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtatFeu-structural " "Found design unit 1: EtatFeu-structural" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199573 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtatFeu " "Found entity 1: EtatFeu" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_value-structural " "Found design unit 1: max_value-structural" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199573 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_value " "Found entity 1: max_value" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clockDecompte.vhd " "Can't analyze file -- file clockDecompte.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620904199589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichagetemps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file affichagetemps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichageTemps-structural " "Found design unit 1: AffichageTemps-structural" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199589 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichageTemps " "Found entity 1: AffichageTemps" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-description " "Found design unit 1: VGA-description" {  } { { "VGA.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199589 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904199589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_ON " "Elaborating entity \"LED_ON\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620904199823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(312) " "VHDL Process Statement warning at LED_ON.vhd(312): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(315) " "VHDL Process Statement warning at LED_ON.vhd(315): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(318) " "VHDL Process Statement warning at LED_ON.vhd(318): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(321) " "VHDL Process Statement warning at LED_ON.vhd(321): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(327) " "VHDL Process Statement warning at LED_ON.vhd(327): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(330) " "VHDL Process Statement warning at LED_ON.vhd(330): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(333) " "VHDL Process Statement warning at LED_ON.vhd(333): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(336) " "VHDL Process Statement warning at LED_ON.vhd(336): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(342) " "VHDL Process Statement warning at LED_ON.vhd(342): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(345) " "VHDL Process Statement warning at LED_ON.vhd(345): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(348) " "VHDL Process Statement warning at LED_ON.vhd(348): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(351) " "VHDL Process Statement warning at LED_ON.vhd(351): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(361) " "VHDL Process Statement warning at LED_ON.vhd(361): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(368) " "VHDL Process Statement warning at LED_ON.vhd(368): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(377) " "VHDL Process Statement warning at LED_ON.vhd(377): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(380) " "VHDL Process Statement warning at LED_ON.vhd(380): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(399) " "VHDL Process Statement warning at LED_ON.vhd(399): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199839 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(402) " "VHDL Process Statement warning at LED_ON.vhd(402): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(405) " "VHDL Process Statement warning at LED_ON.vhd(405): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(408) " "VHDL Process Statement warning at LED_ON.vhd(408): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(414) " "VHDL Process Statement warning at LED_ON.vhd(414): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(417) " "VHDL Process Statement warning at LED_ON.vhd(417): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(420) " "VHDL Process Statement warning at LED_ON.vhd(420): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(423) " "VHDL Process Statement warning at LED_ON.vhd(423): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(429) " "VHDL Process Statement warning at LED_ON.vhd(429): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(432) " "VHDL Process Statement warning at LED_ON.vhd(432): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(435) " "VHDL Process Statement warning at LED_ON.vhd(435): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(438) " "VHDL Process Statement warning at LED_ON.vhd(438): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(445) " "VHDL Process Statement warning at LED_ON.vhd(445): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(448) " "VHDL Process Statement warning at LED_ON.vhd(448): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(458) " "VHDL Process Statement warning at LED_ON.vhd(458): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(465) " "VHDL Process Statement warning at LED_ON.vhd(465): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 465 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199854 "|LED_ON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA_Sub " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA_Sub\"" {  } { { "LED_ON.vhd" "VGA_Sub" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904199948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clockM clockM:fS1 A:structural " "Elaborating entity \"clockM\" using architecture \"A:structural\" for hierarchy \"clockM:fS1\"" {  } { { "LED_ON.vhd" "fS1" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 234 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904199948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "EtatFeu EtatFeu:fs2 A:structural " "Elaborating entity \"EtatFeu\" using architecture \"A:structural\" for hierarchy \"EtatFeu:fs2\"" {  } { { "LED_ON.vhd" "fs2" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 241 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904199964 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(37) " "VHDL Process Statement warning at EtatFeu.vhd(37): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199964 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(38) " "VHDL Process Statement warning at EtatFeu.vhd(38): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199964 "|LED_ON|EtatFeu:fs2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_value max_value:fs2_value A:structural " "Elaborating entity \"max_value\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\"" {  } { { "LED_ON.vhd" "fs2_value" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 244 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904199964 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "maxV max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"maxV\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR1 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDR1\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDO1 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDO1\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDV1 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDV1\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR2 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDR2\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDO2 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDO2\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDV2 max_value.vhd(30) " "VHDL Process Statement warning at max_value.vhd(30): inferring latch(es) for signal or variable \"LEDV2\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDV2 max_value.vhd(30) " "Inferred latch for \"LEDV2\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDO2 max_value.vhd(30) " "Inferred latch for \"LEDO2\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR2 max_value.vhd(30) " "Inferred latch for \"LEDR2\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDV1 max_value.vhd(30) " "Inferred latch for \"LEDV1\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDO1 max_value.vhd(30) " "Inferred latch for \"LEDO1\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR1 max_value.vhd(30) " "Inferred latch for \"LEDR1\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] max_value.vhd(30) " "Inferred latch for \"temp\[3\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] max_value.vhd(30) " "Inferred latch for \"temp\[2\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] max_value.vhd(30) " "Inferred latch for \"temp\[1\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] max_value.vhd(30) " "Inferred latch for \"temp\[0\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[0\] max_value.vhd(30) " "Inferred latch for \"maxV\[0\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[1\] max_value.vhd(30) " "Inferred latch for \"maxV\[1\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[2\] max_value.vhd(30) " "Inferred latch for \"maxV\[2\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[3\] max_value.vhd(30) " "Inferred latch for \"maxV\[3\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[4\] max_value.vhd(30) " "Inferred latch for \"maxV\[4\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[5\] max_value.vhd(30) " "Inferred latch for \"maxV\[5\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[6\] max_value.vhd(30) " "Inferred latch for \"maxV\[6\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[7\] max_value.vhd(30) " "Inferred latch for \"maxV\[7\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[8\] max_value.vhd(30) " "Inferred latch for \"maxV\[8\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[9\] max_value.vhd(30) " "Inferred latch for \"maxV\[9\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[10\] max_value.vhd(30) " "Inferred latch for \"maxV\[10\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[11\] max_value.vhd(30) " "Inferred latch for \"maxV\[11\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[12\] max_value.vhd(30) " "Inferred latch for \"maxV\[12\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[13\] max_value.vhd(30) " "Inferred latch for \"maxV\[13\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[14\] max_value.vhd(30) " "Inferred latch for \"maxV\[14\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[15\] max_value.vhd(30) " "Inferred latch for \"maxV\[15\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[16\] max_value.vhd(30) " "Inferred latch for \"maxV\[16\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[17\] max_value.vhd(30) " "Inferred latch for \"maxV\[17\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[18\] max_value.vhd(30) " "Inferred latch for \"maxV\[18\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[19\] max_value.vhd(30) " "Inferred latch for \"maxV\[19\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[20\] max_value.vhd(30) " "Inferred latch for \"maxV\[20\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[21\] max_value.vhd(30) " "Inferred latch for \"maxV\[21\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[22\] max_value.vhd(30) " "Inferred latch for \"maxV\[22\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[23\] max_value.vhd(30) " "Inferred latch for \"maxV\[23\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[24\] max_value.vhd(30) " "Inferred latch for \"maxV\[24\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[25\] max_value.vhd(30) " "Inferred latch for \"maxV\[25\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[26\] max_value.vhd(30) " "Inferred latch for \"maxV\[26\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[27\] max_value.vhd(30) " "Inferred latch for \"maxV\[27\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[28\] max_value.vhd(30) " "Inferred latch for \"maxV\[28\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[29\] max_value.vhd(30) " "Inferred latch for \"maxV\[29\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[30\] max_value.vhd(30) " "Inferred latch for \"maxV\[30\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[31\] max_value.vhd(30) " "Inferred latch for \"maxV\[31\]\" at max_value.vhd(30)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199979 "|LED_ON|max_value:fs2_value"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "afficheur max_value:fs2_value\|afficheur:fState A:structural " "Elaborating entity \"afficheur\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\|afficheur:fState\"" {  } { { "max_value.vhd" "fState" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable afficheur.vhd(16) " "VHDL Process Statement warning at afficheur.vhd(16): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultS afficheur.vhd(14) " "VHDL Process Statement warning at afficheur.vhd(14): inferring latch(es) for signal or variable \"resultS\", which holds its previous value in one or more paths through the process" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[0\] afficheur.vhd(14) " "Inferred latch for \"resultS\[0\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[1\] afficheur.vhd(14) " "Inferred latch for \"resultS\[1\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[2\] afficheur.vhd(14) " "Inferred latch for \"resultS\[2\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[3\] afficheur.vhd(14) " "Inferred latch for \"resultS\[3\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[4\] afficheur.vhd(14) " "Inferred latch for \"resultS\[4\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[5\] afficheur.vhd(14) " "Inferred latch for \"resultS\[5\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[6\] afficheur.vhd(14) " "Inferred latch for \"resultS\[6\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[7\] afficheur.vhd(14) " "Inferred latch for \"resultS\[7\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AffichageTemps AffichageTemps:fs3_Temps A:structural " "Elaborating entity \"AffichageTemps\" using architecture \"A:structural\" for hierarchy \"AffichageTemps:fs3_Temps\"" {  } { { "LED_ON.vhd" "fs3_Temps" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 249 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904199995 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable1 AffichageTemps.vhd(15) " "VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable \"enable1\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904200010 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable2 AffichageTemps.vhd(15) " "VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable \"enable2\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620904200010 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable2 AffichageTemps.vhd(15) " "Inferred latch for \"enable2\" at AffichageTemps.vhd(15)" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904200010 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable1 AffichageTemps.vhd(15) " "Inferred latch for \"enable1\" at AffichageTemps.vhd(15)" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904200010 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "max_value:fs2_value\|afficheur:fState2\|resultS\[6\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState2\|resultS\[6\]\" is permanently disabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1620904200151 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Mod0\"" {  } { { "EtatFeu.vhd" "Mod0" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Div0\"" {  } { { "EtatFeu.vhd" "Div0" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14\"" {  } { { "LED_ON.vhd" "Mult14" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 427 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "LED_ON.vhd" "Mult5" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 340 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "LED_ON.vhd" "Mult3" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 325 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "LED_ON.vhd" "Mult1" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 310 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "LED_ON.vhd" "Mult4" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 340 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "LED_ON.vhd" "Mult7" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620904204057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620904204057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Mod0\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904204151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Mod0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204151 ""}  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620904204151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_25o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Div0\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904204604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Div0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204604 ""}  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620904204604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lpm_mult:Mult14\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 427 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904204870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult14 " "Instantiated megafunction \"lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204870 ""}  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 427 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620904204870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904204932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904204932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 340 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904204963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904204963 ""}  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 340 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620904204963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bgs " "Found entity 1: mult_bgs" {  } { { "db/mult_bgs.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_bgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904205026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904205026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904205073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620904205073 ""}  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620904205073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904205104 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904205135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904205166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kg " "Found entity 1: add_sub_7kg" {  } { { "db/add_sub_7kg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_7kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904205198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904205198 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904205229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904205245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_5vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620904205307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904205307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|altshift:external_latency_ffs lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 365 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904205354 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1620904206448 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620904206448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[7\] VCC " "Pin \"segment2\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[7\] VCC " "Pin \"segment3\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[7\] VCC " "Pin \"segment4\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment5\[7\] VCC " "Pin \"segment5\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[0\] GND " "Pin \"segment6\[0\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[1\] GND " "Pin \"segment6\[1\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[2\] GND " "Pin \"segment6\[2\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[3\] GND " "Pin \"segment6\[3\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[4\] GND " "Pin \"segment6\[4\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[5\] GND " "Pin \"segment6\[5\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[6\] VCC " "Pin \"segment6\[6\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[7\] VCC " "Pin \"segment6\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620904209760 "|LED_ON|segment6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620904209760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620904209994 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620904222337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620904222337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3915 " "Implemented 3915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620904222650 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620904222650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3836 " "Implemented 3836 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620904222650 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620904222650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620904222650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620904222681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 13:10:22 2021 " "Processing ended: Thu May 13 13:10:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620904222681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620904222681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620904222681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620904222681 ""}
