\doxysection{Modules}
Here is a list of all modules\+:\begin{DoxyCompactList}
\item \contentsline{section}{DS1307 RTC Driver}{\pageref{group__DS1307}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DS1307 Macros}{\pageref{group__DS1307__MACROS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DS1307 Configurable Items}{\pageref{group__DS1307__CONFIGURABLE__ITEMS}}{}
\item \contentsline{section}{Register Addresses}{\pageref{group__DS1307__REGISTER__ADDRESSES}}{}
\item \contentsline{section}{Time Formats}{\pageref{group__DS1307__TIME__FORMAT}}{}
\item \contentsline{section}{Days of the Week}{\pageref{group__DS1307__DAYS__OF__WEEK}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DS1307 APIs}{\pageref{group__DS1307__APIS}}{}
\end{DoxyCompactList}
\item \contentsline{section}{KEYPAD Driver}{\pageref{group__KEYPAD}}{}
\item \contentsline{section}{LCD Driver}{\pageref{group__LCD}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{LCD Macros}{\pageref{group__LCD__MACROS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Application Configurable Items}{\pageref{group__LCD__CONFIGURABLE__ITEMS}}{}
\item \contentsline{section}{LCD Commands}{\pageref{group__LCD__COMMANDS}}{}
\end{DoxyCompactList}
\item \contentsline{section}{LCD APIs}{\pageref{group__LCD__APIS}}{}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+F407xx MCU Header File}{\pageref{group__STM32F407XX__HEADER}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Definitions and Macros}{\pageref{group__STM32F407XX__DEFINITIONS}}{}
\item \contentsline{section}{NVIC ISERx Registers}{\pageref{group__NVIC__ISERx}}{}
\item \contentsline{section}{NVIC ICERx Registers}{\pageref{group__NVIC__ICERx}}{}
\item \contentsline{section}{NVIC Priority Registers Base Address}{\pageref{group__NVIC__PR__BASE}}{}
\item \contentsline{section}{Priority Bits Implemented}{\pageref{group__PR__BITS__IMPLEMENTED}}{}
\item \contentsline{section}{Memory Base Addresses}{\pageref{group__MEMORY__BASE__ADDRESSES}}{}
\item \contentsline{section}{Peripheral Base Addresses}{\pageref{group__STM32F407XX__PERIPHERALS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Peripheral Base Addresses}{\pageref{group__Peripheral__Base__Addresses}}{}
\item \contentsline{section}{Peripheral Base Addresses on APB1 Bus}{\pageref{group__Peripheral__Base__Addresses__APB1}}{}
\item \contentsline{section}{Peripheral Base Addresses on APB2 Bus}{\pageref{group__Peripheral__Base__Addresses__APB2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Peripheral Register Definitions}{\pageref{group__Peripheral__Registers}}{}
\item \contentsline{section}{Peripheral Definitions}{\pageref{group__Peripheral__Definitions}}{}
\item \contentsline{section}{Clock Enable Macros}{\pageref{group__Clock__Enable__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Clock Enable GPIO Clocks}{\pageref{group__Clock__Enable__GPIO__Clocks}}{}
\item \contentsline{section}{Clock Enable I2C Clocks}{\pageref{group__Clock__Enable__I2C__Clocks}}{}
\item \contentsline{section}{Clock Enable SPI Clocks}{\pageref{group__Clock__Enable__SPI__Clocks}}{}
\item \contentsline{section}{Clock Enable USART Clocks}{\pageref{group__Clock__Enable__USART__Clocks}}{}
\item \contentsline{section}{Clock Enable SYSCFG Clocks}{\pageref{group__Clock__Enable__SYSCFG__Clocks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Clock Disable Macros}{\pageref{group__Clock__Disable__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Disable clock for GPIOx peripherals}{\pageref{group__Disable__clock__for__GPIOx}}{}
\item \contentsline{section}{Disable clock for I2\+Cx peripherals}{\pageref{group__Disable__clock__for__I2Cx}}{}
\item \contentsline{section}{Disable clock for SPIx peripherals}{\pageref{group__Disable__clock__for__SPIx}}{}
\item \contentsline{section}{Disable clock for USARTx peripherals}{\pageref{group__Disable__clock__for__USARTx}}{}
\item \contentsline{section}{Disable clock for SYSCFG peripherals}{\pageref{group__Disable__clock__for__SYSCFG}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Reset Peripherals Macros}{\pageref{group__Reset__Peripherals__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Reset GPIOx Peripherals}{\pageref{group__Reset__GPIOx__Reset}}{}
\item \contentsline{section}{Reset I2\+Cx Peripherals}{\pageref{group__Reset__I2Cx__Reset}}{}
\item \contentsline{section}{Reset SPIx Peripherals}{\pageref{group__Reset__SPIx__Reset}}{}
\item \contentsline{section}{Reset USARTx Peripherals}{\pageref{group__Reset__USARTx__Reset}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Base Address to Code Conversion Macros}{\pageref{group__GPIO__Base__Address__to__Code}}{}
\item \contentsline{section}{IRQ Numbers Macros}{\pageref{group__IRQ__Numbers__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EXTI (External Interrupt) IRQ Numbers}{\pageref{group__IRQ__Numbers}}{}
\end{DoxyCompactList}
\item \contentsline{section}{NVIC Priority Levels Macros}{\pageref{group__NVIC__Priority__Levels}}{}
\item \contentsline{section}{SPI Bit Position Definitions}{\pageref{group__SPI__Bit__Positions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI\+\_\+\+CR1 Bit Position Definitions}{\pageref{group__SPI__CR1__Bit__Positions}}{}
\item \contentsline{section}{SPI\+\_\+\+CR2 Bit Position Definitions}{\pageref{group__SPI__CR2__Bit__Positions}}{}
\item \contentsline{section}{SPI\+\_\+\+SR Bit Position Definitions}{\pageref{group__SPI__SR__Bit__Positions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Bit Position Definitions}{\pageref{group__I2C__Bit__Positions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+C\+\_\+\+CR1 Bit Position Definitions}{\pageref{group__I2C__CR1__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+OAR1 Bit Position Definitions}{\pageref{group__I2C__OAR1__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+OAR2 Bit Position Definitions}{\pageref{group__I2C__OAR2__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+CR2 Bit Position Definitions}{\pageref{group__I2C__CR2__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+SR1 Bit Position Definitions}{\pageref{group__I2C__SR1__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+SR2 Bit Position Definitions}{\pageref{group__I2C__SR2__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+CCR Bit Position Definitions}{\pageref{group__I2C__CCR__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+TRISE Bit Position Definitions}{\pageref{group__I2C__TRISE__Bit__Positions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+FLTR Bit Position Definitions}{\pageref{group__I2C__FLTR__Bit__Positions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USART Bit Position Definitions}{\pageref{group__USART__Bit__Positions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+SR Bit Position Definitions}{\pageref{group__USART__SR__Bit__Positions}}{}
\item \contentsline{section}{USART\+\_\+\+DR Bit Position Definitions}{\pageref{group__USART__DR__Bit__Positions}}{}
\item \contentsline{section}{USART\+\_\+\+BRR Bit Position Definitions}{\pageref{group__USART__BRR__Bit__Positions}}{}
\item \contentsline{section}{USART\+\_\+\+CR1 Bit Position Definitions}{\pageref{group__USART__CR1__Bit__Positions}}{}
\item \contentsline{section}{USART\+\_\+\+CR2 Bit Position Definitions}{\pageref{group__USART__CR2__Bit__Positions}}{}
\item \contentsline{section}{USART\+\_\+\+CR3 Bit Position Definitions}{\pageref{group__USART__CR3__Bit__Positions}}{}
\item \contentsline{section}{USART\+\_\+\+GTPR Bit Position Definitions}{\pageref{group__USART__GTPR__Bit__Positions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Bit Position Definitions}{\pageref{group__RCC__Bit__Positions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+CR Bit Position Definitions}{\pageref{group__RCC__CR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+PLLCFGR Bit Position Definitions}{\pageref{group__RCC__PLLCFGR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+CFGR Bit Position Definitions}{\pageref{group__RCC__CFGR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+CIR Bit Position Definitions}{\pageref{group__RCC__CIR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB1\+RSTR Bit Position Definitions}{\pageref{group__RCC__AHB1RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB2\+RSTR Bit Position Definitions}{\pageref{group__RCC__AHB2RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB3\+RSTR Bit Position Definitions}{\pageref{group__RCC__AHB3RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+RSTR Bit Position Definitions}{\pageref{group__RCC__APB1RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB2\+RSTR Bit Position Definitions}{\pageref{group__RCC__APB2RSTR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB1\+LPENR Bit Position Definitions}{\pageref{group__RCC__AHB1LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB2\+LPENR Bit Position Definitions}{\pageref{group__RCC__AHB2LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+AHB3\+LPENR Bit Position Definitions}{\pageref{group__RCC__AHB3LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB1\+LPENR Bit Position Definitions}{\pageref{group__RCC__APB1LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+APB2\+LPENR Bit Position Definitions}{\pageref{group__RCC__APB2LPENR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+BDCR Bit Position Definitions}{\pageref{group__RCC__BDCR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+CSR Bit Position Definitions}{\pageref{group__RCC__CSR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+SSCGR Bit Position Definitions}{\pageref{group__RCC__SSCGR__Bit__Positions}}{}
\item \contentsline{section}{RCC\+\_\+\+PLLI2\+SCFGR Bit Position Definitions}{\pageref{group__RCC__PLLI2SCFGR__Bit__Positions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Generic Macros}{\pageref{group__Generic__Macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Driver}{\pageref{group__GPIO__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Macros}{\pageref{group__GPIO__MACROS}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Pin Numbers}{\pageref{group__GPIO__PIN__NUMBERS}}{}
\item \contentsline{section}{GPIO Pin Modes}{\pageref{group__GPIO__PIN__MODES}}{}
\item \contentsline{section}{GPIO Output Speeds}{\pageref{group__GPIO__SPEEDS}}{}
\item \contentsline{section}{GPIO Pull-\/up/\+Pull-\/down Configurations}{\pageref{group__GPIO__PUPD}}{}
\item \contentsline{section}{GPIO Output Types}{\pageref{group__GPIO__OUTPUT__TYPES}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO APIs}{\pageref{group__GPIO__APIS}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Driver}{\pageref{group__I2C__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Macros}{\pageref{group__I2C__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Application States}{\pageref{group__I2C__Application__States}}{}
\item \contentsline{section}{I2C Serial Clock Speed Options}{\pageref{group__I2C__SCL__Speed__Options}}{}
\item \contentsline{section}{I2C ACK Control Options}{\pageref{group__I2C__ACK__Control__Options}}{}
\item \contentsline{section}{I2C Fast Mode Duty Cycle Options}{\pageref{group__I2C__FM__Duty__Cycle__Options}}{}
\item \contentsline{section}{I2C Status Flags}{\pageref{group__I2C__Flags}}{}
\item \contentsline{section}{I2C Repeated Start Macros}{\pageref{group__I2C__Repeated__Start__Macros}}{}
\item \contentsline{section}{I2C Application Event Macros}{\pageref{group__I2C__Application__Event__Macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C APIs}{\pageref{group__I2C__APIS}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SPI Driver}{\pageref{group__SPI__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI APIs}{\pageref{group__SPI__APIS}}{}
\item \contentsline{section}{SPI Macros}{\pageref{group__SPI__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI Application States}{\pageref{group__SPI__Application__States}}{}
\item \contentsline{section}{SPI ACK Control Options}{\pageref{group__SPI__ACK__Control__Options}}{}
\item \contentsline{section}{SPI Serial Clock Speed Options}{\pageref{group__SPI__SCLK__Speed__Options}}{}
\item \contentsline{section}{SPI Data Frame Format Options}{\pageref{group__SPI__Data__Frame__Format__Options}}{}
\item \contentsline{section}{SPI Clock Polarity Options}{\pageref{group__SPI__CPOL__Options}}{}
\item \contentsline{section}{SPI Clock Phase Options}{\pageref{group__SPI__CPHA__Options}}{}
\item \contentsline{section}{SPI Slave Select Management Options}{\pageref{group__SPI__SSM__Options}}{}
\item \contentsline{section}{SPI Status Flags}{\pageref{group__SPI__FLAG__Status}}{}
\item \contentsline{section}{SPI Application Events}{\pageref{group__SPI__Application__Events}}{}
\item \contentsline{section}{SPI Communication CMDs}{\pageref{group__SPI}}{}
\item \contentsline{section}{LED Control Macros}{\pageref{group__LED__Control}}{}
\item \contentsline{section}{Arduino Analog Pins}{\pageref{group__Analog__Pins}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{USART Driver}{\pageref{group__USART__Driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART APIs}{\pageref{group__USART__APIS}}{}
\item \contentsline{section}{USART Macros}{\pageref{group__USART__Macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART Transmission Modes}{\pageref{group__USART__Mode}}{}
\item \contentsline{section}{USART Baud Rates}{\pageref{group__USART__Baud}}{}
\item \contentsline{section}{USART Parity Control}{\pageref{group__USART__ParityControl}}{}
\item \contentsline{section}{USART Word Lengths}{\pageref{group__USART__WordLength}}{}
\item \contentsline{section}{USART Stop Bits}{\pageref{group__USART__NoOfStopBits}}{}
\item \contentsline{section}{USART Hardware Flow Control}{\pageref{group__USART__HWFlowControl}}{}
\item \contentsline{section}{USART Status Flags}{\pageref{group__USART__FLAG__Status}}{}
\item \contentsline{section}{USART Application States}{\pageref{group__USART__Application__States}}{}
\item \contentsline{section}{USART Application Events}{\pageref{group__USART__Application__Events}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SPI Private Helper Functions}{\pageref{group__SPI__Private__Helper__Functions}}{}
\item \contentsline{section}{USART Private Helper Functions}{\pageref{group__USART__Private__Helper__Functions}}{}
\end{DoxyCompactList}
