static void flowctrl_update(u8 offset, u32 value)\r\n{\r\nwritel(value, tegra_flowctrl_base + offset);\r\nwmb();\r\nreadl_relaxed(tegra_flowctrl_base + offset);\r\n}\r\nu32 flowctrl_read_cpu_csr(unsigned int cpuid)\r\n{\r\nu8 offset = flowctrl_offset_cpu_csr[cpuid];\r\nreturn readl(tegra_flowctrl_base + offset);\r\n}\r\nvoid flowctrl_write_cpu_csr(unsigned int cpuid, u32 value)\r\n{\r\nreturn flowctrl_update(flowctrl_offset_cpu_csr[cpuid], value);\r\n}\r\nvoid flowctrl_write_cpu_halt(unsigned int cpuid, u32 value)\r\n{\r\nreturn flowctrl_update(flowctrl_offset_halt_cpu[cpuid], value);\r\n}\r\nvoid flowctrl_cpu_suspend_enter(unsigned int cpuid)\r\n{\r\nunsigned int reg;\r\nint i;\r\nreg = flowctrl_read_cpu_csr(cpuid);\r\nswitch (tegra_get_chip_id()) {\r\ncase TEGRA20:\r\nreg &= ~TEGRA20_FLOW_CTRL_CSR_WFE_BITMAP;\r\nreg &= ~TEGRA20_FLOW_CTRL_CSR_WFI_BITMAP;\r\nreg |= TEGRA20_FLOW_CTRL_CSR_WFE_CPU0 << cpuid;\r\nbreak;\r\ncase TEGRA30:\r\ncase TEGRA114:\r\ncase TEGRA124:\r\nreg &= ~TEGRA30_FLOW_CTRL_CSR_WFE_BITMAP;\r\nreg &= ~TEGRA30_FLOW_CTRL_CSR_WFI_BITMAP;\r\nreg |= TEGRA30_FLOW_CTRL_CSR_WFI_CPU0 << cpuid;\r\nbreak;\r\n}\r\nreg |= FLOW_CTRL_CSR_INTR_FLAG;\r\nreg |= FLOW_CTRL_CSR_EVENT_FLAG;\r\nreg |= FLOW_CTRL_CSR_ENABLE;\r\nflowctrl_write_cpu_csr(cpuid, reg);\r\nfor (i = 0; i < num_possible_cpus(); i++) {\r\nif (i == cpuid)\r\ncontinue;\r\nreg = flowctrl_read_cpu_csr(i);\r\nreg |= FLOW_CTRL_CSR_EVENT_FLAG;\r\nreg |= FLOW_CTRL_CSR_INTR_FLAG;\r\nflowctrl_write_cpu_csr(i, reg);\r\n}\r\n}\r\nvoid flowctrl_cpu_suspend_exit(unsigned int cpuid)\r\n{\r\nunsigned int reg;\r\nreg = flowctrl_read_cpu_csr(cpuid);\r\nswitch (tegra_get_chip_id()) {\r\ncase TEGRA20:\r\nreg &= ~TEGRA20_FLOW_CTRL_CSR_WFE_BITMAP;\r\nreg &= ~TEGRA20_FLOW_CTRL_CSR_WFI_BITMAP;\r\nbreak;\r\ncase TEGRA30:\r\ncase TEGRA114:\r\ncase TEGRA124:\r\nreg &= ~TEGRA30_FLOW_CTRL_CSR_WFE_BITMAP;\r\nreg &= ~TEGRA30_FLOW_CTRL_CSR_WFI_BITMAP;\r\nbreak;\r\n}\r\nreg &= ~FLOW_CTRL_CSR_ENABLE;\r\nreg |= FLOW_CTRL_CSR_INTR_FLAG;\r\nreg |= FLOW_CTRL_CSR_EVENT_FLAG;\r\nflowctrl_write_cpu_csr(cpuid, reg);\r\n}\r\nvoid __init tegra_flowctrl_init(void)\r\n{\r\nunsigned long base = 0x60007000;\r\nunsigned long size = SZ_4K;\r\nstruct device_node *np;\r\nnp = of_find_matching_node(NULL, matches);\r\nif (np) {\r\nstruct resource res;\r\nif (of_address_to_resource(np, 0, &res) == 0) {\r\nsize = resource_size(&res);\r\nbase = res.start;\r\n}\r\nof_node_put(np);\r\n}\r\ntegra_flowctrl_base = ioremap_nocache(base, size);\r\n}
