abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c880.blif
Line 12: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 13: Skipping line ".default_output_required 0.00 0.00 ".
Line 14: Skipping line ".default_input_drive 0.10 0.10 ".
Line 15: Skipping line ".default_output_load 2.00 ".
Line 16: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc880                          :[0m i/o =   60/   26  lat =    0  nd =   224  edge =    542  area =585.00  delay =24.90  lev = 18
--------------- round 1 ---------------
seed = 54569467
maxLevel = 4
n155 is replaced by one with estimated error 0.00053
error = 0.00053
area = 577
delay = 24.9
#gates = 223
output circuit appNtk/c880_1_0.00053_577_24.9.blif
time = 2724506 us
--------------- round 2 ---------------
seed = 2849235558
maxLevel = 4
n235 is replaced by one with estimated error 0.00065
error = 0.00065
area = 575
delay = 24.9
#gates = 222
output circuit appNtk/c880_2_0.00065_575_24.9.blif
time = 6241513 us
--------------- round 3 ---------------
seed = 3204332609
maxLevel = 4
n189 is replaced by zero with estimated error 0.00046
error = 0.00046
area = 574
delay = 24.9
#gates = 221
output circuit appNtk/c880_3_0.00046_574_24.9.blif
time = 9758644 us
--------------- round 4 ---------------
seed = 3156089242
maxLevel = 4
n244 is replaced by one with estimated error 0.00245
error = 0.0027
area = 568
delay = 24.9
#gates = 218
output circuit appNtk/c880_4_0.0027_568_24.9.blif
time = 13080081 us
--------------- round 5 ---------------
seed = 2050162722
maxLevel = 4
n159 is replaced by one with estimated error 0.00426
error = 0.00476
area = 559
delay = 24.9
#gates = 214
output circuit appNtk/c880_5_0.00476_559_24.9.blif
time = 16203247 us
--------------- round 6 ---------------
seed = 3468684629
maxLevel = 4
n167 is replaced by one with estimated error 0.01239
error = 0.0139
area = 551
delay = 23.9
#gates = 212
output circuit appNtk/c880_6_0.0139_551_23.9.blif
time = 19357035 us
--------------- round 7 ---------------
seed = 2016159064
maxLevel = 4
n164 is replaced by zero with estimated error 0.02053
error = 0.02008
area = 547
delay = 23.1
#gates = 210
output circuit appNtk/c880_7_0.02008_547_23.1.blif
time = 22244617 us
--------------- round 8 ---------------
seed = 1154609846
maxLevel = 4
n117 is replaced by zero with estimated error 0.02591
error = 0.02591
area = 542
delay = 23.1
#gates = 208
output circuit appNtk/c880_8_0.02591_542_23.1.blif
time = 25136150 us
--------------- round 9 ---------------
seed = 3186721770
maxLevel = 4
n115 is replaced by zero with estimated error 0.03632
error = 0.03632
area = 534
delay = 23.1
#gates = 205
output circuit appNtk/c880_9_0.03632_534_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 28044326 us
--------------- round 10 ---------------
seed = 1579713163
maxLevel = 4
n206 is replaced by one with estimated error 0.04205
error = 0.04205
area = 531
delay = 23.1
#gates = 204
output circuit appNtk/c880_10_0.04205_531_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 30800907 us
--------------- round 11 ---------------
seed = 1863885102
maxLevel = 4
n219 is replaced by one with estimated error 0.04607
error = 0.04607
area = 529
delay = 23.1
#gates = 203
output circuit appNtk/c880_11_0.04607_529_23.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 33563738 us
--------------- round 12 ---------------
seed = 3367171050
maxLevel = 4
exceed error bound
