// Seed: 3869414893
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri id_3;
  assign id_3 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri1 id_4
    , id_19,
    output tri1 id_5,
    output wand id_6,
    output logic id_7,
    inout wor id_8,
    output wire id_9,
    input tri1 id_10,
    input tri id_11,
    output supply1 id_12,
    output wire id_13,
    input uwire id_14,
    output wire id_15,
    input tri0 id_16,
    input wand id_17
);
  always @(id_8 & id_19 & id_10 or id_11) if (1) id_7 <= -1;
  module_0 modCall_1 (
      id_19,
      id_19
  );
endmodule
