#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 07 11:00:58 2016
# Process ID: 1968
# Log file: C:/Users/TM/Desktop/FPGA/Total/test1/planAhead_run_2/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/Total/test1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/TM/Desktop/FPGA/Total/test1/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  out]]
startgroup
set_property package_pin P119 [get_ports out]
endgroup
save_constraints
