// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Rocket(
  input         clock,
                reset,
                io_hartid,
                io_interrupts_debug,
                io_interrupts_mtip,
                io_interrupts_msip,
                io_interrupts_meip,
                io_interrupts_seip,
                io_imem_resp_valid,
                io_imem_resp_bits_btb_taken,
                io_imem_resp_bits_btb_bridx,
  input  [4:0]  io_imem_resp_bits_btb_entry,
  input  [7:0]  io_imem_resp_bits_btb_bht_history,
  input  [39:0] io_imem_resp_bits_pc,
  input  [31:0] io_imem_resp_bits_data,
  input         io_imem_resp_bits_xcpt_pf_inst,
                io_imem_resp_bits_xcpt_gf_inst,
                io_imem_resp_bits_xcpt_ae_inst,
                io_imem_resp_bits_replay,
                io_imem_gpa_valid,
                io_imem_perf_acquire,
                io_imem_perf_tlbMiss,
                io_dmem_req_ready,
                io_dmem_s2_nack,
                io_dmem_resp_valid,
  input  [6:0]  io_dmem_resp_bits_tag,
  input  [1:0]  io_dmem_resp_bits_size,
  input  [63:0] io_dmem_resp_bits_data,
  input         io_dmem_resp_bits_replay,
                io_dmem_resp_bits_has_data,
  input  [63:0] io_dmem_resp_bits_data_word_bypass,
  input         io_dmem_replay_next,
                io_dmem_s2_xcpt_ma_ld,
                io_dmem_s2_xcpt_ma_st,
                io_dmem_s2_xcpt_pf_ld,
                io_dmem_s2_xcpt_pf_st,
                io_dmem_s2_xcpt_gf_ld,
                io_dmem_s2_xcpt_gf_st,
                io_dmem_s2_xcpt_ae_ld,
                io_dmem_s2_xcpt_ae_st,
                io_dmem_ordered,
                io_dmem_perf_acquire,
                io_dmem_perf_release,
                io_dmem_perf_tlbMiss,
                io_fpu_fcsr_flags_valid,
  input  [4:0]  io_fpu_fcsr_flags_bits,
  input  [63:0] io_fpu_store_data,
                io_fpu_toint_data,
  input         io_fpu_fcsr_rdy,
                io_fpu_nack_mem,
                io_fpu_illegal_rm,
                io_fpu_dec_ldst,
                io_fpu_dec_wen,
                io_fpu_dec_ren1,
                io_fpu_dec_ren2,
                io_fpu_dec_ren3,
                io_fpu_dec_swap23,
                io_fpu_dec_fma,
                io_fpu_dec_div,
                io_fpu_dec_sqrt,
                io_fpu_sboard_set,
                io_fpu_sboard_clr,
  input  [4:0]  io_fpu_sboard_clra,
  output        io_imem_might_request,
                io_imem_req_valid,
  output [39:0] io_imem_req_bits_pc,
  output        io_imem_req_bits_speculative,
                io_imem_sfence_valid,
                io_imem_sfence_bits_rs1,
                io_imem_sfence_bits_rs2,
  output [38:0] io_imem_sfence_bits_addr,
  output        io_imem_resp_ready,
                io_imem_btb_update_valid,
  output [4:0]  io_imem_btb_update_bits_prediction_entry,
  output [38:0] io_imem_btb_update_bits_pc,
  output        io_imem_btb_update_bits_isValid,
  output [38:0] io_imem_btb_update_bits_br_pc,
  output [1:0]  io_imem_btb_update_bits_cfiType,
  output        io_imem_bht_update_valid,
  output [7:0]  io_imem_bht_update_bits_prediction_history,
  output [38:0] io_imem_bht_update_bits_pc,
  output        io_imem_bht_update_bits_branch,
                io_imem_bht_update_bits_taken,
                io_imem_bht_update_bits_mispredict,
                io_imem_flush_icache,
                io_imem_progress,
                io_dmem_req_valid,
  output [39:0] io_dmem_req_bits_addr,
  output [6:0]  io_dmem_req_bits_tag,
  output [4:0]  io_dmem_req_bits_cmd,
  output [1:0]  io_dmem_req_bits_size,
  output        io_dmem_req_bits_signed,
  output [1:0]  io_dmem_req_bits_dprv,
  output        io_dmem_s1_kill,
  output [63:0] io_dmem_s1_data_data,
  output [3:0]  io_ptw_ptbr_mode,
  output [43:0] io_ptw_ptbr_ppn,
  output        io_ptw_sfence_valid,
                io_ptw_sfence_bits_rs1,
                io_ptw_status_debug,
  output [1:0]  io_ptw_status_prv,
  output        io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  output [1:0]  io_ptw_pmp_0_cfg_a,
  output        io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  output [29:0] io_ptw_pmp_0_addr,
  output [31:0] io_ptw_pmp_0_mask,
  output        io_ptw_pmp_1_cfg_l,
  output [1:0]  io_ptw_pmp_1_cfg_a,
  output        io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  output [29:0] io_ptw_pmp_1_addr,
  output [31:0] io_ptw_pmp_1_mask,
  output        io_ptw_pmp_2_cfg_l,
  output [1:0]  io_ptw_pmp_2_cfg_a,
  output        io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  output [29:0] io_ptw_pmp_2_addr,
  output [31:0] io_ptw_pmp_2_mask,
  output        io_ptw_pmp_3_cfg_l,
  output [1:0]  io_ptw_pmp_3_cfg_a,
  output        io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  output [29:0] io_ptw_pmp_3_addr,
  output [31:0] io_ptw_pmp_3_mask,
  output        io_ptw_pmp_4_cfg_l,
  output [1:0]  io_ptw_pmp_4_cfg_a,
  output        io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  output [29:0] io_ptw_pmp_4_addr,
  output [31:0] io_ptw_pmp_4_mask,
  output        io_ptw_pmp_5_cfg_l,
  output [1:0]  io_ptw_pmp_5_cfg_a,
  output        io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  output [29:0] io_ptw_pmp_5_addr,
  output [31:0] io_ptw_pmp_5_mask,
  output        io_ptw_pmp_6_cfg_l,
  output [1:0]  io_ptw_pmp_6_cfg_a,
  output        io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  output [29:0] io_ptw_pmp_6_addr,
  output [31:0] io_ptw_pmp_6_mask,
  output        io_ptw_pmp_7_cfg_l,
  output [1:0]  io_ptw_pmp_7_cfg_a,
  output        io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  output [29:0] io_ptw_pmp_7_addr,
  output [31:0] io_ptw_pmp_7_mask,
  output [63:0] io_ptw_customCSRs_csrs_0_value,
  output [31:0] io_fpu_inst,
  output [63:0] io_fpu_fromint_data,
  output [2:0]  io_fpu_fcsr_rm,
  output        io_fpu_dmem_resp_val,
  output [2:0]  io_fpu_dmem_resp_type,
  output [4:0]  io_fpu_dmem_resp_tag,
  output [63:0] io_fpu_dmem_resp_data,
  output        io_fpu_valid,
                io_fpu_killx,
                io_fpu_killm,
                io_wfi
);

  wire             _io_dmem_req_valid_output;	// @[RocketCore.scala:1065:41]
  wire             _GEN;	// @[RocketCore.scala:795:21, :808:44, :809:23]
  wire             take_pc_wb;	// @[RocketCore.scala:752:53]
  wire             take_pc_mem;	// @[RocketCore.scala:618:49]
  wire             _div_io_req_ready;	// @[RocketCore.scala:500:19]
  wire             _div_io_resp_valid;	// @[RocketCore.scala:500:19]
  wire [63:0]      _div_io_resp_bits_data;	// @[RocketCore.scala:500:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[RocketCore.scala:500:19]
  wire [63:0]      _alu_io_out;	// @[RocketCore.scala:444:19]
  wire [63:0]      _alu_io_adder_out;	// @[RocketCore.scala:444:19]
  wire             _alu_io_cmp_out;	// @[RocketCore.scala:444:19]
  wire             _bpu_io_xcpt_if;	// @[RocketCore.scala:379:19]
  wire             _bpu_io_xcpt_ld;	// @[RocketCore.scala:379:19]
  wire             _bpu_io_xcpt_st;	// @[RocketCore.scala:379:19]
  wire             _bpu_io_debug_if;	// @[RocketCore.scala:379:19]
  wire             _bpu_io_debug_ld;	// @[RocketCore.scala:379:19]
  wire             _bpu_io_debug_st;	// @[RocketCore.scala:379:19]
  wire [63:0]      _csr_io_rw_rdata;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_fp_illegal;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_fp_csr;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_read_illegal;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_write_illegal;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_write_flush;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_system_illegal;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_virtual_access_illegal;	// @[RocketCore.scala:334:19]
  wire             _csr_io_decode_0_virtual_system_illegal;	// @[RocketCore.scala:334:19]
  wire             _csr_io_csr_stall;	// @[RocketCore.scala:334:19]
  wire             _csr_io_eret;	// @[RocketCore.scala:334:19]
  wire             _csr_io_singleStep;	// @[RocketCore.scala:334:19]
  wire             _csr_io_status_debug;	// @[RocketCore.scala:334:19]
  wire [31:0]      _csr_io_status_isa;	// @[RocketCore.scala:334:19]
  wire [1:0]       _csr_io_status_dprv;	// @[RocketCore.scala:334:19]
  wire             _csr_io_status_dv;	// @[RocketCore.scala:334:19]
  wire [1:0]       _csr_io_status_prv;	// @[RocketCore.scala:334:19]
  wire             _csr_io_status_v;	// @[RocketCore.scala:334:19]
  wire             _csr_io_hstatus_spvp;	// @[RocketCore.scala:334:19]
  wire [39:0]      _csr_io_evec;	// @[RocketCore.scala:334:19]
  wire [63:0]      _csr_io_time;	// @[RocketCore.scala:334:19]
  wire             _csr_io_interrupt;	// @[RocketCore.scala:334:19]
  wire [63:0]      _csr_io_interrupt_cause;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_action;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_chain;	// @[RocketCore.scala:334:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_m;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_s;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_u;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_x;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_w;	// @[RocketCore.scala:334:19]
  wire             _csr_io_bp_0_control_r;	// @[RocketCore.scala:334:19]
  wire [38:0]      _csr_io_bp_0_address;	// @[RocketCore.scala:334:19]
  wire             _csr_io_inhibit_cycle;	// @[RocketCore.scala:334:19]
  wire             _csr_io_trace_0_valid;	// @[RocketCore.scala:334:19]
  wire [39:0]      _csr_io_trace_0_iaddr;	// @[RocketCore.scala:334:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[RocketCore.scala:334:19]
  wire             _csr_io_trace_0_exception;	// @[RocketCore.scala:334:19]
  wire [63:0]      _csr_io_customCSRs_0_value;	// @[RocketCore.scala:334:19]
  wire [63:0]      _rf_ext_R0_data;	// @[RocketCore.scala:1253:15]
  wire [63:0]      _rf_ext_R1_data;	// @[RocketCore.scala:1253:15]
  wire [39:0]      _ibuf_io_pc;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_btb_resp_taken;	// @[RocketCore.scala:305:20]
  wire [4:0]       _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:305:20]
  wire [7:0]       _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_valid;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:305:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:305:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:305:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[RocketCore.scala:305:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:305:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:305:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:305:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:305:20]
  reg              id_reg_pause;	// @[RocketCore.scala:129:25]
  reg              imem_might_request_reg;	// @[RocketCore.scala:130:35]
  reg              ex_ctrl_fp;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_rocc;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_branch;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_jal;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_jalr;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_rxs2;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_rxs1;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_zbk;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_zkn;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_zks;	// @[RocketCore.scala:236:20]
  reg  [1:0]       ex_ctrl_sel_alu2;	// @[RocketCore.scala:236:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[RocketCore.scala:236:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_alu_dw;	// @[RocketCore.scala:236:20]
  reg  [3:0]       ex_ctrl_alu_fn;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_mem;	// @[RocketCore.scala:236:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_rfs1;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_rfs2;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_wfd;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_mul;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_div;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_wxd;	// @[RocketCore.scala:236:20]
  reg  [2:0]       ex_ctrl_csr;	// @[RocketCore.scala:236:20]
  reg              ex_ctrl_fence_i;	// @[RocketCore.scala:236:20]
  reg              mem_ctrl_fp;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_rocc;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_branch;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_jal;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_jalr;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_rxs2;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_rxs1;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_mem;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_rfs1;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_rfs2;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_wfd;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_mul;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_div;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_wxd;	// @[RocketCore.scala:237:21]
  reg  [2:0]       mem_ctrl_csr;	// @[RocketCore.scala:237:21]
  reg              mem_ctrl_fence_i;	// @[RocketCore.scala:237:21]
  reg              wb_ctrl_fp;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_rocc;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_rxs2;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_rxs1;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_mem;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_rfs1;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_rfs2;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_wfd;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_div;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_wxd;	// @[RocketCore.scala:238:20]
  reg  [2:0]       wb_ctrl_csr;	// @[RocketCore.scala:238:20]
  reg              wb_ctrl_fence_i;	// @[RocketCore.scala:238:20]
  reg              ex_reg_xcpt_interrupt;	// @[RocketCore.scala:240:35]
  reg              ex_reg_valid;	// @[RocketCore.scala:241:35]
  reg              ex_reg_rvc;	// @[RocketCore.scala:242:35]
  reg              ex_reg_btb_resp_taken;	// @[RocketCore.scala:243:35]
  reg  [4:0]       ex_reg_btb_resp_entry;	// @[RocketCore.scala:243:35]
  reg  [7:0]       ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:243:35]
  reg              ex_reg_xcpt;	// @[RocketCore.scala:244:35]
  reg              ex_reg_flush_pipe;	// @[RocketCore.scala:245:35]
  reg              ex_reg_load_use;	// @[RocketCore.scala:246:35]
  reg  [63:0]      ex_reg_cause;	// @[RocketCore.scala:247:35]
  reg              ex_reg_replay;	// @[RocketCore.scala:248:26]
  reg  [39:0]      ex_reg_pc;	// @[RocketCore.scala:249:22]
  reg  [1:0]       ex_reg_mem_size;	// @[RocketCore.scala:250:28]
  reg              ex_reg_hls;	// @[RocketCore.scala:251:23]
  reg  [31:0]      ex_reg_inst;	// @[RocketCore.scala:252:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[RocketCore.scala:253:28]
  reg              ex_scie_unpipelined;	// @[RocketCore.scala:254:32]
  reg              ex_scie_pipelined;	// @[RocketCore.scala:255:30]
  reg              mem_reg_xcpt_interrupt;	// @[RocketCore.scala:258:36]
  reg              mem_reg_valid;	// @[RocketCore.scala:259:36]
  reg              mem_reg_rvc;	// @[RocketCore.scala:260:36]
  reg              mem_reg_btb_resp_taken;	// @[RocketCore.scala:261:36]
  reg  [4:0]       mem_reg_btb_resp_entry;	// @[RocketCore.scala:261:36]
  reg  [7:0]       mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:261:36]
  reg              mem_reg_xcpt;	// @[RocketCore.scala:262:36]
  reg              mem_reg_replay;	// @[RocketCore.scala:263:36]
  reg              mem_reg_flush_pipe;	// @[RocketCore.scala:264:36]
  reg  [63:0]      mem_reg_cause;	// @[RocketCore.scala:265:36]
  reg              mem_reg_slow_bypass;	// @[RocketCore.scala:266:36]
  reg              mem_reg_load;	// @[RocketCore.scala:267:36]
  reg              mem_reg_store;	// @[RocketCore.scala:268:36]
  reg              mem_reg_sfence;	// @[RocketCore.scala:269:27]
  reg  [39:0]      mem_reg_pc;	// @[RocketCore.scala:270:23]
  reg  [31:0]      mem_reg_inst;	// @[RocketCore.scala:271:25]
  reg  [1:0]       mem_reg_mem_size;	// @[RocketCore.scala:272:29]
  reg              mem_reg_hls_or_dv;	// @[RocketCore.scala:273:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[RocketCore.scala:274:29]
  reg              mem_scie_pipelined;	// @[RocketCore.scala:276:31]
  reg  [63:0]      mem_reg_wdata;	// @[RocketCore.scala:277:26]
  reg  [63:0]      mem_reg_rs2;	// @[RocketCore.scala:278:24]
  reg              mem_br_taken;	// @[RocketCore.scala:279:25]
  reg              wb_reg_valid;	// @[RocketCore.scala:283:35]
  reg              wb_reg_xcpt;	// @[RocketCore.scala:284:35]
  reg              wb_reg_replay;	// @[RocketCore.scala:285:35]
  reg              wb_reg_flush_pipe;	// @[RocketCore.scala:286:35]
  reg  [63:0]      wb_reg_cause;	// @[RocketCore.scala:287:35]
  reg              wb_reg_sfence;	// @[RocketCore.scala:288:26]
  reg  [39:0]      wb_reg_pc;	// @[RocketCore.scala:289:22]
  reg  [1:0]       wb_reg_mem_size;	// @[RocketCore.scala:290:28]
  reg              wb_reg_hls_or_dv;	// @[RocketCore.scala:291:29]
  reg  [31:0]      wb_reg_inst;	// @[RocketCore.scala:294:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[RocketCore.scala:295:28]
  reg  [63:0]      wb_reg_wdata;	// @[RocketCore.scala:296:25]
  wire             take_pc_mem_wb = take_pc_wb | take_pc_mem;	// @[RocketCore.scala:301:35, :618:49, :752:53]
  wire             id_ctrl_legal;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_fp;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_rocc = 1'h0;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_branch;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_jal;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_jalr;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_rxs2;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_rxs1;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_scie = 1'h0;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_zbk = 1'h0;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_zkn = 1'h0;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_zks = 1'h0;	// @[RocketCore.scala:315:21]
  wire [1:0]       id_ctrl_sel_alu2;	// @[RocketCore.scala:315:21]
  wire [1:0]       id_ctrl_sel_alu1;	// @[RocketCore.scala:315:21]
  wire [2:0]       id_ctrl_sel_imm;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_alu_dw;	// @[RocketCore.scala:315:21]
  wire [3:0]       id_ctrl_alu_fn;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_mem;	// @[RocketCore.scala:315:21]
  wire [4:0]       id_ctrl_mem_cmd;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_rfs1;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_rfs2;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_rfs3;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_wfd;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_mul = 1'h0;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_div;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_wxd;	// @[RocketCore.scala:315:21]
  wire [2:0]       id_ctrl_csr;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_fence_i;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_fence;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_amo;	// @[RocketCore.scala:315:21]
  wire             id_ctrl_dp;	// @[RocketCore.scala:315:21]
  wire [29:0]      _GEN_0 = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[RocketCore.scala:305:20, pla.scala:78:21]
  wire [6:0]       _id_ctrl_decoder_decoded_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[3], _GEN_0[4], _GEN_0[10]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_10 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [5:0]       _id_ctrl_decoder_decoded_T_14 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_18 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]      _id_ctrl_decoder_decoded_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_28 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]       _id_ctrl_decoder_decoded_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]      _id_ctrl_decoder_decoded_T_36 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_38 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_42 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]       _id_ctrl_decoder_decoded_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_46 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_54 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_56 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_60 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_62 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_66 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_68 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_70 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_78 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]      _id_ctrl_decoder_decoded_T_86 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_92 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_94 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_106 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_108 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_112 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_114 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_118 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_124 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_128 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_134 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_138 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_154 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]      _id_ctrl_decoder_decoded_T_160 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]      _id_ctrl_decoder_decoded_T_162 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]      _id_ctrl_decoder_decoded_T_164 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]      _id_ctrl_decoder_decoded_T_174 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_176 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [21:0]      _id_ctrl_decoder_decoded_T_180 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_182 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_184 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_186 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_188 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_200 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_204 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_206 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_208 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_210 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]      _id_ctrl_decoder_decoded_T_212 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_214 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_218 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_234 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_236 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_240 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [19:0]      _id_ctrl_decoder_decoded_T_244 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  wire [20:0]      _id_ctrl_decoder_decoded_T_250 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29]
  assign id_ctrl_legal =
    |{&_id_ctrl_decoder_decoded_T,
      &_id_ctrl_decoder_decoded_T_4,
      &_id_ctrl_decoder_decoded_T_6,
      &_id_ctrl_decoder_decoded_T_10,
      &_id_ctrl_decoder_decoded_T_12,
      &_id_ctrl_decoder_decoded_T_14,
      &_id_ctrl_decoder_decoded_T_22,
      &_id_ctrl_decoder_decoded_T_26,
      &_id_ctrl_decoder_decoded_T_28,
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24]},
      &_id_ctrl_decoder_decoded_T_36,
      &_id_ctrl_decoder_decoded_T_42,
      &_id_ctrl_decoder_decoded_T_46,
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
      &_id_ctrl_decoder_decoded_T_54,
      &_id_ctrl_decoder_decoded_T_58,
      &_id_ctrl_decoder_decoded_T_62,
      &_id_ctrl_decoder_decoded_T_70,
      &_id_ctrl_decoder_decoded_T_78,
      &_id_ctrl_decoder_decoded_T_86,
      &_id_ctrl_decoder_decoded_T_92,
      &_id_ctrl_decoder_decoded_T_106,
      &_id_ctrl_decoder_decoded_T_108,
      &_id_ctrl_decoder_decoded_T_112,
      &_id_ctrl_decoder_decoded_T_118,
      &_id_ctrl_decoder_decoded_T_154,
      &_id_ctrl_decoder_decoded_T_160,
      &_id_ctrl_decoder_decoded_T_164,
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
      &_id_ctrl_decoder_decoded_T_180,
      &_id_ctrl_decoder_decoded_T_184,
      &_id_ctrl_decoder_decoded_T_186,
      &_id_ctrl_decoder_decoded_T_188,
      &_id_ctrl_decoder_decoded_T_210,
      &_id_ctrl_decoder_decoded_T_214,
      &_id_ctrl_decoder_decoded_T_218,
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
      &_id_ctrl_decoder_decoded_T_234,
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
      &_id_ctrl_decoder_decoded_T_244};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_fp = |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_218, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_234};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_branch = |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_106};	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74, :114:39]
  assign id_ctrl_jal = &_id_ctrl_decoder_decoded_T_46;	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74]
  assign id_ctrl_jalr = &_id_ctrl_decoder_decoded_T_44;	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74]
  assign id_ctrl_rxs2 = |{&_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[11], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]}};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_rxs1 = |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_176, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250};	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74, :114:39]
  assign id_ctrl_sel_alu2 = {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_154}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_138}};	// @[Cat.scala:33:92, Decode.scala:50:77, IDecode.scala:69:42, pla.scala:98:74, :114:39]
  assign id_ctrl_sel_alu1 = {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4]}, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_176, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250}};	// @[Cat.scala:33:92, Decode.scala:50:77, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_sel_imm = {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_138}, |{&_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_134}};	// @[Cat.scala:33:92, Decode.scala:50:77, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_alu_dw = |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_14, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_62, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_174};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_alu_fn =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_204, &_id_ctrl_decoder_decoded_T_206, &_id_ctrl_decoder_decoded_T_208},
     |{&_id_ctrl_decoder_decoded_T_78, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_106, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_154},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_200,
       &_id_ctrl_decoder_decoded_T_204,
       &_id_ctrl_decoder_decoded_T_206,
       &_id_ctrl_decoder_decoded_T_208},
     |{&_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]}, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_mem = |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[10]}, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_164, &_id_ctrl_decoder_decoded_T_180};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_mem_cmd = {&_id_ctrl_decoder_decoded_T_174, &_id_ctrl_decoder_decoded_T_86, |{&_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_174, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[31]}}, |{&_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_182, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[30]}}, |{&_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_182, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_rfs1 = |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_218, &_id_ctrl_decoder_decoded_T_236, &_id_ctrl_decoder_decoded_T_244};	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74, :114:39]
  assign id_ctrl_rfs2 = |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_218};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_rfs3 = &_id_ctrl_decoder_decoded_T_32;	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74]
  assign id_ctrl_wfd = |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_188, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_212, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_218, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_div = |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_154};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_wxd = |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_68, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_236, &_id_ctrl_decoder_decoded_T_244};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_68,
       &_id_ctrl_decoder_decoded_T_92,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_174,
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}},
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_68};	// @[Cat.scala:33:92, Decode.scala:50:77, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign id_ctrl_fence_i = &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  assign id_ctrl_fence = &_id_ctrl_decoder_decoded_T_10;	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74]
  assign id_ctrl_amo = |{&_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162};	// @[Cat.scala:33:92, IDecode.scala:69:42, pla.scala:98:74, :114:39]
  assign id_ctrl_dp =
    |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]},
      &_id_ctrl_decoder_decoded_T_212,
      &_id_ctrl_decoder_decoded_T_214,
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
      &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}};	// @[Cat.scala:33:92, IDecode.scala:69:42, RocketCore.scala:305:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  reg              id_reg_fence;	// @[RocketCore.scala:326:29]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[RocketCore.scala:1275:24, package.scala:16:47, :73:59]
  wire             id_mem_busy = ~io_dmem_ordered | _io_dmem_req_valid_output;	// @[RocketCore.scala:371:{21,38}, :1065:41]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[RocketCore.scala:238:20, :283:35, :375:53]
  wire             _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// @[RocketCore.scala:237:21, :259:36, :424:20]
  wire             _fp_data_hazard_ex_T_1 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:252:24, :305:20, :418:29, :426:82]
  wire             _fp_data_hazard_mem_T_1 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:271:25, :305:20, :419:31, :426:82]
  wire             _fp_data_hazard_ex_T_3 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:252:24, :305:20, :418:29, :426:82]
  wire             _fp_data_hazard_mem_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:271:25, :305:20, :419:31, :426:82]
  reg              ex_reg_rs_bypass_0;	// @[RocketCore.scala:430:29]
  reg              ex_reg_rs_bypass_1;	// @[RocketCore.scala:430:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[RocketCore.scala:431:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[RocketCore.scala:431:26]
  reg  [61:0]      ex_reg_rs_msb_0;	// @[RocketCore.scala:432:26]
  reg  [61:0]      ex_reg_rs_msb_1;	// @[RocketCore.scala:432:26]
  wire [3:0][63:0] _GEN_1 = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {64'h0}};	// @[RocketCore.scala:277:26, :296:25, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_5 = _GEN_1[ex_reg_rs_lsb_0];	// @[RocketCore.scala:431:26, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_6 = {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[Cat.scala:33:92, RocketCore.scala:431:26, :432:26]
  wire [63:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _ex_rs_T_5 : _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:430:29, :434:14, package.scala:33:76]
  wire [63:0]      _ex_rs_T_12 = _GEN_1[ex_reg_rs_lsb_1];	// @[RocketCore.scala:431:26, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_13 = {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[Cat.scala:33:92, RocketCore.scala:431:26, :432:26]
  wire [63:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _ex_rs_T_12 : _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:430:29, :434:14, package.scala:33:76]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[RocketCore.scala:236:20, :1275:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[RocketCore.scala:252:24, :1275:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[RocketCore.scala:236:20, :1276:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[RocketCore.scala:236:20, :1280:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[RocketCore.scala:236:20, :1283:24]
  wire [3:0][63:0] _GEN_2 = {{{{33{ex_imm_sign}}, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]}}, {ex_rs_1}, {{60'h0, ex_reg_rvc ? 4'h2 : 4'h4}}, {64'h0}};	// @[Mux.scala:47:70, :81:{58,61}, RocketCore.scala:153:89, :236:20, :242:35, :252:24, :434:14, :442:19, :1275:{19,24}, :1276:{21,26,41}, :1277:{21,26,36,43,65}, :1278:{18,33}, :1279:{18,23,39}, :1280:{18,23,39}, :1281:{20,35,62}, :1282:19, :1283:{19,24,34,57}, :1284:{19,39,52}, :1285:17, :1286:{17,22}, :1287:{17,37}]
  wire             _div_io_req_valid_T = ex_reg_valid & ex_ctrl_div;	// @[RocketCore.scala:236:20, :241:35, :501:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[RocketCore.scala:240:35, :241:35, :248:26, :585:51]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[RocketCore.scala:238:20, :586:{36,39}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[RocketCore.scala:236:20, :241:35, :246:35, :248:26, :500:19, :586:36, :587:{42,45}, :588:{42,45}, :589:43, :590:{33,50,75}]
  (* trace_net *) wire             ctrl_killx = take_pc_mem_wb | replay_ex | ~ex_reg_valid;	// @[RocketCore.scala:241:35, :301:35, :590:33, :591:{48,51}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[RocketCore.scala:237:21, :279:25, :605:25]
  wire [31:0]      _mem_br_target_T_8 = _mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {28'h0, mem_reg_rvc ? 4'h2 : 4'h4};	// @[Cat.scala:33:92, RocketCore.scala:153:89, :237:21, :260:36, :271:25, :442:19, :605:{8,25}, :606:8, :607:8, :1275:44, :1277:65, :1279:39, :1280:39, :1281:62, :1283:57]
  wire [39:0]      _mem_br_target_T_10 = mem_reg_pc + {{8{_mem_br_target_T_8[31]}}, _mem_br_target_T_8};	// @[RocketCore.scala:270:23, :604:41, :605:8]
  wire [39:0]      _mem_npc_T_4 = mem_ctrl_jalr | mem_reg_sfence ? {mem_reg_wdata[63:39] == 25'h0 | (&(mem_reg_wdata[63:39])) ? mem_reg_wdata[39] : ~(mem_reg_wdata[38]), mem_reg_wdata[38:0]} : _mem_br_target_T_10;	// @[Cat.scala:33:92, RocketCore.scala:237:21, :269:27, :277:26, :604:41, :608:{21,36}, :1227:17, :1228:{18,21,29,34,46,51,54}, :1229:16, pla.scala:114:39]
  wire [39:0]      _mem_npc_T_5 = _mem_npc_T_4 & 40'hFFFFFFFFFE;	// @[RocketCore.scala:608:{21,129}]
  wire             mem_wrong_npc = ex_pc_valid ? _mem_npc_T_5 != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | _mem_npc_T_5 != _ibuf_io_pc;	// @[RocketCore.scala:249:22, :305:20, :585:51, :608:129, :610:{8,30}, :611:{8,31,62}]
  wire             mem_cfi = mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal;	// @[RocketCore.scala:237:21, :614:50]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & (mem_wrong_npc | mem_reg_sfence);	// @[RocketCore.scala:259:36, :262:36, :269:27, :610:8, :613:27, :618:{49,71}]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[RocketCore.scala:267:36, :268:36, :379:19, :671:{44,64,82}]
  wire             mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[RocketCore.scala:267:36, :268:36, :379:19, :670:{38,75}, :671:64, :1212:26]
  (* trace_net *) wire             dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// @[RocketCore.scala:424:20, :688:55]
  wire             fpu_kill_mem = mem_reg_valid & mem_ctrl_fp & io_fpu_nack_mem;	// @[RocketCore.scala:237:21, :259:36, :689:51]
  (* trace_net *) wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[RocketCore.scala:259:36, :262:36, :688:55, :691:{68,71}, :752:53]
  reg              div_io_kill_REG;	// @[RocketCore.scala:692:41]
  wire             _T_110 = wb_reg_valid & wb_ctrl_mem;	// @[RocketCore.scala:238:20, :283:35, :722:19]
  wire             _T_97 = _T_110 & io_dmem_s2_xcpt_pf_st;	// @[RocketCore.scala:722:{19,34}]
  wire             _T_99 = _T_110 & io_dmem_s2_xcpt_pf_ld;	// @[RocketCore.scala:722:19, :723:34]
  wire             _T_101 = _T_110 & io_dmem_s2_xcpt_gf_st;	// @[RocketCore.scala:722:19, :724:34]
  wire             _T_103 = _T_110 & io_dmem_s2_xcpt_gf_ld;	// @[RocketCore.scala:722:19, :725:34]
  wire             _T_105 = _T_110 & io_dmem_s2_xcpt_ae_st;	// @[RocketCore.scala:722:19, :726:34]
  wire             _T_107 = _T_110 & io_dmem_s2_xcpt_ae_ld;	// @[RocketCore.scala:722:19, :727:34]
  wire             _T_109 = _T_110 & io_dmem_s2_xcpt_ma_st;	// @[RocketCore.scala:722:19, :728:34]
  wire             wb_xcpt = wb_reg_xcpt | _T_97 | _T_99 | _T_101 | _T_103 | _T_105 | _T_107 | _T_109 | _T_110 & io_dmem_s2_xcpt_ma_ld;	// @[RocketCore.scala:284:35, :722:{19,34}, :723:34, :724:34, :725:34, :726:34, :727:34, :728:34, :729:34, :1212:26]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[RocketCore.scala:238:20, :283:35, :747:29]
  (* trace_net *) wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc;	// @[RocketCore.scala:238:20, :586:36, :748:53]
  wire             replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[RocketCore.scala:285:35, :749:42]
  wire             hits_1_8 = replay_wb_common | _io_rocc_cmd_valid_T;	// @[RocketCore.scala:375:53, :749:42, :751:36]
  assign take_pc_wb = hits_1_8 | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[RocketCore.scala:286:35, :334:19, :751:36, :752:53, :1212:26]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[RocketCore.scala:792:44]
  wire             dmem_resp_replay = dmem_resp_valid & io_dmem_resp_bits_replay;	// @[RocketCore.scala:792:44, :793:42]
  wire             _T_138 = dmem_resp_replay & ~(io_dmem_resp_bits_tag[0]);	// @[RocketCore.scala:789:{23,45}, :793:42, :808:26]
  assign _GEN = ~_T_138 & ~wb_wxd;	// @[RocketCore.scala:747:29, :795:{21,24}, :808:{26,44}, :809:23]
  wire [4:0]       ll_waddr = _T_138 ? io_dmem_resp_bits_tag[5:1] : _div_io_resp_bits_tag;	// @[RocketCore.scala:500:19, :791:46, :797:29, :808:{26,44}, :812:14]
  wire             ll_wen = _T_138 | _GEN & _div_io_resp_valid;	// @[Decoupled.scala:51:35, RocketCore.scala:500:19, :795:21, :798:27, :808:{26,44}, :809:23, :813:12]
  wire             wb_valid = wb_reg_valid & ~hits_1_8 & ~wb_xcpt;	// @[RocketCore.scala:283:35, :751:36, :816:{34,45,48}, :1212:26]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[RocketCore.scala:238:20, :816:45, :817:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[RocketCore.scala:798:27, :808:44, :813:12, :817:25, :818:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[RocketCore.scala:294:24, :420:29, :797:29, :798:27, :808:44, :812:14, :813:12, :819:21]
  wire [63:0]      coreMonitorBundle_wrdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? _div_io_resp_bits_data : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[RocketCore.scala:238:20, :296:25, :334:19, :500:19, :789:{23,45}, :792:44, :798:27, :808:44, :813:12, :820:{21,38}, :821:21, :822:{21,34}]
  wire [63:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? coreMonitorBundle_wrdata : _rf_ext_R0_data;	// @[RocketCore.scala:305:20, :818:23, :819:21, :820:21, :825:17, :1253:15, :1260:19, :1265:{16,25}, :1268:{20,31,39}]
  wire [63:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? coreMonitorBundle_wrdata : _rf_ext_R1_data;	// @[RocketCore.scala:305:20, :818:23, :819:21, :820:21, :825:17, :1253:15, :1260:19, :1265:{16,25}, :1268:{20,31,39}]
  wire             _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 64'h14;	// @[RocketCore.scala:287:35, package.scala:16:47]
  wire             tval_any_addr = ~wb_reg_xcpt | wb_reg_cause == 64'h3 | wb_reg_cause == 64'h1 | wb_reg_cause == 64'hC | _csr_io_htval_htval_valid_imem_T;	// @[RocketCore.scala:284:35, :287:35, :842:24, :843:38, package.scala:16:47]
  wire             _T_145 = id_ctrl_rxs1 & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[RocketCore.scala:236:20, :305:20, :519:22, :520:13, :892:{42,55}]
  wire             _T_147 = id_ctrl_rxs2 & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[RocketCore.scala:236:20, :305:20, :519:22, :520:13, :893:{42,55}]
  wire             _T_149 = id_ctrl_wxd & (|_ibuf_io_inst_0_bits_inst_rd);	// @[RocketCore.scala:236:20, :305:20, :519:22, :520:13, :894:{42,55}]
  reg  [31:0]      _r;	// @[RocketCore.scala:1239:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[RocketCore.scala:1239:29, :1240:{35,40}]
  wire [31:0]      _GEN_3 = {27'h0, _ibuf_io_inst_0_bits_inst_rs1};	// @[RocketCore.scala:305:20, :1236:35, :1243:58]
  wire [31:0]      _id_sboard_hazard_T = r >> _GEN_3;	// @[RocketCore.scala:1236:35, :1240:40]
  wire [31:0]      _GEN_4 = {27'h0, _ibuf_io_inst_0_bits_inst_rs2};	// @[RocketCore.scala:305:20, :1236:35, :1243:58]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _GEN_4;	// @[RocketCore.scala:1236:35, :1240:40]
  wire [31:0]      _GEN_5 = {27'h0, _ibuf_io_inst_0_bits_inst_rd};	// @[RocketCore.scala:305:20, :1236:35, :1243:58]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _GEN_5;	// @[RocketCore.scala:1236:35, :1240:40]
  (* trace_net *) wire             id_sboard_hazard = _T_145 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | _T_147 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _T_149 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd);	// @[RocketCore.scala:305:20, :797:29, :798:27, :808:44, :812:14, :813:12, :892:42, :893:42, :894:42, :904:{58,70}, :907:80, :1221:{27,50}, :1236:35]
  wire             _fp_data_hazard_ex_T_7 = _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7];	// @[RocketCore.scala:252:24, :305:20, :418:29, :912:70]
  wire             id_ex_hazard = ex_reg_valid & (ex_ctrl_wxd & (_T_145 & _fp_data_hazard_ex_T_1 | _T_147 & _fp_data_hazard_ex_T_3 | _T_149 & _fp_data_hazard_ex_T_7) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc | ex_scie_pipelined) | id_ctrl_fp & ex_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_ex_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_ex_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == ex_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_ex_T_7));	// @[RocketCore.scala:236:20, :241:35, :252:24, :255:30, :305:20, :351:16, :418:29, :426:82, :892:42, :893:42, :894:42, :911:{38,139}, :912:70, :913:{53,90}, :914:{35,54,74}, :1221:{27,50}]
  wire             _fp_data_hazard_mem_T_7 = _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7];	// @[RocketCore.scala:271:25, :305:20, :419:31, :921:72]
  wire             data_hazard_mem = mem_ctrl_wxd & (_T_145 & _fp_data_hazard_mem_T_1 | _T_147 & _fp_data_hazard_mem_T_3 | _T_149 & _fp_data_hazard_mem_T_7);	// @[RocketCore.scala:237:21, :426:82, :892:42, :893:42, :894:42, :921:{38,72}, :1221:{27,50}]
  wire             id_mem_hazard = mem_reg_valid & (data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_reg_slow_bypass | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc) | id_ctrl_fp & mem_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_mem_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_mem_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == mem_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_mem_T_7));	// @[RocketCore.scala:237:21, :259:36, :266:36, :271:25, :305:20, :351:16, :419:31, :426:82, :920:{40,66,131}, :921:{38,72}, :922:{55,92}, :923:{37,57,78}, :1221:{27,50}]
  wire             _fp_data_hazard_wb_T_1 = _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7];	// @[RocketCore.scala:294:24, :305:20, :420:29, :927:70]
  wire             _fp_data_hazard_wb_T_3 = _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7];	// @[RocketCore.scala:294:24, :305:20, :420:29, :927:70]
  wire             _fp_data_hazard_wb_T_7 = _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7];	// @[RocketCore.scala:294:24, :305:20, :420:29, :927:70]
  wire             id_wb_hazard = wb_reg_valid & (wb_ctrl_wxd & (_T_145 & _fp_data_hazard_wb_T_1 | _T_147 & _fp_data_hazard_wb_T_3 | _T_149 & _fp_data_hazard_wb_T_7) & wb_set_sboard | id_ctrl_fp & wb_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_wb_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_wb_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == wb_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_wb_T_7));	// @[RocketCore.scala:238:20, :283:35, :294:24, :305:20, :351:16, :420:29, :748:53, :892:42, :893:42, :894:42, :927:70, :928:{53,90}, :929:{35,54,71}, :1221:{27,50}]
  reg  [31:0]      _id_stall_fpu_r;	// @[RocketCore.scala:1239:29]
  wire [31:0]      _id_stall_fpu_T_18 = _id_stall_fpu_r >> _GEN_3;	// @[RocketCore.scala:1236:35, :1239:29]
  wire [31:0]      _id_stall_fpu_T_21 = _id_stall_fpu_r >> _GEN_4;	// @[RocketCore.scala:1236:35, :1239:29]
  wire [31:0]      _id_stall_fpu_T_24 = _id_stall_fpu_r >> _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:305:20, :1236:35, :1239:29]
  wire [31:0]      _id_stall_fpu_T_27 = _id_stall_fpu_r >> _GEN_5;	// @[RocketCore.scala:1236:35, :1239:29]
  wire             id_stall_fpu = io_fpu_dec_ren1 & _id_stall_fpu_T_18[0] | io_fpu_dec_ren2 & _id_stall_fpu_T_21[0] | io_fpu_dec_ren3 & _id_stall_fpu_T_24[0] | io_fpu_dec_wen & _id_stall_fpu_T_27[0];	// @[RocketCore.scala:1221:{27,50}, :1236:35]
  reg              dcache_blocked_blocked;	// @[RocketCore.scala:943:22]
  reg              rocc_blocked;	// @[RocketCore.scala:947:25]
  wire             _T_2064 = id_ctrl_fp & id_stall_fpu;	// @[RocketCore.scala:351:16, :954:16, :1221:50]
  wire             hits_1_4 = id_ctrl_mem & dcache_blocked_blocked;	// @[RocketCore.scala:338:35, :943:22, :955:17]
  wire             ctrl_stalld = id_ex_hazard | id_mem_hazard | id_wb_hazard | id_sboard_hazard | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | id_csr_en & _csr_io_decode_0_fp_csr & ~io_fpu_fcsr_rdy | _T_2064 | hits_1_4 | id_ctrl_rocc & rocc_blocked | id_ctrl_div & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | _div_io_req_valid_T) | id_mem_busy & (id_ctrl_amo & _ibuf_io_inst_0_bits_inst_bits[25] | id_ctrl_fence_i | id_reg_fence & (id_ctrl_mem | id_ctrl_rocc)) | _csr_io_csr_stall | id_reg_pause;	// @[RocketCore.scala:129:25, :241:35, :259:36, :283:35, :305:20, :326:29, :334:19, :338:35, :349:18, :350:17, :357:18, :367:29, :371:38, :377:{17,33,46,65,81,97}, :500:19, :501:36, :747:29, :795:24, :914:35, :923:37, :929:35, :947:25, :952:{23,57}, :953:{42,45}, :954:16, :955:17, :956:18, :957:{17,21,40,62,75}, :960:22, :961:18, :1221:50, package.scala:73:59]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | take_pc_mem_wb | ctrl_stalld | _csr_io_interrupt;	// @[RocketCore.scala:301:35, :305:20, :334:19, :961:18, :963:{17,104}]
  reg              io_imem_progress_REG;	// @[RocketCore.scala:1023:30]
  wire             _io_imem_sfence_valid_output = wb_reg_valid & wb_reg_sfence;	// @[RocketCore.scala:283:35, :288:26, :1024:40]
  wire             _io_imem_btb_update_bits_cfiType_T_9 = mem_ctrl_jal | mem_ctrl_jalr;	// @[RocketCore.scala:237:21, :1038:23]
  wire [38:0]      _io_imem_btb_update_bits_br_pc_output = mem_reg_pc[38:0] + {37'h0, ~mem_reg_rvc, 1'h0};	// @[RocketCore.scala:260:36, :270:23, :1043:{69,74}]
  wire [38:0]      _io_imem_btb_update_bits_pc_T_1 = ~_io_imem_btb_update_bits_br_pc_output | 39'h3;	// @[RocketCore.scala:1043:69, :1044:{35,66}]
  assign _io_dmem_req_valid_output = ex_reg_valid & ex_ctrl_mem;	// @[RocketCore.scala:236:20, :241:35, :1065:41]
  reg              icache_blocked_REG;	// @[RocketCore.scala:1110:55]
  reg  [63:0]      coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1129:46]
  reg  [63:0]      coreMonitorBundle_rd0val_REG_1;	// @[RocketCore.scala:1129:38]
  reg  [63:0]      coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1131:46]
  reg  [63:0]      coreMonitorBundle_rd1val_REG_1;	// @[RocketCore.scala:1131:38]
  reg              r_1;	// @[Reg.scala:19:16]
  reg              r_2;	// @[Reg.scala:19:16]
  reg              r_3;	// @[Reg.scala:19:16]
  reg              r_4;	// @[Reg.scala:19:16]
  reg              r_5;	// @[Reg.scala:19:16]
  reg              r_6;	// @[Reg.scala:19:16]
  reg              r_7;	// @[Reg.scala:19:16]
  reg              r_8;	// @[Reg.scala:19:16]
  reg              r_9;	// @[Reg.scala:19:16]
  reg              r_10;	// @[Reg.scala:19:16]
  reg              r_11;	// @[Reg.scala:19:16]
  reg              r_12;	// @[Reg.scala:19:16]
  reg              r_13;	// @[Reg.scala:19:16]
  reg              r_14;	// @[Reg.scala:19:16]
  reg              r_15;	// @[Reg.scala:19:16]
  reg              r_16;	// @[Reg.scala:19:16]
  reg              r_17;	// @[Reg.scala:19:16]
  reg              r_18;	// @[Reg.scala:19:16]
  reg              r_19;	// @[Reg.scala:19:16]
  reg              r_20;	// @[Reg.scala:19:16]
  reg              r_21;	// @[Reg.scala:19:16]
  reg              r_22;	// @[Reg.scala:19:16]
  reg              r_23;	// @[Reg.scala:19:16]
  reg              r_24;	// @[Reg.scala:19:16]
  reg              r_25;	// @[Reg.scala:19:16]
  reg              r_26;	// @[Reg.scala:19:16]
  reg              r_27;	// @[Reg.scala:19:16]
  reg              r_28;	// @[Reg.scala:19:16]
  reg              r_29;	// @[Reg.scala:19:16]
  reg              r_30;	// @[Reg.scala:19:16]
  reg              r_31;	// @[Reg.scala:19:16]
  reg              r_32;	// @[Reg.scala:19:16]
  reg              r_33;	// @[Reg.scala:19:16]
  reg              r_34;	// @[Reg.scala:19:16]
  reg              r_35;	// @[Reg.scala:19:16]
  reg              r_36;	// @[Reg.scala:19:16]
  reg              r_37;	// @[Reg.scala:19:16]
  reg              r_38;	// @[Reg.scala:19:16]
  reg              r_39;	// @[Reg.scala:19:16]
  reg              r_40;	// @[Reg.scala:19:16]
  reg              r_41;	// @[Reg.scala:19:16]
  reg              r_42;	// @[Reg.scala:19:16]
  reg              r_43;	// @[Reg.scala:19:16]
  reg              r_44;	// @[Reg.scala:19:16]
  reg              r_45;	// @[Reg.scala:19:16]
  reg              r_46;	// @[Reg.scala:19:16]
  reg              r_47;	// @[Reg.scala:19:16]
  reg              r_48;	// @[Reg.scala:19:16]
  reg              r_49;	// @[Reg.scala:19:16]
  reg              r_50;	// @[Reg.scala:19:16]
  reg              r_51;	// @[Reg.scala:19:16]
  reg              r_52;	// @[Reg.scala:19:16]
  reg              r_53;	// @[Reg.scala:19:16]
  reg              r_54;	// @[Reg.scala:19:16]
  wire             _T_41 = _bpu_io_xcpt_if | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// @[RocketCore.scala:305:20, :379:19, :537:{28,40,47}]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:305:20, :569:{21,62}]
  wire [2:0]       _T_37 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[RocketCore.scala:305:20, :532:22]
  wire             _T_49 = id_ctrl_mem_cmd == 5'h14;	// @[Mux.scala:47:70, package.scala:16:47]
  wire             _T_1570 = id_ctrl_fp & io_fpu_dec_ldst;	// @[RocketCore.scala:156:38, :351:16]
  wire             _T_1580 = id_ctrl_fp & io_fpu_dec_fma;	// @[RocketCore.scala:158:37, :351:16]
  wire             _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[RocketCore.scala:236:20, :593:40]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[Mux.scala:47:70, RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[Mux.scala:47:70, RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[Mux.scala:47:70, RocketCore.scala:236:20, package.scala:16:47]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[Mux.scala:47:70, RocketCore.scala:236:20, package.scala:16:47]
  wire             _T_73 = ex_ctrl_jalr & _csr_io_status_debug;	// @[RocketCore.scala:236:20, :334:19, :663:24]
  wire [3:0][63:0] _GEN_6 = {{ex_rs_1}, {{2{ex_rs_1[31:0]}}}, {{2{{2{ex_rs_1[15:0]}}}}}, {{2{{2{{2{ex_rs_1[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, RocketCore.scala:434:14]
  wire [31:0]      _T_153 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[RocketCore.scala:797:29, :798:27, :808:44, :812:14, :813:12, :1235:{62,64}, :1240:40, :1243:{49,58}]
  wire             _T_155 = wb_set_sboard & wb_wen;	// @[RocketCore.scala:748:53, :817:25, :908:28]
  wire [31:0]      _id_stall_fpu_T_3 = 32'h1 << wb_reg_inst[11:7];	// @[RocketCore.scala:294:24, :420:29, :1243:58]
  wire             _id_stall_fpu_T_6 = (wb_dcache_miss & wb_ctrl_wfd | io_fpu_sboard_set) & wb_valid;	// @[RocketCore.scala:238:20, :586:36, :816:45, :933:{35,50,72}]
  wire [31:0]      _id_stall_fpu_T_4 = _id_stall_fpu_T_6 ? _id_stall_fpu_T_3 : 32'h0;	// @[RocketCore.scala:933:72, :1243:{49,58}]
  wire             _id_stall_fpu_T_7 = dmem_resp_replay & io_dmem_resp_bits_tag[0];	// @[RocketCore.scala:789:45, :793:42, :935:38]
  wire [31:0]      _id_stall_fpu_T_11 = (_id_stall_fpu_r | _id_stall_fpu_T_4) & ~(_id_stall_fpu_T_7 ? 32'h1 << io_dmem_resp_bits_tag[5:1] : 32'h0);	// @[RocketCore.scala:791:46, :935:38, :1234:60, :1235:{62,64}, :1239:29, :1243:{49,58}]
  wire             _id_stall_fpu_T_12 = _id_stall_fpu_T_6 | _id_stall_fpu_T_7;	// @[RocketCore.scala:933:72, :935:38, :1246:17]
  wire             id_bypass_src_1_0 = _ibuf_io_inst_0_bits_inst_rs2 == 5'h0;	// @[RocketCore.scala:305:20, :1260:41]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[RocketCore.scala:336:36, :1286:22, package.scala:16:47]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[RocketCore.scala:305:20, :337:{54,81}, :1260:41, package.scala:16:47, :73:59]
  wire             id_illegal_insn = ~id_ctrl_legal | (id_ctrl_mul | id_ctrl_div) & ~(_csr_io_status_isa[12]) | id_ctrl_amo & ~(_csr_io_status_isa[0]) | id_ctrl_fp & (_csr_io_decode_0_fp_illegal | io_fpu_illegal_rm) | id_ctrl_dp & ~(_csr_io_status_isa[3]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_ctrl_rocc | id_ctrl_scie | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[RocketCore.scala:305:20, :334:19, :336:36, :337:54, :339:54, :348:25, :349:{18,34,37,55}, :350:{17,20,38}, :351:{16,48}, :352:{16,19,37}, :353:{30,33,51}, :357:{18,51}, :359:{15,49,64,99}, :360:{5,31}, package.scala:73:59]
  wire             id_virtual_insn = id_ctrl_legal & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal) & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// @[RocketCore.scala:305:20, :334:19, :336:36, :337:54, :339:54, :348:25, :360:5, :362:39, :363:{20,34,69,113}, :364:51, package.scala:73:59]
  wire             id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_virtual_insn | id_illegal_insn;	// @[RocketCore.scala:305:20, :334:19, :359:99, :362:39, :379:19, :1212:26]
  wire             _T_29 = ex_reg_valid & ex_ctrl_wxd;	// @[RocketCore.scala:236:20, :241:35, :423:19]
  wire             _T_32 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// @[RocketCore.scala:237:21, :424:{20,36,39}]
  wire             id_bypass_src_1_1 = _T_29 & _fp_data_hazard_ex_T_3;	// @[RocketCore.scala:423:19, :426:{74,82}]
  wire             id_bypass_src_1_2 = _T_32 & _fp_data_hazard_mem_T_3;	// @[RocketCore.scala:424:36, :426:{74,82}]
  wire             do_bypass_1 = id_bypass_src_1_0 | id_bypass_src_1_1 | id_bypass_src_1_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_3;	// @[RocketCore.scala:424:20, :426:{74,82}, :559:48, :1260:41]
  wire             _T_54 = id_ctrl_rxs2 & ~do_bypass_1;	// @[RocketCore.scala:236:20, :519:22, :520:13, :559:48, :563:{23,26}]
  wire             ex_sfence = ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h14 | ex_ctrl_mem_cmd == 5'h15 | ex_ctrl_mem_cmd == 5'h16);	// @[Mux.scala:47:70, RocketCore.scala:236:20, :594:{44,64,96,110,129}, package.scala:16:47]
  wire             mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[RocketCore.scala:258:36, :259:36, :263:36, :603:54]
  wire             mem_npc_misaligned = ~(_csr_io_status_isa[2]) & _mem_npc_T_4[1] & ~mem_reg_sfence;	// @[RocketCore.scala:269:27, :334:19, :353:51, :608:21, :612:{28,66,70,73}]
  wire             _T_69 = mem_reg_valid & mem_reg_flush_pipe;	// @[RocketCore.scala:259:36, :264:36, :627:23]
  wire             _T_74 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[RocketCore.scala:258:36, :262:36, :677:29]
  wire             _T_75 = mem_reg_valid & mem_npc_misaligned;	// @[RocketCore.scala:259:36, :612:70, :678:20]
  wire             mem_xcpt = _T_74 | _T_75 | mem_reg_valid & mem_ldst_xcpt;	// @[RocketCore.scala:259:36, :677:29, :678:20, :679:20, :1212:26]
  (* trace_net *) wire             ctrl_killm = killm_common | mem_xcpt | fpu_kill_mem;	// @[RocketCore.scala:689:51, :691:68, :693:45, :1212:26]
  wire             id_bypass_src_0_1 = _T_29 & _fp_data_hazard_ex_T_1;	// @[RocketCore.scala:423:19, :426:{74,82}]
  wire             id_bypass_src_0_2 = _T_32 & _fp_data_hazard_mem_T_1;	// @[RocketCore.scala:424:36, :426:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_1;	// @[RocketCore.scala:305:20, :424:20, :426:{74,82}, :559:48, :1260:41]
  wire             _T_55 = id_illegal_insn | id_virtual_insn;	// @[RocketCore.scala:359:99, :362:39, :568:27]
  always @(posedge clock) begin
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release | take_pc_mem_wb) & (~ctrl_killd & id_ctrl_fence & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[RocketCore.scala:129:25, :301:35, :305:20, :334:19, :369:33, :370:37, :514:19, :519:22, :525:{42,51,66}, :963:104, :1091:{28,62,118}, :1092:{18,33}]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// @[CustomCSRs.scala:38:61, RocketCore.scala:130:35, :334:19, :585:51, :603:54, :1020:59]
    if (ctrl_killd) begin	// @[RocketCore.scala:963:104]
    end
    else begin	// @[RocketCore.scala:963:104]
      ex_ctrl_fp <= id_ctrl_fp;	// @[RocketCore.scala:236:20, :351:16]
      ex_ctrl_rocc <= id_ctrl_rocc;	// @[RocketCore.scala:236:20, :357:18]
      ex_ctrl_branch <= id_ctrl_branch;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_jal <= id_ctrl_jal;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_jalr <= id_ctrl_jalr;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_rxs2 <= id_ctrl_rxs2;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_rxs1 <= id_ctrl_rxs1;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_zbk <= id_ctrl_zbk;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_zkn <= id_ctrl_zkn;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_zks <= id_ctrl_zks;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      if (id_xcpt) begin	// @[RocketCore.scala:1212:26]
        if (_T_41)	// @[RocketCore.scala:537:28]
          ex_ctrl_sel_alu2 <= 2'h0;	// @[RocketCore.scala:236:20]
        else	// @[RocketCore.scala:537:28]
          ex_ctrl_sel_alu2 <= {1'h0, |_T_37};	// @[RocketCore.scala:236:20, :531:24, :532:{22,29,34}, :534:26]
        if (_T_41 | (|_T_37))	// @[RocketCore.scala:530:24, :532:{22,29,34}, :533:26, :537:{28,52}, :538:26]
          ex_ctrl_sel_alu1 <= 2'h2;	// @[RocketCore.scala:236:20]
        else	// @[RocketCore.scala:530:24, :532:34, :533:26, :537:52, :538:26]
          ex_ctrl_sel_alu1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:236:20]
        ex_ctrl_alu_fn <= 4'h0;	// @[RocketCore.scala:236:20]
      end
      else begin	// @[RocketCore.scala:1212:26]
        ex_ctrl_sel_alu2 <= id_ctrl_sel_alu2;	// @[RocketCore.scala:236:20, :520:13, :527:20, :537:52]
        ex_ctrl_sel_alu1 <= id_ctrl_sel_alu1;	// @[RocketCore.scala:236:20, :520:13, :527:20, :537:52]
        ex_ctrl_alu_fn <= id_ctrl_alu_fn;	// @[RocketCore.scala:236:20, :520:13, :527:20, :528:22]
      end
      ex_ctrl_sel_imm <= id_ctrl_sel_imm;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_alu_dw <= id_xcpt | id_ctrl_alu_dw;	// @[RocketCore.scala:236:20, :520:13, :527:20, :529:22, :1212:26]
      ex_ctrl_mem <= id_ctrl_mem;	// @[RocketCore.scala:236:20, :338:35]
      if (_T_49 & _csr_io_status_v)	// @[RocketCore.scala:334:19, :549:40, package.scala:16:47]
        ex_ctrl_mem_cmd <= 5'h15;	// @[RocketCore.scala:236:20, package.scala:16:47]
      else	// @[RocketCore.scala:549:40]
        ex_ctrl_mem_cmd <= id_ctrl_mem_cmd;	// @[RocketCore.scala:236:20, package.scala:16:47]
      ex_ctrl_rfs1 <= id_ctrl_rfs1;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_rfs2 <= id_ctrl_rfs2;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_wfd <= id_ctrl_wfd;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      ex_ctrl_mul <= id_ctrl_mul;	// @[RocketCore.scala:236:20, :349:18]
      ex_ctrl_div <= id_ctrl_div;	// @[RocketCore.scala:236:20, :349:18]
      ex_ctrl_wxd <= id_ctrl_wxd;	// @[RocketCore.scala:236:20, :519:22, :520:13]
      if (id_system_insn & id_ctrl_mem)	// @[RocketCore.scala:336:36, :338:35]
        ex_ctrl_csr <= 3'h0;	// @[RocketCore.scala:236:20, :1283:24]
      else if (id_csr_ren)	// @[RocketCore.scala:337:54]
        ex_ctrl_csr <= 3'h2;	// @[RocketCore.scala:236:20, :1276:26]
      else	// @[RocketCore.scala:337:54]
        ex_ctrl_csr <= id_ctrl_csr;	// @[RocketCore.scala:236:20, package.scala:16:47]
      ex_ctrl_fence_i <= id_ctrl_fence_i;	// @[RocketCore.scala:236:20, :377:46]
      ex_reg_rvc <= id_xcpt & (|_T_37) | _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:242:35, :305:20, :521:16, :527:20, :532:{22,29,34}, :535:20, :1212:26]
      ex_reg_flush_pipe <= id_ctrl_fence_i | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[RocketCore.scala:245:35, :334:19, :336:36, :337:54, :339:{54,66}, :377:46, :542:42, package.scala:73:59]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[RocketCore.scala:237:21, :246:35, :259:36, :921:38, :924:51]
      if (_T_49 | id_ctrl_mem_cmd == 5'h15 | id_ctrl_mem_cmd == 5'h16 | id_ctrl_mem_cmd == 5'h5)	// @[Mux.scala:47:70, package.scala:16:47, :73:59]
        ex_reg_mem_size <= {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1};	// @[Cat.scala:33:92, RocketCore.scala:250:28, :305:20, :547:{40,59}]
      else	// @[package.scala:73:59]
        ex_reg_mem_size <= _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[RocketCore.scala:250:28, :305:20, :545:95]
      ex_reg_rs_bypass_0 <= ~_T_55 & do_bypass;	// @[RocketCore.scala:430:29, :559:48, :561:27, :568:{27,47}, :570:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[RocketCore.scala:430:29, :559:48]
      if (_T_55) begin	// @[RocketCore.scala:568:27]
        ex_reg_rs_lsb_0 <= inst[1:0];	// @[RocketCore.scala:431:26, :569:21, :571:31]
        ex_reg_rs_msb_0 <= {32'h0, inst[31:2]};	// @[RocketCore.scala:432:26, :563:38, :568:47, :569:21, :572:{24,32}]
      end
      else if (id_ctrl_rxs1 & ~do_bypass) begin	// @[RocketCore.scala:236:20, :519:22, :520:13, :559:48, :563:{23,26}]
        ex_reg_rs_lsb_0 <= id_rs_0[1:0];	// @[RocketCore.scala:431:26, :564:37, :825:17, :1260:19, :1265:25, :1268:{31,39}]
        ex_reg_rs_msb_0 <= id_rs_0[63:2];	// @[RocketCore.scala:432:26, :565:38, :825:17, :1260:19, :1265:25, :1268:{31,39}]
      end
      else if (|_ibuf_io_inst_0_bits_inst_rs1) begin	// @[RocketCore.scala:305:20, :1260:41]
        if (id_bypass_src_0_1)	// @[RocketCore.scala:426:74]
          ex_reg_rs_lsb_0 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:431:26]
        else	// @[RocketCore.scala:426:74]
          ex_reg_rs_lsb_0 <= {1'h1, ~id_bypass_src_0_2};	// @[Mux.scala:47:70, RocketCore.scala:426:74, :431:26]
      end
      else	// @[RocketCore.scala:1260:41]
        ex_reg_rs_lsb_0 <= 2'h0;	// @[RocketCore.scala:431:26]
      if (_T_54)	// @[RocketCore.scala:563:23]
        ex_reg_rs_lsb_1 <= id_rs_1[1:0];	// @[RocketCore.scala:431:26, :564:37, :825:17, :1260:19, :1265:25, :1268:{31,39}]
      else if (id_bypass_src_1_0)	// @[RocketCore.scala:1260:41]
        ex_reg_rs_lsb_1 <= 2'h0;	// @[RocketCore.scala:431:26]
      else if (id_bypass_src_1_1)	// @[RocketCore.scala:426:74]
        ex_reg_rs_lsb_1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:431:26]
      else	// @[RocketCore.scala:426:74]
        ex_reg_rs_lsb_1 <= {1'h1, ~id_bypass_src_1_2};	// @[Mux.scala:47:70, RocketCore.scala:426:74, :431:26]
      r_4 <= id_ctrl_mem & id_ctrl_mem_cmd == 5'h0 & ~id_ctrl_fp;	// @[Reg.scala:19:16, RocketCore.scala:144:{53,63,66}, :338:35, :351:16, package.scala:16:47]
      r_7 <= id_ctrl_mem & id_ctrl_mem_cmd == 5'h1 & ~id_ctrl_fp;	// @[Mux.scala:47:70, Reg.scala:19:16, RocketCore.scala:144:66, :145:{54,64}, :338:35, :351:16, package.scala:16:47]
      r_10 <= id_ctrl_mem & (id_ctrl_mem_cmd == 5'h4 | id_ctrl_mem_cmd == 5'h9 | id_ctrl_mem_cmd == 5'hA | id_ctrl_mem_cmd == 5'hB | id_ctrl_mem_cmd == 5'h8 | id_ctrl_mem_cmd == 5'hC | id_ctrl_mem_cmd == 5'hD | id_ctrl_mem_cmd == 5'hE | id_ctrl_mem_cmd == 5'hF | id_ctrl_mem_cmd == 5'h6 | id_ctrl_mem_cmd == 5'h7);	// @[Mux.scala:47:70, Reg.scala:19:16, RocketCore.scala:146:{51,78}, :338:35, :593:40, package.scala:16:47]
      r_13 <= |id_ctrl_csr;	// @[Reg.scala:19:16, RocketCore.scala:147:36, package.scala:16:47]
      r_16 <= id_ctrl_wxd & ~(id_ctrl_jal | id_ctrl_jalr | id_ctrl_mem | id_ctrl_fp | id_ctrl_mul | id_ctrl_div | (|id_ctrl_csr));	// @[Reg.scala:19:16, RocketCore.scala:147:36, :148:{35,38,127}, :236:20, :338:35, :349:18, :351:16, :519:22, :520:13, package.scala:16:47]
      r_19 <= id_ctrl_branch;	// @[Reg.scala:19:16, RocketCore.scala:236:20, :519:22, :520:13]
      r_22 <= id_ctrl_jal;	// @[Reg.scala:19:16, RocketCore.scala:236:20, :519:22, :520:13]
      r_25 <= id_ctrl_jalr;	// @[Reg.scala:19:16, RocketCore.scala:236:20, :519:22, :520:13]
      r_28 <= id_ctrl_div & ~(id_ctrl_alu_fn[2]);	// @[Reg.scala:19:16, RocketCore.scala:153:{70,89,105}, :349:18, :520:13, :527:20, :528:22]
      r_31 <= id_ctrl_div & id_ctrl_alu_fn[2];	// @[Reg.scala:19:16, RocketCore.scala:153:89, :154:70, :349:18, :520:13, :527:20, :528:22]
      r_34 <= _T_1570 & io_fpu_dec_wen;	// @[Reg.scala:19:16, RocketCore.scala:156:{38,57}]
      r_37 <= _T_1570 & ~io_fpu_dec_wen;	// @[Reg.scala:19:16, RocketCore.scala:156:38, :157:{58,61}]
      r_40 <= _T_1580 & io_fpu_dec_swap23;	// @[Reg.scala:19:16, RocketCore.scala:158:{37,55}]
      r_43 <= _T_1580 & ~io_fpu_dec_swap23 & ~io_fpu_dec_ren3;	// @[Reg.scala:19:16, RocketCore.scala:158:37, :159:{58,77,80}]
      r_46 <= _T_1580 & io_fpu_dec_ren3;	// @[Reg.scala:19:16, RocketCore.scala:158:37, :160:59]
      r_49 <= id_ctrl_fp & (io_fpu_dec_div | io_fpu_dec_sqrt);	// @[Reg.scala:19:16, RocketCore.scala:161:{42,61}, :351:16]
      r_52 <= id_ctrl_fp & ~(io_fpu_dec_ldst | io_fpu_dec_fma | io_fpu_dec_div | io_fpu_dec_sqrt);	// @[Reg.scala:19:16, RocketCore.scala:162:{39,42,96}, :351:16]
    end
    if (_T_69 | ~ex_pc_valid) begin	// @[RocketCore.scala:237:21, :585:51, :627:{23,46}, :629:28]
    end
    else begin	// @[RocketCore.scala:237:21, :627:46, :629:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[RocketCore.scala:236:20, :237:21]
      mem_ctrl_fence_i <= _T_73 | ex_ctrl_fence_i;	// @[RocketCore.scala:236:20, :237:21, :630:14, :663:{24,48}, :665:24]
      mem_reg_rvc <= ex_reg_rvc;	// @[RocketCore.scala:242:35, :260:36]
      mem_reg_btb_resp_taken <= ex_reg_btb_resp_taken;	// @[RocketCore.scala:243:35, :261:36]
      mem_reg_btb_resp_entry <= ex_reg_btb_resp_entry;	// @[RocketCore.scala:243:35, :261:36]
      mem_reg_btb_resp_bht_history <= ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:243:35, :261:36]
      mem_reg_flush_pipe <= _T_73 | ex_reg_flush_pipe;	// @[RocketCore.scala:245:35, :264:36, :638:24, :663:{24,48}, :666:26]
      mem_reg_cause <= ex_reg_cause;	// @[RocketCore.scala:247:35, :265:36]
      mem_reg_slow_bypass <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// @[RocketCore.scala:250:28, :266:36, :593:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:85:68, RocketCore.scala:236:20, :267:36, :593:40, :634:33, package.scala:16:47]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:86:{32,49,76}, Mux.scala:47:70, RocketCore.scala:236:20, :268:36, :593:40, :635:34, package.scala:16:47]
      mem_reg_pc <= ex_reg_pc;	// @[RocketCore.scala:249:22, :270:23]
      mem_reg_inst <= ex_reg_inst;	// @[RocketCore.scala:252:24, :271:25]
      mem_reg_mem_size <= ex_reg_mem_size;	// @[RocketCore.scala:250:28, :272:29]
      mem_reg_hls_or_dv <= ex_reg_hls | _csr_io_status_dv;	// @[RocketCore.scala:251:23, :273:30, :334:19, :1076:37]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[RocketCore.scala:253:28, :274:29]
      mem_scie_pipelined <= ex_scie_pipelined;	// @[RocketCore.scala:255:30, :276:31]
      if (ex_scie_unpipelined | ex_ctrl_zbk | ex_ctrl_zkn | ex_ctrl_zks)	// @[Mux.scala:27:73, RocketCore.scala:236:20, :254:32]
        mem_reg_wdata <= 64'h0;	// @[RocketCore.scala:277:26]
      else	// @[Mux.scala:27:73]
        mem_reg_wdata <= _alu_io_out;	// @[RocketCore.scala:277:26, :444:19]
      mem_br_taken <= _alu_io_cmp_out;	// @[RocketCore.scala:279:25, :444:19]
    end
    if (mem_pc_valid) begin	// @[RocketCore.scala:603:54]
      wb_ctrl_fp <= mem_ctrl_fp;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[RocketCore.scala:237:21, :238:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[RocketCore.scala:237:21, :238:20]
      if (_T_74)	// @[RocketCore.scala:677:29]
        wb_reg_cause <= mem_reg_cause;	// @[RocketCore.scala:265:36, :287:35]
      else	// @[RocketCore.scala:677:29]
        wb_reg_cause <= {60'h0, _T_75 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[Mux.scala:47:70, RocketCore.scala:287:35, :671:64, :678:20]
      wb_reg_sfence <= mem_reg_sfence;	// @[RocketCore.scala:269:27, :288:26]
      wb_reg_pc <= mem_reg_pc;	// @[RocketCore.scala:270:23, :289:22]
      wb_reg_mem_size <= mem_reg_mem_size;	// @[RocketCore.scala:272:29, :290:28]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[RocketCore.scala:273:30, :291:29]
      wb_reg_inst <= mem_reg_inst;	// @[RocketCore.scala:271:25, :294:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[RocketCore.scala:274:29, :295:28]
      if (mem_scie_pipelined)	// @[RocketCore.scala:276:31]
        wb_reg_wdata <= 64'h0;	// @[RocketCore.scala:296:25]
      else if (~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd)	// @[RocketCore.scala:237:21, :262:36, :613:27, :704:40]
        wb_reg_wdata <= io_fpu_toint_data;	// @[RocketCore.scala:296:25]
      else if (~mem_reg_xcpt & (mem_ctrl_jalr ^ mem_npc_misaligned))	// @[RocketCore.scala:237:21, :262:36, :612:70, :613:{27,41,59}]
        wb_reg_wdata <= {{24{_mem_br_target_T_10[39]}}, _mem_br_target_T_10};	// @[RocketCore.scala:296:25, :604:41, :613:26]
      else	// @[RocketCore.scala:613:41]
        wb_reg_wdata <= mem_reg_wdata;	// @[RocketCore.scala:277:26, :296:25]
      r_3 <= r_2;	// @[Reg.scala:19:16]
      r_6 <= r_5;	// @[Reg.scala:19:16]
      r_9 <= r_8;	// @[Reg.scala:19:16]
      r_12 <= r_11;	// @[Reg.scala:19:16]
      r_15 <= r_14;	// @[Reg.scala:19:16]
      r_18 <= r_17;	// @[Reg.scala:19:16]
      r_21 <= r_20;	// @[Reg.scala:19:16]
      r_24 <= r_23;	// @[Reg.scala:19:16]
      r_27 <= r_26;	// @[Reg.scala:19:16]
      r_30 <= r_29;	// @[Reg.scala:19:16]
      r_33 <= r_32;	// @[Reg.scala:19:16]
      r_36 <= r_35;	// @[Reg.scala:19:16]
      r_39 <= r_38;	// @[Reg.scala:19:16]
      r_42 <= r_41;	// @[Reg.scala:19:16]
      r_45 <= r_44;	// @[Reg.scala:19:16]
      r_48 <= r_47;	// @[Reg.scala:19:16]
      r_51 <= r_50;	// @[Reg.scala:19:16]
      r_54 <= r_53;	// @[Reg.scala:19:16]
    end
    ex_reg_xcpt_interrupt <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[RocketCore.scala:240:35, :301:35, :305:20, :334:19, :515:20, :517:62]
    ex_reg_valid <= ~ctrl_killd;	// @[RocketCore.scala:241:35, :514:19, :963:104]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[RocketCore.scala:305:20, :334:19, :514:19, :575:41, :963:104]
      ex_reg_btb_resp_taken <= _ibuf_io_btb_resp_taken;	// @[RocketCore.scala:243:35, :305:20]
      ex_reg_btb_resp_entry <= _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:243:35, :305:20]
      ex_reg_btb_resp_bht_history <= _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:243:35, :305:20]
      if (_csr_io_interrupt)	// @[RocketCore.scala:334:19]
        ex_reg_cause <= _csr_io_interrupt_cause;	// @[RocketCore.scala:247:35, :334:19]
      else	// @[RocketCore.scala:334:19]
        ex_reg_cause <= {59'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : id_virtual_insn ? 5'h16 : 5'h2};	// @[Mux.scala:47:70, RocketCore.scala:247:35, :305:20, :362:39, :379:19]
      ex_reg_pc <= _ibuf_io_pc;	// @[RocketCore.scala:249:22, :305:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:252:24, :305:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:253:28, :305:20]
    end
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[RocketCore.scala:244:35, :514:19, :516:30, :963:104, :1212:26]
    ex_reg_replay <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:248:26, :301:35, :305:20, :515:{20,54}]
    ex_reg_hls <= ctrl_killd & ex_reg_hls;	// @[RocketCore.scala:251:23, :519:22, :544:16, :963:104]
    ex_scie_unpipelined <= ctrl_killd & ex_scie_unpipelined;	// @[RocketCore.scala:254:32, :519:22, :523:25, :963:104]
    ex_scie_pipelined <= ctrl_killd & ex_scie_pipelined;	// @[RocketCore.scala:255:30, :519:22, :524:23, :963:104]
    mem_reg_xcpt_interrupt <= ~take_pc_mem_wb & ex_reg_xcpt_interrupt;	// @[RocketCore.scala:240:35, :258:36, :301:35, :515:20, :623:45]
    mem_reg_valid <= ~ctrl_killx;	// @[RocketCore.scala:259:36, :591:48, :620:20]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[RocketCore.scala:240:35, :244:35, :262:36, :591:48, :597:28, :620:20, :622:31]
    mem_reg_replay <= ~take_pc_mem_wb & replay_ex;	// @[RocketCore.scala:263:36, :301:35, :515:20, :590:33, :621:37]
    mem_reg_sfence <= ~_T_69 & (ex_pc_valid ? ex_sfence : mem_reg_sfence);	// @[RocketCore.scala:269:27, :585:51, :594:44, :627:{23,46}, :628:20, :629:28, :636:20]
    if (_T_69 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc | ex_sfence))) begin	// @[RocketCore.scala:236:20, :278:24, :585:51, :594:44, :627:{23,46}, :629:28, :659:{56,71}, :661:19]
    end
    else	// @[RocketCore.scala:278:24, :627:46, :629:28]
      mem_reg_rs2 <= _GEN_6[ex_ctrl_rocc ? 2'h3 : ex_reg_mem_size];	// @[AMOALU.scala:27:{13,19}, Mux.scala:47:70, RocketCore.scala:236:20, :250:28, :278:24, :660:21]
    wb_reg_valid <= ~ctrl_killm;	// @[RocketCore.scala:283:35, :693:45, :696:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[RocketCore.scala:284:35, :697:34, :698:27, :752:53, :1212:26]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay | fpu_kill_mem) & ~take_pc_wb;	// @[RocketCore.scala:263:36, :285:35, :688:55, :689:51, :690:55, :697:{31,34}, :752:53]
    wb_reg_flush_pipe <= ~ctrl_killm & mem_reg_flush_pipe;	// @[RocketCore.scala:264:36, :286:35, :693:45, :696:19, :699:36]
    if (~ctrl_killd & _T_54)	// @[RocketCore.scala:432:26, :514:19, :519:22, :563:{23,38}, :565:26, :963:104]
      ex_reg_rs_msb_1 <= id_rs_1[63:2];	// @[RocketCore.scala:432:26, :565:38, :825:17, :1260:19, :1265:25, :1268:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & _div_io_req_valid_T;	// @[Decoupled.scala:51:35, RocketCore.scala:500:19, :501:36, :692:41]
    dcache_blocked_blocked <= ~io_dmem_req_ready & (dcache_blocked_blocked | _io_dmem_req_valid_output | io_dmem_s2_nack);	// @[RocketCore.scala:587:45, :943:22, :944:{83,116}, :1065:41]
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// @[RocketCore.scala:375:53, :749:42, :816:48, :947:25, :948:{50,72}, :1023:47, :1083:53, :1212:26]
    io_imem_progress_REG <= wb_reg_valid & ~replay_wb_common;	// @[RocketCore.scala:283:35, :749:42, :1023:{30,44,47}]
    icache_blocked_REG <= io_imem_resp_valid;	// @[RocketCore.scala:1110:55]
    if (ex_reg_rs_bypass_0)	// @[RocketCore.scala:430:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_5;	// @[RocketCore.scala:1129:46, package.scala:33:76]
    else	// @[RocketCore.scala:430:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:1129:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1129:{38,46}]
    if (ex_reg_rs_bypass_1)	// @[RocketCore.scala:430:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_12;	// @[RocketCore.scala:1131:46, package.scala:33:76]
    else	// @[RocketCore.scala:430:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:1131:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1131:{38,46}]
    r_1 <= ctrl_killd & r_1;	// @[Reg.scala:19:16, :20:{18,22}, RocketCore.scala:963:104]
    if (ex_pc_valid) begin	// @[RocketCore.scala:585:51]
      r_2 <= r_1;	// @[Reg.scala:19:16]
      r_5 <= r_4;	// @[Reg.scala:19:16]
      r_8 <= r_7;	// @[Reg.scala:19:16]
      r_11 <= r_10;	// @[Reg.scala:19:16]
      r_14 <= r_13;	// @[Reg.scala:19:16]
      r_17 <= r_16;	// @[Reg.scala:19:16]
      r_20 <= r_19;	// @[Reg.scala:19:16]
      r_23 <= r_22;	// @[Reg.scala:19:16]
      r_26 <= r_25;	// @[Reg.scala:19:16]
      r_29 <= r_28;	// @[Reg.scala:19:16]
      r_32 <= r_31;	// @[Reg.scala:19:16]
      r_35 <= r_34;	// @[Reg.scala:19:16]
      r_38 <= r_37;	// @[Reg.scala:19:16]
      r_41 <= r_40;	// @[Reg.scala:19:16]
      r_44 <= r_43;	// @[Reg.scala:19:16]
      r_47 <= r_46;	// @[Reg.scala:19:16]
      r_50 <= r_49;	// @[Reg.scala:19:16]
      r_53 <= r_52;	// @[Reg.scala:19:16]
    end
    if (reset) begin
      id_reg_fence <= 1'h0;	// @[RocketCore.scala:326:29]
      _r <= 32'h0;	// @[RocketCore.scala:1239:29]
      _id_stall_fpu_r <= 32'h0;	// @[RocketCore.scala:1239:29]
    end
    else begin
      id_reg_fence <= ~ctrl_killd & (id_ctrl_fence | id_ctrl_amo & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[RocketCore.scala:305:20, :326:29, :350:17, :366:29, :370:{37,52}, :371:38, :372:{23,38}, :514:19, :519:22, :526:{26,41}, :963:104]
      if (ll_wen | _T_155)	// @[RocketCore.scala:798:27, :808:44, :813:12, :908:28, :1246:17]
        _r <= _T_153 | (_T_155 ? _id_stall_fpu_T_3 : 32'h0);	// @[RocketCore.scala:908:28, :1234:60, :1235:62, :1239:29, :1243:{49,58}]
      else if (ll_wen)	// @[RocketCore.scala:798:27, :808:44, :813:12]
        _r <= _T_153;	// @[RocketCore.scala:1235:62, :1239:29]
      if (_id_stall_fpu_T_12 | io_fpu_sboard_clr)	// @[RocketCore.scala:1246:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11 & ~(io_fpu_sboard_clr ? 32'h1 << io_fpu_sboard_clra : 32'h0);	// @[RocketCore.scala:1235:{62,64}, :1239:29, :1243:{49,58}]
      else if (_id_stall_fpu_T_12)	// @[RocketCore.scala:1246:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11;	// @[RocketCore.scala:1235:62, :1239:29]
      else	// @[RocketCore.scala:1246:17]
        _id_stall_fpu_r <= {32{_id_stall_fpu_T_6}} & _id_stall_fpu_T_4 | _id_stall_fpu_r;	// @[RocketCore.scala:933:72, :1239:29, :1243:49, :1247:{18,23}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[RocketCore.scala:748:53, :817:25, :1124:{37,40}]
    wire         _T_2126 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[RocketCore.scala:238:20, :1174:27]
    wire         _T_2130 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[RocketCore.scala:238:20, :1176:27]
    wire         mem_direction_misprediction = mem_ctrl_branch & mem_br_taken != mem_reg_btb_resp_taken;	// @[RocketCore.scala:237:21, :261:36, :279:25, :616:{53,69}]
    wire         _icache_blocked_T = io_imem_resp_valid | icache_blocked_REG;	// @[RocketCore.scala:1110:{45,55}]
    wire         _T_235 = wb_xcpt | wb_valid & r_3;	// @[Reg.scala:19:16, RocketCore.scala:142:{37,65}, :816:45, :1212:26]
    wire         _T_315 = ~wb_xcpt & wb_valid & r_6;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_395 = ~wb_xcpt & wb_valid & r_9;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_475 = ~wb_xcpt & wb_valid & r_12;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_555 = ~wb_xcpt & wb_valid & r_15;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_635 = ~wb_xcpt & wb_valid & r_18;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_715 = ~wb_xcpt & wb_valid & r_21;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_795 = ~wb_xcpt & wb_valid & r_24;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_875 = ~wb_xcpt & wb_valid & r_27;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_955 = ~wb_xcpt & wb_valid & r_30;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1035 = ~wb_xcpt & wb_valid & r_33;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1115 = ~wb_xcpt & wb_valid & r_36;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1195 = ~wb_xcpt & wb_valid & r_39;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1275 = ~wb_xcpt & wb_valid & r_42;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1355 = ~wb_xcpt & wb_valid & r_45;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1435 = ~wb_xcpt & wb_valid & r_48;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1515 = ~wb_xcpt & wb_valid & r_51;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         _T_1595 = ~wb_xcpt & wb_valid & r_54;	// @[Reg.scala:19:16, RocketCore.scala:142:37, :816:45, :1212:26]
    wire         hits_1_5 = take_pc_mem & mem_direction_misprediction;	// @[RocketCore.scala:169:50, :616:53, :618:49]
    wire         hits_1_0 = id_ex_hazard & ex_ctrl_mem | id_mem_hazard & mem_ctrl_mem | id_wb_hazard & wb_ctrl_mem;	// @[RocketCore.scala:164:{49,81,97,113}, :236:20, :237:21, :238:20, :914:35, :923:37, :929:35]
    wire         hits_1_2 = id_ex_hazard & (|ex_ctrl_csr) | id_mem_hazard & (|mem_ctrl_csr) | id_wb_hazard & (|wb_ctrl_csr);	// @[RocketCore.scala:166:{44,86,112,128}, :236:20, :237:21, :238:20, :822:34, :911:38, :914:35, :920:40, :923:37, :929:35]
    wire         hits_1_6 = take_pc_mem & mem_wrong_npc & mem_cfi & ~mem_direction_misprediction & _icache_blocked_T;	// @[RocketCore.scala:170:{98,127}, :610:8, :614:50, :616:53, :618:49, :1110:45]
    wire         hits_1_9 = id_ex_hazard & (ex_ctrl_mul | ex_ctrl_div) | id_mem_hazard & (mem_ctrl_mul | mem_ctrl_div) | id_wb_hazard & wb_ctrl_div;	// @[RocketCore.scala:174:{50,66,99,116,133,149}, :236:20, :237:21, :238:20, :914:35, :923:37, :929:35]
    wire         hits_1_10 = id_ex_hazard & ex_ctrl_fp | id_mem_hazard & mem_ctrl_fp | id_wb_hazard & wb_ctrl_fp | _T_2064;	// @[RocketCore.scala:176:{45,76,107,121}, :236:20, :237:21, :238:20, :914:35, :923:37, :929:35, :954:16]
    always @(posedge clock) begin	// @[RocketCore.scala:852:11]
      if (~reset & ~(~(wb_reg_xcpt & _csr_io_htval_htval_valid_imem_T) | io_imem_gpa_valid)) begin	// @[RocketCore.scala:284:35, :850:40, :852:{11,12,30}, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[RocketCore.scala:852:11]
          $error("Assertion failed\n    at RocketCore.scala:852 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[RocketCore.scala:852:11]
        if (`STOP_COND_)	// @[RocketCore.scala:852:11]
          $fatal;	// @[RocketCore.scala:852:11]
      end
      if ((`PRINTF_COND_) & _T_235 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_235 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event exception\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_315 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_315 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event load\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_395 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_395 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event store\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_475 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_475 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event amo\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_555 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_555 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event system\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_635 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_635 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event arith\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_715 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_715 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event branch\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_795 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_795 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event jal\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_875 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_875 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event jalr\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_955 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_955 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event mul\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1035 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1035 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event div\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1115 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1115 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event fp load\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1195 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1195 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event fp store\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1275 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1275 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event fp add\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1355 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1355 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event fp mul\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1435 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1435 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event fp mul-add\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1515 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1515 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event fp div/sqrt\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _T_1595 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & _T_1595 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:142:37]
        $fwrite(32'h80000002, "Event fp other\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_0 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:164:97]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_0 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:164:97]
        $fwrite(32'h80000002, "Event load-use interlock\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & id_sboard_hazard & ~reset)	// @[Events.scala:21:13, RocketCore.scala:1221:50]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & id_sboard_hazard & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:1221:50]
        $fwrite(32'h80000002, "Event long-latency interlock\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_2 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:166:112]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_2 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:166:112]
        $fwrite(32'h80000002, "Event csr interlock\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & ~_icache_blocked_T & ~reset)	// @[Events.scala:21:13, RocketCore.scala:1110:{24,45}]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & ~_icache_blocked_T & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:1110:{24,45}]
        $fwrite(32'h80000002, "Event I$ blocked\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_4 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:955:17]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_4 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:955:17]
        $fwrite(32'h80000002, "Event D$ blocked\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_5 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:169:50]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_5 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:169:50]
        $fwrite(32'h80000002, "Event branch misprediction\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_6 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:170:127]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_6 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:170:127]
        $fwrite(32'h80000002, "Event control-flow target misprediction\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & wb_reg_flush_pipe & ~reset)	// @[Events.scala:21:13, RocketCore.scala:286:35]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & wb_reg_flush_pipe & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:286:35]
        $fwrite(32'h80000002, "Event flush\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_8 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:751:36]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_8 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:751:36]
        $fwrite(32'h80000002, "Event replay\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_9 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:174:133]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_9 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:174:133]
        $fwrite(32'h80000002, "Event mul/div interlock\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & hits_1_10 & ~reset)	// @[Events.scala:21:13, RocketCore.scala:176:121]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & hits_1_10 & ~reset)	// @[Events.scala:21:13, :22:13, RocketCore.scala:176:121]
        $fwrite(32'h80000002, "Event fp interlock\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & io_imem_perf_acquire & ~reset)	// @[Events.scala:21:13]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & io_imem_perf_acquire & ~reset)	// @[Events.scala:21:13, :22:13]
        $fwrite(32'h80000002, "Event I$ miss\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & io_dmem_perf_acquire & ~reset)	// @[Events.scala:21:13]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & io_dmem_perf_acquire & ~reset)	// @[Events.scala:21:13, :22:13]
        $fwrite(32'h80000002, "Event D$ miss\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & io_dmem_perf_release & ~reset)	// @[Events.scala:21:13]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & io_dmem_perf_release & ~reset)	// @[Events.scala:21:13, :22:13]
        $fwrite(32'h80000002, "Event D$ release\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & io_imem_perf_tlbMiss & ~reset)	// @[Events.scala:21:13]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & io_imem_perf_tlbMiss & ~reset)	// @[Events.scala:21:13, :22:13]
        $fwrite(32'h80000002, "Event ITLB miss\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & io_dmem_perf_tlbMiss & ~reset)	// @[Events.scala:21:13]
        $fwrite(32'h80000002, "Time:%d ", _csr_io_time[31:0]);	// @[Events.scala:21:13, RocketCore.scala:334:19, :838:29]
      if ((`PRINTF_COND_) & io_dmem_perf_tlbMiss & ~reset)	// @[Events.scala:21:13, :22:13]
        $fwrite(32'h80000002, "Event DTLB miss\n");	// @[Events.scala:21:13, :22:13]
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[Events.scala:21:13, RocketCore.scala:334:19, :1168:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time[31:0], _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, {{24{_csr_io_trace_0_iaddr[39]}}, _csr_io_trace_0_iaddr}, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? coreMonitorBundle_wrdata : 64'h0, coreMonitorBundle_wrenx, _T_2126 ? wb_reg_inst[19:15] : 5'h0, _T_2126 ? coreMonitorBundle_rd0val_REG_1 : 64'h0, _T_2130 ? wb_reg_inst[24:20] : 5'h0, _T_2130 ? coreMonitorBundle_rd1val_REG_1 : 64'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Events.scala:21:13, RocketCore.scala:238:20, :294:24, :334:19, :420:29, :820:21, :838:29, :1122:{52,55}, :1124:37, :1128:42, :1129:38, :1130:42, :1131:38, :1168:13, :1171:{13,26}, :1172:13, :1174:{13,27}, :1175:13, :1176:{13,27}, :1177:13, package.scala:124:38]
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        id_reg_pause = _RANDOM_0[2];	// @[RocketCore.scala:129:25]
        imem_might_request_reg = _RANDOM_0[3];	// @[RocketCore.scala:129:25, :130:35]
        ex_ctrl_fp = _RANDOM_0[5];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_rocc = _RANDOM_0[6];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_branch = _RANDOM_0[7];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_jal = _RANDOM_0[8];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_jalr = _RANDOM_0[9];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_rxs2 = _RANDOM_0[10];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_rxs1 = _RANDOM_0[11];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_zbk = _RANDOM_0[13];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_zkn = _RANDOM_0[14];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_zks = _RANDOM_0[15];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_sel_alu2 = _RANDOM_0[17:16];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_sel_alu1 = _RANDOM_0[19:18];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_sel_imm = _RANDOM_0[22:20];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_alu_dw = _RANDOM_0[23];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_alu_fn = _RANDOM_0[27:24];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_mem = _RANDOM_0[28];	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_mem_cmd = {_RANDOM_0[31:29], _RANDOM_1[1:0]};	// @[RocketCore.scala:129:25, :236:20]
        ex_ctrl_rfs1 = _RANDOM_1[2];	// @[RocketCore.scala:236:20]
        ex_ctrl_rfs2 = _RANDOM_1[3];	// @[RocketCore.scala:236:20]
        ex_ctrl_wfd = _RANDOM_1[5];	// @[RocketCore.scala:236:20]
        ex_ctrl_mul = _RANDOM_1[6];	// @[RocketCore.scala:236:20]
        ex_ctrl_div = _RANDOM_1[7];	// @[RocketCore.scala:236:20]
        ex_ctrl_wxd = _RANDOM_1[8];	// @[RocketCore.scala:236:20]
        ex_ctrl_csr = _RANDOM_1[11:9];	// @[RocketCore.scala:236:20]
        ex_ctrl_fence_i = _RANDOM_1[12];	// @[RocketCore.scala:236:20]
        mem_ctrl_fp = _RANDOM_1[17];	// @[RocketCore.scala:236:20, :237:21]
        mem_ctrl_rocc = _RANDOM_1[18];	// @[RocketCore.scala:236:20, :237:21]
        mem_ctrl_branch = _RANDOM_1[19];	// @[RocketCore.scala:236:20, :237:21]
        mem_ctrl_jal = _RANDOM_1[20];	// @[RocketCore.scala:236:20, :237:21]
        mem_ctrl_jalr = _RANDOM_1[21];	// @[RocketCore.scala:236:20, :237:21]
        mem_ctrl_rxs2 = _RANDOM_1[22];	// @[RocketCore.scala:236:20, :237:21]
        mem_ctrl_rxs1 = _RANDOM_1[23];	// @[RocketCore.scala:236:20, :237:21]
        mem_ctrl_mem = _RANDOM_2[8];	// @[RocketCore.scala:237:21]
        mem_ctrl_rfs1 = _RANDOM_2[14];	// @[RocketCore.scala:237:21]
        mem_ctrl_rfs2 = _RANDOM_2[15];	// @[RocketCore.scala:237:21]
        mem_ctrl_wfd = _RANDOM_2[17];	// @[RocketCore.scala:237:21]
        mem_ctrl_mul = _RANDOM_2[18];	// @[RocketCore.scala:237:21]
        mem_ctrl_div = _RANDOM_2[19];	// @[RocketCore.scala:237:21]
        mem_ctrl_wxd = _RANDOM_2[20];	// @[RocketCore.scala:237:21]
        mem_ctrl_csr = _RANDOM_2[23:21];	// @[RocketCore.scala:237:21]
        mem_ctrl_fence_i = _RANDOM_2[24];	// @[RocketCore.scala:237:21]
        wb_ctrl_fp = _RANDOM_2[29];	// @[RocketCore.scala:237:21, :238:20]
        wb_ctrl_rocc = _RANDOM_2[30];	// @[RocketCore.scala:237:21, :238:20]
        wb_ctrl_rxs2 = _RANDOM_3[2];	// @[RocketCore.scala:238:20]
        wb_ctrl_rxs1 = _RANDOM_3[3];	// @[RocketCore.scala:238:20]
        wb_ctrl_mem = _RANDOM_3[20];	// @[RocketCore.scala:238:20]
        wb_ctrl_rfs1 = _RANDOM_3[26];	// @[RocketCore.scala:238:20]
        wb_ctrl_rfs2 = _RANDOM_3[27];	// @[RocketCore.scala:238:20]
        wb_ctrl_wfd = _RANDOM_3[29];	// @[RocketCore.scala:238:20]
        wb_ctrl_div = _RANDOM_3[31];	// @[RocketCore.scala:238:20]
        wb_ctrl_wxd = _RANDOM_4[0];	// @[RocketCore.scala:238:20]
        wb_ctrl_csr = _RANDOM_4[3:1];	// @[RocketCore.scala:238:20]
        wb_ctrl_fence_i = _RANDOM_4[4];	// @[RocketCore.scala:238:20]
        ex_reg_xcpt_interrupt = _RANDOM_4[8];	// @[RocketCore.scala:238:20, :240:35]
        ex_reg_valid = _RANDOM_4[9];	// @[RocketCore.scala:238:20, :241:35]
        ex_reg_rvc = _RANDOM_4[10];	// @[RocketCore.scala:238:20, :242:35]
        ex_reg_btb_resp_taken = _RANDOM_4[13];	// @[RocketCore.scala:238:20, :243:35]
        ex_reg_btb_resp_entry = _RANDOM_5[28:24];	// @[RocketCore.scala:243:35]
        ex_reg_btb_resp_bht_history = {_RANDOM_5[31:29], _RANDOM_6[4:0]};	// @[RocketCore.scala:243:35]
        ex_reg_xcpt = _RANDOM_6[6];	// @[RocketCore.scala:243:35, :244:35]
        ex_reg_flush_pipe = _RANDOM_6[7];	// @[RocketCore.scala:243:35, :245:35]
        ex_reg_load_use = _RANDOM_6[8];	// @[RocketCore.scala:243:35, :246:35]
        ex_reg_cause = {_RANDOM_6[31:9], _RANDOM_7, _RANDOM_8[8:0]};	// @[RocketCore.scala:243:35, :247:35]
        ex_reg_replay = _RANDOM_8[9];	// @[RocketCore.scala:247:35, :248:26]
        ex_reg_pc = {_RANDOM_8[31:10], _RANDOM_9[17:0]};	// @[RocketCore.scala:247:35, :249:22]
        ex_reg_mem_size = _RANDOM_9[19:18];	// @[RocketCore.scala:249:22, :250:28]
        ex_reg_hls = _RANDOM_9[20];	// @[RocketCore.scala:249:22, :251:23]
        ex_reg_inst = {_RANDOM_9[31:21], _RANDOM_10[20:0]};	// @[RocketCore.scala:249:22, :252:24]
        ex_reg_raw_inst = {_RANDOM_10[31:21], _RANDOM_11[20:0]};	// @[RocketCore.scala:252:24, :253:28]
        ex_scie_unpipelined = _RANDOM_11[21];	// @[RocketCore.scala:253:28, :254:32]
        ex_scie_pipelined = _RANDOM_11[22];	// @[RocketCore.scala:253:28, :255:30]
        mem_reg_xcpt_interrupt = _RANDOM_11[24];	// @[RocketCore.scala:253:28, :258:36]
        mem_reg_valid = _RANDOM_11[25];	// @[RocketCore.scala:253:28, :259:36]
        mem_reg_rvc = _RANDOM_11[26];	// @[RocketCore.scala:253:28, :260:36]
        mem_reg_btb_resp_taken = _RANDOM_11[29];	// @[RocketCore.scala:253:28, :261:36]
        mem_reg_btb_resp_entry = _RANDOM_13[12:8];	// @[RocketCore.scala:261:36]
        mem_reg_btb_resp_bht_history = _RANDOM_13[20:13];	// @[RocketCore.scala:261:36]
        mem_reg_xcpt = _RANDOM_13[22];	// @[RocketCore.scala:261:36, :262:36]
        mem_reg_replay = _RANDOM_13[23];	// @[RocketCore.scala:261:36, :263:36]
        mem_reg_flush_pipe = _RANDOM_13[24];	// @[RocketCore.scala:261:36, :264:36]
        mem_reg_cause = {_RANDOM_13[31:25], _RANDOM_14, _RANDOM_15[24:0]};	// @[RocketCore.scala:261:36, :265:36]
        mem_reg_slow_bypass = _RANDOM_15[25];	// @[RocketCore.scala:265:36, :266:36]
        mem_reg_load = _RANDOM_15[26];	// @[RocketCore.scala:265:36, :267:36]
        mem_reg_store = _RANDOM_15[27];	// @[RocketCore.scala:265:36, :268:36]
        mem_reg_sfence = _RANDOM_15[28];	// @[RocketCore.scala:265:36, :269:27]
        mem_reg_pc = {_RANDOM_15[31:29], _RANDOM_16, _RANDOM_17[4:0]};	// @[RocketCore.scala:265:36, :270:23]
        mem_reg_inst = {_RANDOM_17[31:5], _RANDOM_18[4:0]};	// @[RocketCore.scala:270:23, :271:25]
        mem_reg_mem_size = _RANDOM_18[6:5];	// @[RocketCore.scala:271:25, :272:29]
        mem_reg_hls_or_dv = _RANDOM_18[7];	// @[RocketCore.scala:271:25, :273:30]
        mem_reg_raw_inst = {_RANDOM_18[31:8], _RANDOM_19[7:0]};	// @[RocketCore.scala:271:25, :274:29]
        mem_scie_pipelined = _RANDOM_19[9];	// @[RocketCore.scala:274:29, :276:31]
        mem_reg_wdata = {_RANDOM_19[31:10], _RANDOM_20, _RANDOM_21[9:0]};	// @[RocketCore.scala:274:29, :277:26]
        mem_reg_rs2 = {_RANDOM_21[31:10], _RANDOM_22, _RANDOM_23[9:0]};	// @[RocketCore.scala:277:26, :278:24]
        mem_br_taken = _RANDOM_23[10];	// @[RocketCore.scala:278:24, :279:25]
        wb_reg_valid = _RANDOM_23[12];	// @[RocketCore.scala:278:24, :283:35]
        wb_reg_xcpt = _RANDOM_23[13];	// @[RocketCore.scala:278:24, :284:35]
        wb_reg_replay = _RANDOM_23[14];	// @[RocketCore.scala:278:24, :285:35]
        wb_reg_flush_pipe = _RANDOM_23[15];	// @[RocketCore.scala:278:24, :286:35]
        wb_reg_cause = {_RANDOM_23[31:16], _RANDOM_24, _RANDOM_25[15:0]};	// @[RocketCore.scala:278:24, :287:35]
        wb_reg_sfence = _RANDOM_25[16];	// @[RocketCore.scala:287:35, :288:26]
        wb_reg_pc = {_RANDOM_25[31:17], _RANDOM_26[24:0]};	// @[RocketCore.scala:287:35, :289:22]
        wb_reg_mem_size = _RANDOM_26[26:25];	// @[RocketCore.scala:289:22, :290:28]
        wb_reg_hls_or_dv = _RANDOM_26[27];	// @[RocketCore.scala:289:22, :291:29]
        wb_reg_inst = {_RANDOM_26[31:30], _RANDOM_27[29:0]};	// @[RocketCore.scala:289:22, :294:24]
        wb_reg_raw_inst = {_RANDOM_27[31:30], _RANDOM_28[29:0]};	// @[RocketCore.scala:294:24, :295:28]
        wb_reg_wdata = {_RANDOM_28[31:30], _RANDOM_29, _RANDOM_30[29:0]};	// @[RocketCore.scala:295:28, :296:25]
        id_reg_fence = _RANDOM_32[31];	// @[RocketCore.scala:326:29]
        ex_reg_rs_bypass_0 = _RANDOM_33[0];	// @[RocketCore.scala:430:29]
        ex_reg_rs_bypass_1 = _RANDOM_33[1];	// @[RocketCore.scala:430:29]
        ex_reg_rs_lsb_0 = _RANDOM_33[3:2];	// @[RocketCore.scala:430:29, :431:26]
        ex_reg_rs_lsb_1 = _RANDOM_33[5:4];	// @[RocketCore.scala:430:29, :431:26]
        ex_reg_rs_msb_0 = {_RANDOM_33[31:6], _RANDOM_34, _RANDOM_35[3:0]};	// @[RocketCore.scala:430:29, :432:26]
        ex_reg_rs_msb_1 = {_RANDOM_35[31:4], _RANDOM_36, _RANDOM_37[1:0]};	// @[RocketCore.scala:432:26]
        div_io_kill_REG = _RANDOM_37[2];	// @[RocketCore.scala:432:26, :692:41]
        _r = {_RANDOM_37[31:3], _RANDOM_38[2:0]};	// @[RocketCore.scala:432:26, :1239:29]
        _id_stall_fpu_r = {_RANDOM_38[31:3], _RANDOM_39[2:0]};	// @[RocketCore.scala:1239:29]
        dcache_blocked_blocked = _RANDOM_39[3];	// @[RocketCore.scala:943:22, :1239:29]
        rocc_blocked = _RANDOM_39[4];	// @[RocketCore.scala:947:25, :1239:29]
        io_imem_progress_REG = _RANDOM_39[5];	// @[RocketCore.scala:1023:30, :1239:29]
        icache_blocked_REG = _RANDOM_39[6];	// @[RocketCore.scala:1110:55, :1239:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM_39[31:7], _RANDOM_40, _RANDOM_41[6:0]};	// @[RocketCore.scala:1129:46, :1239:29]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM_41[31:7], _RANDOM_42, _RANDOM_43[6:0]};	// @[RocketCore.scala:1129:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM_43[31:7], _RANDOM_44, _RANDOM_45[6:0]};	// @[RocketCore.scala:1129:38, :1131:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM_45[31:7], _RANDOM_46, _RANDOM_47[6:0]};	// @[RocketCore.scala:1131:{38,46}]
        r_1 = _RANDOM_47[7];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_2 = _RANDOM_47[8];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_3 = _RANDOM_47[9];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_4 = _RANDOM_47[10];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_5 = _RANDOM_47[11];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_6 = _RANDOM_47[12];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_7 = _RANDOM_47[13];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_8 = _RANDOM_47[14];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_9 = _RANDOM_47[15];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_10 = _RANDOM_47[16];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_11 = _RANDOM_47[17];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_12 = _RANDOM_47[18];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_13 = _RANDOM_47[19];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_14 = _RANDOM_47[20];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_15 = _RANDOM_47[21];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_16 = _RANDOM_47[22];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_17 = _RANDOM_47[23];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_18 = _RANDOM_47[24];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_19 = _RANDOM_47[25];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_20 = _RANDOM_47[26];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_21 = _RANDOM_47[27];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_22 = _RANDOM_47[28];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_23 = _RANDOM_47[29];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_24 = _RANDOM_47[30];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_25 = _RANDOM_47[31];	// @[Reg.scala:19:16, RocketCore.scala:1131:38]
        r_26 = _RANDOM_48[0];	// @[Reg.scala:19:16]
        r_27 = _RANDOM_48[1];	// @[Reg.scala:19:16]
        r_28 = _RANDOM_48[2];	// @[Reg.scala:19:16]
        r_29 = _RANDOM_48[3];	// @[Reg.scala:19:16]
        r_30 = _RANDOM_48[4];	// @[Reg.scala:19:16]
        r_31 = _RANDOM_48[5];	// @[Reg.scala:19:16]
        r_32 = _RANDOM_48[6];	// @[Reg.scala:19:16]
        r_33 = _RANDOM_48[7];	// @[Reg.scala:19:16]
        r_34 = _RANDOM_48[8];	// @[Reg.scala:19:16]
        r_35 = _RANDOM_48[9];	// @[Reg.scala:19:16]
        r_36 = _RANDOM_48[10];	// @[Reg.scala:19:16]
        r_37 = _RANDOM_48[11];	// @[Reg.scala:19:16]
        r_38 = _RANDOM_48[12];	// @[Reg.scala:19:16]
        r_39 = _RANDOM_48[13];	// @[Reg.scala:19:16]
        r_40 = _RANDOM_48[14];	// @[Reg.scala:19:16]
        r_41 = _RANDOM_48[15];	// @[Reg.scala:19:16]
        r_42 = _RANDOM_48[16];	// @[Reg.scala:19:16]
        r_43 = _RANDOM_48[17];	// @[Reg.scala:19:16]
        r_44 = _RANDOM_48[18];	// @[Reg.scala:19:16]
        r_45 = _RANDOM_48[19];	// @[Reg.scala:19:16]
        r_46 = _RANDOM_48[20];	// @[Reg.scala:19:16]
        r_47 = _RANDOM_48[21];	// @[Reg.scala:19:16]
        r_48 = _RANDOM_48[22];	// @[Reg.scala:19:16]
        r_49 = _RANDOM_48[23];	// @[Reg.scala:19:16]
        r_50 = _RANDOM_48[24];	// @[Reg.scala:19:16]
        r_51 = _RANDOM_48[25];	// @[Reg.scala:19:16]
        r_52 = _RANDOM_48[26];	// @[Reg.scala:19:16]
        r_53 = _RANDOM_48[27];	// @[Reg.scala:19:16]
        r_54 = _RANDOM_48[28];	// @[Reg.scala:19:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  IBuf ibuf (	// @[RocketCore.scala:305:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_btb_taken       (io_imem_resp_bits_btb_taken),
    .io_imem_bits_btb_bridx       (io_imem_resp_bits_btb_bridx),
    .io_imem_bits_btb_entry       (io_imem_resp_bits_btb_entry),
    .io_imem_bits_btb_bht_history (io_imem_resp_bits_btb_bht_history),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (take_pc_mem_wb),	// @[RocketCore.scala:301:35]
    .io_inst_0_ready              (~ctrl_stalld),	// @[RocketCore.scala:961:18, :1033:28]
    .io_imem_ready                (io_imem_resp_ready),
    .io_pc                        (_ibuf_io_pc),
    .io_btb_resp_taken            (_ibuf_io_btb_resp_taken),
    .io_btb_resp_entry            (_ibuf_io_btb_resp_entry),
    .io_btb_resp_bht_history      (_ibuf_io_btb_resp_bht_history),
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_inst_rs3      (_ibuf_io_inst_0_bits_inst_rs3),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );
  rf_combMem rf_ext (	// @[RocketCore.scala:1253:15]
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// @[RocketCore.scala:305:20, :1254:39]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// @[RocketCore.scala:305:20, :1254:39]
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .W0_addr (~rf_waddr),	// @[RocketCore.scala:819:21, :1254:39]
    .W0_en   (rf_wen & (|rf_waddr)),	// @[RocketCore.scala:818:23, :819:21, :825:17, :1253:15, :1265:{16,25}]
    .W0_clk  (clock),
    .W0_data (coreMonitorBundle_wrdata),	// @[RocketCore.scala:820:21]
    .R0_data (_rf_ext_R0_data),
    .R1_data (_rf_ext_R1_data)
  );
  CSRFile csr (	// @[RocketCore.scala:334:19]
    .clock                              (clock),
    .reset                              (reset),
    .io_ungated_clock                   (clock),
    .io_interrupts_debug                (io_interrupts_debug),
    .io_interrupts_mtip                 (io_interrupts_mtip),
    .io_interrupts_msip                 (io_interrupts_msip),
    .io_interrupts_meip                 (io_interrupts_meip),
    .io_interrupts_seip                 (io_interrupts_seip),
    .io_hartid                          (io_hartid),
    .io_rw_addr                         (wb_reg_inst[31:20]),	// @[RocketCore.scala:294:24, :867:32]
    .io_rw_cmd                          (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[CSR.scala:168:{9,15}, Mux.scala:47:70, RocketCore.scala:238:20, :283:35]
    .io_rw_wdata                        (wb_reg_wdata),	// @[RocketCore.scala:296:25]
    .io_decode_0_inst                   (_ibuf_io_inst_0_bits_inst_bits),	// @[RocketCore.scala:305:20]
    .io_exception                       (wb_xcpt),	// @[RocketCore.scala:1212:26]
    .io_retire                          (wb_valid),	// @[RocketCore.scala:816:45]
    .io_cause                           (wb_reg_xcpt ? wb_reg_cause : {59'h0, _T_97 ? 5'hF : _T_99 ? 5'hD : _T_101 ? 5'h17 : _T_103 ? 5'h15 : {2'h0, _T_105 ? 3'h7 : _T_107 ? 3'h5 : {1'h1, _T_109, 1'h0}}}),	// @[Mux.scala:47:70, RocketCore.scala:284:35, :287:35, :722:34, :723:34, :724:34, :725:34, :726:34, :727:34, :728:34, :1275:24, package.scala:16:47]
    .io_pc                              (wb_reg_pc),	// @[RocketCore.scala:289:22]
    .io_tval                            (wb_xcpt & (tval_any_addr | wb_reg_cause == 64'h2) ? {wb_reg_wdata[63:39] == 25'h0 | (&(wb_reg_wdata[63:39])) ? wb_reg_wdata[39] : ~(wb_reg_wdata[38]), wb_reg_wdata[38:0]} : 40'h0),	// @[Cat.scala:33:92, RocketCore.scala:287:35, :296:25, :843:38, :845:32, :846:{28,46}, :848:21, :1212:26, :1227:17, :1228:{18,21,29,34,46,51,54}, :1229:16, pla.scala:114:39]
    .io_gva                             (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// @[RocketCore.scala:284:35, :291:29, :334:19, :842:24, :843:38, :847:{25,43,62,80}, :1212:26]
    .io_fcsr_flags_valid                (io_fpu_fcsr_flags_valid),
    .io_fcsr_flags_bits                 (io_fpu_fcsr_flags_bits),
    .io_inst_0                          ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[Cat.scala:33:92, RocketCore.scala:294:24, :295:28, :833:{50,66,73,91,119}]
    .io_rw_rdata                        (_csr_io_rw_rdata),
    .io_decode_0_fp_illegal             (_csr_io_decode_0_fp_illegal),
    .io_decode_0_fp_csr                 (_csr_io_decode_0_fp_csr),
    .io_decode_0_read_illegal           (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal          (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush            (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal         (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                       (_csr_io_csr_stall),
    .io_eret                            (_csr_io_eret),
    .io_singleStep                      (_csr_io_singleStep),
    .io_status_debug                    (_csr_io_status_debug),
    .io_status_wfi                      (io_wfi),
    .io_status_isa                      (_csr_io_status_isa),
    .io_status_dprv                     (_csr_io_status_dprv),
    .io_status_dv                       (_csr_io_status_dv),
    .io_status_prv                      (_csr_io_status_prv),
    .io_status_v                        (_csr_io_status_v),
    .io_status_mxr                      (io_ptw_status_mxr),
    .io_status_sum                      (io_ptw_status_sum),
    .io_hstatus_spvp                    (_csr_io_hstatus_spvp),
    .io_ptbr_mode                       (io_ptw_ptbr_mode),
    .io_ptbr_ppn                        (io_ptw_ptbr_ppn),
    .io_evec                            (_csr_io_evec),
    .io_time                            (_csr_io_time),
    .io_fcsr_rm                         (io_fpu_fcsr_rm),
    .io_interrupt                       (_csr_io_interrupt),
    .io_interrupt_cause                 (_csr_io_interrupt_cause),
    .io_bp_0_control_action             (_csr_io_bp_0_control_action),
    .io_bp_0_control_chain              (_csr_io_bp_0_control_chain),
    .io_bp_0_control_tmatch             (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_m                  (_csr_io_bp_0_control_m),
    .io_bp_0_control_s                  (_csr_io_bp_0_control_s),
    .io_bp_0_control_u                  (_csr_io_bp_0_control_u),
    .io_bp_0_control_x                  (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                  (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                  (_csr_io_bp_0_control_r),
    .io_bp_0_address                    (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l                     (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a                     (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x                     (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w                     (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r                     (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr                      (io_ptw_pmp_0_addr),
    .io_pmp_0_mask                      (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l                     (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a                     (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x                     (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w                     (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r                     (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr                      (io_ptw_pmp_1_addr),
    .io_pmp_1_mask                      (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l                     (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a                     (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x                     (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w                     (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r                     (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr                      (io_ptw_pmp_2_addr),
    .io_pmp_2_mask                      (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l                     (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a                     (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x                     (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w                     (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r                     (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr                      (io_ptw_pmp_3_addr),
    .io_pmp_3_mask                      (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l                     (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a                     (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x                     (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w                     (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r                     (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr                      (io_ptw_pmp_4_addr),
    .io_pmp_4_mask                      (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l                     (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a                     (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x                     (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w                     (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r                     (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr                      (io_ptw_pmp_5_addr),
    .io_pmp_5_mask                      (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l                     (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a                     (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x                     (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w                     (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r                     (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr                      (io_ptw_pmp_6_addr),
    .io_pmp_6_mask                      (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l                     (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a                     (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x                     (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w                     (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r                     (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr                      (io_ptw_pmp_7_addr),
    .io_pmp_7_mask                      (io_ptw_pmp_7_mask),
    .io_inhibit_cycle                   (_csr_io_inhibit_cycle),
    .io_trace_0_valid                   (_csr_io_trace_0_valid),
    .io_trace_0_iaddr                   (_csr_io_trace_0_iaddr),
    .io_trace_0_insn                    (_csr_io_trace_0_insn),
    .io_trace_0_exception               (_csr_io_trace_0_exception),
    .io_customCSRs_0_value              (_csr_io_customCSRs_0_value)
  );
  BreakpointUnit bpu (	// @[RocketCore.scala:379:19]
    .io_status_debug        (_csr_io_status_debug),	// @[RocketCore.scala:334:19]
    .io_status_prv          (_csr_io_status_prv),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_chain  (_csr_io_bp_0_control_chain),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_m      (_csr_io_bp_0_control_m),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_s      (_csr_io_bp_0_control_s),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_u      (_csr_io_bp_0_control_u),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[RocketCore.scala:334:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[RocketCore.scala:334:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[RocketCore.scala:334:19]
    .io_pc                  (_ibuf_io_pc[38:0]),	// @[RocketCore.scala:305:20, :382:13]
    .io_ea                  (mem_reg_wdata[38:0]),	// @[RocketCore.scala:277:26, :383:13]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );
  ALU alu (	// @[RocketCore.scala:444:19]
    .io_dw        (ex_ctrl_alu_dw),	// @[RocketCore.scala:236:20]
    .io_fn        (ex_ctrl_alu_fn),	// @[RocketCore.scala:236:20]
    .io_in2       (_GEN_2[ex_ctrl_sel_alu2]),	// @[Mux.scala:81:{58,61}, RocketCore.scala:236:20]
    .io_in1       (ex_ctrl_sel_alu1 == 2'h2 ? {{24{ex_reg_pc[39]}}, ex_reg_pc} : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 64'h0),	// @[Mux.scala:81:{58,61}, RocketCore.scala:236:20, :249:22, :434:14]
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  MulDiv div (	// @[RocketCore.scala:500:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_valid      (_div_io_req_valid_T),	// @[RocketCore.scala:501:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[RocketCore.scala:236:20]
    .io_req_bits_dw    (ex_ctrl_alu_dw),	// @[RocketCore.scala:236:20]
    .io_req_bits_in1   (ex_rs_0),	// @[RocketCore.scala:434:14]
    .io_req_bits_in2   (ex_rs_1),	// @[RocketCore.scala:434:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[RocketCore.scala:252:24, :418:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[RocketCore.scala:691:68, :692:{31,41}]
    .io_resp_ready     (_GEN),	// @[RocketCore.scala:795:21, :808:44, :809:23]
    .io_req_ready      (_div_io_req_ready),
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  PlusArgTimeout PlusArgTimeout (	// @[PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time[31:0])	// @[PlusArg.scala:89:82, RocketCore.scala:334:19]
  );
  assign io_imem_might_request = imem_might_request_reg;	// @[RocketCore.scala:130:35]
  assign io_imem_req_valid = take_pc_mem_wb;	// @[RocketCore.scala:301:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : hits_1_8 ? wb_reg_pc : _mem_npc_T_5;	// @[RocketCore.scala:289:22, :334:19, :608:129, :751:36, :1015:{8,17}, :1016:8, :1212:26]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[RocketCore.scala:697:34, :752:53]
  assign io_imem_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:1024:40]
  assign io_imem_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:290:28, :1025:45]
  assign io_imem_sfence_bits_rs2 = wb_reg_mem_size[1];	// @[RocketCore.scala:290:28, :1026:45]
  assign io_imem_sfence_bits_addr = wb_reg_wdata[38:0];	// @[RocketCore.scala:296:25, :1027:28]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & mem_wrong_npc & (~mem_cfi | _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal);	// @[RocketCore.scala:237:21, :259:36, :605:25, :610:8, :614:50, :697:34, :752:53, :1035:{77,81,90}]
  assign io_imem_btb_update_bits_prediction_entry = mem_reg_btb_resp_entry;	// @[RocketCore.scala:261:36]
  assign io_imem_btb_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:1044:{33,66}]
  assign io_imem_btb_update_bits_isValid = mem_cfi;	// @[RocketCore.scala:614:50]
  assign io_imem_btb_update_bits_br_pc = _io_imem_btb_update_bits_br_pc_output;	// @[RocketCore.scala:1043:69]
  assign io_imem_btb_update_bits_cfiType = _io_imem_btb_update_bits_cfiType_T_9 & mem_reg_inst[7] ? 2'h2 : mem_ctrl_jalr & {mem_reg_inst[19:18], mem_reg_inst[16:15]} == 4'h1 ? 2'h3 : {1'h0, _io_imem_btb_update_bits_cfiType_T_9};	// @[Mux.scala:47:70, RocketCore.scala:237:21, :271:25, :419:31, :1038:{8,23,41,53}, :1039:{8,23,64}]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[RocketCore.scala:259:36, :697:34, :752:53, :1047:45]
  assign io_imem_bht_update_bits_prediction_history = mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:261:36]
  assign io_imem_bht_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:1044:{33,66}]
  assign io_imem_bht_update_bits_branch = mem_ctrl_branch;	// @[RocketCore.scala:237:21]
  assign io_imem_bht_update_bits_taken = mem_br_taken;	// @[RocketCore.scala:279:25]
  assign io_imem_bht_update_bits_mispredict = mem_wrong_npc;	// @[RocketCore.scala:610:8]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[RocketCore.scala:238:20, :283:35, :1018:{59,62}]
  assign io_imem_progress = io_imem_progress_REG;	// @[RocketCore.scala:1023:30]
  assign io_dmem_req_valid = _io_dmem_req_valid_output;	// @[RocketCore.scala:1065:41]
  assign io_dmem_req_bits_addr = {ex_rs_0[63:39] == 25'h0 | (&(ex_rs_0[63:39])) ? _alu_io_adder_out[39] : ~(_alu_io_adder_out[38]), _alu_io_adder_out[38:0]};	// @[Cat.scala:33:92, RocketCore.scala:434:14, :444:19, :1227:17, :1228:{18,21,29,34,46,51,54}, :1229:16, pla.scala:114:39]
  assign io_dmem_req_bits_tag = {1'h0, ex_reg_inst[11:7], ex_ctrl_fp};	// @[RocketCore.scala:236:20, :252:24, :418:29, :1068:25]
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// @[RocketCore.scala:236:20]
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// @[RocketCore.scala:250:28]
  assign io_dmem_req_bits_signed = ~(ex_reg_hls ? ex_reg_inst[20] : ex_reg_inst[14]);	// @[RocketCore.scala:251:23, :252:24, :1071:{30,34,75}, :1279:39]
  assign io_dmem_req_bits_dprv = ex_reg_hls ? {1'h0, _csr_io_hstatus_spvp} : _csr_io_status_dprv;	// @[RocketCore.scala:251:23, :334:19, :1075:31]
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt | fpu_kill_mem;	// @[RocketCore.scala:689:51, :691:68, :1078:52, :1212:26]
  assign io_dmem_s1_data_data = mem_ctrl_fp ? io_fpu_store_data : mem_reg_rs2;	// @[RocketCore.scala:237:21, :278:24, :1077:63]
  assign io_ptw_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:1024:40]
  assign io_ptw_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:290:28, :1025:45]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[RocketCore.scala:334:19]
  assign io_ptw_status_prv = _csr_io_status_prv;	// @[RocketCore.scala:334:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[RocketCore.scala:334:19]
  assign io_fpu_inst = _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:305:20]
  assign io_fpu_fromint_data = ex_rs_0;	// @[RocketCore.scala:434:14]
  assign io_fpu_dmem_resp_val = dmem_resp_valid & io_dmem_resp_bits_tag[0];	// @[RocketCore.scala:789:45, :792:44, :1059:43]
  assign io_fpu_dmem_resp_type = {1'h0, io_dmem_resp_bits_size};	// @[RocketCore.scala:1061:25]
  assign io_fpu_dmem_resp_tag = io_dmem_resp_bits_tag[5:1];	// @[RocketCore.scala:791:46]
  assign io_fpu_dmem_resp_data = io_dmem_resp_bits_data_word_bypass;
  assign io_fpu_valid = ~ctrl_killd & id_ctrl_fp;	// @[RocketCore.scala:351:16, :514:19, :963:104, :1054:31]
  assign io_fpu_killx = ctrl_killx;	// @[RocketCore.scala:591:48]
  assign io_fpu_killm = killm_common;	// @[RocketCore.scala:691:68]
endmodule

