
*** Running vivado
    with args -log sortDownload.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sortDownload.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sortDownload.tcl -notrace
Command: synth_design -top sortDownload -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52636 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 699.414 ; gain = 177.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sortDownload' [D:/Code Try/CODExperiment/Lab2/sortDownload.v:1]
INFO: [Synth 8-6157] synthesizing module 'IP_BothEdge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:1]
INFO: [Synth 8-6157] synthesizing module 'signal_both_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'signal_both_edge' (2#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:29]
INFO: [Synth 8-6155] done synthesizing module 'IP_BothEdge' (3#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:50]
INFO: [Synth 8-6157] synthesizing module 'IP' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (4#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IP' (5#1) [D:/Code Try/CODExperiment/Lab2/InputProcessing.v:41]
INFO: [Synth 8-6157] synthesizing module 'HexToSeg' [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-226] default block is never used [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HexToSeg' (6#1) [D:/Code Try/CODExperiment/Lab2/HexToSeg.v:1]
INFO: [Synth 8-6157] synthesizing module 'sort' [D:/Code Try/CODExperiment/Lab2/sort.v:1]
	Parameter Init bound to: 32'sb00000000000000000000000000000000 
	Parameter PreSort bound to: 1 - type: integer 
	Parameter SmallLoop1 bound to: 2 - type: integer 
	Parameter SmallLoop2 bound to: 3 - type: integer 
	Parameter SmallLoop3 bound to: 4 - type: integer 
	Parameter SmallLoop4 bound to: 5 - type: integer 
	Parameter SmallLoop5 bound to: 6 - type: integer 
	Parameter SmallLoop6 bound to: 7 - type: integer 
	Parameter SmallLoopFin bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'encoder_16bits' [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'encoder_16bits' (7#1) [D:/Code Try/CODExperiment/Lab2/encoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_256_16' [D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/.Xil/Vivado-64232-Yun/realtime/dist_mem_256_16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_256_16' (8#1) [D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/.Xil/Vivado-64232-Yun/realtime/dist_mem_256_16_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:89]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Code Try/CODExperiment/Lab2/sort.v:147]
WARNING: [Synth 8-5788] Register cnt_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:146]
WARNING: [Synth 8-5788] Register busy_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:149]
WARNING: [Synth 8-5788] Register i_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:48]
WARNING: [Synth 8-5788] Register j_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:152]
WARNING: [Synth 8-5788] Register max_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:155]
WARNING: [Synth 8-5788] Register temp_reg in module sort is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Code Try/CODExperiment/Lab2/sort.v:160]
INFO: [Synth 8-6155] done synthesizing module 'sort' (9#1) [D:/Code Try/CODExperiment/Lab2/sort.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sortDownload' (10#1) [D:/Code Try/CODExperiment/Lab2/sortDownload.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 763.051 ; gain = 241.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 763.051 ; gain = 241.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 763.051 ; gain = 241.156
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16/dist_mem_256_16_in_context.xdc] for cell 'sort/dist_mem_256_16'
Finished Parsing XDC File [d:/Code Try/CODExperiment/Lab2/project_1/project_1.srcs/sources_1/ip/dist_mem_256_16/dist_mem_256_16/dist_mem_256_16_in_context.xdc] for cell 'sort/dist_mem_256_16'
Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
Finished Parsing XDC File [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Code Try/CODExperiment/Lab2/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sortDownload_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sortDownload_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 894.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 894.809 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'sort/dist_mem_256_16' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 901.992 ; gain = 380.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 901.992 ; gain = 380.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sort/dist_mem_256_16. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 901.992 ; gain = 380.098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'sort'
INFO: [Synth 8-802] inferred FSM for state register 'AN_reg' in module 'sortDownload'
INFO: [Synth 8-5546] ROM "AN" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Init |                             0000 |                             0000
                 PreSort |                             0001 |                             0001
              SmallLoop1 |                             0010 |                             0010
              SmallLoop2 |                             0011 |                             0011
              SmallLoop3 |                             0100 |                             0100
              SmallLoop4 |                             0101 |                             0101
              SmallLoop5 |                             0110 |                             0110
              SmallLoop6 |                             0111 |                             0111
            SmallLoopFin |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'sort'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 901.992 ; gain = 380.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 24    
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 24    
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sortDownload 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
Module jitter_clr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module signal_edge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module encoder_16bits 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      4 Bit        Muxes := 1     
Module sort 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   4 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module signal_both_edge 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "AN" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 901.992 ; gain = 380.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 901.992 ; gain = 380.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 905.855 ; gain = 383.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\sort/busy_reg ) from module (sortDownload) as it has self-loop and (\sort/busy_reg__0 ) is actual driver [D:/Code Try/CODExperiment/Lab2/sort.v:149]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 914.918 ; gain = 393.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |dist_mem_256_16 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |dist_mem_256_16 |     1|
|2     |BUFG            |     1|
|3     |CARRY4          |    11|
|4     |LUT1            |    65|
|5     |LUT2            |    70|
|6     |LUT3            |   131|
|7     |LUT4            |    41|
|8     |LUT5            |    97|
|9     |LUT6            |   251|
|10    |FDCE            |    94|
|11    |FDPE            |    64|
|12    |FDRE            |   235|
|13    |LDC             |    64|
|14    |IBUF            |    23|
|15    |OBUF            |    32|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------+------+
|      |Instance               |Module              |Cells |
+------+-----------------------+--------------------+------+
|1     |top                    |                    |  1195|
|2     |  \DP[0].IP_BothEdge   |IP_BothEdge         |    21|
|3     |    jitter_clr         |jitter_clr_56       |    19|
|4     |    signal_both_edge   |signal_both_edge_57 |     2|
|5     |  \DP[10].IP_BothEdge  |IP_BothEdge_0       |    22|
|6     |    jitter_clr         |jitter_clr_54       |    19|
|7     |    signal_both_edge   |signal_both_edge_55 |     3|
|8     |  \DP[11].IP_BothEdge  |IP_BothEdge_1       |    22|
|9     |    jitter_clr         |jitter_clr_52       |    19|
|10    |    signal_both_edge   |signal_both_edge_53 |     3|
|11    |  \DP[12].IP_BothEdge  |IP_BothEdge_2       |    22|
|12    |    jitter_clr         |jitter_clr_50       |    19|
|13    |    signal_both_edge   |signal_both_edge_51 |     3|
|14    |  \DP[13].IP_BothEdge  |IP_BothEdge_3       |    24|
|15    |    jitter_clr         |jitter_clr_48       |    19|
|16    |    signal_both_edge   |signal_both_edge_49 |     5|
|17    |  \DP[14].IP_BothEdge  |IP_BothEdge_4       |    24|
|18    |    jitter_clr         |jitter_clr_46       |    19|
|19    |    signal_both_edge   |signal_both_edge_47 |     5|
|20    |  \DP[15].IP_BothEdge  |IP_BothEdge_5       |    23|
|21    |    jitter_clr         |jitter_clr_44       |    19|
|22    |    signal_both_edge   |signal_both_edge_45 |     4|
|23    |  \DP[1].IP_BothEdge   |IP_BothEdge_6       |    22|
|24    |    jitter_clr         |jitter_clr_42       |    19|
|25    |    signal_both_edge   |signal_both_edge_43 |     3|
|26    |  \DP[2].IP_BothEdge   |IP_BothEdge_7       |    23|
|27    |    jitter_clr         |jitter_clr_40       |    19|
|28    |    signal_both_edge   |signal_both_edge_41 |     4|
|29    |  \DP[3].IP_BothEdge   |IP_BothEdge_8       |    24|
|30    |    jitter_clr         |jitter_clr_38       |    19|
|31    |    signal_both_edge   |signal_both_edge_39 |     5|
|32    |  \DP[4].IP_BothEdge   |IP_BothEdge_9       |    22|
|33    |    jitter_clr         |jitter_clr_36       |    19|
|34    |    signal_both_edge   |signal_both_edge_37 |     3|
|35    |  \DP[5].IP_BothEdge   |IP_BothEdge_10      |    22|
|36    |    jitter_clr         |jitter_clr_34       |    19|
|37    |    signal_both_edge   |signal_both_edge_35 |     3|
|38    |  \DP[6].IP_BothEdge   |IP_BothEdge_11      |    22|
|39    |    jitter_clr         |jitter_clr_32       |    19|
|40    |    signal_both_edge   |signal_both_edge_33 |     3|
|41    |  \DP[7].IP_BothEdge   |IP_BothEdge_12      |    23|
|42    |    jitter_clr         |jitter_clr_30       |    19|
|43    |    signal_both_edge   |signal_both_edge_31 |     4|
|44    |  \DP[8].IP_BothEdge   |IP_BothEdge_13      |    23|
|45    |    jitter_clr         |jitter_clr_28       |    19|
|46    |    signal_both_edge   |signal_both_edge_29 |     4|
|47    |  \DP[9].IP_BothEdge   |IP_BothEdge_14      |    22|
|48    |    jitter_clr         |jitter_clr_27       |    19|
|49    |    signal_both_edge   |signal_both_edge    |     3|
|50    |  IP1                  |IP                  |    21|
|51    |    jitter_clr         |jitter_clr_25       |    19|
|52    |    signal_edge        |signal_edge_26      |     2|
|53    |  IP2                  |IP_15               |    22|
|54    |    jitter_clr         |jitter_clr_23       |    19|
|55    |    signal_edge        |signal_edge_24      |     3|
|56    |  IP3                  |IP_16               |    23|
|57    |    jitter_clr         |jitter_clr_21       |    19|
|58    |    signal_edge        |signal_edge_22      |     4|
|59    |  IP4                  |IP_17               |    22|
|60    |    jitter_clr         |jitter_clr_19       |    19|
|61    |    signal_edge        |signal_edge_20      |     3|
|62    |  IP5                  |IP_18               |    21|
|63    |    jitter_clr         |jitter_clr          |    19|
|64    |    signal_edge        |signal_edge         |     2|
|65    |  sort                 |sort                |   617|
+------+-----------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 917.738 ; gain = 256.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 917.738 ; gain = 395.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 925.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  LDC => LDCE: 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 925.430 ; gain = 634.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/sortDownload.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sortDownload_utilization_synth.rpt -pb sortDownload_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 23:37:30 2022...
