import "primitives/core.futil";
import "primitives/memories/seq.futil";
import "primitives/binary_operators.futil";
component use_plus_equals() -> () {
  cells {
    ref x2 = seq_mem_d2(32,1,2,1,2);
    __i0 = std_reg(1);
    __j0 = std_reg(2);
    __x_0 = std_reg(32);
    add0 = std_fp_sadd(32,16,16);
    add1 = std_add(2);
    add2 = std_add(1);
    const0 = std_const(1,0);
    const1 = std_const(2,0);
    const2 = std_const(2,1);
    const3 = std_const(1,1);
    fp_const0 = std_const(32,131072);
    red_read00 = std_reg(32);
  }
  wires {
    group let0<"promotable"=1> {
      __i0.in = const0.out;
      __i0.write_en = 1'd1;
      let0[done] = __i0.done;
    }
    group let1<"promotable"=1> {
      __x_0.in = fp_const0.out;
      __x_0.write_en = 1'd1;
      let1[done] = __x_0.done;
    }
    group let2<"promotable"=1> {
      __j0.in = const1.out;
      __j0.write_en = 1'd1;
      let2[done] = __j0.done;
    }
    group let3<"promotable"=2> {
      red_read00.in = x2.read_data;
      red_read00.write_en = x2.done;
      let3[done] = red_read00.done;
      x2.content_en = 1'd1;
      x2.addr1 = __j0.out;
      x2.addr0 = __i0.out;
    }
    group upd0<"promotable"=1> {
      x2.content_en = 1'd1;
      x2.addr1 = __j0.out;
      x2.addr0 = __i0.out;
      x2.write_en = 1'd1;
      add0.left = red_read00.out;
      add0.right = __x_0.out;
      x2.write_data = add0.out;
      upd0[done] = x2.done;
    }
    group upd1<"promotable"=1> {
      __j0.write_en = 1'd1;
      add1.left = __j0.out;
      add1.right = const2.out;
      __j0.in = add1.out;
      upd1[done] = __j0.done;
    }
    group upd2<"promotable"=1> {
      __i0.write_en = 1'd1;
      add2.left = __i0.out;
      add2.right = const3.out;
      __i0.in = add2.out;
      upd2[done] = __i0.done;
    }
  }
  control {
    seq {
      @pos(0) let0;
      repeat 1 {
        seq {
          @pos(1) let1;
          @pos(2) let2;
          repeat 2 {
            seq {
              @pos(3) let3;
              @pos(3) upd0;
              @pos(2) upd1;
            }
          }
          @pos(0) upd2;
        }
      }
    }
  }
}
component main() -> () {
  cells {
    @external(1) A = seq_mem_d2(32,1,2,1,2);
    use_plus_equals0 = use_plus_equals();
  }
  wires {
  }
  control {
    seq {
      invoke use_plus_equals0[x2=A]()();
    }
  }
}
metadata #{
  0:   for (let __i: ubit<1> = 0..1) {
  1:     let __x: fix<32,16> = (2.0 as fix<32,16>);
  2:     for (let __j: ubit<2> = 0..2) {
  3:       x2[__i][__j] += __x;
}#
