{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537639705065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537639705066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 22 15:08:24 2018 " "Processing started: Sat Sep 22 15:08:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537639705066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537639705066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult-processor -c mult-processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult-processor -c mult-processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537639705066 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1537639705709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/reg16bitsp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/reg16bitsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bitsP " "Found entity 1: reg16bitsP" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/reg16bitsn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/reg16bitsn.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bitsN " "Found entity 1: reg16bitsN" {  } { { "../modules/reg16bitsN.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../modules/IR.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/decodificareg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/decodificareg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificaReg " "Found entity 1: decodificaReg" {  } { { "../modules/decodificaReg.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/decodificaReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmRAM " "Found entity 1: lpmRAM" {  } { { "lpmRAM.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/building/ram-proc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/building/ram-proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_proc " "Found entity 1: ram_proc" {  } { { "../building/ram-proc.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/building/ram-proc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/regw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/regw.v" { { "Info" "ISGN_ENTITY_NAME" "1 regW " "Found entity 1: regW" {  } { { "../modules/regW.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/regW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../modules/PC.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639705850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639705850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_proc " "Elaborating entity \"ram_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537639705977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpmRAM lpmRAM:ram " "Elaborating entity \"lpmRAM\" for hierarchy \"lpmRAM:ram\"" {  } { { "../building/ram-proc.v" "ram" { Text "C:/Users/mlfca/Desktop/mult-processor/building/ram-proc.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639705989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpmRAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpmRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "lpmRAM.v" "altsyncram_component" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpmRAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpmRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "lpmRAM.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpmRAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpmRAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mult-processor.mif " "Parameter \"init_file\" = \"mult-processor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 48 " "Parameter \"numwords_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706054 ""}  } { { "lpmRAM.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537639706054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjf1 " "Found entity 1: altsyncram_hjf1" {  } { { "db/altsyncram_hjf1.tdf" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/db/altsyncram_hjf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537639706176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537639706176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjf1 lpmRAM:ram\|altsyncram:altsyncram_component\|altsyncram_hjf1:auto_generated " "Elaborating entity \"altsyncram_hjf1\" for hierarchy \"lpmRAM:ram\|altsyncram:altsyncram_component\|altsyncram_hjf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "../building/ram-proc.v" "proc" { Text "C:/Users/mlfca/Desktop/mult-processor/building/ram-proc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706192 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste processor.v(53) " "Verilog HDL or VHDL warning at processor.v(53): object \"teste\" assigned a value but never read" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1537639706206 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "run processor.v(72) " "Verilog HDL Always Construct warning at processor.v(72): variable \"run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706206 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(125) " "Verilog HDL Always Construct warning at processor.v(125): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706206 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outG processor.v(134) " "Verilog HDL Always Construct warning at processor.v(134): variable \"outG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706207 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(135) " "Verilog HDL Always Construct warning at processor.v(135): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706207 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout0 processor.v(138) " "Verilog HDL Always Construct warning at processor.v(138): variable \"decout0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706207 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(146) " "Verilog HDL Always Construct warning at processor.v(146): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706207 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(151) " "Verilog HDL Always Construct warning at processor.v(151): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706209 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout0 processor.v(155) " "Verilog HDL Always Construct warning at processor.v(155): variable \"decout0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706209 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout0 processor.v(180) " "Verilog HDL Always Construct warning at processor.v(180): variable \"decout0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706209 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(191) " "Verilog HDL Always Construct warning at processor.v(191): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537639706210 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(239) " "Verilog HDL Case Statement warning at processor.v(239): incomplete case statement has no default case item" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 239 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1537639706210 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(73) " "Verilog HDL Case Statement warning at processor.v(73): incomplete case statement has no default case item" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 73 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1537639706210 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decDIN processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"decDIN\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706213 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"write\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decoutgen processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"decoutgen\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrIn processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"addrIn\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dOutIn processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"dOutIn\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sigG processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"sigG\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlULA processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"ctrlULA\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decG processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"decG\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_D processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"W_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_pc processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"incr_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sigA processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"sigA\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin processor.v(70) " "Verilog HDL Always Construct warning at processor.v(70): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin processor.v(72) " "Inferred latch for \"IRin\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigA processor.v(72) " "Inferred latch for \"sigA\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc processor.v(72) " "Inferred latch for \"incr_pc\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_D processor.v(72) " "Inferred latch for \"W_D\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear processor.v(72) " "Inferred latch for \"clear\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decG processor.v(72) " "Inferred latch for \"decG\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlULA\[0\] processor.v(72) " "Inferred latch for \"ctrlULA\[0\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlULA\[1\] processor.v(72) " "Inferred latch for \"ctrlULA\[1\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlULA\[2\] processor.v(72) " "Inferred latch for \"ctrlULA\[2\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigG processor.v(72) " "Inferred latch for \"sigG\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dOutIn processor.v(72) " "Inferred latch for \"dOutIn\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done processor.v(72) " "Inferred latch for \"done\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrIn processor.v(72) " "Inferred latch for \"addrIn\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[0\] processor.v(72) " "Inferred latch for \"decoutgen\[0\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[1\] processor.v(72) " "Inferred latch for \"decoutgen\[1\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[2\] processor.v(72) " "Inferred latch for \"decoutgen\[2\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[3\] processor.v(72) " "Inferred latch for \"decoutgen\[3\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[4\] processor.v(72) " "Inferred latch for \"decoutgen\[4\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[5\] processor.v(72) " "Inferred latch for \"decoutgen\[5\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[6\] processor.v(72) " "Inferred latch for \"decoutgen\[6\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[7\] processor.v(72) " "Inferred latch for \"decoutgen\[7\]\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write processor.v(72) " "Inferred latch for \"write\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decDIN processor.v(72) " "Inferred latch for \"decDIN\" at processor.v(72)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706217 "|ram_proc|processor:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:proc\|counter:c0 " "Elaborating entity \"counter\" for hierarchy \"processor:proc\|counter:c0\"" {  } { { "../modules/processor.v" "c0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:reg0 " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:reg0\"" {  } { { "../modules/processor.v" "reg0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(14) " "Verilog HDL assignment warning at reg16bitsP.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537639706256 "|ram_proc|processor:proc|reg16bitsP:reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:reg6 " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:reg6\"" {  } { { "../modules/processor.v" "reg6" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(14) " "Verilog HDL assignment warning at reg16bitsP.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537639706345 "|ram_proc|processor:proc|reg16bitsP:reg6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC processor:proc\|PC:pgmCnt " "Elaborating entity \"PC\" for hierarchy \"processor:proc\|PC:pgmCnt\"" {  } { { "../modules/processor.v" "pgmCnt" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(8) " "Verilog HDL assignment warning at PC.v(8): truncated value with size 32 to match size of target (16)" {  } { { "../modules/PC.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/PC.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537639706376 "|ram_proc|processor:proc|PC:pgmCnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(14) " "Verilog HDL assignment warning at PC.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../modules/PC.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/PC.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537639706376 "|ram_proc|processor:proc|PC:pgmCnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:A " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:A\"" {  } { { "../modules/processor.v" "A" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(14) " "Verilog HDL assignment warning at reg16bitsP.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537639706381 "|ram_proc|processor:proc|reg16bitsP:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsN processor:proc\|reg16bitsN:G " "Elaborating entity \"reg16bitsN\" for hierarchy \"processor:proc\|reg16bitsN:G\"" {  } { { "../modules/processor.v" "G" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:addressReg " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:addressReg\"" {  } { { "../modules/processor.v" "addressReg" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(14) " "Verilog HDL assignment warning at reg16bitsP.v(14): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537639706414 "|ram_proc|processor:proc|reg16bitsP:addressReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW processor:proc\|regW:writeReg " "Elaborating entity \"regW\" for hierarchy \"processor:proc\|regW:writeReg\"" {  } { { "../modules/processor.v" "writeReg" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR processor:proc\|IR:ir0 " "Elaborating entity \"IR\" for hierarchy \"processor:proc\|IR:ir0\"" {  } { { "../modules/processor.v" "ir0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificaReg processor:proc\|decodificaReg:dec0 " "Elaborating entity \"decodificaReg\" for hierarchy \"processor:proc\|decodificaReg:dec0\"" {  } { { "../modules/processor.v" "dec0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador processor:proc\|multiplexador:mux0 " "Elaborating entity \"multiplexador\" for hierarchy \"processor:proc\|multiplexador:mux0\"" {  } { { "../modules/processor.v" "mux0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706462 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida multiplexador.v(13) " "Verilog HDL Always Construct warning at multiplexador.v(13): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706470 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] multiplexador.v(17) " "Inferred latch for \"saida\[0\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] multiplexador.v(17) " "Inferred latch for \"saida\[1\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] multiplexador.v(17) " "Inferred latch for \"saida\[2\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] multiplexador.v(17) " "Inferred latch for \"saida\[3\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] multiplexador.v(17) " "Inferred latch for \"saida\[4\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] multiplexador.v(17) " "Inferred latch for \"saida\[5\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] multiplexador.v(17) " "Inferred latch for \"saida\[6\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] multiplexador.v(17) " "Inferred latch for \"saida\[7\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] multiplexador.v(17) " "Inferred latch for \"saida\[8\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] multiplexador.v(17) " "Inferred latch for \"saida\[9\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] multiplexador.v(17) " "Inferred latch for \"saida\[10\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] multiplexador.v(17) " "Inferred latch for \"saida\[11\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706471 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] multiplexador.v(17) " "Inferred latch for \"saida\[12\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706472 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] multiplexador.v(17) " "Inferred latch for \"saida\[13\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706472 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] multiplexador.v(17) " "Inferred latch for \"saida\[14\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706472 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] multiplexador.v(17) " "Inferred latch for \"saida\[15\]\" at multiplexador.v(17)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706472 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub processor:proc\|addsub:as " "Elaborating entity \"addsub\" for hierarchy \"processor:proc\|addsub:as\"" {  } { { "../modules/processor.v" "as" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537639706475 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "addsub.v(18) " "Verilog HDL Case Statement warning at addsub.v(18): incomplete case statement has no default case item" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out addsub.v(17) " "Verilog HDL Always Construct warning at addsub.v(17): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] addsub.v(17) " "Inferred latch for \"out\[0\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] addsub.v(17) " "Inferred latch for \"out\[1\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] addsub.v(17) " "Inferred latch for \"out\[2\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] addsub.v(17) " "Inferred latch for \"out\[3\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] addsub.v(17) " "Inferred latch for \"out\[4\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] addsub.v(17) " "Inferred latch for \"out\[5\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] addsub.v(17) " "Inferred latch for \"out\[6\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] addsub.v(17) " "Inferred latch for \"out\[7\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] addsub.v(17) " "Inferred latch for \"out\[8\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] addsub.v(17) " "Inferred latch for \"out\[9\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] addsub.v(17) " "Inferred latch for \"out\[10\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706479 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] addsub.v(17) " "Inferred latch for \"out\[11\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706480 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] addsub.v(17) " "Inferred latch for \"out\[12\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706480 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] addsub.v(17) " "Inferred latch for \"out\[13\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706480 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] addsub.v(17) " "Inferred latch for \"out\[14\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706480 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] addsub.v(17) " "Inferred latch for \"out\[15\]\" at addsub.v(17)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537639706480 "|ram_proc|processor:proc|addsub:as"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|done " "Latch processor:proc\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707428 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|clear " "Latch processor:proc\|clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707428 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|W_D " "Latch processor:proc\|W_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707428 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[2\] " "Latch processor:proc\|multiplexador:mux0\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707428 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707428 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|dOutIn " "Latch processor:proc\|dOutIn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707429 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[0\] " "Latch processor:proc\|multiplexador:mux0\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707429 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addrIn " "Latch processor:proc\|addrIn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[2\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707429 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[1\] " "Latch processor:proc\|multiplexador:mux0\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707429 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[3\] " "Latch processor:proc\|multiplexador:mux0\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707429 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[4\] " "Latch processor:proc\|multiplexador:mux0\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707430 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[5\] " "Latch processor:proc\|multiplexador:mux0\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707430 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[6\] " "Latch processor:proc\|multiplexador:mux0\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707430 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[6\] " "Latch processor:proc\|decoutgen\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707430 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[7\] " "Latch processor:proc\|decoutgen\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707430 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[5\] " "Latch processor:proc\|decoutgen\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707430 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[3\] " "Latch processor:proc\|decoutgen\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707431 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[4\] " "Latch processor:proc\|decoutgen\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707431 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[2\] " "Latch processor:proc\|decoutgen\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707431 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[0\] " "Latch processor:proc\|decoutgen\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707431 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[1\] " "Latch processor:proc\|decoutgen\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707431 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decG " "Latch processor:proc\|decG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[2\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707431 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decDIN " "Latch processor:proc\|decDIN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707432 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|write " "Latch processor:proc\|write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707432 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[2\] " "Latch processor:proc\|addsub:as\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707432 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|sigG " "Latch processor:proc\|sigG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707432 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|incr_pc " "Latch processor:proc\|incr_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707432 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[0\] " "Latch processor:proc\|addsub:as\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707432 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[1\] " "Latch processor:proc\|addsub:as\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707433 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[3\] " "Latch processor:proc\|addsub:as\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707433 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[4\] " "Latch processor:proc\|addsub:as\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707433 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[5\] " "Latch processor:proc\|addsub:as\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707433 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[6\] " "Latch processor:proc\|addsub:as\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707433 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[7\] " "Latch processor:proc\|addsub:as\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707433 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[8\] " "Latch processor:proc\|addsub:as\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707434 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[9\] " "Latch processor:proc\|addsub:as\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707434 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[10\] " "Latch processor:proc\|addsub:as\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707434 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[11\] " "Latch processor:proc\|addsub:as\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707434 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[12\] " "Latch processor:proc\|addsub:as\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707434 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[13\] " "Latch processor:proc\|addsub:as\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707435 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[14\] " "Latch processor:proc\|addsub:as\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707435 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[15\] " "Latch processor:proc\|addsub:as\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707435 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[7\] " "Latch processor:proc\|multiplexador:mux0\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707435 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[8\] " "Latch processor:proc\|multiplexador:mux0\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707435 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[9\] " "Latch processor:proc\|multiplexador:mux0\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707435 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[10\] " "Latch processor:proc\|multiplexador:mux0\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707436 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[11\] " "Latch processor:proc\|multiplexador:mux0\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707436 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[12\] " "Latch processor:proc\|multiplexador:mux0\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707436 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[13\] " "Latch processor:proc\|multiplexador:mux0\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707436 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[14\] " "Latch processor:proc\|multiplexador:mux0\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707436 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[15\] " "Latch processor:proc\|multiplexador:mux0\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707436 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ctrlULA\[2\] " "Latch processor:proc\|ctrlULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707437 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ctrlULA\[1\] " "Latch processor:proc\|ctrlULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707437 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ctrlULA\[0\] " "Latch processor:proc\|ctrlULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707437 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|sigA " "Latch processor:proc\|sigA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537639707437 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537639707437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537639710782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537639710782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537639710935 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537639710935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537639710935 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1537639710935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537639710935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537639711083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 22 15:08:31 2018 " "Processing ended: Sat Sep 22 15:08:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537639711083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537639711083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537639711083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537639711083 ""}
