<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>ChibiOS/HAL: STM32F103 HAL Support</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL
   &#160;<span id="projectnumber">6.0.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_t_m32_f103___h_a_l.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM32F103 HAL Support<div class="ingroups"><a class="el" href="group___i_o.html">HAL</a> &raquo; <a class="el" href="group___h_a_l___n_o_r_m_a_l___d_r_i_v_e_r_s.html">Normal Drivers</a> &raquo; <a class="el" href="group___h_a_l.html">HAL Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32F103 HAL Support:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_t_m32_f103___h_a_l.png" border="0" alt="" usemap="#group______s__t__m32__f103______h__a__l"/>
<map name="group______s__t__m32__f103______h__a__l" id="group______s__t__m32__f103______h__a__l">
<area shape="rect" id="node1" href="group___h_a_l.html" title="Hardware Abstraction Layer. " alt="" coords="5,5,80,29"/>
</map>
</td></tr></table></center>
</div>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>HAL support for STM32 Performance Line LD, MD and HD sub-families. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL activation flag.  <a href="#ga50581c0af9cad3a47d3a72476236a810">More...</a><br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field.  <a href="#ga9889ca83d58a738f5758b4c300433f2a">More...</a><br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / 1)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL input clock frequency.  <a href="#ga0b32be6543b6d55b0505288f268ddbe1">More...</a><br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output clock frequency.  <a href="#ga551b4e93d2b76245c4b912ebfc54f9f3">More...</a><br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source.  <a href="#ga81594f71c9bc1c1fde4e5207e5133777">More...</a><br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency.  <a href="#ga918128f20df10ac68bd73605007bccf1">More...</a><br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency.  <a href="#ga79d8b0164de9c4437da78024b0ed94cb">More...</a><br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency.  <a href="#ga2a19a811dd0dadfed94695a579997cec">More...</a><br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;STM32_LSECLK</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock.  <a href="#ga0fe3df90a74776d29cc824a0e24069b5">More...</a><br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f559490a97de4746d6963d946e1e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga62f559490a97de4746d6963d946e1e37">STM32_ADCCLK</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> / 2)</td></tr>
<tr class="memdesc:ga62f559490a97de4746d6963d946e1e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC frequency.  <a href="#ga62f559490a97de4746d6963d946e1e37">More...</a><br /></td></tr>
<tr class="separator:ga62f559490a97de4746d6963d946e1e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9855fb229637f68a7909d94630073d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga1f9855fb229637f68a7909d94630073d">STM32_USBCLK</a>&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2) / 3)</td></tr>
<tr class="memdesc:ga1f9855fb229637f68a7909d94630073d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB frequency.  <a href="#ga1f9855fb229637f68a7909d94630073d">More...</a><br /></td></tr>
<tr class="separator:ga1f9855fb229637f68a7909d94630073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 5, 6, 7, 12, 13, 14 clock.  <a href="#ga8d53f5e948e73dc86013349c17f742f3">More...</a><br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8, 9, 10, 11 clock.  <a href="#gacacec831f4aa8037c710ab56c7a73686">More...</a><br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings.  <a href="#ga59b3885d4e2a3f63cfeb9ae58b6da563">More...</a><br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency.  <a href="#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;25000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;25000000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;14000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency.  <a href="#ga65bc862d854e0ebe1b8dc0426fa37351">More...</a><br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf6c315cac4eed84eefb906f11909d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gaedf6c315cac4eed84eefb906f11909d5">STM32_ADCPRE_DIV2</a>&#160;&#160;&#160;(0 &lt;&lt; 14)</td></tr>
<tr class="separator:gaedf6c315cac4eed84eefb906f11909d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85f817c97ee65cef48408aae15a4275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gac85f817c97ee65cef48408aae15a4275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad628210302793a5ffdd7a92515c2d3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gad628210302793a5ffdd7a92515c2d3a1">STM32_ADCPRE_DIV6</a>&#160;&#160;&#160;(2 &lt;&lt; 14)</td></tr>
<tr class="separator:gad628210302793a5ffdd7a92515c2d3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4296ec001b1f54da48a503c68af27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gacc4296ec001b1f54da48a503c68af27a">STM32_ADCPRE_DIV8</a>&#160;&#160;&#160;(3 &lt;&lt; 14)</td></tr>
<tr class="separator:gacc4296ec001b1f54da48a503c68af27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70455e18b40c7dc6fd0a2a2dc32df2b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga70455e18b40c7dc6fd0a2a2dc32df2b2">STM32_PLLXTPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 17)</td></tr>
<tr class="separator:ga70455e18b40c7dc6fd0a2a2dc32df2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7e686a70079862ff8e7e14d9d85124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga1e7e686a70079862ff8e7e14d9d85124">STM32_PLLXTPRE_DIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga1e7e686a70079862ff8e7e14d9d85124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9149f497b976991798d1faaf403479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga6c9149f497b976991798d1faaf403479">STM32_USBPRE_DIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga6c9149f497b976991798d1faaf403479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f103___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the PLL.  <a href="#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7443fb89c1569f264a218209fbe8ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gad7443fb89c1569f264a218209fbe8ddd">STM32_PLLXTPRE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f103___h_a_l.html#ga70455e18b40c7dc6fd0a2a2dc32df2b2">STM32_PLLXTPRE_DIV1</a></td></tr>
<tr class="memdesc:gad7443fb89c1569f264a218209fbe8ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal PLL pre-divider.  <a href="#gad7443fb89c1569f264a218209fbe8ddd">More...</a><br /></td></tr>
<tr class="separator:gad7443fb89c1569f264a218209fbe8ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL multiplier value.  <a href="#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value.  <a href="#ga5f9c3734d5d06c9ccd5214af5c78c4f8">More...</a><br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value.  <a href="#ga3670f3886d02bb3010016bbf0db0db83">More...</a><br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671b452f988ee9b64e128fad72f656e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga671b452f988ee9b64e128fad72f656e6">STM32_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a></td></tr>
<tr class="memdesc:ga671b452f988ee9b64e128fad72f656e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC prescaler value.  <a href="#ga671b452f988ee9b64e128fad72f656e6">More...</a><br /></td></tr>
<tr class="separator:ga671b452f988ee9b64e128fad72f656e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga0b209febf2d61ba32600c35654ba1bfc">STM32_USB_CLOCK_REQUIRED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga0b209febf2d61ba32600c35654ba1bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting.  <a href="#ga0b209febf2d61ba32600c35654ba1bfc">More...</a><br /></td></tr>
<tr class="separator:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f103___h_a_l.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a></td></tr>
<tr class="memdesc:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB prescaler initialization.  <a href="#ga09841e6566ed7d5a9a925b4dbacc80a1">More...</a><br /></td></tr>
<tr class="separator:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting.  <a href="#gab395c2abfb2e6fd501ce4529bf09a05f">More...</a><br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f103___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source.  <a href="#ga945eb1f70822303bd0191ef633e5eaca">More...</a><br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum system clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00046">46</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f81c871091f06bf48c8f114f6263858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MAX&#160;&#160;&#160;25000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00051">51</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00056">56</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90a027752339c87b502e7638a7493f67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MAX&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00061">61</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MIN&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum LSE clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00066">66</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MAX&#160;&#160;&#160;25000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00071">71</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00076">76</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79d72768a9926c488eae311ec9df13b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00081">81</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MIN&#160;&#160;&#160;16000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00086">86</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1_MAX&#160;&#160;&#160;36000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB1 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00091">91</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB2 clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00096">96</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga65bc862d854e0ebe1b8dc0426fa37351"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCCLK_MAX&#160;&#160;&#160;14000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum ADC clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00101">101</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a49bf4388f3acf15661252b3bb7547b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSI&#160;&#160;&#160;(0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00108">108</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5b581bd1ff4fd48fc8c5f093ca776ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00109">109</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8bc74f08245bf796555d33a86afd9fc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_PLL&#160;&#160;&#160;(2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is PLL. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00110">110</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabf2bcd341b2140b7a82ff24b92f6af68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00112">112</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6dfcd5149eb88f1681b4defc77f4d8b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV2&#160;&#160;&#160;(8 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00113">113</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb5f7cce4d1b6646f7e48d2784aade1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV4&#160;&#160;&#160;(9 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00114">114</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa6b23363a848239b048cde5b565e2d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV8&#160;&#160;&#160;(10 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00115">115</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaab6772439c76981e1c1d23bf97ec3910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV16&#160;&#160;&#160;(11 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00116">116</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga152f3c2eabcc96019194c85bb2f7f2af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV64&#160;&#160;&#160;(12 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 64. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00117">117</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ea1e82317d266fa344d6787f485e991"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV128&#160;&#160;&#160;(13 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 128. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00118">118</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7099ae3ddeb74537f4a34f1e36730dbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV256&#160;&#160;&#160;(14 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 256. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00119">119</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaac6d223ccd51614bd3c8f354b16e4671"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV512&#160;&#160;&#160;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 512. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00120">120</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c9ece8fc206039d5723f8016adb789d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV1&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00122">122</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae205bae3cec6b45723d687bc2b7a4e38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV2&#160;&#160;&#160;(4 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00123">123</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18b34bc52ebebd209fffb01002b2bc98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV4&#160;&#160;&#160;(5 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00124">124</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7b100956dae0246dd9faa0a54010b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV8&#160;&#160;&#160;(6 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00125">125</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga750b0ba24dbebb1fac1a3b2330666350"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV16&#160;&#160;&#160;(7 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00126">126</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9883bc736b03534d09789f13a6026c31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV1&#160;&#160;&#160;(0 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00128">128</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55e0199e60c0551b8fae6b8eb49d6364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV2&#160;&#160;&#160;(4 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00129">129</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa85c01042fcee21da997473f4f42ba78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV4&#160;&#160;&#160;(5 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00130">130</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0db040c759cc09cee6261301a952d862"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV8&#160;&#160;&#160;(6 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00131">131</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf986782e091335aeaf0235635d20353d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV16&#160;&#160;&#160;(7 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00132">132</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaedf6c315cac4eed84eefb906f11909d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV2&#160;&#160;&#160;(0 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00134">134</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac85f817c97ee65cef48408aae15a4275"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV4&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 4. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00135">135</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad628210302793a5ffdd7a92515c2d3a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV6&#160;&#160;&#160;(2 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 6. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00136">136</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacc4296ec001b1f54da48a503c68af27a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE_DIV8&#160;&#160;&#160;(3 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PPRE2 divided by 8. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00137">137</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8438d5c9b3c6bfd0346e1026b8055fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSI&#160;&#160;&#160;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is HSI. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00139">139</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64328eed4cc2c355aab176e0beb31b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSE&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is HSE. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00140">140</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70455e18b40c7dc6fd0a2a2dc32df2b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLXTPRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00142">142</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e7e686a70079862ff8e7e14d9d85124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLXTPRE_DIV2&#160;&#160;&#160;(1 &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE divided by 2. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00143">143</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga85bc268623dc832eebfc004cb55ca0c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBPRE_DIV1P5&#160;&#160;&#160;(0 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLOUT divided by 1.5. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00145">145</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c9149f497b976991798d1faaf403479"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBPRE_DIV1&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLLOUT divided by 1. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00146">146</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4186f9dd06719734d79ffe0f153b7650"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00148">148</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga71174f23b983106024aff472715ca05a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_SYSCLK&#160;&#160;&#160;(4 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00149">149</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga43bbd417ae1c7f675695ef58354efd42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_HSI&#160;&#160;&#160;(5 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00150">150</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7795741bb26f4cae45b88420a7be9d74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_HSE&#160;&#160;&#160;(6 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00151">151</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga748f9b5a526eba086275563808846abc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_PLLDIV2&#160;&#160;&#160;(7 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL/2 clock on MCO pin. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00152">152</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd2e1233f00f5b0b087ae661e7bc60c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_MASK&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock source mask. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00159">159</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ab9353b28c9eb66d0713d0d29170550"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00160">160</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacebd50151baf59de1d9185874b85b709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE used as RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00161">161</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5132550f1ca29b308396261787a3700"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSI&#160;&#160;&#160;(2 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI used as RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00162">162</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab364b1de8f49e6c04ae8b7a90360c7e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_HSEDIV&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE divided by 128 used as RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00163">163</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29204b81c265dd6e124fbcf12a2c8d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>If the selected clock source is not the PLL then the PLL is not initialized and started. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00184">184</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga811cfbd049f0ab00976def9593849d32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f103___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock source for the PLL. </p>
<dl class="section note"><dt>Note</dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00195">195</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7443fb89c1569f264a218209fbe8ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLXTPRE&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f103___h_a_l.html#ga70455e18b40c7dc6fd0a2a2dc32df2b2">STM32_PLLXTPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Crystal PLL pre-divider. </p>
<dl class="section note"><dt>Note</dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00206">206</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0015fc8f73017358a7025ba57a265a11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL_VALUE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed range is 2...16. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00216">216</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga035ea0d8259c0f89306c6a7d344705f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB prescaler value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00225">225</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00232">232</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3670f3886d02bb3010016bbf0db0db83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00239">239</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga671b452f988ee9b64e128fad72f656e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCPRE&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac85f817c97ee65cef48408aae15a4275">STM32_ADCPRE_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC prescaler value. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00246">246</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b209febf2d61ba32600c35654ba1bfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_CLOCK_REQUIRED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB clock setting. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00253">253</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga09841e6566ed7d5a9a925b4dbacc80a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBPRE&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f103___h_a_l.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB prescaler initialization. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00260">260</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

<p>Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a class="anchor" id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO pin setting. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00267">267</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga945eb1f70822303bd0191ef633e5eaca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock source. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00274">274</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50581c0af9cad3a47d3a72476236a810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLL&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL activation flag. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00385">385</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9889ca83d58a738f5758b4c300433f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLMUL field. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00401">401</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKIN&#160;&#160;&#160;(STM32_HSECLK / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL input clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00411">411</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKOUT&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL output clock frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00429">429</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK&#160;&#160;&#160;<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock source. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00440">440</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga918128f20df10ac68bd73605007bccf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HCLK&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00458">458</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00488">488</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a19a811dd0dadfed94695a579997cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00510">510</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCCLK&#160;&#160;&#160;STM32_LSECLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00532">532</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga62f559490a97de4746d6963d946e1e37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCCLK&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> / 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00547">547</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f9855fb229637f68a7909d94630073d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBCLK&#160;&#160;&#160;((<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2) / 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB frequency. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00567">567</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d53f5e948e73dc86013349c17f742f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK1&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timers 2, 3, 4, 5, 6, 7, 12, 13, 14 clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00578">578</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacacec831f4aa8037c710ab56c7a73686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK2&#160;&#160;&#160;(<a class="el" href="group___s_t_m32_f10_x___c_l___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timers 1, 8, 9, 10, 11 clock. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00587">587</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_FLASHBITS&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash settings. </p>

<p>Definition at line <a class="el" href="hal__lld__f103_8h_source.html#l00596">596</a> of file <a class="el" href="hal__lld__f103_8h_source.html">hal_lld_f103.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sun May 13 2018 00:51:41 for ChibiOS/HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
