{
  "module_name": "clk-exynosautov9.c",
  "hash_id": "0444be8e90329bc214e6347e8f64dc5a96ac7d2f90b66b98cd246d375f3b74ea",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynosautov9.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/samsung,exynosautov9.h>\n\n#include \"clk.h\"\n#include \"clk-exynos-arm64.h\"\n\n \n#define CLKS_NR_TOP\t\t\t(GOUT_CLKCMU_PERIS_BUS + 1)\n#define CLKS_NR_BUSMC\t\t\t(CLK_GOUT_BUSMC_SPDMA_PCLK + 1)\n#define CLKS_NR_CORE\t\t\t(CLK_GOUT_CORE_CMU_CORE_PCLK + 1)\n#define CLKS_NR_FSYS0\t\t\t(CLK_GOUT_FSYS0_PCIE_GEN3B_4L_CLK + 1)\n#define CLKS_NR_FSYS1\t\t\t(CLK_GOUT_FSYS1_USB30_1_ACLK + 1)\n#define CLKS_NR_FSYS2\t\t\t(CLK_GOUT_FSYS2_UFS_EMBD1_UNIPRO + 1)\n#define CLKS_NR_PERIC0\t\t\t(CLK_GOUT_PERIC0_PCLK_11 + 1)\n#define CLKS_NR_PERIC1\t\t\t(CLK_GOUT_PERIC1_PCLK_11 + 1)\n#define CLKS_NR_PERIS\t\t\t(CLK_GOUT_WDT_CLUSTER1 + 1)\n\n \n\n \n#define PLL_LOCKTIME_PLL_SHARED0\t\t0x0000\n#define PLL_LOCKTIME_PLL_SHARED1\t\t0x0004\n#define PLL_LOCKTIME_PLL_SHARED2\t\t0x0008\n#define PLL_LOCKTIME_PLL_SHARED3\t\t0x000c\n#define PLL_LOCKTIME_PLL_SHARED4\t\t0x0010\n#define PLL_CON0_PLL_SHARED0\t\t\t0x0100\n#define PLL_CON3_PLL_SHARED0\t\t\t0x010c\n#define PLL_CON0_PLL_SHARED1\t\t\t0x0140\n#define PLL_CON3_PLL_SHARED1\t\t\t0x014c\n#define PLL_CON0_PLL_SHARED2\t\t\t0x0180\n#define PLL_CON3_PLL_SHARED2\t\t\t0x018c\n#define PLL_CON0_PLL_SHARED3\t\t\t0x01c0\n#define PLL_CON3_PLL_SHARED3\t\t\t0x01cc\n#define PLL_CON0_PLL_SHARED4\t\t\t0x0200\n#define PLL_CON3_PLL_SHARED4\t\t\t0x020c\n\n \n#define CLK_CON_MUX_MUX_CLKCMU_ACC_BUS\t\t0x1000\n#define CLK_CON_MUX_MUX_CLKCMU_APM_BUS\t\t0x1004\n#define CLK_CON_MUX_MUX_CLKCMU_AUD_BUS\t\t0x1008\n#define CLK_CON_MUX_MUX_CLKCMU_AUD_CPU\t\t0x100c\n#define CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS\t\t0x1010\n#define CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS\t0x1018\n#define CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST\t0x101c\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_BUS\t\t0x1020\n#define CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER\t0x1024\n#define CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH\t0x102c\n#define CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER\t0x1030\n#define CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH\t0x1034\n#define CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS\t\t0x1040\n#define CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC\t0x1044\n#define CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS\t\t0x1048\n#define CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS\t0x104c\n#define CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS\t0x1050\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS\t0x1054\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE\t0x1058\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS\t0x105c\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD\t0x1060\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD\t0x1064\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS\t0x1068\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET\t0x106c\n#define CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD\t0x1070\n#define CLK_CON_MUX_MUX_CLKCMU_G2D_G2D\t\t0x1074\n#define CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL\t\t0x1078\n#define CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH\t0x107c\n#define CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH\t0x1080\n#define CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH\t0x1084\n#define CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS\t\t0x108c\n#define CLK_CON_MUX_MUX_CLKCMU_MFC_MFC\t\t0x1090\n#define CLK_CON_MUX_MUX_CLKCMU_MFC_WFD\t\t0x1094\n#define CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH\t0x109c\n#define CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP\t\t0x1098\n#define CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH\t0x109c\n#define CLK_CON_MUX_MUX_CLKCMU_NPU_BUS\t\t0x10a0\n#define CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS\t0x10a4\n#define CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP\t0x10a8\n#define CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS\t0x10ac\n#define CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP\t0x10b0\n#define CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS\t0x10b4\n#define CLK_CON_MUX_MUX_CMU_CMUREF\t\t0x10c0\n\n \n#define CLK_CON_DIV_CLKCMU_ACC_BUS\t\t0x1800\n#define CLK_CON_DIV_CLKCMU_APM_BUS\t\t0x1804\n#define CLK_CON_DIV_CLKCMU_AUD_BUS\t\t0x1808\n#define CLK_CON_DIV_CLKCMU_AUD_CPU\t\t0x180c\n#define CLK_CON_DIV_CLKCMU_BUSC_BUS\t\t0x1810\n#define CLK_CON_DIV_CLKCMU_BUSMC_BUS\t\t0x1818\n#define CLK_CON_DIV_CLKCMU_CORE_BUS\t\t0x181c\n#define CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER\t0x1820\n#define CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH\t0x1828\n#define CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER\t0x182c\n#define CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH\t0x1830\n#define CLK_CON_DIV_CLKCMU_DPTX_BUS\t\t0x183c\n#define CLK_CON_DIV_CLKCMU_DPTX_DPGTC\t\t0x1840\n#define CLK_CON_DIV_CLKCMU_DPUM_BUS\t\t0x1844\n#define CLK_CON_DIV_CLKCMU_DPUS0_BUS\t\t0x1848\n#define CLK_CON_DIV_CLKCMU_DPUS1_BUS\t\t0x184c\n#define CLK_CON_DIV_CLKCMU_FSYS0_BUS\t\t0x1850\n#define CLK_CON_DIV_CLKCMU_FSYS0_PCIE\t\t0x1854\n#define CLK_CON_DIV_CLKCMU_FSYS1_BUS\t\t0x1858\n#define CLK_CON_DIV_CLKCMU_FSYS1_USBDRD\t\t0x185c\n#define CLK_CON_DIV_CLKCMU_FSYS2_BUS\t\t0x1860\n#define CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET\t0x1864\n#define CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD\t0x1868\n#define CLK_CON_DIV_CLKCMU_G2D_G2D\t\t0x186c\n#define CLK_CON_DIV_CLKCMU_G2D_MSCL\t\t0x1870\n#define CLK_CON_DIV_CLKCMU_G3D00_SWITCH\t\t0x1874\n#define CLK_CON_DIV_CLKCMU_G3D01_SWITCH\t\t0x1878\n#define CLK_CON_DIV_CLKCMU_G3D1_SWITCH\t\t0x187c\n#define CLK_CON_DIV_CLKCMU_ISPB_BUS\t\t0x1884\n#define CLK_CON_DIV_CLKCMU_MFC_MFC\t\t0x1888\n#define CLK_CON_DIV_CLKCMU_MFC_WFD\t\t0x188c\n#define CLK_CON_DIV_CLKCMU_MIF_BUSP\t\t0x1890\n#define CLK_CON_DIV_CLKCMU_NPU_BUS\t\t0x1894\n#define CLK_CON_DIV_CLKCMU_PERIC0_BUS\t\t0x1898\n#define CLK_CON_DIV_CLKCMU_PERIC0_IP\t\t0x189c\n#define CLK_CON_DIV_CLKCMU_PERIC1_BUS\t\t0x18a0\n#define CLK_CON_DIV_CLKCMU_PERIC1_IP\t\t0x18a4\n#define CLK_CON_DIV_CLKCMU_PERIS_BUS\t\t0x18a8\n#define CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST\t0x18b4\n\n#define CLK_CON_DIV_PLL_SHARED0_DIV2\t\t0x18b8\n#define CLK_CON_DIV_PLL_SHARED0_DIV3\t\t0x18bc\n#define CLK_CON_DIV_PLL_SHARED1_DIV2\t\t0x18c0\n#define CLK_CON_DIV_PLL_SHARED1_DIV3\t\t0x18c4\n#define CLK_CON_DIV_PLL_SHARED1_DIV4\t\t0x18c8\n#define CLK_CON_DIV_PLL_SHARED2_DIV2\t\t0x18cc\n#define CLK_CON_DIV_PLL_SHARED2_DIV3\t\t0x18d0\n#define CLK_CON_DIV_PLL_SHARED2_DIV4\t\t0x18d4\n#define CLK_CON_DIV_PLL_SHARED4_DIV2\t\t0x18d4\n#define CLK_CON_DIV_PLL_SHARED4_DIV4\t\t0x18d8\n\n \n#define CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST\t0x2000\n#define CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST\t0x2004\n#define CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST\t0x2008\n#define CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST\t0x2010\n#define CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST\t0x2018\n#define CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST\t0x2020\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS1_MMC_CARD\t0x2024\n#define CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH\t0x2028\n#define CLK_CON_GAT_GATE_CLKCMU_ACC_BUS\t\t0x202c\n#define CLK_CON_GAT_GATE_CLKCMU_APM_BUS\t\t0x2030\n#define CLK_CON_GAT_GATE_CLKCMU_AUD_BUS\t\t0x2034\n#define CLK_CON_GAT_GATE_CLKCMU_AUD_CPU\t\t0x2038\n#define CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS\t0x203c\n#define CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS\t0x2044\n#define CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST\t0x2048\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_BUS\t0x204c\n#define CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER\t0x2050\n#define CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH\t0x2058\n#define CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER\t0x205c\n#define CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH\t0x2060\n#define CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS\t0x206c\n#define CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC\t0x2070\n#define CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS\t0x2060\n#define CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS\t0x2064\n#define CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS\t0x207c\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS\t0x2080\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE\t0x2084\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS\t0x2088\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD\t0x208c\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS\t0x2090\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET\t0x2094\n#define CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD\t0x2098\n#define CLK_CON_GAT_GATE_CLKCMU_G2D_G2D\t\t0x209c\n#define CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL\t0x20a0\n#define CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH\t0x20a4\n#define CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH\t0x20a8\n#define CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH\t0x20ac\n#define CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS\t0x20b4\n#define CLK_CON_GAT_GATE_CLKCMU_MFC_MFC\t\t0x20b8\n#define CLK_CON_GAT_GATE_CLKCMU_MFC_WFD\t\t0x20bc\n#define CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP\t0x20c0\n#define CLK_CON_GAT_GATE_CLKCMU_NPU_BUS\t\t0x20c4\n#define CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS\t0x20c8\n#define CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP\t0x20cc\n#define CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS\t0x20d0\n#define CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP\t0x20d4\n#define CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS\t0x20d8\n\nstatic const unsigned long top_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_SHARED0,\n\tPLL_LOCKTIME_PLL_SHARED1,\n\tPLL_LOCKTIME_PLL_SHARED2,\n\tPLL_LOCKTIME_PLL_SHARED3,\n\tPLL_LOCKTIME_PLL_SHARED4,\n\tPLL_CON0_PLL_SHARED0,\n\tPLL_CON3_PLL_SHARED0,\n\tPLL_CON0_PLL_SHARED1,\n\tPLL_CON3_PLL_SHARED1,\n\tPLL_CON0_PLL_SHARED2,\n\tPLL_CON3_PLL_SHARED2,\n\tPLL_CON0_PLL_SHARED3,\n\tPLL_CON3_PLL_SHARED3,\n\tPLL_CON0_PLL_SHARED4,\n\tPLL_CON3_PLL_SHARED4,\n\tCLK_CON_MUX_MUX_CLKCMU_ACC_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_APM_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_AUD_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_AUD_CPU,\n\tCLK_CON_MUX_MUX_CLKCMU_BUSC_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_CMU_BOOST,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER,\n\tCLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER,\n\tCLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_DPTX_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC,\n\tCLK_CON_MUX_MUX_CLKCMU_DPUM_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET,\n\tCLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD,\n\tCLK_CON_MUX_MUX_CLKCMU_G2D_G2D,\n\tCLK_CON_MUX_MUX_CLKCMU_G2D_MSCL,\n\tCLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_ISPB_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_MFC_MFC,\n\tCLK_CON_MUX_MUX_CLKCMU_MFC_WFD,\n\tCLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_MIF_BUSP,\n\tCLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_NPU_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_PERIC0_IP,\n\tCLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_PERIC1_IP,\n\tCLK_CON_MUX_MUX_CLKCMU_PERIS_BUS,\n\tCLK_CON_MUX_MUX_CMU_CMUREF,\n\tCLK_CON_DIV_CLKCMU_ACC_BUS,\n\tCLK_CON_DIV_CLKCMU_APM_BUS,\n\tCLK_CON_DIV_CLKCMU_AUD_BUS,\n\tCLK_CON_DIV_CLKCMU_AUD_CPU,\n\tCLK_CON_DIV_CLKCMU_BUSC_BUS,\n\tCLK_CON_DIV_CLKCMU_BUSMC_BUS,\n\tCLK_CON_DIV_CLKCMU_CORE_BUS,\n\tCLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER,\n\tCLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,\n\tCLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER,\n\tCLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,\n\tCLK_CON_DIV_CLKCMU_DPTX_BUS,\n\tCLK_CON_DIV_CLKCMU_DPTX_DPGTC,\n\tCLK_CON_DIV_CLKCMU_DPUM_BUS,\n\tCLK_CON_DIV_CLKCMU_DPUS0_BUS,\n\tCLK_CON_DIV_CLKCMU_DPUS1_BUS,\n\tCLK_CON_DIV_CLKCMU_FSYS0_BUS,\n\tCLK_CON_DIV_CLKCMU_FSYS0_PCIE,\n\tCLK_CON_DIV_CLKCMU_FSYS1_BUS,\n\tCLK_CON_DIV_CLKCMU_FSYS1_USBDRD,\n\tCLK_CON_DIV_CLKCMU_FSYS2_BUS,\n\tCLK_CON_DIV_CLKCMU_FSYS2_ETHERNET,\n\tCLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD,\n\tCLK_CON_DIV_CLKCMU_G2D_G2D,\n\tCLK_CON_DIV_CLKCMU_G2D_MSCL,\n\tCLK_CON_DIV_CLKCMU_G3D00_SWITCH,\n\tCLK_CON_DIV_CLKCMU_G3D01_SWITCH,\n\tCLK_CON_DIV_CLKCMU_G3D1_SWITCH,\n\tCLK_CON_DIV_CLKCMU_ISPB_BUS,\n\tCLK_CON_DIV_CLKCMU_MFC_MFC,\n\tCLK_CON_DIV_CLKCMU_MFC_WFD,\n\tCLK_CON_DIV_CLKCMU_MIF_BUSP,\n\tCLK_CON_DIV_CLKCMU_NPU_BUS,\n\tCLK_CON_DIV_CLKCMU_PERIC0_BUS,\n\tCLK_CON_DIV_CLKCMU_PERIC0_IP,\n\tCLK_CON_DIV_CLKCMU_PERIC1_BUS,\n\tCLK_CON_DIV_CLKCMU_PERIC1_IP,\n\tCLK_CON_DIV_CLKCMU_PERIS_BUS,\n\tCLK_CON_DIV_DIV_CLKCMU_CMU_BOOST,\n\tCLK_CON_DIV_PLL_SHARED0_DIV2,\n\tCLK_CON_DIV_PLL_SHARED0_DIV3,\n\tCLK_CON_DIV_PLL_SHARED1_DIV2,\n\tCLK_CON_DIV_PLL_SHARED1_DIV3,\n\tCLK_CON_DIV_PLL_SHARED1_DIV4,\n\tCLK_CON_DIV_PLL_SHARED2_DIV2,\n\tCLK_CON_DIV_PLL_SHARED2_DIV3,\n\tCLK_CON_DIV_PLL_SHARED2_DIV4,\n\tCLK_CON_DIV_PLL_SHARED4_DIV2,\n\tCLK_CON_DIV_PLL_SHARED4_DIV4,\n\tCLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST,\n\tCLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST,\n\tCLK_CON_GAT_CLKCMU_CMU_CORE_BOOST,\n\tCLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST,\n\tCLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST,\n\tCLK_CON_GAT_CLKCMU_CMU_MIF_BOOST,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS1_MMC_CARD,\n\tCLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH,\n\tCLK_CON_GAT_GATE_CLKCMU_ACC_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_APM_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_AUD_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_AUD_CPU,\n\tCLK_CON_GAT_GATE_CLKCMU_BUSC_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER,\n\tCLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,\n\tCLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER,\n\tCLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH,\n\tCLK_CON_GAT_GATE_CLKCMU_DPTX_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC,\n\tCLK_CON_GAT_GATE_CLKCMU_DPUM_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET,\n\tCLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD,\n\tCLK_CON_GAT_GATE_CLKCMU_G2D_G2D,\n\tCLK_CON_GAT_GATE_CLKCMU_G2D_MSCL,\n\tCLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH,\n\tCLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH,\n\tCLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH,\n\tCLK_CON_GAT_GATE_CLKCMU_ISPB_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_MFC_MFC,\n\tCLK_CON_GAT_GATE_CLKCMU_MFC_WFD,\n\tCLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,\n\tCLK_CON_GAT_GATE_CLKCMU_NPU_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,\n\tCLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,\n\tCLK_CON_GAT_GATE_CLKCMU_PERIS_BUS,\n};\n\nstatic const struct samsung_pll_clock top_pll_clks[] __initconst = {\n\t \n\tPLL(pll_0822x, FOUT_SHARED0_PLL, \"fout_shared0_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED0, PLL_CON3_PLL_SHARED0, NULL),\n\tPLL(pll_0822x, FOUT_SHARED0_PLL, \"fout_shared1_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED1, PLL_CON3_PLL_SHARED1, NULL),\n\tPLL(pll_0822x, FOUT_SHARED0_PLL, \"fout_shared2_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED2, PLL_CON3_PLL_SHARED2, NULL),\n\tPLL(pll_0822x, FOUT_SHARED0_PLL, \"fout_shared3_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED3, PLL_CON3_PLL_SHARED3, NULL),\n\tPLL(pll_0822x, FOUT_SHARED0_PLL, \"fout_shared4_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED4, PLL_CON3_PLL_SHARED4, NULL),\n};\n\n \nPNAME(mout_shared0_pll_p) = { \"oscclk\", \"fout_shared0_pll\" };\nPNAME(mout_shared1_pll_p) = { \"oscclk\", \"fout_shared1_pll\" };\nPNAME(mout_shared2_pll_p) = { \"oscclk\", \"fout_shared2_pll\" };\nPNAME(mout_shared3_pll_p) = { \"oscclk\", \"fout_shared3_pll\" };\nPNAME(mout_shared4_pll_p) = { \"oscclk\", \"fout_shared4_pll\" };\n\nPNAME(mout_clkcmu_cmu_boost_p) = { \"dout_shared2_div3\", \"dout_shared1_div4\",\n\t\t\t\t   \"dout_shared2_div4\", \"dout_shared4_div4\" };\nPNAME(mout_clkcmu_cmu_cmuref_p) = { \"oscclk\", \"dout_cmu_boost\" };\nPNAME(mout_clkcmu_acc_bus_p) = { \"dout_shared1_div3\", \"dout_shared2_div3\",\n\t\t\t\t \"dout_shared1_div4\", \"dout_shared2_div4\" };\nPNAME(mout_clkcmu_apm_bus_p) = { \"dout_shared2_div3\", \"dout_shared1_div4\",\n\t\t\t\t \"dout_shared2_div4\", \"dout_shared4_div4\" };\nPNAME(mout_clkcmu_aud_cpu_p) = { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t \"dout_shared2_div2\", \"dout_shared0_div3\",\n\t\t\t\t \"dout_shared4_div2\", \"dout_shared1_div3\",\n\t\t\t\t \"fout_shared3_pll\" };\nPNAME(mout_clkcmu_aud_bus_p) = { \"dout_shared4_div2\", \"dout_shared1_div3\",\n\t\t\t\t  \"dout_shared2_div3\", \"dout_shared1_div4\" };\nPNAME(mout_clkcmu_busc_bus_p) = { \"dout_shared2_div3\", \"dout_shared1_div4\",\n\t\t\t\t  \"dout_shared2_div4\", \"dout_shared4_div4\" };\nPNAME(mout_clkcmu_core_bus_p) = { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t  \"dout_shared2_div2\", \"dout_shared0_div3\",\n\t\t\t\t  \"dout_shared4_div2\", \"dout_shared1_div3\",\n\t\t\t\t  \"dout_shared2_div3\", \"fout_shared3_pll\" };\nPNAME(mout_clkcmu_cpucl0_switch_p) = {\n\t\"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\"dout_shared2_div2\", \"dout_shared4_div2\" };\nPNAME(mout_clkcmu_cpucl0_cluster_p) = {\n\t\"fout_shared2_pll\", \"fout_shared4_pll\",\n\t\"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\"dout_shared2_div2\", \"dout_shared4_div2\",\n\t\"dout_shared2_div3\", \"fout_shared3_pll\" };\nPNAME(mout_clkcmu_dptx_bus_p) = { \"dout_shared4_div2\", \"dout_shared2_div3\",\n\t\t\t\t  \"dout_shared1_div4\", \"dout_shared2_div4\" };\nPNAME(mout_clkcmu_dptx_dpgtc_p) = { \"oscclk\", \"dout_shared2_div3\",\n\t\t\t\t    \"dout_shared2_div4\", \"dout_shared4_div4\" };\nPNAME(mout_clkcmu_dpum_bus_p) = { \"dout_shared1_div3\", \"dout_shared2_div3\",\n\t\t\t\t  \"dout_shared1_div4\", \"dout_shared2_div4\",\n\t\t\t\t  \"dout_shared4_div4\", \"fout_shared3_pll\" };\nPNAME(mout_clkcmu_fsys0_bus_p)\t= {\n\t\"dout_shared4_div2\", \"dout_shared2_div3\",\n\t\"dout_shared1_div4\", \"dout_shared2_div4\" };\nPNAME(mout_clkcmu_fsys0_pcie_p) = { \"oscclk\", \"dout_shared2_div4\" };\nPNAME(mout_clkcmu_fsys1_bus_p)\t= { \"dout_shared2_div3\", \"dout_shared1_div4\",\n\t\t\t\t    \"dout_shared2_div4\", \"dout_shared4_div4\" };\nPNAME(mout_clkcmu_fsys1_usbdrd_p) = {\n\t\"oscclk\", \"dout_shared2_div3\",\n\t\"dout_shared2_div4\", \"dout_shared4_div4\" };\nPNAME(mout_clkcmu_fsys1_mmc_card_p) = {\n\t\"oscclk\", \"dout_shared2_div2\",\n\t\"dout_shared4_div2\", \"dout_shared2_div3\" };\nPNAME(mout_clkcmu_fsys2_ethernet_p) = {\n\t\"oscclk\", \"dout_shared2_div2\",\n\t\"dout_shared0_div3\", \"dout_shared2_div3\",\n\t\"dout_shared1_div4\", \"fout_shared3_pll\" };\nPNAME(mout_clkcmu_g2d_g2d_p) = { \"dout_shared2_div2\", \"dout_shared0_div3\",\n\t\t\t\t \"dout_shared4_div2\", \"dout_shared1_div3\",\n\t\t\t\t \"dout_shared2_div3\", \"dout_shared1_div4\",\n\t\t\t\t \"dout_shared2_div4\", \"dout_shared4_div4\" };\nPNAME(mout_clkcmu_g3d0_switch_p) = { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t     \"dout_shared2_div2\", \"dout_shared4_div2\" };\nPNAME(mout_clkcmu_g3d1_switch_p) = { \"dout_shared2_div2\", \"dout_shared4_div2\",\n\t\t\t\t     \"dout_shared2_div3\", \"dout_shared1_div4\" };\nPNAME(mout_clkcmu_mif_switch_p) = { \"fout_shared0_pll\", \"fout_shared1_pll\",\n\t\t\t\t    \"fout_shared2_pll\", \"fout_shared4_pll\",\n\t\t\t\t    \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared2_div2\", \"fout_shared3_pll\" };\nPNAME(mout_clkcmu_npu_bus_p) = { \"dout_shared1_div2\", \"dout_shared2_div2\",\n\t\t\t\t \"dout_shared0_div3\", \"dout_shared4_div2\",\n\t\t\t\t \"dout_shared1_div3\", \"dout_shared2_div3\",\n\t\t\t\t \"dout_shared1_div4\", \"fout_shared3_pll\" };\nPNAME(mout_clkcmu_peric0_bus_p) = { \"dout_shared2_div3\", \"dout_shared2_div4\" };\n\nstatic const struct samsung_mux_clock top_mux_clks[] __initconst = {\n\t \n\tMUX(MOUT_SHARED0_PLL, \"mout_shared0_pll\", mout_shared0_pll_p,\n\t    PLL_CON0_PLL_SHARED0, 4, 1),\n\tMUX(MOUT_SHARED1_PLL, \"mout_shared1_pll\", mout_shared1_pll_p,\n\t    PLL_CON0_PLL_SHARED1, 4, 1),\n\tMUX(MOUT_SHARED2_PLL, \"mout_shared2_pll\", mout_shared2_pll_p,\n\t    PLL_CON0_PLL_SHARED2, 4, 1),\n\tMUX(MOUT_SHARED3_PLL, \"mout_shared3_pll\", mout_shared3_pll_p,\n\t    PLL_CON0_PLL_SHARED3, 4, 1),\n\tMUX(MOUT_SHARED4_PLL, \"mout_shared4_pll\", mout_shared4_pll_p,\n\t    PLL_CON0_PLL_SHARED4, 4, 1),\n\n\t \n\tMUX(MOUT_CLKCMU_CMU_BOOST, \"mout_clkcmu_cmu_boost\",\n\t    mout_clkcmu_cmu_boost_p, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0, 2),\n\tMUX(MOUT_CLKCMU_CMU_CMUREF, \"mout_clkcmu_cmu_cmuref\",\n\t    mout_clkcmu_cmu_cmuref_p, CLK_CON_MUX_MUX_CMU_CMUREF, 0, 1),\n\n\t \n\tMUX(MOUT_CLKCMU_ACC_BUS, \"mout_clkcmu_acc_bus\", mout_clkcmu_acc_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_ACC_BUS, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_APM_BUS, \"mout_clkcmu_apm_bus\", mout_clkcmu_apm_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_AUD_CPU, \"mout_clkcmu_aud_cpu\", mout_clkcmu_aud_cpu_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_AUD_CPU, 0, 3),\n\tMUX(MOUT_CLKCMU_AUD_BUS, \"mout_clkcmu_aud_bus\", mout_clkcmu_aud_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_AUD_BUS, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_BUSC_BUS, \"mout_clkcmu_busc_bus\",\n\t    mout_clkcmu_busc_bus_p, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_BUSMC_BUS, \"mout_clkcmu_busmc_bus\",\n\t    mout_clkcmu_busc_bus_p, CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_CORE_BUS, \"mout_clkcmu_core_bus\",\n\t    mout_clkcmu_core_bus_p, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0, 3),\n\n\t \n\tMUX(MOUT_CLKCMU_CPUCL0_SWITCH, \"mout_clkcmu_cpucl0_switch\",\n\t    mout_clkcmu_cpucl0_switch_p, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,\n\t    0, 2),\n\tMUX(MOUT_CLKCMU_CPUCL0_CLUSTER, \"mout_clkcmu_cpucl0_cluster\",\n\t    mout_clkcmu_cpucl0_cluster_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER, 0, 3),\n\n\t \n\tMUX(MOUT_CLKCMU_CPUCL1_SWITCH, \"mout_clkcmu_cpucl1_switch\",\n\t    mout_clkcmu_cpucl0_switch_p, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH,\n\t    0, 2),\n\tMUX(MOUT_CLKCMU_CPUCL1_CLUSTER, \"mout_clkcmu_cpucl1_cluster\",\n\t    mout_clkcmu_cpucl0_cluster_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER, 0, 3),\n\n\t \n\tMUX(MOUT_CLKCMU_DPTX_BUS, \"mout_clkcmu_dptx_bus\",\n\t    mout_clkcmu_dptx_bus_p, CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS, 0, 2),\n\tMUX(MOUT_CLKCMU_DPTX_DPGTC, \"mout_clkcmu_dptx_dpgtc\",\n\t    mout_clkcmu_dptx_dpgtc_p, CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_DPUM_BUS, \"mout_clkcmu_dpum_bus\",\n\t    mout_clkcmu_dpum_bus_p, CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS, 0, 3),\n\n\t \n\tMUX(MOUT_CLKCMU_DPUS0_BUS, \"mout_clkcmu_dpus0_bus\",\n\t    mout_clkcmu_dpum_bus_p, CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS, 0, 3),\n\tMUX(MOUT_CLKCMU_DPUS1_BUS, \"mout_clkcmu_dpus1_bus\",\n\t    mout_clkcmu_dpum_bus_p, CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS, 0, 3),\n\n\t \n\tMUX(MOUT_CLKCMU_FSYS0_BUS, \"mout_clkcmu_fsys0_bus\",\n\t    mout_clkcmu_fsys0_bus_p, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS, 0, 2),\n\tMUX(MOUT_CLKCMU_FSYS0_PCIE, \"mout_clkcmu_fsys0_pcie\",\n\t    mout_clkcmu_fsys0_pcie_p, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE, 0, 1),\n\n\t \n\tMUX(MOUT_CLKCMU_FSYS1_BUS, \"mout_clkcmu_fsys1_bus\",\n\t    mout_clkcmu_fsys1_bus_p, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS, 0, 2),\n\tMUX(MOUT_CLKCMU_FSYS1_USBDRD, \"mout_clkcmu_fsys1_usbdrd\",\n\t    mout_clkcmu_fsys1_usbdrd_p, CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD,\n\t    0, 2),\n\tMUX(MOUT_CLKCMU_FSYS1_MMC_CARD, \"mout_clkcmu_fsys1_mmc_card\",\n\t    mout_clkcmu_fsys1_mmc_card_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_FSYS2_BUS, \"mout_clkcmu_fsys2_bus\",\n\t    mout_clkcmu_fsys0_bus_p, CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS, 0, 2),\n\tMUX(MOUT_CLKCMU_FSYS2_UFS_EMBD, \"mout_clkcmu_fsys2_ufs_embd\",\n\t    mout_clkcmu_fsys1_usbdrd_p, CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD,\n\t    0, 2),\n\tMUX(MOUT_CLKCMU_FSYS2_ETHERNET, \"mout_clkcmu_fsys2_ethernet\",\n\t    mout_clkcmu_fsys2_ethernet_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET, 0, 3),\n\n\t \n\tMUX(MOUT_CLKCMU_G2D_G2D, \"mout_clkcmu_g2d_g2d\", mout_clkcmu_g2d_g2d_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0, 3),\n\tMUX(MOUT_CLKCMU_G2D_MSCL, \"mout_clkcmu_g2d_mscl\",\n\t    mout_clkcmu_fsys1_bus_p, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_G3D00_SWITCH, \"mout_clkcmu_g3d00_switch\",\n\t    mout_clkcmu_g3d0_switch_p, CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH,\n\t    0, 2),\n\tMUX(MOUT_CLKCMU_G3D01_SWITCH, \"mout_clkcmu_g3d01_switch\",\n\t    mout_clkcmu_g3d0_switch_p, CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH,\n\t    0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_G3D1_SWITCH, \"mout_clkcmu_g3d1_switch\",\n\t    mout_clkcmu_g3d1_switch_p, CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH,\n\t    0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_ISPB_BUS, \"mout_clkcmu_ispb_bus\",\n\t    mout_clkcmu_acc_bus_p, CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_MFC_MFC, \"mout_clkcmu_mfc_mfc\",\n\t    mout_clkcmu_g3d1_switch_p, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC, 0, 2),\n\tMUX(MOUT_CLKCMU_MFC_WFD, \"mout_clkcmu_mfc_wfd\",\n\t    mout_clkcmu_fsys0_bus_p, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_MIF_SWITCH, \"mout_clkcmu_mif_switch\",\n\t    mout_clkcmu_mif_switch_p, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0, 3),\n\tMUX(MOUT_CLKCMU_MIF_BUSP, \"mout_clkcmu_mif_busp\",\n\t    mout_clkcmu_fsys1_bus_p, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP, 0, 2),\n\n\t \n\tMUX(MOUT_CLKCMU_NPU_BUS, \"mout_clkcmu_npu_bus\", mout_clkcmu_npu_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_NPU_BUS, 0, 3),\n\n\t \n\tMUX(MOUT_CLKCMU_PERIC0_BUS, \"mout_clkcmu_peric0_bus\",\n\t    mout_clkcmu_peric0_bus_p, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS, 0, 1),\n\tMUX(MOUT_CLKCMU_PERIC0_IP, \"mout_clkcmu_peric0_ip\",\n\t    mout_clkcmu_peric0_bus_p, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0, 1),\n\n\t \n\tMUX(MOUT_CLKCMU_PERIC1_BUS, \"mout_clkcmu_peric1_bus\",\n\t    mout_clkcmu_peric0_bus_p, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS, 0, 1),\n\tMUX(MOUT_CLKCMU_PERIC1_IP, \"mout_clkcmu_peric1_ip\",\n\t    mout_clkcmu_peric0_bus_p, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0, 1),\n\n\t \n\tMUX(MOUT_CLKCMU_PERIS_BUS, \"mout_clkcmu_peris_bus\",\n\t    mout_clkcmu_peric0_bus_p, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS, 0, 1),\n};\n\nstatic const struct samsung_div_clock top_div_clks[] __initconst = {\n\t \n\tDIV(DOUT_SHARED0_DIV3, \"dout_shared0_div3\", \"mout_shared0_pll\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV3, 0, 2),\n\tDIV(DOUT_SHARED0_DIV2, \"dout_shared0_div2\", \"mout_shared0_pll\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV2, 0, 1),\n\n\tDIV(DOUT_SHARED1_DIV3, \"dout_shared1_div3\", \"mout_shared1_pll\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV3, 0, 2),\n\tDIV(DOUT_SHARED1_DIV2, \"dout_shared1_div2\", \"mout_shared1_pll\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV2, 0, 1),\n\tDIV(DOUT_SHARED1_DIV4, \"dout_shared1_div4\", \"dout_shared1_div2\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV4, 0, 1),\n\n\tDIV(DOUT_SHARED2_DIV3, \"dout_shared2_div3\", \"mout_shared2_pll\",\n\t    CLK_CON_DIV_PLL_SHARED2_DIV3, 0, 2),\n\tDIV(DOUT_SHARED2_DIV2, \"dout_shared2_div2\", \"mout_shared2_pll\",\n\t    CLK_CON_DIV_PLL_SHARED2_DIV2, 0, 1),\n\tDIV(DOUT_SHARED2_DIV4, \"dout_shared2_div4\", \"dout_shared2_div2\",\n\t    CLK_CON_DIV_PLL_SHARED2_DIV4, 0, 1),\n\n\tDIV(DOUT_SHARED4_DIV2, \"dout_shared4_div2\", \"mout_shared4_pll\",\n\t    CLK_CON_DIV_PLL_SHARED4_DIV2, 0, 1),\n\tDIV(DOUT_SHARED4_DIV4, \"dout_shared4_div4\", \"dout_shared4_div2\",\n\t    CLK_CON_DIV_PLL_SHARED4_DIV4, 0, 1),\n\n\t \n\tDIV(DOUT_CLKCMU_CMU_BOOST, \"dout_clkcmu_cmu_boost\",\n\t    \"gout_clkcmu_cmu_boost\", CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST, 0, 2),\n\n\t \n\tDIV(DOUT_CLKCMU_ACC_BUS, \"dout_clkcmu_acc_bus\", \"gout_clkcmu_acc_bus\",\n\t    CLK_CON_DIV_CLKCMU_ACC_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_APM_BUS, \"dout_clkcmu_apm_bus\", \"gout_clkcmu_apm_bus\",\n\t    CLK_CON_DIV_CLKCMU_APM_BUS, 0, 3),\n\n\t \n\tDIV(DOUT_CLKCMU_AUD_CPU, \"dout_clkcmu_aud_cpu\", \"gout_clkcmu_aud_cpu\",\n\t    CLK_CON_DIV_CLKCMU_AUD_CPU, 0, 3),\n\tDIV(DOUT_CLKCMU_AUD_BUS, \"dout_clkcmu_aud_bus\", \"gout_clkcmu_aud_bus\",\n\t    CLK_CON_DIV_CLKCMU_AUD_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_BUSC_BUS, \"dout_clkcmu_busc_bus\",\n\t    \"gout_clkcmu_busc_bus\", CLK_CON_DIV_CLKCMU_BUSC_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_BUSMC_BUS, \"dout_clkcmu_busmc_bus\",\n\t    \"gout_clkcmu_busmc_bus\", CLK_CON_DIV_CLKCMU_BUSMC_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_CORE_BUS, \"dout_clkcmu_core_bus\",\n\t    \"gout_clkcmu_core_bus\", CLK_CON_DIV_CLKCMU_CORE_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_CPUCL0_SWITCH, \"dout_clkcmu_cpucl0_switch\",\n\t    \"gout_clkcmu_cpucl0_switch\", CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,\n\t    0, 3),\n\tDIV(DOUT_CLKCMU_CPUCL0_CLUSTER, \"dout_clkcmu_cpucl0_cluster\",\n\t    \"gout_clkcmu_cpucl0_cluster\", CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER,\n\t    0, 3),\n\n\t \n\tDIV(DOUT_CLKCMU_CPUCL1_SWITCH, \"dout_clkcmu_cpucl1_switch\",\n\t    \"gout_clkcmu_cpucl1_switch\", CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH,\n\t    0, 3),\n\tDIV(DOUT_CLKCMU_CPUCL1_CLUSTER, \"dout_clkcmu_cpucl1_cluster\",\n\t    \"gout_clkcmu_cpucl1_cluster\", CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER,\n\t    0, 3),\n\n\t \n\tDIV(DOUT_CLKCMU_DPTX_BUS, \"dout_clkcmu_dptx_bus\",\n\t    \"gout_clkcmu_dptx_bus\", CLK_CON_DIV_CLKCMU_DPTX_BUS, 0, 4),\n\tDIV(DOUT_CLKCMU_DPTX_DPGTC, \"dout_clkcmu_dptx_dpgtc\",\n\t    \"gout_clkcmu_dptx_dpgtc\", CLK_CON_DIV_CLKCMU_DPTX_DPGTC, 0, 3),\n\n\t \n\tDIV(DOUT_CLKCMU_DPUM_BUS, \"dout_clkcmu_dpum_bus\",\n\t    \"gout_clkcmu_dpum_bus\", CLK_CON_DIV_CLKCMU_DPUM_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_DPUS0_BUS, \"dout_clkcmu_dpus0_bus\",\n\t    \"gout_clkcmu_dpus0_bus\", CLK_CON_DIV_CLKCMU_DPUS0_BUS, 0, 4),\n\tDIV(DOUT_CLKCMU_DPUS1_BUS, \"dout_clkcmu_dpus1_bus\",\n\t    \"gout_clkcmu_dpus1_bus\", CLK_CON_DIV_CLKCMU_DPUS1_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_FSYS0_BUS, \"dout_clkcmu_fsys0_bus\",\n\t    \"gout_clkcmu_fsys0_bus\", CLK_CON_DIV_CLKCMU_FSYS0_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_FSYS1_BUS, \"dout_clkcmu_fsys1_bus\",\n\t    \"gout_clkcmu_fsys1_bus\", CLK_CON_DIV_CLKCMU_FSYS1_BUS, 0, 4),\n\tDIV(DOUT_CLKCMU_FSYS1_USBDRD, \"dout_clkcmu_fsys1_usbdrd\",\n\t    \"gout_clkcmu_fsys1_usbdrd\", CLK_CON_DIV_CLKCMU_FSYS1_USBDRD, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_FSYS2_BUS, \"dout_clkcmu_fsys2_bus\",\n\t    \"gout_clkcmu_fsys2_bus\", CLK_CON_DIV_CLKCMU_FSYS2_BUS, 0, 4),\n\tDIV(DOUT_CLKCMU_FSYS2_UFS_EMBD, \"dout_clkcmu_fsys2_ufs_embd\",\n\t    \"gout_clkcmu_fsys2_ufs_embd\", CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD,\n\t    0, 3),\n\tDIV(DOUT_CLKCMU_FSYS2_ETHERNET, \"dout_clkcmu_fsys2_ethernet\",\n\t    \"gout_clkcmu_fsys2_ethernet\", CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET,\n\t    0, 3),\n\n\t \n\tDIV(DOUT_CLKCMU_G2D_G2D, \"dout_clkcmu_g2d_g2d\", \"gout_clkcmu_g2d_g2d\",\n\t    CLK_CON_DIV_CLKCMU_G2D_G2D, 0, 4),\n\tDIV(DOUT_CLKCMU_G2D_MSCL, \"dout_clkcmu_g2d_mscl\",\n\t    \"gout_clkcmu_g2d_mscl\", CLK_CON_DIV_CLKCMU_G2D_MSCL, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_G3D00_SWITCH, \"dout_clkcmu_g3d00_switch\",\n\t    \"gout_clkcmu_g3d00_switch\", CLK_CON_DIV_CLKCMU_G3D00_SWITCH, 0, 3),\n\tDIV(DOUT_CLKCMU_G3D01_SWITCH, \"dout_clkcmu_g3d01_switch\",\n\t    \"gout_clkcmu_g3d01_switch\", CLK_CON_DIV_CLKCMU_G3D01_SWITCH, 0, 3),\n\n\t \n\tDIV(DOUT_CLKCMU_G3D1_SWITCH, \"dout_clkcmu_g3d1_switch\",\n\t    \"gout_clkcmu_g3d1_switch\", CLK_CON_DIV_CLKCMU_G3D1_SWITCH, 0, 3),\n\n\t \n\tDIV(DOUT_CLKCMU_ISPB_BUS, \"dout_clkcmu_ispb_bus\",\n\t    \"gout_clkcmu_ispb_bus\", CLK_CON_DIV_CLKCMU_ISPB_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_MFC_MFC, \"dout_clkcmu_mfc_mfc\", \"gout_clkcmu_mfc_mfc\",\n\t    CLK_CON_DIV_CLKCMU_MFC_MFC, 0, 4),\n\tDIV(DOUT_CLKCMU_MFC_WFD, \"dout_clkcmu_mfc_wfd\", \"gout_clkcmu_mfc_wfd\",\n\t    CLK_CON_DIV_CLKCMU_MFC_WFD, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_MIF_BUSP, \"dout_clkcmu_mif_busp\",\n\t    \"gout_clkcmu_mif_busp\", CLK_CON_DIV_CLKCMU_MIF_BUSP, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_NPU_BUS, \"dout_clkcmu_npu_bus\", \"gout_clkcmu_npu_bus\",\n\t    CLK_CON_DIV_CLKCMU_NPU_BUS, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_PERIC0_BUS, \"dout_clkcmu_peric0_bus\",\n\t    \"gout_clkcmu_peric0_bus\", CLK_CON_DIV_CLKCMU_PERIC0_BUS, 0, 4),\n\tDIV(DOUT_CLKCMU_PERIC0_IP, \"dout_clkcmu_peric0_ip\",\n\t    \"gout_clkcmu_peric0_ip\", CLK_CON_DIV_CLKCMU_PERIC0_IP, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_PERIC1_BUS, \"dout_clkcmu_peric1_bus\",\n\t    \"gout_clkcmu_peric1_bus\", CLK_CON_DIV_CLKCMU_PERIC1_BUS, 0, 4),\n\tDIV(DOUT_CLKCMU_PERIC1_IP, \"dout_clkcmu_peric1_ip\",\n\t    \"gout_clkcmu_peric1_ip\", CLK_CON_DIV_CLKCMU_PERIC1_IP, 0, 4),\n\n\t \n\tDIV(DOUT_CLKCMU_PERIS_BUS, \"dout_clkcmu_peris_bus\",\n\t    \"gout_clkcmu_peris_bus\", CLK_CON_DIV_CLKCMU_PERIS_BUS, 0, 4),\n};\n\nstatic const struct samsung_fixed_factor_clock top_fixed_factor_clks[] __initconst = {\n\tFFACTOR(DOUT_CLKCMU_FSYS0_PCIE, \"dout_clkcmu_fsys0_pcie\",\n\t\t\"gout_clkcmu_fsys0_pcie\", 1, 4, 0),\n};\n\nstatic const struct samsung_gate_clock top_gate_clks[] __initconst = {\n\t \n\tGATE(GOUT_CLKCMU_CMU_BOOST, \"gout_clkcmu_cmu_boost\",\n\t     \"mout_clkcmu_cmu_boost\", CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,\n\t     21, 0, 0),\n\n\tGATE(GOUT_CLKCMU_CPUCL0_BOOST, \"gout_clkcmu_cpucl0_boost\",\n\t     \"dout_cmu_boost\", CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_CPUCL1_BOOST, \"gout_clkcmu_cpucl1_boost\",\n\t     \"dout_cmu_boost\", CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_CORE_BOOST, \"gout_clkcmu_core_boost\",\n\t     \"dout_cmu_boost\", CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_BUSC_BOOST, \"gout_clkcmu_busc_boost\",\n\t     \"dout_cmu_boost\", CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST, 21, 0, 0),\n\n\tGATE(GOUT_CLKCMU_BUSMC_BOOST, \"gout_clkcmu_busmc_boost\",\n\t     \"dout_cmu_boost\", CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_MIF_BOOST, \"gout_clkcmu_mif_boost\", \"dout_cmu_boost\",\n\t     CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST, 21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_ACC_BUS, \"gout_clkcmu_acc_bus\", \"mout_clkcmu_acc_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_ACC_BUS, 21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_APM_BUS, \"gout_clkcmu_apm_bus\", \"mout_clkcmu_apm_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_APM_BUS, 21, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_AUD_CPU, \"gout_clkcmu_aud_cpu\", \"mout_clkcmu_aud_cpu\",\n\t     CLK_CON_GAT_GATE_CLKCMU_AUD_CPU, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_AUD_BUS, \"gout_clkcmu_aud_bus\", \"mout_clkcmu_aud_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_AUD_BUS, 21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_BUSC_BUS, \"gout_clkcmu_busc_bus\",\n\t     \"mout_clkcmu_busc_bus\", CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS, 21,\n\t     CLK_IS_CRITICAL, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_BUSMC_BUS, \"gout_clkcmu_busmc_bus\",\n\t     \"mout_clkcmu_busmc_bus\", CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS, 21,\n\t     CLK_IS_CRITICAL, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_CORE_BUS, \"gout_clkcmu_core_bus\",\n\t     \"mout_clkcmu_core_bus\", CLK_CON_GAT_GATE_CLKCMU_CORE_BUS,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_CPUCL0_SWITCH, \"gout_clkcmu_cpucl0_switch\",\n\t     \"mout_clkcmu_cpucl0_switch\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(GOUT_CLKCMU_CPUCL0_CLUSTER, \"gout_clkcmu_cpucl0_cluster\",\n\t     \"mout_clkcmu_cpucl0_cluster\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER, 21, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_CPUCL1_SWITCH, \"gout_clkcmu_cpucl1_switch\",\n\t     \"mout_clkcmu_cpucl1_switch\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(GOUT_CLKCMU_CPUCL1_CLUSTER, \"gout_clkcmu_cpucl1_cluster\",\n\t     \"mout_clkcmu_cpucl1_cluster\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER, 21, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_DPTX_BUS, \"gout_clkcmu_dptx_bus\",\n\t     \"mout_clkcmu_dptx_bus\", CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_DPTX_DPGTC, \"gout_clkcmu_dptx_dpgtc\",\n\t     \"mout_clkcmu_dptx_dpgtc\", CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_DPUM_BUS, \"gout_clkcmu_dpum_bus\",\n\t     \"mout_clkcmu_dpum_bus\", CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_DPUS0_BUS, \"gout_clkcmu_dpus0_bus\",\n\t     \"mout_clkcmu_dpus0_bus\", CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_DPUS1_BUS, \"gout_clkcmu_dpus1_bus\",\n\t     \"mout_clkcmu_dpus1_bus\", CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_FSYS0_BUS, \"gout_clkcmu_fsys0_bus\",\n\t     \"mout_clkcmu_fsys0_bus\", CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_FSYS0_PCIE, \"gout_clkcmu_fsys0_pcie\",\n\t     \"mout_clkcmu_fsys0_pcie\", CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_FSYS1_BUS, \"gout_clkcmu_fsys1_bus\",\n\t     \"mout_clkcmu_fsys1_bus\", CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_FSYS1_USBDRD, \"gout_clkcmu_fsys1_usbdrd\",\n\t     \"mout_clkcmu_fsys1_usbdrd\", CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_FSYS1_MMC_CARD, \"gout_clkcmu_fsys1_mmc_card\",\n\t     \"mout_clkcmu_fsys1_mmc_card\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS1_MMC_CARD, 21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_FSYS2_BUS, \"gout_clkcmu_fsys2_bus\",\n\t     \"mout_clkcmu_fsys2_bus\", CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_FSYS2_UFS_EMBD, \"gout_clkcmu_fsys2_ufs_embd\",\n\t     \"mout_clkcmu_fsys2_ufs_embd\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_FSYS2_ETHERNET, \"gout_clkcmu_fsys2_ethernet\",\n\t     \"mout_clkcmu_fsys2_ethernet\",\n\t     CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET, 21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_G2D_G2D, \"gout_clkcmu_g2d_g2d\",\n\t     \"mout_clkcmu_g2d_g2d\", CLK_CON_GAT_GATE_CLKCMU_G2D_G2D, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_G2D_MSCL, \"gout_clkcmu_g2d_mscl\",\n\t     \"mout_clkcmu_g2d_mscl\", CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_G3D00_SWITCH, \"gout_clkcmu_g3d00_switch\",\n\t     \"mout_clkcmu_g3d00_switch\", CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_G3D01_SWITCH, \"gout_clkcmu_g3d01_switch\",\n\t     \"mout_clkcmu_g3d01_switch\", CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_G3D1_SWITCH, \"gout_clkcmu_g3d1_switch\",\n\t     \"mout_clkcmu_g3d1_switch\", CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_ISPB_BUS, \"gout_clkcmu_ispb_bus\",\n\t     \"mout_clkcmu_ispb_bus\", CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_MFC_MFC, \"gout_clkcmu_mfc_mfc\", \"mout_clkcmu_mfc_mfc\",\n\t     CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 21, 0, 0),\n\tGATE(GOUT_CLKCMU_MFC_WFD, \"gout_clkcmu_mfc_wfd\", \"mout_clkcmu_mfc_wfd\",\n\t     CLK_CON_GAT_GATE_CLKCMU_MFC_WFD, 21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_MIF_SWITCH, \"gout_clkcmu_mif_switch\",\n\t     \"mout_clkcmu_mif_switch\", CLK_CON_GAT_GATE_CLKCMU_MIF_SWITCH,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\tGATE(GOUT_CLKCMU_MIF_BUSP, \"gout_clkcmu_mif_busp\",\n\t     \"mout_clkcmu_mif_busp\", CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_NPU_BUS, \"gout_clkcmu_npu_bus\", \"mout_clkcmu_npu_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_NPU_BUS, 21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_PERIC0_BUS, \"gout_clkcmu_peric0_bus\",\n\t     \"mout_clkcmu_peric0_bus\", CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_PERIC0_IP, \"gout_clkcmu_peric0_ip\",\n\t     \"mout_clkcmu_peric0_ip\", CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_PERIC1_BUS, \"gout_clkcmu_peric1_bus\",\n\t     \"mout_clkcmu_peric1_bus\", CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS,\n\t     21, 0, 0),\n\tGATE(GOUT_CLKCMU_PERIC1_IP, \"gout_clkcmu_peric1_ip\",\n\t     \"mout_clkcmu_peric1_ip\", CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,\n\t     21, 0, 0),\n\n\t \n\tGATE(GOUT_CLKCMU_PERIS_BUS, \"gout_clkcmu_peris_bus\",\n\t     \"mout_clkcmu_peris_bus\", CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS,\n\t     21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info top_cmu_info __initconst = {\n\t.pll_clks\t\t= top_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(top_pll_clks),\n\t.mux_clks\t\t= top_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(top_mux_clks),\n\t.div_clks\t\t= top_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(top_div_clks),\n\t.fixed_factor_clks\t= top_fixed_factor_clks,\n\t.nr_fixed_factor_clks\t= ARRAY_SIZE(top_fixed_factor_clks),\n\t.gate_clks\t\t= top_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(top_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_TOP,\n\t.clk_regs\t\t= top_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(top_clk_regs),\n};\n\nstatic void __init exynosautov9_cmu_top_init(struct device_node *np)\n{\n\texynos_arm64_register_cmu(NULL, np, &top_cmu_info);\n}\n\n \nCLK_OF_DECLARE(exynosautov9_cmu_top, \"samsung,exynosautov9-cmu-top\",\n\t       exynosautov9_cmu_top_init);\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER\t\t\t\t0x0600\n#define CLK_CON_DIV_DIV_CLK_BUSMC_BUSP\t\t\t\t\t0x1800\n#define CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK\t\t0x2078\n#define CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK\t\t0x2080\n\nstatic const unsigned long busmc_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER,\n\tCLK_CON_DIV_DIV_CLK_BUSMC_BUSP,\n\tCLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK,\n\tCLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK,\n};\n\n \nPNAME(mout_busmc_bus_user_p) = { \"oscclk\", \"dout_clkcmu_busmc_bus\" };\n\nstatic const struct samsung_mux_clock busmc_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_BUSMC_BUS_USER, \"mout_busmc_bus_user\",\n\t    mout_busmc_bus_user_p, PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER, 4, 1),\n};\n\nstatic const struct samsung_div_clock busmc_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_BUSMC_BUSP, \"dout_busmc_busp\", \"mout_busmc_bus_user\",\n\t    CLK_CON_DIV_DIV_CLK_BUSMC_BUSP, 0, 3),\n};\n\nstatic const struct samsung_gate_clock busmc_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_BUSMC_PDMA0_PCLK, \"gout_busmc_pdma0_pclk\",\n\t     \"dout_busmc_busp\",\n\t     CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK, 21,\n\t     0, 0),\n\tGATE(CLK_GOUT_BUSMC_SPDMA_PCLK, \"gout_busmc_spdma_pclk\",\n\t     \"dout_busmc_busp\",\n\t     CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK, 21,\n\t     0, 0),\n};\n\nstatic const struct samsung_cmu_info busmc_cmu_info __initconst = {\n\t.mux_clks\t\t= busmc_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(busmc_mux_clks),\n\t.div_clks\t\t= busmc_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(busmc_div_clks),\n\t.gate_clks\t\t= busmc_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(busmc_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_BUSMC,\n\t.clk_regs\t\t= busmc_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(busmc_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_busmc_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_CORE_BUS_USER\t\t\t\t0x0600\n#define CLK_CON_MUX_MUX_CORE_CMUREF\t\t\t\t\t0x1000\n#define CLK_CON_DIV_DIV_CLK_CORE_BUSP\t\t\t\t\t0x1800\n#define CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK\t\t\t0x2000\n#define CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK\t\t\t0x2004\n#define CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK\t0x2008\n\nstatic const unsigned long core_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_CORE_BUS_USER,\n\tCLK_CON_MUX_MUX_CORE_CMUREF,\n\tCLK_CON_DIV_DIV_CLK_CORE_BUSP,\n\tCLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK,\n\tCLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK,\n\tCLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK,\n};\n\n \nPNAME(mout_core_bus_user_p) = { \"oscclk\", \"dout_clkcmu_core_bus\" };\n\nstatic const struct samsung_mux_clock core_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_CORE_BUS_USER, \"mout_core_bus_user\", mout_core_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 4, 1),\n};\n\nstatic const struct samsung_div_clock core_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_CORE_BUSP, \"dout_core_busp\", \"mout_core_bus_user\",\n\t    CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0, 3),\n};\n\nstatic const struct samsung_gate_clock core_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_CORE_CCI_CLK, \"gout_core_cci_clk\", \"mout_core_bus_user\",\n\t     CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK, 21,\n\t     CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_CORE_CCI_PCLK, \"gout_core_cci_pclk\", \"dout_core_busp\",\n\t     CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK, 21,\n\t     CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_CORE_CMU_CORE_PCLK, \"gout_core_cmu_core_pclk\",\n\t     \"dout_core_busp\",\n\t     CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, 21,\n\t     CLK_IS_CRITICAL, 0),\n};\n\nstatic const struct samsung_cmu_info core_cmu_info __initconst = {\n\t.mux_clks\t\t= core_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(core_mux_clks),\n\t.div_clks\t\t= core_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(core_div_clks),\n\t.gate_clks\t\t= core_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(core_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_CORE,\n\t.clk_regs\t\t= core_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(core_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_core_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER\t0x0600\n#define PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER\t0x0610\n#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK\t0x2000\n\n#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_PHY_REFCLK_IN\t0x2004\n#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PHY_REFCLK_IN\t0x2008\n#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_PHY_REFCLK_IN\t0x200c\n#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PHY_REFCLK_IN\t0x2010\n#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_PHY_REFCLK_IN\t0x2014\n#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PHY_REFCLK_IN\t0x2018\n\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_DBI_ACLK\t0x205c\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_MSTR_ACLK\t0x2060\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_SLV_ACLK\t0x2064\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_DBI_ACLK\t0x206c\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_MSTR_ACLK\t0x2070\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_SLV_ACLK\t0x2074\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PIPE_CLK\t0x207c\n\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_DBI_ACLK\t0x2084\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_MSTR_ACLK\t0x2088\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_SLV_ACLK\t0x208c\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_DBI_ACLK\t0x2094\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_MSTR_ACLK\t0x2098\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_SLV_ACLK\t0x209c\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PIPE_CLK\t0x20a4\n\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_DBI_ACLK\t\t0x20ac\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_MSTR_ACLK\t0x20b0\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_SLV_ACLK\t\t0x20b4\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_DBI_ACLK\t\t0x20bc\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_MSTR_ACLK\t0x20c0\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_SLV_ACLK\t\t0x20c4\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PIPE_CLK\t\t0x20cc\n\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L0_CLK\t\t0x20d4\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L1_CLK\t\t0x20d8\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_4L_CLK\t\t0x20dc\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L0_CLK\t\t0x20e0\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L1_CLK\t\t0x20e4\n#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_4L_CLK\t\t0x20e8\n\n\nstatic const unsigned long fsys0_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER,\n\tCLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK,\n\tCLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_PHY_REFCLK_IN,\n\tCLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PHY_REFCLK_IN,\n\tCLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_PHY_REFCLK_IN,\n\tCLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PHY_REFCLK_IN,\n\tCLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_PHY_REFCLK_IN,\n\tCLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PHY_REFCLK_IN,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_DBI_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_MSTR_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_SLV_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_DBI_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_MSTR_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_SLV_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PIPE_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_DBI_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_MSTR_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_SLV_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_DBI_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_MSTR_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_SLV_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PIPE_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_DBI_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_MSTR_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_SLV_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_DBI_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_MSTR_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_SLV_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PIPE_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L0_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L1_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_4L_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L0_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L1_CLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_4L_CLK,\n};\n\n \nPNAME(mout_fsys0_bus_user_p) = { \"oscclk\", \"dout_clkcmu_fsys0_bus\" };\nPNAME(mout_fsys0_pcie_user_p) = { \"oscclk\", \"dout_clkcmu_fsys0_pcie\" };\n\nstatic const struct samsung_mux_clock fsys0_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_FSYS0_BUS_USER, \"mout_fsys0_bus_user\",\n\t    mout_fsys0_bus_user_p, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_FSYS0_PCIE_USER, \"mout_fsys0_pcie_user\",\n\t    mout_fsys0_pcie_user_p, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER, 4, 1),\n};\n\nstatic const struct samsung_gate_clock fsys0_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_FSYS0_BUS_PCLK, \"gout_fsys0_bus_pclk\",\n\t     \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\n\t \n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_REFCLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x1_refclk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_PHY_REFCLK_IN,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_REFCLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x2_refclk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PHY_REFCLK_IN,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_DBI_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x1_dbi_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_DBI_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_MSTR_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x1_mstr_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_MSTR_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_SLV_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x1_slv_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_SLV_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_DBI_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x2_dbi_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_DBI_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_MSTR_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x2_mstr_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_MSTR_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_SLV_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l0_x2_slv_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_SLV_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3A_2L0_CLK,\n\t     \"gout_fsys0_pcie_gen3a_2l0_clk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L0_CLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3B_2L0_CLK,\n\t     \"gout_fsys0_pcie_gen3b_2l0_clk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L0_CLK,\n\t     21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_REFCLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x1_refclk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_PHY_REFCLK_IN,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_REFCLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x2_refclk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PHY_REFCLK_IN,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_DBI_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x1_dbi_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_DBI_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_MSTR_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x1_mstr_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_MSTR_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_SLV_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x1_slv_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_SLV_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_DBI_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x2_dbi_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_DBI_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_MSTR_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x2_mstr_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_MSTR_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_SLV_ACLK,\n\t     \"gout_fsys0_pcie_gen3_2l1_x2_slv_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_SLV_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3A_2L1_CLK,\n\t     \"gout_fsys0_pcie_gen3a_2l1_clk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L1_CLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3B_2L1_CLK,\n\t     \"gout_fsys0_pcie_gen3b_2l1_clk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L1_CLK,\n\t     21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_REFCLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x2_refclk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_PHY_REFCLK_IN,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_REFCLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x4_refclk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PHY_REFCLK_IN,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_DBI_ACLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x2_dbi_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_DBI_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_MSTR_ACLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x2_mstr_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_MSTR_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_SLV_ACLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x2_slv_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_SLV_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_DBI_ACLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x4_dbi_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_DBI_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_MSTR_ACLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x4_mstr_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_MSTR_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_SLV_ACLK,\n\t     \"gout_fsys0_pcie_gen3_4l_x4_slv_aclk\", \"mout_fsys0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_SLV_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3A_4L_CLK,\n\t     \"gout_fsys0_pcie_gen3a_4l_clk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_4L_CLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS0_PCIE_GEN3B_4L_CLK,\n\t     \"gout_fsys0_pcie_gen3b_4l_clk\", \"mout_fsys0_pcie_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_4L_CLK,\n\t     21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info fsys0_cmu_info __initconst = {\n\t.mux_clks\t\t= fsys0_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys0_mux_clks),\n\t.gate_clks\t\t= fsys0_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys0_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_FSYS0,\n\t.clk_regs\t\t= fsys0_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys0_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_fsys0_bus\",\n};\n\n \n\n \n#define PLL_LOCKTIME_PLL_MMC\t\t\t0x0000\n#define PLL_CON0_PLL_MMC\t\t\t0x0100\n#define PLL_CON3_PLL_MMC\t\t\t0x010c\n#define PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER\t0x0600\n#define PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER\t0x0610\n#define PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER\t0x0620\n\n#define CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD\t0x1000\n#define CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD\t0x1800\n\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK\t0x2018\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN\t0x202c\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK\t0x2028\n\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_REF_CLK_40\t\t0x204c\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_REF_CLK_40\t\t0x2058\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_REF_CLK_40\t\t0x2064\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_REF_CLK_40\t\t0x2070\n\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK\t0x2074\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK\t0x2078\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK\t0x207c\n#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK\t0x2080\n\nstatic const unsigned long fsys1_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER,\n};\n\nstatic const struct samsung_pll_clock fsys1_pll_clks[] __initconst = {\n\tPLL(pll_0831x, FOUT_MMC_PLL, \"fout_mmc_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_MMC, PLL_CON3_PLL_MMC, NULL),\n};\n\n \nPNAME(mout_fsys1_bus_user_p) = { \"oscclk\", \"dout_clkcmu_fsys1_bus\" };\nPNAME(mout_fsys1_mmc_pll_p) = { \"oscclk\", \"fout_mmc_pll\" };\nPNAME(mout_fsys1_mmc_card_user_p) = { \"oscclk\", \"gout_clkcmu_fsys1_mmc_card\" };\nPNAME(mout_fsys1_usbdrd_user_p) = { \"oscclk\", \"dout_clkcmu_fsys1_usbdrd\" };\nPNAME(mout_fsys1_mmc_card_p) = { \"mout_fsys1_mmc_card_user\",\n\t\t\t\t \"mout_fsys1_mmc_pll\" };\n\nstatic const struct samsung_mux_clock fsys1_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_FSYS1_BUS_USER, \"mout_fsys1_bus_user\",\n\t    mout_fsys1_bus_user_p, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_FSYS1_MMC_PLL, \"mout_fsys1_mmc_pll\", mout_fsys1_mmc_pll_p,\n\t    PLL_CON0_PLL_MMC, 4, 1),\n\tMUX(CLK_MOUT_FSYS1_MMC_CARD_USER, \"mout_fsys1_mmc_card_user\",\n\t    mout_fsys1_mmc_card_user_p, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER,\n\t    4, 1),\n\tMUX(CLK_MOUT_FSYS1_USBDRD_USER, \"mout_fsys1_usbdrd_user\",\n\t    mout_fsys1_usbdrd_user_p, PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER,\n\t    4, 1),\n\tMUX(CLK_MOUT_FSYS1_MMC_CARD, \"mout_fsys1_mmc_card\",\n\t    mout_fsys1_mmc_card_p, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD,\n\t    0, 1),\n};\n\nstatic const struct samsung_div_clock fsys1_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_FSYS1_MMC_CARD, \"dout_fsys1_mmc_card\",\n\t    \"mout_fsys1_mmc_card\",\n\t    CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD, 0, 9),\n};\n\nstatic const struct samsung_gate_clock fsys1_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_FSYS1_PCLK, \"gout_fsys1_pclk\", \"mout_fsys1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_FSYS1_MMC_CARD_SDCLKIN, \"gout_fsys1_mmc_card_sdclkin\",\n\t     \"dout_fsys1_mmc_card\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN,\n\t     21, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_GOUT_FSYS1_MMC_CARD_ACLK, \"gout_fsys1_mmc_card_aclk\",\n\t     \"dout_fsys1_mmc_card\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB20DRD_0_REFCLK, \"gout_fsys1_usb20drd_0_refclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_REF_CLK_40,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB20DRD_1_REFCLK, \"gout_fsys1_usb20drd_1_refclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_REF_CLK_40,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB30DRD_0_REFCLK, \"gout_fsys1_usb30drd_0_refclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_REF_CLK_40,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB30DRD_1_REFCLK, \"gout_fsys1_usb30drd_1_refclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_REF_CLK_40,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB20_0_ACLK, \"gout_fsys1_usb20_0_aclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB20_1_ACLK, \"gout_fsys1_usb20_1_aclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB30_0_ACLK, \"gout_fsys1_usb30_0_aclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS1_USB30_1_ACLK, \"gout_fsys1_usb30_1_aclk\",\n\t     \"mout_fsys1_usbdrd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK,\n\t     21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info fsys1_cmu_info __initconst = {\n\t.pll_clks\t\t= fsys1_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(fsys1_pll_clks),\n\t.mux_clks\t\t= fsys1_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys1_mux_clks),\n\t.div_clks\t\t= fsys1_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(fsys1_div_clks),\n\t.gate_clks\t\t= fsys1_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys1_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_FSYS1,\n\t.clk_regs\t\t= fsys1_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys1_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_fsys1_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER\t0x0600\n#define PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER\t0x0620\n#define PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER\t0x0610\n#define CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK\t0x2098\n#define CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO\t0x209c\n#define CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK\t0x20a4\n#define CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO\t0x20a8\n\nstatic const unsigned long fsys2_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER,\n\tPLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER,\n\tCLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO,\n\tCLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK,\n\tCLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO,\n};\n\n \nPNAME(mout_fsys2_bus_user_p) = { \"oscclk\", \"dout_clkcmu_fsys2_bus\" };\nPNAME(mout_fsys2_ufs_embd_user_p) = { \"oscclk\", \"dout_clkcmu_fsys2_ufs_embd\" };\nPNAME(mout_fsys2_ethernet_user_p) = { \"oscclk\", \"dout_clkcmu_fsys2_ethernet\" };\n\nstatic const struct samsung_mux_clock fsys2_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_FSYS2_BUS_USER, \"mout_fsys2_bus_user\",\n\t    mout_fsys2_bus_user_p, PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_FSYS2_UFS_EMBD_USER, \"mout_fsys2_ufs_embd_user\",\n\t    mout_fsys2_ufs_embd_user_p,\n\t    PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER, 4, 1),\n\tMUX(CLK_MOUT_FSYS2_ETHERNET_USER, \"mout_fsys2_ethernet_user\",\n\t    mout_fsys2_ethernet_user_p,\n\t    PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER, 4, 1),\n};\n\nstatic const struct samsung_gate_clock fsys2_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_FSYS2_UFS_EMBD0_ACLK, \"gout_fsys2_ufs_embd0_aclk\",\n\t     \"mout_fsys2_ufs_embd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK, 21,\n\t     0, 0),\n\tGATE(CLK_GOUT_FSYS2_UFS_EMBD0_UNIPRO, \"gout_fsys2_ufs_embd0_unipro\",\n\t     \"mout_fsys2_ufs_embd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_FSYS2_UFS_EMBD1_ACLK, \"gout_fsys2_ufs_embd1_aclk\",\n\t     \"mout_fsys2_ufs_embd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK, 21,\n\t     0, 0),\n\tGATE(CLK_GOUT_FSYS2_UFS_EMBD1_UNIPRO, \"gout_fsys2_ufs_embd1_unipro\",\n\t     \"mout_fsys2_ufs_embd_user\",\n\t     CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO,\n\t     21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info fsys2_cmu_info __initconst = {\n\t.mux_clks\t\t= fsys2_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(fsys2_mux_clks),\n\t.gate_clks\t\t= fsys2_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(fsys2_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_FSYS2,\n\t.clk_regs\t\t= fsys2_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(fsys2_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_fsys2_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER\t0x0600\n#define PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER\t0x0610\n#define CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI\t0x1000\n#define CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI\t0x1004\n#define CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI\t0x1008\n#define CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI\t0x100c\n#define CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI\t0x1010\n#define CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI\t0x1014\n#define CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C\t0x1018\n#define CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI\t0x1800\n#define CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI\t0x1804\n#define CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI\t0x1808\n#define CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI\t0x180c\n#define CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI\t0x1810\n#define CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI\t0x1814\n#define CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C\t0x1818\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0\t0x2014\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1\t0x2018\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2\t0x2024\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3\t0x2028\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4\t0x202c\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5\t0x2030\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6\t0x2034\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7\t0x2038\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8\t0x203c\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9\t0x2040\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10\t0x201c\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11\t0x2020\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0\t0x2044\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1\t0x2048\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2\t0x2058\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3\t0x205c\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4\t0x2060\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5\t0x2064\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6\t0x2068\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7\t0x206c\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8\t0x2070\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9\t0x2074\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10\t0x204c\n#define CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11\t0x2050\n\nstatic const unsigned long peric0_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_PERIC0_IP_USER,\n\tCLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C,\n\tCLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10,\n\tCLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11,\n};\n\n \nPNAME(mout_peric0_bus_user_p) = { \"oscclk\", \"dout_clkcmu_peric0_bus\" };\nPNAME(mout_peric0_ip_user_p) = { \"oscclk\", \"dout_clkcmu_peric0_ip\" };\nPNAME(mout_peric0_usi_p) = { \"oscclk\", \"mout_peric0_ip_user\" };\n\nstatic const struct samsung_mux_clock peric0_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_PERIC0_BUS_USER, \"mout_peric0_bus_user\",\n\t    mout_peric0_bus_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_PERIC0_IP_USER, \"mout_peric0_ip_user\",\n\t    mout_peric0_ip_user_p, PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER, 4, 1),\n\t \n\tMUX(CLK_MOUT_PERIC0_USI00_USI, \"mout_peric0_usi00_usi\",\n\t    mout_peric0_usi_p, CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC0_USI01_USI, \"mout_peric0_usi01_usi\",\n\t    mout_peric0_usi_p, CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC0_USI02_USI, \"mout_peric0_usi02_usi\",\n\t    mout_peric0_usi_p, CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC0_USI03_USI, \"mout_peric0_usi03_usi\",\n\t    mout_peric0_usi_p, CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC0_USI04_USI, \"mout_peric0_usi04_usi\",\n\t    mout_peric0_usi_p, CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC0_USI05_USI, \"mout_peric0_usi05_usi\",\n\t    mout_peric0_usi_p, CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI, 0, 1),\n\t \n\tMUX(CLK_MOUT_PERIC0_USI_I2C, \"mout_peric0_usi_i2c\",\n\t    mout_peric0_usi_p, CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C, 0, 1),\n};\n\nstatic const struct samsung_div_clock peric0_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DOUT_PERIC0_USI00_USI, \"dout_peric0_usi00_usi\",\n\t    \"mout_peric0_usi00_usi\", CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC0_USI01_USI, \"dout_peric0_usi01_usi\",\n\t    \"mout_peric0_usi01_usi\", CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC0_USI02_USI, \"dout_peric0_usi02_usi\",\n\t    \"mout_peric0_usi02_usi\", CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC0_USI03_USI, \"dout_peric0_usi03_usi\",\n\t    \"mout_peric0_usi03_usi\", CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC0_USI04_USI, \"dout_peric0_usi04_usi\",\n\t    \"mout_peric0_usi04_usi\", CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC0_USI05_USI, \"dout_peric0_usi05_usi\",\n\t    \"mout_peric0_usi05_usi\", CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI,\n\t    0, 4),\n\t \n\tDIV(CLK_DOUT_PERIC0_USI_I2C, \"dout_peric0_usi_i2c\",\n\t    \"mout_peric0_usi_i2c\", CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C, 0, 4),\n};\n\nstatic const struct samsung_gate_clock peric0_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_PERIC0_IPCLK_0, \"gout_peric0_ipclk_0\",\n\t     \"dout_peric0_usi00_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_1, \"gout_peric0_ipclk_1\",\n\t     \"dout_peric0_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_2, \"gout_peric0_ipclk_2\",\n\t     \"dout_peric0_usi01_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_3, \"gout_peric0_ipclk_3\",\n\t     \"dout_peric0_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_4, \"gout_peric0_ipclk_4\",\n\t     \"dout_peric0_usi02_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_5, \"gout_peric0_ipclk_5\",\n\t     \"dout_peric0_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_6, \"gout_peric0_ipclk_6\",\n\t     \"dout_peric0_usi03_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_7, \"gout_peric0_ipclk_7\",\n\t     \"dout_peric0_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_8, \"gout_peric0_ipclk_8\",\n\t     \"dout_peric0_usi04_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_9, \"gout_peric0_ipclk_9\",\n\t     \"dout_peric0_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_10, \"gout_peric0_ipclk_10\",\n\t     \"dout_peric0_usi05_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_IPCLK_11, \"gout_peric0_ipclk_11\",\n\t     \"dout_peric0_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11,\n\t     21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_PERIC0_PCLK_0, \"gout_peric0_pclk_0\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_1, \"gout_peric0_pclk_1\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_2, \"gout_peric0_pclk_2\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_3, \"gout_peric0_pclk_3\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_4, \"gout_peric0_pclk_4\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_5, \"gout_peric0_pclk_5\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_6, \"gout_peric0_pclk_6\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_7, \"gout_peric0_pclk_7\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_8, \"gout_peric0_pclk_8\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_9, \"gout_peric0_pclk_9\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_10, \"gout_peric0_pclk_10\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC0_PCLK_11, \"gout_peric0_pclk_11\",\n\t     \"mout_peric0_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11,\n\t     21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peric0_cmu_info __initconst = {\n\t.mux_clks\t\t= peric0_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peric0_mux_clks),\n\t.div_clks\t\t= peric0_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(peric0_div_clks),\n\t.gate_clks\t\t= peric0_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peric0_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_PERIC0,\n\t.clk_regs\t\t= peric0_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peric0_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_peric0_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER\t0x0600\n#define PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER\t0x0610\n#define CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI\t0x1000\n#define CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI\t0x1004\n#define CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI\t0x1008\n#define CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI\t0x100c\n#define CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI\t0x1010\n#define CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI\t0x1014\n#define CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C\t0x1018\n#define CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI\t0x1800\n#define CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI\t0x1804\n#define CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI\t0x1808\n#define CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI\t0x180c\n#define CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI\t0x1810\n#define CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI\t0x1814\n#define CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C\t0x1818\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0\t0x2014\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1\t0x2018\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2\t0x2024\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3\t0x2028\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4\t0x202c\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5\t0x2030\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6\t0x2034\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7\t0x2038\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8\t0x203c\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9\t0x2040\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10\t0x201c\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11\t0x2020\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0\t0x2044\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1\t0x2048\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2\t0x2054\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3\t0x2058\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4\t0x205c\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5\t0x2060\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6\t0x2064\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7\t0x2068\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8\t0x206c\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9\t0x2070\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10\t0x204c\n#define CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11\t0x2050\n\nstatic const unsigned long peric1_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_PERIC1_IP_USER,\n\tCLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI,\n\tCLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C,\n\tCLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,\n\tCLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10,\n\tCLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11,\n};\n\n \nPNAME(mout_peric1_bus_user_p) = { \"oscclk\", \"dout_clkcmu_peric1_bus\" };\nPNAME(mout_peric1_ip_user_p) = { \"oscclk\", \"dout_clkcmu_peric1_ip\" };\nPNAME(mout_peric1_usi_p) = { \"oscclk\", \"mout_peric1_ip_user\" };\n\nstatic const struct samsung_mux_clock peric1_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_PERIC1_BUS_USER, \"mout_peric1_bus_user\",\n\t    mout_peric1_bus_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_PERIC1_IP_USER, \"mout_peric1_ip_user\",\n\t    mout_peric1_ip_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER, 4, 1),\n\t \n\tMUX(CLK_MOUT_PERIC1_USI06_USI, \"mout_peric1_usi06_usi\",\n\t    mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC1_USI07_USI, \"mout_peric1_usi07_usi\",\n\t    mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC1_USI08_USI, \"mout_peric1_usi08_usi\",\n\t    mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC1_USI09_USI, \"mout_peric1_usi09_usi\",\n\t    mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC1_USI10_USI, \"mout_peric1_usi10_usi\",\n\t    mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI, 0, 1),\n\tMUX(CLK_MOUT_PERIC1_USI11_USI, \"mout_peric1_usi11_usi\",\n\t    mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI, 0, 1),\n\t \n\tMUX(CLK_MOUT_PERIC1_USI_I2C, \"mout_peric1_usi_i2c\",\n\t    mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C, 0, 1),\n};\n\nstatic const struct samsung_div_clock peric1_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DOUT_PERIC1_USI06_USI, \"dout_peric1_usi06_usi\",\n\t    \"mout_peric1_usi06_usi\", CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC1_USI07_USI, \"dout_peric1_usi07_usi\",\n\t    \"mout_peric1_usi07_usi\", CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC1_USI08_USI, \"dout_peric1_usi08_usi\",\n\t    \"mout_peric1_usi08_usi\", CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC1_USI09_USI, \"dout_peric1_usi09_usi\",\n\t    \"mout_peric1_usi09_usi\", CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC1_USI10_USI, \"dout_peric1_usi10_usi\",\n\t    \"mout_peric1_usi10_usi\", CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI,\n\t    0, 4),\n\tDIV(CLK_DOUT_PERIC1_USI11_USI, \"dout_peric1_usi11_usi\",\n\t    \"mout_peric1_usi11_usi\", CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,\n\t    0, 4),\n\t \n\tDIV(CLK_DOUT_PERIC1_USI_I2C, \"dout_peric1_usi_i2c\",\n\t    \"mout_peric1_usi_i2c\", CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C, 0, 4),\n};\n\nstatic const struct samsung_gate_clock peric1_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_PERIC1_IPCLK_0, \"gout_peric1_ipclk_0\",\n\t     \"dout_peric1_usi06_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_1, \"gout_peric1_ipclk_1\",\n\t     \"dout_peric1_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_2, \"gout_peric1_ipclk_2\",\n\t     \"dout_peric1_usi07_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_3, \"gout_peric1_ipclk_3\",\n\t     \"dout_peric1_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_4, \"gout_peric1_ipclk_4\",\n\t     \"dout_peric1_usi08_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_5, \"gout_peric1_ipclk_5\",\n\t     \"dout_peric1_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_6, \"gout_peric1_ipclk_6\",\n\t     \"dout_peric1_usi09_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_7, \"gout_peric1_ipclk_7\",\n\t     \"dout_peric1_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_8, \"gout_peric1_ipclk_8\",\n\t     \"dout_peric1_usi10_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_9, \"gout_peric1_ipclk_9\",\n\t     \"dout_peric1_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_10, \"gout_peric1_ipclk_10\",\n\t     \"dout_peric1_usi11_usi\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_IPCLK_11, \"gout_peric1_ipclk_11\",\n\t     \"dout_peric1_usi_i2c\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11,\n\t     21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_PERIC1_PCLK_0, \"gout_peric1_pclk_0\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_1, \"gout_peric1_pclk_1\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_2, \"gout_peric1_pclk_2\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_3, \"gout_peric1_pclk_3\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_4, \"gout_peric1_pclk_4\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_5, \"gout_peric1_pclk_5\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_6, \"gout_peric1_pclk_6\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_7, \"gout_peric1_pclk_7\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_8, \"gout_peric1_pclk_8\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_9, \"gout_peric1_pclk_9\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_10, \"gout_peric1_pclk_10\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_PERIC1_PCLK_11, \"gout_peric1_pclk_11\",\n\t     \"mout_peric1_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11,\n\t     21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peric1_cmu_info __initconst = {\n\t.mux_clks\t\t= peric1_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peric1_mux_clks),\n\t.div_clks\t\t= peric1_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(peric1_div_clks),\n\t.gate_clks\t\t= peric1_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peric1_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_PERIC1,\n\t.clk_regs\t\t= peric1_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peric1_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_peric1_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER\t0x0600\n#define CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK\t0x2058\n#define CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK\t0x205c\n#define CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK\t0x2060\n\nstatic const unsigned long peris_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_PERIS_BUS_USER,\n\tCLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,\n\tCLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,\n\tCLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,\n};\n\n \nPNAME(mout_peris_bus_user_p) = { \"oscclk\", \"dout_clkcmu_peris_bus\" };\n\nstatic const struct samsung_mux_clock peris_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_PERIS_BUS_USER, \"mout_peris_bus_user\",\n\t    mout_peris_bus_user_p, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER, 4, 1),\n};\n\nstatic const struct samsung_gate_clock peris_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_SYSREG_PERIS_PCLK, \"gout_sysreg_peris_pclk\",\n\t     \"mout_peris_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_WDT_CLUSTER0, \"gout_wdt_cluster0\", \"mout_peris_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_WDT_CLUSTER1, \"gout_wdt_cluster1\", \"mout_peris_bus_user\",\n\t     CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,\n\t     21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info peris_cmu_info __initconst = {\n\t.mux_clks\t\t= peris_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peris_mux_clks),\n\t.gate_clks\t\t= peris_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peris_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_PERIS,\n\t.clk_regs\t\t= peris_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peris_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_peris_bus\",\n};\n\nstatic int __init exynosautov9_cmu_probe(struct platform_device *pdev)\n{\n\tconst struct samsung_cmu_info *info;\n\tstruct device *dev = &pdev->dev;\n\n\tinfo = of_device_get_match_data(dev);\n\texynos_arm64_register_cmu(dev, dev->of_node, info);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id exynosautov9_cmu_of_match[] = {\n\t{\n\t\t.compatible = \"samsung,exynosautov9-cmu-busmc\",\n\t\t.data = &busmc_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynosautov9-cmu-core\",\n\t\t.data = &core_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynosautov9-cmu-fsys0\",\n\t\t.data = &fsys0_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynosautov9-cmu-fsys1\",\n\t\t.data = &fsys1_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynosautov9-cmu-fsys2\",\n\t\t.data = &fsys2_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynosautov9-cmu-peric0\",\n\t\t.data = &peric0_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynosautov9-cmu-peric1\",\n\t\t.data = &peric1_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynosautov9-cmu-peris\",\n\t\t.data = &peris_cmu_info,\n\t}, {\n\t},\n};\n\nstatic struct platform_driver exynosautov9_cmu_driver __refdata = {\n\t.driver = {\n\t\t.name = \"exynosautov9-cmu\",\n\t\t.of_match_table = exynosautov9_cmu_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = exynosautov9_cmu_probe,\n};\n\nstatic int __init exynosautov9_cmu_init(void)\n{\n\treturn platform_driver_register(&exynosautov9_cmu_driver);\n}\ncore_initcall(exynosautov9_cmu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}