Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 20:52:03 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file div_timing_summary_routed.rpt -pb div_timing_summary_routed.pb -rpx div_timing_summary_routed.rpx -warn_on_violation
| Design       : div
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.083        0.000                      0                 2243        0.055        0.000                      0                 2243        0.470        0.000                       0                  1042  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.083        0.000                      0                 2243        0.055        0.000                      0                 2243        0.470        0.000                       0                  1042  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.308ns (14.465%)  route 1.821ns (85.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.821     2.801    ap_CS_fsm_state19
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[22]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y107        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[22]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.308ns (14.465%)  route 1.821ns (85.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.821     2.801    ap_CS_fsm_state19
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[25]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y107        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[25]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.308ns (14.465%)  route 1.821ns (85.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.821     2.801    ap_CS_fsm_state19
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[38]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y107        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[38]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.308ns (14.465%)  route 1.821ns (85.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.821     2.801    ap_CS_fsm_state19
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X16Y107        FDRE                                         r  mul_reg_110_reg[39]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y107        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[39]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.308ns (14.595%)  route 1.802ns (85.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.802     2.782    ap_CS_fsm_state19
    SLICE_X12Y102        FDRE                                         r  mul_reg_110_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X12Y102        FDRE                                         r  mul_reg_110_reg[10]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[10]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.308ns (14.595%)  route 1.802ns (85.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.802     2.782    ap_CS_fsm_state19
    SLICE_X12Y102        FDRE                                         r  mul_reg_110_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X12Y102        FDRE                                         r  mul_reg_110_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[2]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.308ns (14.595%)  route 1.802ns (85.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.802     2.782    ap_CS_fsm_state19
    SLICE_X12Y102        FDRE                                         r  mul_reg_110_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X12Y102        FDRE                                         r  mul_reg_110_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X12Y102        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[3]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.308ns (14.630%)  route 1.797ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.797     2.777    ap_CS_fsm_state19
    SLICE_X16Y112        FDRE                                         r  mul_reg_110_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X16Y112        FDRE                                         r  mul_reg_110_reg[40]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y112        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[40]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.308ns (14.630%)  route 1.797ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.797     2.777    ap_CS_fsm_state19
    SLICE_X16Y112        FDRE                                         r  mul_reg_110_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X16Y112        FDRE                                         r  mul_reg_110_reg[45]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y112        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[45]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mul_reg_110_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.308ns (14.630%)  route 1.797ns (85.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.672     0.672    ap_clk
    SLICE_X12Y127        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[18]/Q
                         net (fo=131, routed)         1.797     2.777    ap_CS_fsm_state19
    SLICE_X16Y112        FDRE                                         r  mul_reg_110_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=1041, unset)         0.638     3.138    ap_clk
    SLICE_X16Y112        FDRE                                         r  mul_reg_110_reg[48]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y112        FDRE (Setup_fdre_C_CE)      -0.219     2.884    mul_reg_110_reg[48]
  -------------------------------------------------------------------
                         required time                          2.884    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg[6]__2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__2_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.664%)  route 0.106ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X12Y120        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg[6]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg[6]__2/Q
                         net (fo=1, routed)           0.106     0.507    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg[6]__2_n_0
    SLICE_X12Y118        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__2_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X12Y118        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__2_srl5/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X12Y118        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__2_srl5
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg[7]__1_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.978%)  route 0.099ns (52.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X15Y111        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg[41]/Q
                         net (fo=1, routed)           0.099     0.473    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg_n_0_[41]
    SLICE_X14Y111        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg[7]__1_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y111        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg[7]__1_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.416    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff1_reg[7]__1_srl2
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[7]__3_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.978%)  route 0.099ns (52.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X15Y123        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y123        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg[58]/Q
                         net (fo=1, routed)           0.099     0.473    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/a_reg0_reg_n_0_[58]
    SLICE_X14Y123        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[7]__3_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y123        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[7]__3_srl6/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y123        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.416    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg[7]__3_srl6
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[16]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__1_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.343%)  route 0.142ns (58.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X13Y114        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[16]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y114        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[16]__1/Q
                         net (fo=1, routed)           0.142     0.525    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[16]__1_n_0
    SLICE_X14Y114        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__1_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y114        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__1_srl9/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]__1_srl9
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[3]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[3]__1_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.343%)  route 0.142ns (58.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X13Y110        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[3]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[3]__1/Q
                         net (fo=1, routed)           0.142     0.525    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[3]__1_n_0
    SLICE_X14Y110        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[3]__1_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y110        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[3]__1_srl9/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[3]__1_srl9
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[9]__1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__1_srl9/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.788%)  route 0.145ns (59.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X13Y112        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[9]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[9]__1/Q
                         net (fo=1, routed)           0.145     0.528    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg[9]__1_n_0
    SLICE_X14Y112        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__1_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y112        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__1_srl9/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__1_srl9
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[15]__0_srl12/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.671%)  route 0.146ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X13Y108        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[15]__0/Q
                         net (fo=1, routed)           0.146     0.529    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[15]__0_n_0
    SLICE_X14Y109        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[15]__0_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y109        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[15]__0_srl12/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[15]__0_srl12
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__0_srl12/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.671%)  route 0.146ns (59.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X13Y107        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[9]__0/Q
                         net (fo=1, routed)           0.146     0.529    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[9]__0_n_0
    SLICE_X14Y108        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__0_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y108        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__0_srl12/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[9]__0_srl12
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.593%)  route 0.146ns (59.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X13Y104        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg[16]/Q
                         net (fo=1, routed)           0.146     0.530    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg_n_0_[16]
    SLICE_X14Y105        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X14Y105        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]_srl14/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X14Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[16]_srl14
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[8]__0_srl12/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.767%)  route 0.151ns (60.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.283     0.283    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X13Y107        FDRE                                         r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[8]__0/Q
                         net (fo=1, routed)           0.151     0.535    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff4_reg[8]__0_n_0
    SLICE_X16Y107        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[8]__0_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1041, unset)         0.298     0.298    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/ap_clk
    SLICE_X16Y107        SRL16E                                       r  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[8]__0_srl12/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[8]__0_srl12
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y52    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff13_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y54    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff15_reg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y50    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff11_reg__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y55    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg__5/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y42    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff3_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y44    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff5_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y48    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff9_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y46    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff7_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y53    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff14_reg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y41    div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff2_reg__0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y107  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__0_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y112  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__1_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y118  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__2_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y127  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__3_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y103  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y107  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__0_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y112  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__1_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y119  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__2_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X18Y127  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__3_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y102  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y107  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__0_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y112  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__1_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y118  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__2_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y127  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]__3_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y103  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[6]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y107  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__0_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X14Y112  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__1_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y119  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__2_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X18Y127  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]__3_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X10Y102  div_mul_64s_66ns_bkb_U1/div_mul_64s_66ns_bkb_MulnS_0_U/buff16_reg[7]_srl14/CLK



