$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Sun Mar 12 22:14:57 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module AND2Gate_vlg_vec_tst $end
$var reg 1 ! inPort0 $end
$var reg 1 " inPort1 $end
$var wire 1 # outPort $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * outPort~output_o $end
$var wire 1 + inPort0~input_o $end
$var wire 1 , inPort1~input_o $end
$var wire 1 - outPort~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
$end
#10000
1"
1,
#60000
1!
1+
1-
1*
1#
#90000
0"
0,
0-
0*
0#
#100000
0!
0+
#170000
1"
1,
#220000
1!
1+
1-
1*
1#
#300000
0!
0+
0-
0*
0#
#420000
1!
1+
1-
1*
1#
#450000
0"
0,
0-
0*
0#
#460000
0!
0+
#500000
1!
1+
#530000
1"
1,
1-
1*
1#
#620000
0!
0+
0-
0*
0#
#650000
0"
0,
#690000
1"
1,
#730000
0"
0,
#740000
1!
1+
#780000
0!
0+
#810000
1"
1,
#820000
1!
1+
1-
1*
1#
#900000
0!
0+
0-
0*
0#
#960000
0"
0,
#1000000
