display|window|size DUM,push|r12|	|push|rbp|	|mov|rbp|rsi|	|push|rbx|	|mov|esi|const_11|	|mov|ebx|edi|	|xor|edi|edi|	|sub|rsp|const_2|	|mov|rax|qword|ptr|fs:const_12|	|mov|qword|ptr|rsp|+|8|rax|	|xor|eax|eax|	|mov|rdx|rsp|	|call|const_3|	|test|eax|eax|	|je|const_8|	|test|bl|bl|	|movzx|edx|word|ptr|rsp|+|2|	|movzx|esi|word|ptr|rsp|	|je|const_10|	|lea|rdi|rip|+|const_1|	|xor|eax|eax|	|call|const_4|	|mov|dword|ptr|rip|+|const_5|0|	|jmp|const_9|	|mov|rax|qword|ptr|rsp|+|8|	|xor|rax|qword|ptr|fs:const_12|	|jne|const_6|	|add|rsp|const_2|	|pop|rbx|	|pop|rbp|	|pop|r12|	|ret|	|CONS|<Bool|__eq__|Extract|31|0|ret_0|const_0|>	|<Bool|__eq__|__and__|ZeroExt|56|Extract|7|0|reg_rdi|const_7|const_0|>	,DUM
display|window|size DUM,push|r12|	|push|rbp|	|mov|rbp|rsi|	|push|rbx|	|mov|esi|const_11|	|mov|ebx|edi|	|xor|edi|edi|	|sub|rsp|const_2|	|mov|rax|qword|ptr|fs:const_12|	|mov|qword|ptr|rsp|+|8|rax|	|xor|eax|eax|	|mov|rdx|rsp|	|call|const_3|	|test|eax|eax|	|je|const_8|	|test|bl|bl|	|movzx|edx|word|ptr|rsp|+|2|	|movzx|esi|word|ptr|rsp|	|je|const_10|	|lea|rdi|rip|+|const_13|	|xor|eax|eax|	|call|const_4|	|jmp|const_9|	|mov|rax|qword|ptr|rsp|+|8|	|xor|rax|qword|ptr|fs:const_12|	|jne|const_6|	|add|rsp|const_2|	|pop|rbx|	|pop|rbp|	|pop|r12|	|ret|	|CONS|<Bool|__eq__|Extract|31|0|ret_0|const_0|>	|<Bool|__ne__|__and__|ZeroExt|56|Extract|7|0|reg_rdi|const_7|const_0|>	,DUM
display|window|size DUM,push|r12|	|push|rbp|	|mov|rbp|rsi|	|push|rbx|	|mov|esi|const_11|	|mov|ebx|edi|	|xor|edi|edi|	|sub|rsp|const_2|	|mov|rax|qword|ptr|fs:const_12|	|mov|qword|ptr|rsp|+|8|rax|	|xor|eax|eax|	|mov|rdx|rsp|	|call|const_3|	|test|eax|eax|	|je|const_8|	|call|const_15|	|cmp|dword|ptr|rax|const_14|	|mov|r12|rax|	|jne|const_16|	|test|bl|bl|	|je|const_17|	|mov|rax|qword|ptr|rsp|+|8|	|xor|rax|qword|ptr|fs:const_12|	|jne|const_6|	|add|rsp|const_2|	|pop|rbx|	|pop|rbp|	|pop|r12|	|ret|	|CONS|<Bool|Not|__eq__|Extract|31|0|ret_0|const_0|>	|<Bool|__le__|ret_1|const_18|>	|<Bool|__eq__|ret_1|const_0|>	|<Bool|__eq__|mem_0|const_14|>	|<Bool|__ne__|__and__|ZeroExt|56|Extract|7|0|reg_rdi|const_7|const_0|>	,DUM
