#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021195cca130 .scope module, "twenty_bit_adder_tb" "twenty_bit_adder_tb" 2 3;
 .timescale 0 0;
v0000021195d36cf0_0 .net "cout", 0 0, L_0000021195d38ff0;  1 drivers
v0000021195d38050_0 .var "i0", 19 0;
v0000021195d37470_0 .var "i1", 19 0;
v0000021195d38190_0 .net "s", 19 0, L_0000021195d398b0;  1 drivers
S_0000021195c78fd0 .scope module, "adder" "twenty_bit_adder" 2 8, 3 3 0, S_0000021195cca130;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "i0";
    .port_info 1 /INPUT 20 "i1";
    .port_info 2 /OUTPUT 20 "s";
    .port_info 3 /OUTPUT 1 "cout";
v0000021195d37f10_0 .net "c", 19 0, L_0000021195d393b0;  1 drivers
v0000021195d38870_0 .net "cout", 0 0, L_0000021195d38ff0;  alias, 1 drivers
v0000021195d36ed0_0 .net "i0", 19 0, v0000021195d38050_0;  1 drivers
v0000021195d36110_0 .net "i1", 19 0, v0000021195d37470_0;  1 drivers
v0000021195d36c50_0 .net "s", 19 0, L_0000021195d398b0;  alias, 1 drivers
L_0000021195d376f0 .part v0000021195d38050_0, 1, 1;
L_0000021195d37290 .part v0000021195d37470_0, 1, 1;
L_0000021195d36f70 .part L_0000021195d393b0, 0, 1;
L_0000021195d36890 .part v0000021195d38050_0, 2, 1;
L_0000021195d37c90 .part v0000021195d37470_0, 2, 1;
L_0000021195d37dd0 .part L_0000021195d393b0, 1, 1;
L_0000021195d364d0 .part v0000021195d38050_0, 3, 1;
L_0000021195d36930 .part v0000021195d37470_0, 3, 1;
L_0000021195d362f0 .part L_0000021195d393b0, 2, 1;
L_0000021195d382d0 .part v0000021195d38050_0, 4, 1;
L_0000021195d37ab0 .part v0000021195d37470_0, 4, 1;
L_0000021195d369d0 .part L_0000021195d393b0, 3, 1;
L_0000021195d37330 .part v0000021195d38050_0, 5, 1;
L_0000021195d37510 .part v0000021195d37470_0, 5, 1;
L_0000021195d36d90 .part L_0000021195d393b0, 4, 1;
L_0000021195d37650 .part v0000021195d38050_0, 6, 1;
L_0000021195d38410 .part v0000021195d37470_0, 6, 1;
L_0000021195d36a70 .part L_0000021195d393b0, 5, 1;
L_0000021195d36390 .part v0000021195d38050_0, 7, 1;
L_0000021195d36b10 .part v0000021195d37470_0, 7, 1;
L_0000021195d36e30 .part L_0000021195d393b0, 6, 1;
L_0000021195d37790 .part v0000021195d38050_0, 8, 1;
L_0000021195d384b0 .part v0000021195d37470_0, 8, 1;
L_0000021195d37830 .part L_0000021195d393b0, 7, 1;
L_0000021195d378d0 .part v0000021195d38050_0, 9, 1;
L_0000021195d37970 .part v0000021195d37470_0, 9, 1;
L_0000021195d37b50 .part L_0000021195d393b0, 8, 1;
L_0000021195d37bf0 .part v0000021195d38050_0, 10, 1;
L_0000021195d37d30 .part v0000021195d37470_0, 10, 1;
L_0000021195d38550 .part L_0000021195d393b0, 9, 1;
L_0000021195d39e50 .part v0000021195d38050_0, 11, 1;
L_0000021195d39810 .part v0000021195d37470_0, 11, 1;
L_0000021195d39590 .part L_0000021195d393b0, 10, 1;
L_0000021195d38910 .part v0000021195d38050_0, 12, 1;
L_0000021195d39630 .part v0000021195d37470_0, 12, 1;
L_0000021195d39c70 .part L_0000021195d393b0, 11, 1;
L_0000021195d39090 .part v0000021195d38050_0, 13, 1;
L_0000021195d39b30 .part v0000021195d37470_0, 13, 1;
L_0000021195d389b0 .part L_0000021195d393b0, 12, 1;
L_0000021195d39d10 .part v0000021195d38050_0, 14, 1;
L_0000021195d39270 .part v0000021195d37470_0, 14, 1;
L_0000021195d38b90 .part L_0000021195d393b0, 13, 1;
L_0000021195d38e10 .part v0000021195d38050_0, 15, 1;
L_0000021195d39310 .part v0000021195d37470_0, 15, 1;
L_0000021195d39bd0 .part L_0000021195d393b0, 14, 1;
L_0000021195d39a90 .part v0000021195d38050_0, 16, 1;
L_0000021195d38c30 .part v0000021195d37470_0, 16, 1;
L_0000021195d39db0 .part L_0000021195d393b0, 15, 1;
L_0000021195d39ef0 .part v0000021195d38050_0, 17, 1;
L_0000021195d38af0 .part v0000021195d37470_0, 17, 1;
L_0000021195d38cd0 .part L_0000021195d393b0, 16, 1;
L_0000021195d39770 .part v0000021195d38050_0, 18, 1;
L_0000021195d39f90 .part v0000021195d37470_0, 18, 1;
L_0000021195d38a50 .part L_0000021195d393b0, 17, 1;
L_0000021195d38d70 .part v0000021195d38050_0, 19, 1;
L_0000021195d38eb0 .part v0000021195d37470_0, 19, 1;
L_0000021195d391d0 .part L_0000021195d393b0, 18, 1;
L_0000021195d38f50 .part v0000021195d38050_0, 0, 1;
L_0000021195d396d0 .part v0000021195d37470_0, 0, 1;
LS_0000021195d398b0_0_0 .concat8 [ 1 1 1 1], L_0000021195d3fbc0, L_0000021195cc5ae0, L_0000021195cc5bc0, L_0000021195cc6640;
LS_0000021195d398b0_0_4 .concat8 [ 1 1 1 1], L_0000021195cc6250, L_0000021195cc5fb0, L_0000021195cc62c0, L_0000021195d3e4b0;
LS_0000021195d398b0_0_8 .concat8 [ 1 1 1 1], L_0000021195d3e520, L_0000021195d3e280, L_0000021195d3e600, L_0000021195d3e590;
LS_0000021195d398b0_0_12 .concat8 [ 1 1 1 1], L_0000021195d3e440, L_0000021195d3e7c0, L_0000021195d3fe60, L_0000021195d3fed0;
LS_0000021195d398b0_0_16 .concat8 [ 1 1 1 1], L_0000021195d3fa70, L_0000021195d3f140, L_0000021195d3fb50, L_0000021195d3f5a0;
LS_0000021195d398b0_1_0 .concat8 [ 4 4 4 4], LS_0000021195d398b0_0_0, LS_0000021195d398b0_0_4, LS_0000021195d398b0_0_8, LS_0000021195d398b0_0_12;
LS_0000021195d398b0_1_4 .concat8 [ 4 0 0 0], LS_0000021195d398b0_0_16;
L_0000021195d398b0 .concat8 [ 16 4 0 0], LS_0000021195d398b0_1_0, LS_0000021195d398b0_1_4;
LS_0000021195d393b0_0_0 .concat8 [ 1 1 1 1], L_0000021195d3f7d0, L_0000021195cc5a70, L_0000021195cc5df0, L_0000021195cc5f40;
LS_0000021195d393b0_0_4 .concat8 [ 1 1 1 1], L_0000021195cc5d10, L_0000021195cc6100, L_0000021195cc6410, L_0000021195d3e910;
LS_0000021195d393b0_0_8 .concat8 [ 1 1 1 1], L_0000021195d3ead0, L_0000021195d3e1a0, L_0000021195d3e210, L_0000021195d3e360;
LS_0000021195d393b0_0_12 .concat8 [ 1 1 1 1], L_0000021195d3e750, L_0000021195d3e8a0, L_0000021195d3ffb0, L_0000021195d3f680;
LS_0000021195d393b0_0_16 .concat8 [ 1 1 1 1], L_0000021195d3fd10, L_0000021195d3f300, L_0000021195d3fd80, L_0000021195d3f760;
LS_0000021195d393b0_1_0 .concat8 [ 4 4 4 4], LS_0000021195d393b0_0_0, LS_0000021195d393b0_0_4, LS_0000021195d393b0_0_8, LS_0000021195d393b0_0_12;
LS_0000021195d393b0_1_4 .concat8 [ 4 0 0 0], LS_0000021195d393b0_0_16;
L_0000021195d393b0 .concat8 [ 16 4 0 0], LS_0000021195d393b0_1_0, LS_0000021195d393b0_1_4;
L_0000021195d38ff0 .part L_0000021195d393b0, 19, 1;
S_0000021195c79160 .scope generate, "genblk1[1]" "genblk1[1]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5940 .param/l "i" 0 3 15, +C4<01>;
S_0000021195c2d6d0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195c79160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195cc5a70 .functor OR 1, L_0000021195cc61e0, L_0000021195cc6720, C4<0>, C4<0>;
v0000021195cc7600_0 .net "c1", 0 0, L_0000021195cc61e0;  1 drivers
v0000021195cc8000_0 .net "c2", 0 0, L_0000021195cc6720;  1 drivers
v0000021195cc6f20_0 .net "cin", 0 0, L_0000021195d36f70;  1 drivers
v0000021195cc7b00_0 .net "cout", 0 0, L_0000021195cc5a70;  1 drivers
v0000021195cc6fc0_0 .net "i0", 0 0, L_0000021195d376f0;  1 drivers
v0000021195cc76a0_0 .net "i1", 0 0, L_0000021195d37290;  1 drivers
v0000021195cc80a0_0 .net "s", 0 0, L_0000021195cc5ae0;  1 drivers
v0000021195cc8960_0 .net "s1", 0 0, L_0000021195cc6480;  1 drivers
S_0000021195c2d860 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195c2d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc6480 .functor XOR 1, L_0000021195d376f0, L_0000021195d37290, C4<0>, C4<0>;
L_0000021195cc61e0 .functor AND 1, L_0000021195d376f0, L_0000021195d37290, C4<1>, C4<1>;
v0000021195cc72e0_0 .net "cout", 0 0, L_0000021195cc61e0;  alias, 1 drivers
v0000021195cc7a60_0 .net "i0", 0 0, L_0000021195d376f0;  alias, 1 drivers
v0000021195cc7380_0 .net "i1", 0 0, L_0000021195d37290;  alias, 1 drivers
v0000021195cc8460_0 .net "s", 0 0, L_0000021195cc6480;  alias, 1 drivers
S_0000021195c42da0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195c2d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc5ae0 .functor XOR 1, L_0000021195d36f70, L_0000021195cc6480, C4<0>, C4<0>;
L_0000021195cc6720 .functor AND 1, L_0000021195d36f70, L_0000021195cc6480, C4<1>, C4<1>;
v0000021195cc7f60_0 .net "cout", 0 0, L_0000021195cc6720;  alias, 1 drivers
v0000021195cc6de0_0 .net "i0", 0 0, L_0000021195d36f70;  alias, 1 drivers
v0000021195cc79c0_0 .net "i1", 0 0, L_0000021195cc6480;  alias, 1 drivers
v0000021195cc6e80_0 .net "s", 0 0, L_0000021195cc5ae0;  alias, 1 drivers
S_0000021195c42f30 .scope generate, "genblk1[2]" "genblk1[2]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5d40 .param/l "i" 0 3 15, +C4<010>;
S_0000021195d1f030 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195c42f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195cc5df0 .functor OR 1, L_0000021195cc5d80, L_0000021195cc65d0, C4<0>, C4<0>;
v0000021195cc7ce0_0 .net "c1", 0 0, L_0000021195cc5d80;  1 drivers
v0000021195cc7e20_0 .net "c2", 0 0, L_0000021195cc65d0;  1 drivers
v0000021195cc71a0_0 .net "cin", 0 0, L_0000021195d37dd0;  1 drivers
v0000021195cc86e0_0 .net "cout", 0 0, L_0000021195cc5df0;  1 drivers
v0000021195cc8500_0 .net "i0", 0 0, L_0000021195d36890;  1 drivers
v0000021195cc77e0_0 .net "i1", 0 0, L_0000021195d37c90;  1 drivers
v0000021195cc6ca0_0 .net "s", 0 0, L_0000021195cc5bc0;  1 drivers
v0000021195cc7ec0_0 .net "s1", 0 0, L_0000021195cc64f0;  1 drivers
S_0000021195d1f1c0 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d1f030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc64f0 .functor XOR 1, L_0000021195d36890, L_0000021195d37c90, C4<0>, C4<0>;
L_0000021195cc5d80 .functor AND 1, L_0000021195d36890, L_0000021195d37c90, C4<1>, C4<1>;
v0000021195cc8320_0 .net "cout", 0 0, L_0000021195cc5d80;  alias, 1 drivers
v0000021195cc7ba0_0 .net "i0", 0 0, L_0000021195d36890;  alias, 1 drivers
v0000021195cc6ac0_0 .net "i1", 0 0, L_0000021195d37c90;  alias, 1 drivers
v0000021195cc7420_0 .net "s", 0 0, L_0000021195cc64f0;  alias, 1 drivers
S_0000021195d1f350 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d1f030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc5bc0 .functor XOR 1, L_0000021195d37dd0, L_0000021195cc64f0, C4<0>, C4<0>;
L_0000021195cc65d0 .functor AND 1, L_0000021195d37dd0, L_0000021195cc64f0, C4<1>, C4<1>;
v0000021195cc7740_0 .net "cout", 0 0, L_0000021195cc65d0;  alias, 1 drivers
v0000021195cc74c0_0 .net "i0", 0 0, L_0000021195d37dd0;  alias, 1 drivers
v0000021195cc7d80_0 .net "i1", 0 0, L_0000021195cc64f0;  alias, 1 drivers
v0000021195cc83c0_0 .net "s", 0 0, L_0000021195cc5bc0;  alias, 1 drivers
S_0000021195d1f4e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5f00 .param/l "i" 0 3 15, +C4<011>;
S_0000021195d1f670 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d1f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195cc5f40 .functor OR 1, L_0000021195cc63a0, L_0000021195cc6790, C4<0>, C4<0>;
v0000021195cc7060_0 .net "c1", 0 0, L_0000021195cc63a0;  1 drivers
v0000021195cc8640_0 .net "c2", 0 0, L_0000021195cc6790;  1 drivers
v0000021195cc6b60_0 .net "cin", 0 0, L_0000021195d362f0;  1 drivers
v0000021195cc8780_0 .net "cout", 0 0, L_0000021195cc5f40;  1 drivers
v0000021195cc8820_0 .net "i0", 0 0, L_0000021195d364d0;  1 drivers
v0000021195cc6c00_0 .net "i1", 0 0, L_0000021195d36930;  1 drivers
v0000021195cc6d40_0 .net "s", 0 0, L_0000021195cc6640;  1 drivers
v0000021195caf550_0 .net "s1", 0 0, L_0000021195cc5e60;  1 drivers
S_0000021195d1f800 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d1f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc5e60 .functor XOR 1, L_0000021195d364d0, L_0000021195d36930, C4<0>, C4<0>;
L_0000021195cc63a0 .functor AND 1, L_0000021195d364d0, L_0000021195d36930, C4<1>, C4<1>;
v0000021195cc7100_0 .net "cout", 0 0, L_0000021195cc63a0;  alias, 1 drivers
v0000021195cc81e0_0 .net "i0", 0 0, L_0000021195d364d0;  alias, 1 drivers
v0000021195cc7880_0 .net "i1", 0 0, L_0000021195d36930;  alias, 1 drivers
v0000021195cc7240_0 .net "s", 0 0, L_0000021195cc5e60;  alias, 1 drivers
S_0000021195d1f990 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d1f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc6640 .functor XOR 1, L_0000021195d362f0, L_0000021195cc5e60, C4<0>, C4<0>;
L_0000021195cc6790 .functor AND 1, L_0000021195d362f0, L_0000021195cc5e60, C4<1>, C4<1>;
v0000021195cc8140_0 .net "cout", 0 0, L_0000021195cc6790;  alias, 1 drivers
v0000021195cc8280_0 .net "i0", 0 0, L_0000021195d362f0;  alias, 1 drivers
v0000021195cc7920_0 .net "i1", 0 0, L_0000021195cc5e60;  alias, 1 drivers
v0000021195cc85a0_0 .net "s", 0 0, L_0000021195cc6640;  alias, 1 drivers
S_0000021195d1fb20 .scope generate, "genblk1[4]" "genblk1[4]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb57c0 .param/l "i" 0 3 15, +C4<0100>;
S_0000021195d1fcb0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d1fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195cc5d10 .functor OR 1, L_0000021195cc6800, L_0000021195cc6870, C4<0>, C4<0>;
v0000021195cb0950_0 .net "c1", 0 0, L_0000021195cc6800;  1 drivers
v0000021195cb91c0_0 .net "c2", 0 0, L_0000021195cc6870;  1 drivers
v0000021195cb76e0_0 .net "cin", 0 0, L_0000021195d369d0;  1 drivers
v0000021195cb9120_0 .net "cout", 0 0, L_0000021195cc5d10;  1 drivers
v0000021195cb9300_0 .net "i0", 0 0, L_0000021195d382d0;  1 drivers
v0000021195cb80e0_0 .net "i1", 0 0, L_0000021195d37ab0;  1 drivers
v0000021195cb8b80_0 .net "s", 0 0, L_0000021195cc6250;  1 drivers
v0000021195cb8860_0 .net "s1", 0 0, L_0000021195cc5c30;  1 drivers
S_0000021195d20e50 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d1fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc5c30 .functor XOR 1, L_0000021195d382d0, L_0000021195d37ab0, C4<0>, C4<0>;
L_0000021195cc6800 .functor AND 1, L_0000021195d382d0, L_0000021195d37ab0, C4<1>, C4<1>;
v0000021195caf870_0 .net "cout", 0 0, L_0000021195cc6800;  alias, 1 drivers
v0000021195caf690_0 .net "i0", 0 0, L_0000021195d382d0;  alias, 1 drivers
v0000021195caf9b0_0 .net "i1", 0 0, L_0000021195d37ab0;  alias, 1 drivers
v0000021195cb0590_0 .net "s", 0 0, L_0000021195cc5c30;  alias, 1 drivers
S_0000021195d21030 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d1fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc6250 .functor XOR 1, L_0000021195d369d0, L_0000021195cc5c30, C4<0>, C4<0>;
L_0000021195cc6870 .functor AND 1, L_0000021195d369d0, L_0000021195cc5c30, C4<1>, C4<1>;
v0000021195cafb90_0 .net "cout", 0 0, L_0000021195cc6870;  alias, 1 drivers
v0000021195caff50_0 .net "i0", 0 0, L_0000021195d369d0;  alias, 1 drivers
v0000021195cb0810_0 .net "i1", 0 0, L_0000021195cc5c30;  alias, 1 drivers
v0000021195cb08b0_0 .net "s", 0 0, L_0000021195cc6250;  alias, 1 drivers
S_0000021195d21cb0 .scope generate, "genblk1[5]" "genblk1[5]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5e80 .param/l "i" 0 3 15, +C4<0101>;
S_0000021195d211c0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d21cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195cc6100 .functor OR 1, L_0000021195cc5ed0, L_0000021195cc6020, C4<0>, C4<0>;
v0000021195cc39c0_0 .net "c1", 0 0, L_0000021195cc5ed0;  1 drivers
v0000021195cc22a0_0 .net "c2", 0 0, L_0000021195cc6020;  1 drivers
v0000021195cc2de0_0 .net "cin", 0 0, L_0000021195d36d90;  1 drivers
v0000021195cc2fc0_0 .net "cout", 0 0, L_0000021195cc6100;  1 drivers
v0000021195cc3ce0_0 .net "i0", 0 0, L_0000021195d37330;  1 drivers
v0000021195cad0e0_0 .net "i1", 0 0, L_0000021195d37510;  1 drivers
v0000021195cad7c0_0 .net "s", 0 0, L_0000021195cc5fb0;  1 drivers
v0000021195cad860_0 .net "s1", 0 0, L_0000021195cc5ca0;  1 drivers
S_0000021195d21350 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc5ca0 .functor XOR 1, L_0000021195d37330, L_0000021195d37510, C4<0>, C4<0>;
L_0000021195cc5ed0 .functor AND 1, L_0000021195d37330, L_0000021195d37510, C4<1>, C4<1>;
v0000021195cb8360_0 .net "cout", 0 0, L_0000021195cc5ed0;  alias, 1 drivers
v0000021195cb8ae0_0 .net "i0", 0 0, L_0000021195d37330;  alias, 1 drivers
v0000021195cb8ea0_0 .net "i1", 0 0, L_0000021195d37510;  alias, 1 drivers
v0000021195cc3420_0 .net "s", 0 0, L_0000021195cc5ca0;  alias, 1 drivers
S_0000021195d21b20 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d211c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc5fb0 .functor XOR 1, L_0000021195d36d90, L_0000021195cc5ca0, C4<0>, C4<0>;
L_0000021195cc6020 .functor AND 1, L_0000021195d36d90, L_0000021195cc5ca0, C4<1>, C4<1>;
v0000021195cc2a20_0 .net "cout", 0 0, L_0000021195cc6020;  alias, 1 drivers
v0000021195cc37e0_0 .net "i0", 0 0, L_0000021195d36d90;  alias, 1 drivers
v0000021195cc3600_0 .net "i1", 0 0, L_0000021195cc5ca0;  alias, 1 drivers
v0000021195cc2200_0 .net "s", 0 0, L_0000021195cc5fb0;  alias, 1 drivers
S_0000021195d214e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5a80 .param/l "i" 0 3 15, +C4<0110>;
S_0000021195d21670 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d214e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195cc6410 .functor OR 1, L_0000021195cc6170, L_0000021195cc6330, C4<0>, C4<0>;
v0000021195d22540_0 .net "c1", 0 0, L_0000021195cc6170;  1 drivers
v0000021195d22040_0 .net "c2", 0 0, L_0000021195cc6330;  1 drivers
v0000021195d236c0_0 .net "cin", 0 0, L_0000021195d36a70;  1 drivers
v0000021195d22b80_0 .net "cout", 0 0, L_0000021195cc6410;  1 drivers
v0000021195d23800_0 .net "i0", 0 0, L_0000021195d37650;  1 drivers
v0000021195d23080_0 .net "i1", 0 0, L_0000021195d38410;  1 drivers
v0000021195d22cc0_0 .net "s", 0 0, L_0000021195cc62c0;  1 drivers
v0000021195d23940_0 .net "s1", 0 0, L_0000021195cc5990;  1 drivers
S_0000021195d21e40 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d21670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc5990 .functor XOR 1, L_0000021195d37650, L_0000021195d38410, C4<0>, C4<0>;
L_0000021195cc6170 .functor AND 1, L_0000021195d37650, L_0000021195d38410, C4<1>, C4<1>;
v0000021195cada40_0 .net "cout", 0 0, L_0000021195cc6170;  alias, 1 drivers
v0000021195cad2c0_0 .net "i0", 0 0, L_0000021195d37650;  alias, 1 drivers
v0000021195cad400_0 .net "i1", 0 0, L_0000021195d38410;  alias, 1 drivers
v0000021195d22a40_0 .net "s", 0 0, L_0000021195cc5990;  alias, 1 drivers
S_0000021195d21990 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d21670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195cc62c0 .functor XOR 1, L_0000021195d36a70, L_0000021195cc5990, C4<0>, C4<0>;
L_0000021195cc6330 .functor AND 1, L_0000021195d36a70, L_0000021195cc5990, C4<1>, C4<1>;
v0000021195d23760_0 .net "cout", 0 0, L_0000021195cc6330;  alias, 1 drivers
v0000021195d22fe0_0 .net "i0", 0 0, L_0000021195d36a70;  alias, 1 drivers
v0000021195d227c0_0 .net "i1", 0 0, L_0000021195cc5990;  alias, 1 drivers
v0000021195d22f40_0 .net "s", 0 0, L_0000021195cc62c0;  alias, 1 drivers
S_0000021195d21800 .scope generate, "genblk1[7]" "genblk1[7]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5ec0 .param/l "i" 0 3 15, +C4<0111>;
S_0000021195d24500 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d21800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3e910 .functor OR 1, L_0000021195d3ed00, L_0000021195d3ede0, C4<0>, C4<0>;
v0000021195d23120_0 .net "c1", 0 0, L_0000021195d3ed00;  1 drivers
v0000021195d22900_0 .net "c2", 0 0, L_0000021195d3ede0;  1 drivers
v0000021195d22ae0_0 .net "cin", 0 0, L_0000021195d36e30;  1 drivers
v0000021195d22e00_0 .net "cout", 0 0, L_0000021195d3e910;  1 drivers
v0000021195d22ea0_0 .net "i0", 0 0, L_0000021195d36390;  1 drivers
v0000021195d238a0_0 .net "i1", 0 0, L_0000021195d36b10;  1 drivers
v0000021195d222c0_0 .net "s", 0 0, L_0000021195d3e4b0;  1 drivers
v0000021195d23bc0_0 .net "s1", 0 0, L_0000021195d3ec90;  1 drivers
S_0000021195d24b40 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d24500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3ec90 .functor XOR 1, L_0000021195d36390, L_0000021195d36b10, C4<0>, C4<0>;
L_0000021195d3ed00 .functor AND 1, L_0000021195d36390, L_0000021195d36b10, C4<1>, C4<1>;
v0000021195d22860_0 .net "cout", 0 0, L_0000021195d3ed00;  alias, 1 drivers
v0000021195d22180_0 .net "i0", 0 0, L_0000021195d36390;  alias, 1 drivers
v0000021195d22220_0 .net "i1", 0 0, L_0000021195d36b10;  alias, 1 drivers
v0000021195d23b20_0 .net "s", 0 0, L_0000021195d3ec90;  alias, 1 drivers
S_0000021195d24ff0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d24500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e4b0 .functor XOR 1, L_0000021195d36e30, L_0000021195d3ec90, C4<0>, C4<0>;
L_0000021195d3ede0 .functor AND 1, L_0000021195d36e30, L_0000021195d3ec90, C4<1>, C4<1>;
v0000021195d229a0_0 .net "cout", 0 0, L_0000021195d3ede0;  alias, 1 drivers
v0000021195d22c20_0 .net "i0", 0 0, L_0000021195d36e30;  alias, 1 drivers
v0000021195d23a80_0 .net "i1", 0 0, L_0000021195d3ec90;  alias, 1 drivers
v0000021195d22d60_0 .net "s", 0 0, L_0000021195d3e4b0;  alias, 1 drivers
S_0000021195d24370 .scope generate, "genblk1[8]" "genblk1[8]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb6180 .param/l "i" 0 3 15, +C4<01000>;
S_0000021195d24690 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d24370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3ead0 .functor OR 1, L_0000021195d3ec20, L_0000021195d3e980, C4<0>, C4<0>;
v0000021195d23da0_0 .net "c1", 0 0, L_0000021195d3ec20;  1 drivers
v0000021195d233a0_0 .net "c2", 0 0, L_0000021195d3e980;  1 drivers
v0000021195d22720_0 .net "cin", 0 0, L_0000021195d37830;  1 drivers
v0000021195d23e40_0 .net "cout", 0 0, L_0000021195d3ead0;  1 drivers
v0000021195d23ee0_0 .net "i0", 0 0, L_0000021195d37790;  1 drivers
v0000021195d225e0_0 .net "i1", 0 0, L_0000021195d384b0;  1 drivers
v0000021195d220e0_0 .net "s", 0 0, L_0000021195d3e520;  1 drivers
v0000021195d23440_0 .net "s1", 0 0, L_0000021195d3ef30;  1 drivers
S_0000021195d24cd0 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d24690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3ef30 .functor XOR 1, L_0000021195d37790, L_0000021195d384b0, C4<0>, C4<0>;
L_0000021195d3ec20 .functor AND 1, L_0000021195d37790, L_0000021195d384b0, C4<1>, C4<1>;
v0000021195d23c60_0 .net "cout", 0 0, L_0000021195d3ec20;  alias, 1 drivers
v0000021195d231c0_0 .net "i0", 0 0, L_0000021195d37790;  alias, 1 drivers
v0000021195d23260_0 .net "i1", 0 0, L_0000021195d384b0;  alias, 1 drivers
v0000021195d22360_0 .net "s", 0 0, L_0000021195d3ef30;  alias, 1 drivers
S_0000021195d25ae0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d24690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e520 .functor XOR 1, L_0000021195d37830, L_0000021195d3ef30, C4<0>, C4<0>;
L_0000021195d3e980 .functor AND 1, L_0000021195d37830, L_0000021195d3ef30, C4<1>, C4<1>;
v0000021195d23d00_0 .net "cout", 0 0, L_0000021195d3e980;  alias, 1 drivers
v0000021195d22400_0 .net "i0", 0 0, L_0000021195d37830;  alias, 1 drivers
v0000021195d239e0_0 .net "i1", 0 0, L_0000021195d3ef30;  alias, 1 drivers
v0000021195d23300_0 .net "s", 0 0, L_0000021195d3e520;  alias, 1 drivers
S_0000021195d25630 .scope generate, "genblk1[9]" "genblk1[9]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb6240 .param/l "i" 0 3 15, +C4<01001>;
S_0000021195d257c0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d25630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3e1a0 .functor OR 1, L_0000021195d3e9f0, L_0000021195d3eec0, C4<0>, C4<0>;
v0000021195d26e20_0 .net "c1", 0 0, L_0000021195d3e9f0;  1 drivers
v0000021195d26d80_0 .net "c2", 0 0, L_0000021195d3eec0;  1 drivers
v0000021195d27b40_0 .net "cin", 0 0, L_0000021195d37b50;  1 drivers
v0000021195d261a0_0 .net "cout", 0 0, L_0000021195d3e1a0;  1 drivers
v0000021195d27640_0 .net "i0", 0 0, L_0000021195d378d0;  1 drivers
v0000021195d26ba0_0 .net "i1", 0 0, L_0000021195d37970;  1 drivers
v0000021195d27e60_0 .net "s", 0 0, L_0000021195d3e280;  1 drivers
v0000021195d27aa0_0 .net "s1", 0 0, L_0000021195d3ee50;  1 drivers
S_0000021195d25e00 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d257c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3ee50 .functor XOR 1, L_0000021195d378d0, L_0000021195d37970, C4<0>, C4<0>;
L_0000021195d3e9f0 .functor AND 1, L_0000021195d378d0, L_0000021195d37970, C4<1>, C4<1>;
v0000021195d234e0_0 .net "cout", 0 0, L_0000021195d3e9f0;  alias, 1 drivers
v0000021195d224a0_0 .net "i0", 0 0, L_0000021195d378d0;  alias, 1 drivers
v0000021195d23580_0 .net "i1", 0 0, L_0000021195d37970;  alias, 1 drivers
v0000021195d23620_0 .net "s", 0 0, L_0000021195d3ee50;  alias, 1 drivers
S_0000021195d25180 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d257c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e280 .functor XOR 1, L_0000021195d37b50, L_0000021195d3ee50, C4<0>, C4<0>;
L_0000021195d3eec0 .functor AND 1, L_0000021195d37b50, L_0000021195d3ee50, C4<1>, C4<1>;
v0000021195d22680_0 .net "cout", 0 0, L_0000021195d3eec0;  alias, 1 drivers
v0000021195d278c0_0 .net "i0", 0 0, L_0000021195d37b50;  alias, 1 drivers
v0000021195d26600_0 .net "i1", 0 0, L_0000021195d3ee50;  alias, 1 drivers
v0000021195d26b00_0 .net "s", 0 0, L_0000021195d3e280;  alias, 1 drivers
S_0000021195d24050 .scope generate, "genblk1[10]" "genblk1[10]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb6140 .param/l "i" 0 3 15, +C4<01010>;
S_0000021195d25950 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d24050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3e210 .functor OR 1, L_0000021195d3eb40, L_0000021195d3ebb0, C4<0>, C4<0>;
v0000021195d27a00_0 .net "c1", 0 0, L_0000021195d3eb40;  1 drivers
v0000021195d26380_0 .net "c2", 0 0, L_0000021195d3ebb0;  1 drivers
v0000021195d27be0_0 .net "cin", 0 0, L_0000021195d38550;  1 drivers
v0000021195d26ce0_0 .net "cout", 0 0, L_0000021195d3e210;  1 drivers
v0000021195d27000_0 .net "i0", 0 0, L_0000021195d37bf0;  1 drivers
v0000021195d267e0_0 .net "i1", 0 0, L_0000021195d37d30;  1 drivers
v0000021195d270a0_0 .net "s", 0 0, L_0000021195d3e600;  1 drivers
v0000021195d27960_0 .net "s1", 0 0, L_0000021195d3ea60;  1 drivers
S_0000021195d25310 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d25950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3ea60 .functor XOR 1, L_0000021195d37bf0, L_0000021195d37d30, C4<0>, C4<0>;
L_0000021195d3eb40 .functor AND 1, L_0000021195d37bf0, L_0000021195d37d30, C4<1>, C4<1>;
v0000021195d26f60_0 .net "cout", 0 0, L_0000021195d3eb40;  alias, 1 drivers
v0000021195d27500_0 .net "i0", 0 0, L_0000021195d37bf0;  alias, 1 drivers
v0000021195d26240_0 .net "i1", 0 0, L_0000021195d37d30;  alias, 1 drivers
v0000021195d26c40_0 .net "s", 0 0, L_0000021195d3ea60;  alias, 1 drivers
S_0000021195d25c70 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d25950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e600 .functor XOR 1, L_0000021195d38550, L_0000021195d3ea60, C4<0>, C4<0>;
L_0000021195d3ebb0 .functor AND 1, L_0000021195d38550, L_0000021195d3ea60, C4<1>, C4<1>;
v0000021195d275a0_0 .net "cout", 0 0, L_0000021195d3ebb0;  alias, 1 drivers
v0000021195d27c80_0 .net "i0", 0 0, L_0000021195d38550;  alias, 1 drivers
v0000021195d276e0_0 .net "i1", 0 0, L_0000021195d3ea60;  alias, 1 drivers
v0000021195d262e0_0 .net "s", 0 0, L_0000021195d3e600;  alias, 1 drivers
S_0000021195d241e0 .scope generate, "genblk1[11]" "genblk1[11]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5640 .param/l "i" 0 3 15, +C4<01011>;
S_0000021195d254a0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d241e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3e360 .functor OR 1, L_0000021195d3efa0, L_0000021195d3e2f0, C4<0>, C4<0>;
v0000021195d27f00_0 .net "c1", 0 0, L_0000021195d3efa0;  1 drivers
v0000021195d26880_0 .net "c2", 0 0, L_0000021195d3e2f0;  1 drivers
v0000021195d26060_0 .net "cin", 0 0, L_0000021195d39590;  1 drivers
v0000021195d26100_0 .net "cout", 0 0, L_0000021195d3e360;  1 drivers
v0000021195d27280_0 .net "i0", 0 0, L_0000021195d39e50;  1 drivers
v0000021195d27320_0 .net "i1", 0 0, L_0000021195d39810;  1 drivers
v0000021195d273c0_0 .net "s", 0 0, L_0000021195d3e590;  1 drivers
v0000021195d269c0_0 .net "s1", 0 0, L_0000021195d3e670;  1 drivers
S_0000021195d24820 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d254a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e670 .functor XOR 1, L_0000021195d39e50, L_0000021195d39810, C4<0>, C4<0>;
L_0000021195d3efa0 .functor AND 1, L_0000021195d39e50, L_0000021195d39810, C4<1>, C4<1>;
v0000021195d26ec0_0 .net "cout", 0 0, L_0000021195d3efa0;  alias, 1 drivers
v0000021195d27140_0 .net "i0", 0 0, L_0000021195d39e50;  alias, 1 drivers
v0000021195d27d20_0 .net "i1", 0 0, L_0000021195d39810;  alias, 1 drivers
v0000021195d27dc0_0 .net "s", 0 0, L_0000021195d3e670;  alias, 1 drivers
S_0000021195d249b0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d254a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e590 .functor XOR 1, L_0000021195d39590, L_0000021195d3e670, C4<0>, C4<0>;
L_0000021195d3e2f0 .functor AND 1, L_0000021195d39590, L_0000021195d3e670, C4<1>, C4<1>;
v0000021195d271e0_0 .net "cout", 0 0, L_0000021195d3e2f0;  alias, 1 drivers
v0000021195d27780_0 .net "i0", 0 0, L_0000021195d39590;  alias, 1 drivers
v0000021195d266a0_0 .net "i1", 0 0, L_0000021195d3e670;  alias, 1 drivers
v0000021195d27820_0 .net "s", 0 0, L_0000021195d3e590;  alias, 1 drivers
S_0000021195d24e60 .scope generate, "genblk1[12]" "genblk1[12]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb6080 .param/l "i" 0 3 15, +C4<01100>;
S_0000021195d2bca0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d24e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3e750 .functor OR 1, L_0000021195d3e3d0, L_0000021195d3e6e0, C4<0>, C4<0>;
v0000021195d2d430_0 .net "c1", 0 0, L_0000021195d3e3d0;  1 drivers
v0000021195d2d2f0_0 .net "c2", 0 0, L_0000021195d3e6e0;  1 drivers
v0000021195d2ccb0_0 .net "cin", 0 0, L_0000021195d39c70;  1 drivers
v0000021195d2d890_0 .net "cout", 0 0, L_0000021195d3e750;  1 drivers
v0000021195d2db10_0 .net "i0", 0 0, L_0000021195d38910;  1 drivers
v0000021195d2d750_0 .net "i1", 0 0, L_0000021195d39630;  1 drivers
v0000021195d2d1b0_0 .net "s", 0 0, L_0000021195d3e440;  1 drivers
v0000021195d2ca30_0 .net "s1", 0 0, L_0000021195d3ed70;  1 drivers
S_0000021195d2b020 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d2bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3ed70 .functor XOR 1, L_0000021195d38910, L_0000021195d39630, C4<0>, C4<0>;
L_0000021195d3e3d0 .functor AND 1, L_0000021195d38910, L_0000021195d39630, C4<1>, C4<1>;
v0000021195d26420_0 .net "cout", 0 0, L_0000021195d3e3d0;  alias, 1 drivers
v0000021195d264c0_0 .net "i0", 0 0, L_0000021195d38910;  alias, 1 drivers
v0000021195d26920_0 .net "i1", 0 0, L_0000021195d39630;  alias, 1 drivers
v0000021195d26560_0 .net "s", 0 0, L_0000021195d3ed70;  alias, 1 drivers
S_0000021195d2ab70 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d2bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e440 .functor XOR 1, L_0000021195d39c70, L_0000021195d3ed70, C4<0>, C4<0>;
L_0000021195d3e6e0 .functor AND 1, L_0000021195d39c70, L_0000021195d3ed70, C4<1>, C4<1>;
v0000021195d27460_0 .net "cout", 0 0, L_0000021195d3e6e0;  alias, 1 drivers
v0000021195d26740_0 .net "i0", 0 0, L_0000021195d39c70;  alias, 1 drivers
v0000021195d26a60_0 .net "i1", 0 0, L_0000021195d3ed70;  alias, 1 drivers
v0000021195d2dcf0_0 .net "s", 0 0, L_0000021195d3e440;  alias, 1 drivers
S_0000021195d2bb10 .scope generate, "genblk1[13]" "genblk1[13]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb6440 .param/l "i" 0 3 15, +C4<01101>;
S_0000021195d2a850 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d2bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3e8a0 .functor OR 1, L_0000021195d3e130, L_0000021195d3e830, C4<0>, C4<0>;
v0000021195d2cd50_0 .net "c1", 0 0, L_0000021195d3e130;  1 drivers
v0000021195d2e290_0 .net "c2", 0 0, L_0000021195d3e830;  1 drivers
v0000021195d2dd90_0 .net "cin", 0 0, L_0000021195d389b0;  1 drivers
v0000021195d2d390_0 .net "cout", 0 0, L_0000021195d3e8a0;  1 drivers
v0000021195d2ded0_0 .net "i0", 0 0, L_0000021195d39090;  1 drivers
v0000021195d2d9d0_0 .net "i1", 0 0, L_0000021195d39b30;  1 drivers
v0000021195d2c670_0 .net "s", 0 0, L_0000021195d3e7c0;  1 drivers
v0000021195d2dc50_0 .net "s1", 0 0, L_0000021195d3f010;  1 drivers
S_0000021195d2b980 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d2a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3f010 .functor XOR 1, L_0000021195d39090, L_0000021195d39b30, C4<0>, C4<0>;
L_0000021195d3e130 .functor AND 1, L_0000021195d39090, L_0000021195d39b30, C4<1>, C4<1>;
v0000021195d2c5d0_0 .net "cout", 0 0, L_0000021195d3e130;  alias, 1 drivers
v0000021195d2cf30_0 .net "i0", 0 0, L_0000021195d39090;  alias, 1 drivers
v0000021195d2d930_0 .net "i1", 0 0, L_0000021195d39b30;  alias, 1 drivers
v0000021195d2c7b0_0 .net "s", 0 0, L_0000021195d3f010;  alias, 1 drivers
S_0000021195d2a6c0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d2a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3e7c0 .functor XOR 1, L_0000021195d389b0, L_0000021195d3f010, C4<0>, C4<0>;
L_0000021195d3e830 .functor AND 1, L_0000021195d389b0, L_0000021195d3f010, C4<1>, C4<1>;
v0000021195d2dbb0_0 .net "cout", 0 0, L_0000021195d3e830;  alias, 1 drivers
v0000021195d2c990_0 .net "i0", 0 0, L_0000021195d389b0;  alias, 1 drivers
v0000021195d2c8f0_0 .net "i1", 0 0, L_0000021195d3f010;  alias, 1 drivers
v0000021195d2de30_0 .net "s", 0 0, L_0000021195d3e7c0;  alias, 1 drivers
S_0000021195d2ad00 .scope generate, "genblk1[14]" "genblk1[14]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5980 .param/l "i" 0 3 15, +C4<01110>;
S_0000021195d2ae90 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d2ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3ffb0 .functor OR 1, L_0000021195d3fc30, L_0000021195d3f1b0, C4<0>, C4<0>;
v0000021195d2e0b0_0 .net "c1", 0 0, L_0000021195d3fc30;  1 drivers
v0000021195d2d070_0 .net "c2", 0 0, L_0000021195d3f1b0;  1 drivers
v0000021195d2e150_0 .net "cin", 0 0, L_0000021195d38b90;  1 drivers
v0000021195d2cc10_0 .net "cout", 0 0, L_0000021195d3ffb0;  1 drivers
v0000021195d2d610_0 .net "i0", 0 0, L_0000021195d39d10;  1 drivers
v0000021195d2cdf0_0 .net "i1", 0 0, L_0000021195d39270;  1 drivers
v0000021195d2d6b0_0 .net "s", 0 0, L_0000021195d3fe60;  1 drivers
v0000021195d2da70_0 .net "s1", 0 0, L_0000021195d3fa00;  1 drivers
S_0000021195d2b660 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d2ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3fa00 .functor XOR 1, L_0000021195d39d10, L_0000021195d39270, C4<0>, C4<0>;
L_0000021195d3fc30 .functor AND 1, L_0000021195d39d10, L_0000021195d39270, C4<1>, C4<1>;
v0000021195d2c710_0 .net "cout", 0 0, L_0000021195d3fc30;  alias, 1 drivers
v0000021195d2c850_0 .net "i0", 0 0, L_0000021195d39d10;  alias, 1 drivers
v0000021195d2df70_0 .net "i1", 0 0, L_0000021195d39270;  alias, 1 drivers
v0000021195d2cfd0_0 .net "s", 0 0, L_0000021195d3fa00;  alias, 1 drivers
S_0000021195d2a210 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d2ae90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3fe60 .functor XOR 1, L_0000021195d38b90, L_0000021195d3fa00, C4<0>, C4<0>;
L_0000021195d3f1b0 .functor AND 1, L_0000021195d38b90, L_0000021195d3fa00, C4<1>, C4<1>;
v0000021195d2d7f0_0 .net "cout", 0 0, L_0000021195d3f1b0;  alias, 1 drivers
v0000021195d2d4d0_0 .net "i0", 0 0, L_0000021195d38b90;  alias, 1 drivers
v0000021195d2d570_0 .net "i1", 0 0, L_0000021195d3fa00;  alias, 1 drivers
v0000021195d2e010_0 .net "s", 0 0, L_0000021195d3fe60;  alias, 1 drivers
S_0000021195d2a530 .scope generate, "genblk1[15]" "genblk1[15]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb6280 .param/l "i" 0 3 15, +C4<01111>;
S_0000021195d2b7f0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d2a530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3f680 .functor OR 1, L_0000021195d3fdf0, L_0000021195d40020, C4<0>, C4<0>;
v0000021195d2c490_0 .net "c1", 0 0, L_0000021195d3fdf0;  1 drivers
v0000021195d32540_0 .net "c2", 0 0, L_0000021195d40020;  1 drivers
v0000021195d32f40_0 .net "cin", 0 0, L_0000021195d39bd0;  1 drivers
v0000021195d33800_0 .net "cout", 0 0, L_0000021195d3f680;  1 drivers
v0000021195d32ae0_0 .net "i0", 0 0, L_0000021195d38e10;  1 drivers
v0000021195d32fe0_0 .net "i1", 0 0, L_0000021195d39310;  1 drivers
v0000021195d334e0_0 .net "s", 0 0, L_0000021195d3fed0;  1 drivers
v0000021195d33760_0 .net "s1", 0 0, L_0000021195d3f990;  1 drivers
S_0000021195d2be30 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d2b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3f990 .functor XOR 1, L_0000021195d38e10, L_0000021195d39310, C4<0>, C4<0>;
L_0000021195d3fdf0 .functor AND 1, L_0000021195d38e10, L_0000021195d39310, C4<1>, C4<1>;
v0000021195d2e1f0_0 .net "cout", 0 0, L_0000021195d3fdf0;  alias, 1 drivers
v0000021195d2cad0_0 .net "i0", 0 0, L_0000021195d38e10;  alias, 1 drivers
v0000021195d2d110_0 .net "i1", 0 0, L_0000021195d39310;  alias, 1 drivers
v0000021195d2d250_0 .net "s", 0 0, L_0000021195d3f990;  alias, 1 drivers
S_0000021195d2b1b0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d2b7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3fed0 .functor XOR 1, L_0000021195d39bd0, L_0000021195d3f990, C4<0>, C4<0>;
L_0000021195d40020 .functor AND 1, L_0000021195d39bd0, L_0000021195d3f990, C4<1>, C4<1>;
v0000021195d2cb70_0 .net "cout", 0 0, L_0000021195d40020;  alias, 1 drivers
v0000021195d2e330_0 .net "i0", 0 0, L_0000021195d39bd0;  alias, 1 drivers
v0000021195d2ce90_0 .net "i1", 0 0, L_0000021195d3f990;  alias, 1 drivers
v0000021195d2c530_0 .net "s", 0 0, L_0000021195d3fed0;  alias, 1 drivers
S_0000021195d2b340 .scope generate, "genblk1[16]" "genblk1[16]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5800 .param/l "i" 0 3 15, +C4<010000>;
S_0000021195d2a080 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d2b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3fd10 .functor OR 1, L_0000021195d3f920, L_0000021195d3f610, C4<0>, C4<0>;
v0000021195d32cc0_0 .net "c1", 0 0, L_0000021195d3f920;  1 drivers
v0000021195d320e0_0 .net "c2", 0 0, L_0000021195d3f610;  1 drivers
v0000021195d33b20_0 .net "cin", 0 0, L_0000021195d39db0;  1 drivers
v0000021195d33940_0 .net "cout", 0 0, L_0000021195d3fd10;  1 drivers
v0000021195d32220_0 .net "i0", 0 0, L_0000021195d39a90;  1 drivers
v0000021195d33bc0_0 .net "i1", 0 0, L_0000021195d38c30;  1 drivers
v0000021195d32d60_0 .net "s", 0 0, L_0000021195d3fa70;  1 drivers
v0000021195d331c0_0 .net "s1", 0 0, L_0000021195d3f290;  1 drivers
S_0000021195d2a3a0 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d2a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3f290 .functor XOR 1, L_0000021195d39a90, L_0000021195d38c30, C4<0>, C4<0>;
L_0000021195d3f920 .functor AND 1, L_0000021195d39a90, L_0000021195d38c30, C4<1>, C4<1>;
v0000021195d324a0_0 .net "cout", 0 0, L_0000021195d3f920;  alias, 1 drivers
v0000021195d325e0_0 .net "i0", 0 0, L_0000021195d39a90;  alias, 1 drivers
v0000021195d33440_0 .net "i1", 0 0, L_0000021195d38c30;  alias, 1 drivers
v0000021195d33a80_0 .net "s", 0 0, L_0000021195d3f290;  alias, 1 drivers
S_0000021195d2b4d0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d2a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3fa70 .functor XOR 1, L_0000021195d39db0, L_0000021195d3f290, C4<0>, C4<0>;
L_0000021195d3f610 .functor AND 1, L_0000021195d39db0, L_0000021195d3f290, C4<1>, C4<1>;
v0000021195d33da0_0 .net "cout", 0 0, L_0000021195d3f610;  alias, 1 drivers
v0000021195d32720_0 .net "i0", 0 0, L_0000021195d39db0;  alias, 1 drivers
v0000021195d32900_0 .net "i1", 0 0, L_0000021195d3f290;  alias, 1 drivers
v0000021195d32180_0 .net "s", 0 0, L_0000021195d3fa70;  alias, 1 drivers
S_0000021195d2a9e0 .scope generate, "genblk1[17]" "genblk1[17]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5fc0 .param/l "i" 0 3 15, +C4<010001>;
S_0000021195d35860 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d2a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3f300 .functor OR 1, L_0000021195d3f3e0, L_0000021195d3f450, C4<0>, C4<0>;
v0000021195d32b80_0 .net "c1", 0 0, L_0000021195d3f3e0;  1 drivers
v0000021195d32c20_0 .net "c2", 0 0, L_0000021195d3f450;  1 drivers
v0000021195d32e00_0 .net "cin", 0 0, L_0000021195d38cd0;  1 drivers
v0000021195d33080_0 .net "cout", 0 0, L_0000021195d3f300;  1 drivers
v0000021195d329a0_0 .net "i0", 0 0, L_0000021195d39ef0;  1 drivers
v0000021195d32360_0 .net "i1", 0 0, L_0000021195d38af0;  1 drivers
v0000021195d32860_0 .net "s", 0 0, L_0000021195d3f140;  1 drivers
v0000021195d33ee0_0 .net "s1", 0 0, L_0000021195d3fae0;  1 drivers
S_0000021195d34f00 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d35860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3fae0 .functor XOR 1, L_0000021195d39ef0, L_0000021195d38af0, C4<0>, C4<0>;
L_0000021195d3f3e0 .functor AND 1, L_0000021195d39ef0, L_0000021195d38af0, C4<1>, C4<1>;
v0000021195d33c60_0 .net "cout", 0 0, L_0000021195d3f3e0;  alias, 1 drivers
v0000021195d327c0_0 .net "i0", 0 0, L_0000021195d39ef0;  alias, 1 drivers
v0000021195d33120_0 .net "i1", 0 0, L_0000021195d38af0;  alias, 1 drivers
v0000021195d33260_0 .net "s", 0 0, L_0000021195d3fae0;  alias, 1 drivers
S_0000021195d34be0 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d35860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3f140 .functor XOR 1, L_0000021195d38cd0, L_0000021195d3fae0, C4<0>, C4<0>;
L_0000021195d3f450 .functor AND 1, L_0000021195d38cd0, L_0000021195d3fae0, C4<1>, C4<1>;
v0000021195d33d00_0 .net "cout", 0 0, L_0000021195d3f450;  alias, 1 drivers
v0000021195d333a0_0 .net "i0", 0 0, L_0000021195d38cd0;  alias, 1 drivers
v0000021195d33e40_0 .net "i1", 0 0, L_0000021195d3fae0;  alias, 1 drivers
v0000021195d32680_0 .net "s", 0 0, L_0000021195d3f140;  alias, 1 drivers
S_0000021195d359f0 .scope generate, "genblk1[18]" "genblk1[18]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5ac0 .param/l "i" 0 3 15, +C4<010010>;
S_0000021195d345a0 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d359f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3fd80 .functor OR 1, L_0000021195d3f4c0, L_0000021195d3f530, C4<0>, C4<0>;
v0000021195d336c0_0 .net "c1", 0 0, L_0000021195d3f4c0;  1 drivers
v0000021195d338a0_0 .net "c2", 0 0, L_0000021195d3f530;  1 drivers
v0000021195d339e0_0 .net "cin", 0 0, L_0000021195d38a50;  1 drivers
v0000021195d36bb0_0 .net "cout", 0 0, L_0000021195d3fd80;  1 drivers
v0000021195d371f0_0 .net "i0", 0 0, L_0000021195d39770;  1 drivers
v0000021195d385f0_0 .net "i1", 0 0, L_0000021195d39f90;  1 drivers
v0000021195d367f0_0 .net "s", 0 0, L_0000021195d3fb50;  1 drivers
v0000021195d36570_0 .net "s1", 0 0, L_0000021195d3ff40;  1 drivers
S_0000021195d35b80 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3ff40 .functor XOR 1, L_0000021195d39770, L_0000021195d39f90, C4<0>, C4<0>;
L_0000021195d3f4c0 .functor AND 1, L_0000021195d39770, L_0000021195d39f90, C4<1>, C4<1>;
v0000021195d33f80_0 .net "cout", 0 0, L_0000021195d3f4c0;  alias, 1 drivers
v0000021195d32a40_0 .net "i0", 0 0, L_0000021195d39770;  alias, 1 drivers
v0000021195d322c0_0 .net "i1", 0 0, L_0000021195d39f90;  alias, 1 drivers
v0000021195d32400_0 .net "s", 0 0, L_0000021195d3ff40;  alias, 1 drivers
S_0000021195d34d70 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d345a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3fb50 .functor XOR 1, L_0000021195d38a50, L_0000021195d3ff40, C4<0>, C4<0>;
L_0000021195d3f530 .functor AND 1, L_0000021195d38a50, L_0000021195d3ff40, C4<1>, C4<1>;
v0000021195d33300_0 .net "cout", 0 0, L_0000021195d3f530;  alias, 1 drivers
v0000021195d32ea0_0 .net "i0", 0 0, L_0000021195d38a50;  alias, 1 drivers
v0000021195d33580_0 .net "i1", 0 0, L_0000021195d3ff40;  alias, 1 drivers
v0000021195d33620_0 .net "s", 0 0, L_0000021195d3fb50;  alias, 1 drivers
S_0000021195d34730 .scope generate, "genblk1[19]" "genblk1[19]" 3 15, 3 15 0, S_0000021195c78fd0;
 .timescale 0 0;
P_0000021195cb5580 .param/l "i" 0 3 15, +C4<010011>;
S_0000021195d35090 .scope module, "fai" "full_adder" 3 16, 4 3 0, S_0000021195d34730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021195d3f760 .functor OR 1, L_0000021195d3f370, L_0000021195d3f6f0, C4<0>, C4<0>;
v0000021195d36610_0 .net "c1", 0 0, L_0000021195d3f370;  1 drivers
v0000021195d366b0_0 .net "c2", 0 0, L_0000021195d3f6f0;  1 drivers
v0000021195d37a10_0 .net "cin", 0 0, L_0000021195d391d0;  1 drivers
v0000021195d38230_0 .net "cout", 0 0, L_0000021195d3f760;  1 drivers
v0000021195d38730_0 .net "i0", 0 0, L_0000021195d38d70;  1 drivers
v0000021195d387d0_0 .net "i1", 0 0, L_0000021195d38eb0;  1 drivers
v0000021195d36750_0 .net "s", 0 0, L_0000021195d3f5a0;  1 drivers
v0000021195d370b0_0 .net "s1", 0 0, L_0000021195d3f220;  1 drivers
S_0000021195d348c0 .scope module, "ha1" "half_adder" 4 9, 5 1 0, S_0000021195d35090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3f220 .functor XOR 1, L_0000021195d38d70, L_0000021195d38eb0, C4<0>, C4<0>;
L_0000021195d3f370 .functor AND 1, L_0000021195d38d70, L_0000021195d38eb0, C4<1>, C4<1>;
v0000021195d373d0_0 .net "cout", 0 0, L_0000021195d3f370;  alias, 1 drivers
v0000021195d37e70_0 .net "i0", 0 0, L_0000021195d38d70;  alias, 1 drivers
v0000021195d380f0_0 .net "i1", 0 0, L_0000021195d38eb0;  alias, 1 drivers
v0000021195d37010_0 .net "s", 0 0, L_0000021195d3f220;  alias, 1 drivers
S_0000021195d35540 .scope module, "ha2" "half_adder" 4 10, 5 1 0, S_0000021195d35090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3f5a0 .functor XOR 1, L_0000021195d391d0, L_0000021195d3f220, C4<0>, C4<0>;
L_0000021195d3f6f0 .functor AND 1, L_0000021195d391d0, L_0000021195d3f220, C4<1>, C4<1>;
v0000021195d361b0_0 .net "cout", 0 0, L_0000021195d3f6f0;  alias, 1 drivers
v0000021195d37fb0_0 .net "i0", 0 0, L_0000021195d391d0;  alias, 1 drivers
v0000021195d38370_0 .net "i1", 0 0, L_0000021195d3f220;  alias, 1 drivers
v0000021195d38690_0 .net "s", 0 0, L_0000021195d3f5a0;  alias, 1 drivers
S_0000021195d34a50 .scope module, "ha" "half_adder" 3 10, 5 1 0, S_0000021195c78fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
L_0000021195d3fbc0 .functor XOR 1, L_0000021195d38f50, L_0000021195d396d0, C4<0>, C4<0>;
L_0000021195d3f7d0 .functor AND 1, L_0000021195d38f50, L_0000021195d396d0, C4<1>, C4<1>;
v0000021195d36250_0 .net "cout", 0 0, L_0000021195d3f7d0;  1 drivers
v0000021195d36430_0 .net "i0", 0 0, L_0000021195d38f50;  1 drivers
v0000021195d37150_0 .net "i1", 0 0, L_0000021195d396d0;  1 drivers
v0000021195d375b0_0 .net "s", 0 0, L_0000021195d3fbc0;  1 drivers
    .scope S_0000021195cca130;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "twenty_bit_adder_tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021195cca130 {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000021195d38050_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000021195d37470_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000021195d38050_0, 0, 20;
    %pushi/vec4 1, 0, 20;
    %store/vec4 v0000021195d37470_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 1, 0, 20;
    %store/vec4 v0000021195d38050_0, 0, 20;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0000021195d37470_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 111, 0, 20;
    %store/vec4 v0000021195d38050_0, 0, 20;
    %pushi/vec4 222, 0, 20;
    %store/vec4 v0000021195d37470_0, 0, 20;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 20;
    %store/vec4 v0000021195d38050_0, 0, 20;
    %pushi/vec4 1000, 0, 20;
    %store/vec4 v0000021195d37470_0, 0, 20;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Adder/20 Bit Adder/twenty_bit_adder_tb.v";
    "./Adder/20 Bit Adder/twenty_bit_adder.v";
    "./Adder/Full Adder/full_adder.v";
    "./Adder/Half Adder/half_adder.v";
