{
  "design": {
    "design_info": {
      "boundary_crc": "0xD16CB851899BF929",
      "device": "xc7a100tfgg484-1",
      "gen_directory": "../../../../TimeCard.gen/sources_1/bd/TimeCard",
      "name": "TimeCard",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "BufgMux_IPI_0": "",
      "BufgMux_IPI_1": "",
      "BufgMux_IPI_2": "",
      "TC_AdjustableClock_0": "",
      "TC_ClockDetector_0": "",
      "TC_ConfMaster_0": "",
      "TC_CoreList_0": "",
      "TC_DummyAxiSlave_0": "",
      "TC_DummyAxiSlave_1": "",
      "TC_DummyAxiSlave_2": "",
      "TC_DummyAxiSlave_3": "",
      "TC_DummyAxiSlave_4": "",
      "TC_FpgaVersion_0": "",
      "TC_FrequencyCounter_1": "",
      "TC_FrequencyCounter_2": "",
      "TC_FrequencyCounter_3": "",
      "TC_FrequencyCounter_4": "",
      "TC_MsiIrq_0": "",
      "TC_PpsGenerator_0": "",
      "TC_PpsSlave_0": "",
      "TC_PpsSourceSelector_0": "",
      "TC_PpsSourceSelector_1": "",
      "TC_SignalGenerator_1": "",
      "TC_SignalGenerator_2": "",
      "TC_SignalGenerator_3": "",
      "TC_SignalGenerator_4": "",
      "TC_SmaSelector_0": "",
      "TC_Timestamper_1": "",
      "TC_Timestamper_2": "",
      "TC_Timestamper_3": "",
      "TC_Timestamper_4": "",
      "TC_Timestamper_FpgaPps": "",
      "TC_Timestamper_Gnss1Pps": "",
      "TC_TodSlave_0": "",
      "axi_gpio_ext": "",
      "axi_gpio_gnss_mac": "",
      "axi_gpio_rgb": "",
      "axi_hwicap_0": "",
      "axi_iic": "",
      "axi_iic_eeprom": "",
      "axi_iic_rgb": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": "",
          "auto_rs": ""
        },
        "s01_couplers": {
          "auto_cc": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {
          "auto_cc": ""
        },
        "m04_couplers": {
          "auto_cc": ""
        },
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {
          "auto_cc": ""
        },
        "m08_couplers": {
          "auto_cc": ""
        },
        "m09_couplers": {
          "auto_cc": ""
        },
        "m10_couplers": {
          "auto_cc": ""
        },
        "m11_couplers": {
          "auto_cc": ""
        },
        "m12_couplers": {
          "auto_cc": ""
        },
        "m13_couplers": {
          "auto_cc": ""
        },
        "m14_couplers": {
          "auto_cc": ""
        }
      },
      "axi_interconnect_GPIO": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_interconnect_IIC": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_interconnect_timecard": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {},
        "m17_couplers": {},
        "m18_couplers": {},
        "m19_couplers": {},
        "m20_couplers": {},
        "m21_couplers": {},
        "m22_couplers": {},
        "m23_couplers": {}
      },
      "axi_pcie_0": "",
      "axi_quad_spi_flash": "",
      "axi_uart16550_ext": "",
      "axi_uart16550_gnss1": "",
      "axi_uart16550_gnss2": "",
      "axi_uart16550_mac": "",
      "axi_uart16550_reserved": "",
      "clk_wiz_0": "",
      "clk_wiz_1": "",
      "clk_wiz_2": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlconstant_4": "",
      "xlconstant_6": ""
    },
    "interface_ports": {
      "Ext_DatIn": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "Ext_DatOut": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "GpioGnss_DatOut": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "GpioMac_DatIn": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "GpioRgb_DatOut": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "I2c": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "I2c_eeprom": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "I2c_rgb": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "Mhz200Clk_ClkIn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "SpiFlash": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:spi:1.0",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "pcie_7x_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "ports": {
      "GoldenImageN_EnaIn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "InHoldover_DatOut": {
        "direction": "O"
      },
      "InSync_DatOut": {
        "direction": "O"
      },
      "MacPps0_EvtOut": {
        "direction": "O"
      },
      "MacPps1_EvtOut": {
        "direction": "O"
      },
      "MacPps_EvtIn": {
        "direction": "I"
      },
      "Mhz10ClkDcxo1_ClkIn": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_Mhz10ClkDcxo1_ClkIn",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Mhz10ClkDcxo2_ClkIn": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_Mhz10ClkDcxo2_ClkIn",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Mhz10ClkMac_ClkIn": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_Mhz10ClkMac_ClkIn",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Mhz10ClkSma_ClkIn": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_Mhz10ClkSma_ClkIn",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Mhz50Clk_ClkOut": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_clk_wiz_0_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "Mhz50Clk_ClkOut_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "Mhz62_5Clk_ClkOut": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_axi_pcie_0_0_axi_aclk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "62500000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PciePerstN_RstIn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "PcieRefClockN": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_PcieRefClockN",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PcieRefClockP": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TimeCard_PcieRefClockP",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PpsGnss1_EvtIn": {
        "direction": "I"
      },
      "PpsGnss2_EvtIn": {
        "direction": "I"
      },
      "Pps_EvtOut": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "Reset50MhzN_RstOut": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "Reset50MhzN_RstOut_0": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "Reset62_5MhzN_RstOut": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "ResetN_RstIn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "SmaIn1_DatIn": {
        "direction": "I"
      },
      "SmaIn1_EnOut": {
        "direction": "O"
      },
      "SmaIn2_DatIn": {
        "direction": "I"
      },
      "SmaIn2_EnOut": {
        "direction": "O"
      },
      "SmaIn3_DatIn": {
        "direction": "I"
      },
      "SmaIn3_EnOut": {
        "direction": "O"
      },
      "SmaIn4_DatIn": {
        "direction": "I"
      },
      "SmaIn4_EnOut": {
        "direction": "O"
      },
      "SmaOut1_DatOut": {
        "direction": "O"
      },
      "SmaOut1_EnOut": {
        "direction": "O"
      },
      "SmaOut2_DatOut": {
        "direction": "O"
      },
      "SmaOut2_EnOut": {
        "direction": "O"
      },
      "SmaOut3_DatOut": {
        "direction": "O"
      },
      "SmaOut3_EnOut": {
        "direction": "O"
      },
      "SmaOut4_DatOut": {
        "direction": "O"
      },
      "SmaOut4_EnOut": {
        "direction": "O"
      },
      "StartUpIo_cfgclk": {
        "direction": "O"
      },
      "StartUpIo_cfgmclk": {
        "direction": "O"
      },
      "StartUpIo_preq": {
        "direction": "O"
      },
      "UartGnss1Rx_DatIn": {
        "direction": "I"
      },
      "UartGnss1Tx_DatOut": {
        "direction": "O"
      },
      "UartGnss2Rx_DatIn": {
        "direction": "I"
      },
      "UartGnss2Tx_DatOut": {
        "direction": "O"
      },
      "UartMacRx_DatIn": {
        "direction": "I"
      },
      "UartMacTx_DatOut": {
        "direction": "O"
      }
    },
    "components": {
      "BufgMux_IPI_0": {
        "vlnv": "xilinx.com:module_ref:BufgMux_IPI:1.0",
        "xci_name": "TimeCard_BufgMux_IPI_0_0",
        "xci_path": "ip\\TimeCard_BufgMux_IPI_0_0\\TimeCard_BufgMux_IPI_0_0.xci",
        "inst_hier_path": "BufgMux_IPI_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BufgMux_IPI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ClkIn0_ClkIn": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "TimeCard_Mhz10ClkSma_ClkIn",
                "value_src": "ip_prop"
              }
            }
          },
          "ClkIn1_ClkIn": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TimeCard_Mhz10ClkMac_ClkIn",
                "value_src": "default_prop"
              }
            }
          },
          "SelecteClk1_EnIn": {
            "direction": "I"
          },
          "ClkOut_ClkOut": {
            "direction": "O"
          }
        }
      },
      "BufgMux_IPI_1": {
        "vlnv": "xilinx.com:module_ref:BufgMux_IPI:1.0",
        "xci_name": "TimeCard_BufgMux_IPI_1_0",
        "xci_path": "ip\\TimeCard_BufgMux_IPI_1_0\\TimeCard_BufgMux_IPI_1_0.xci",
        "inst_hier_path": "BufgMux_IPI_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BufgMux_IPI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ClkIn0_ClkIn": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TimeCard_Mhz10ClkDcxo1_ClkIn",
                "value_src": "default_prop"
              }
            }
          },
          "ClkIn1_ClkIn": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "TimeCard_Mhz10ClkDcxo2_ClkIn",
                "value_src": "default_prop"
              }
            }
          },
          "SelecteClk1_EnIn": {
            "direction": "I"
          },
          "ClkOut_ClkOut": {
            "direction": "O"
          }
        }
      },
      "BufgMux_IPI_2": {
        "vlnv": "xilinx.com:module_ref:BufgMux_IPI:1.0",
        "xci_name": "TimeCard_BufgMux_IPI_2_0",
        "xci_path": "ip\\TimeCard_BufgMux_IPI_2_0\\TimeCard_BufgMux_IPI_2_0.xci",
        "inst_hier_path": "BufgMux_IPI_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BufgMux_IPI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ClkIn0_ClkIn": {
            "type": "clk",
            "direction": "I"
          },
          "ClkIn1_ClkIn": {
            "type": "clk",
            "direction": "I"
          },
          "SelecteClk1_EnIn": {
            "direction": "I"
          },
          "ClkOut_ClkOut": {
            "direction": "O"
          }
        }
      },
      "TC_AdjustableClock_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_AdjustableClock:1.0",
        "xci_name": "TimeCard_TC_AdjustableClock_0_0",
        "xci_path": "ip\\TimeCard_TC_AdjustableClock_0_0\\TimeCard_TC_AdjustableClock_0_0.xci",
        "inst_hier_path": "TC_AdjustableClock_0",
        "parameters": {
          "ClockInSyncThreshold_Gen": {
            "value": "500"
          }
        }
      },
      "TC_ClockDetector_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_ClockDetector:1.0",
        "xci_name": "TimeCard_TC_ClockDetector_0_0",
        "xci_path": "ip\\TimeCard_TC_ClockDetector_0_0\\TimeCard_TC_ClockDetector_0_0.xci",
        "inst_hier_path": "TC_ClockDetector_0"
      },
      "TC_ConfMaster_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_ConfMaster:1.0",
        "xci_name": "TimeCard_TC_ConfMaster_0_0",
        "xci_path": "ip\\TimeCard_TC_ConfMaster_0_0\\TimeCard_TC_ConfMaster_0_0.xci",
        "inst_hier_path": "TC_ConfMaster_0",
        "parameters": {
          "ConfigFile_Gen": {
            "value": "C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/DefaultConfigFile.txt"
          }
        },
        "interface_ports": {
          "axi4l_master": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "axi4l_master",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "axi4l_master": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "TC_CoreList_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_CoreList:1.0",
        "xci_name": "TimeCard_TC_CoreList_0_0",
        "xci_path": "ip\\TimeCard_TC_CoreList_0_0\\TimeCard_TC_CoreList_0_0.xci",
        "inst_hier_path": "TC_CoreList_0",
        "parameters": {
          "CoreListFile_Gen": {
            "value": "C:/Users/SHIWA/Documents/GitHub/QuantumFPGA/Implementation/Xilinx/TimeCard_Production/CoreListFile.txt"
          }
        }
      },
      "TC_DummyAxiSlave_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0",
        "xci_name": "TimeCard_TC_DummyAxiSlave_0_0",
        "xci_path": "ip\\TimeCard_TC_DummyAxiSlave_0_0\\TimeCard_TC_DummyAxiSlave_0_0.xci",
        "inst_hier_path": "TC_DummyAxiSlave_0"
      },
      "TC_DummyAxiSlave_1": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0",
        "xci_name": "TimeCard_TC_DummyAxiSlave_1_0",
        "xci_path": "ip\\TimeCard_TC_DummyAxiSlave_1_0\\TimeCard_TC_DummyAxiSlave_1_0.xci",
        "inst_hier_path": "TC_DummyAxiSlave_1"
      },
      "TC_DummyAxiSlave_2": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0",
        "xci_name": "TimeCard_TC_DummyAxiSlave_2_0",
        "xci_path": "ip\\TimeCard_TC_DummyAxiSlave_2_0\\TimeCard_TC_DummyAxiSlave_2_0.xci",
        "inst_hier_path": "TC_DummyAxiSlave_2"
      },
      "TC_DummyAxiSlave_3": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0",
        "xci_name": "TimeCard_TC_DummyAxiSlave_3_0",
        "xci_path": "ip\\TimeCard_TC_DummyAxiSlave_3_0\\TimeCard_TC_DummyAxiSlave_3_0.xci",
        "inst_hier_path": "TC_DummyAxiSlave_3"
      },
      "TC_DummyAxiSlave_4": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_DummyAxiSlave:1.0",
        "xci_name": "TimeCard_TC_DummyAxiSlave_4_0",
        "xci_path": "ip\\TimeCard_TC_DummyAxiSlave_4_0\\TimeCard_TC_DummyAxiSlave_4_0.xci",
        "inst_hier_path": "TC_DummyAxiSlave_4"
      },
      "TC_FpgaVersion_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_FpgaVersion:1.0",
        "xci_name": "TimeCard_TC_FpgaVersion_0_0",
        "xci_path": "ip\\TimeCard_TC_FpgaVersion_0_0\\TimeCard_TC_FpgaVersion_0_0.xci",
        "inst_hier_path": "TC_FpgaVersion_0",
        "parameters": {
          "VersionNumber_Gen": {
            "value": "0x8009"
          },
          "VersionNumber_Golden_Gen": {
            "value": "0x8009"
          }
        }
      },
      "TC_FrequencyCounter_1": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0",
        "xci_name": "TimeCard_TC_FrequencyCounter_1_0",
        "xci_path": "ip\\TimeCard_TC_FrequencyCounter_1_0\\TimeCard_TC_FrequencyCounter_1_0.xci",
        "inst_hier_path": "TC_FrequencyCounter_1"
      },
      "TC_FrequencyCounter_2": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0",
        "xci_name": "TimeCard_TC_FrequencyCounter_2_0",
        "xci_path": "ip\\TimeCard_TC_FrequencyCounter_2_0\\TimeCard_TC_FrequencyCounter_2_0.xci",
        "inst_hier_path": "TC_FrequencyCounter_2"
      },
      "TC_FrequencyCounter_3": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0",
        "xci_name": "TimeCard_TC_FrequencyCounter_3_0",
        "xci_path": "ip\\TimeCard_TC_FrequencyCounter_3_0\\TimeCard_TC_FrequencyCounter_3_0.xci",
        "inst_hier_path": "TC_FrequencyCounter_3"
      },
      "TC_FrequencyCounter_4": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_FrequencyCounter:1.0",
        "xci_name": "TimeCard_TC_FrequencyCounter_4_0",
        "xci_path": "ip\\TimeCard_TC_FrequencyCounter_4_0\\TimeCard_TC_FrequencyCounter_4_0.xci",
        "inst_hier_path": "TC_FrequencyCounter_4"
      },
      "TC_MsiIrq_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_MsiIrq:1.0",
        "xci_name": "TimeCard_TC_MsiIrq_0_0",
        "xci_path": "ip\\TimeCard_TC_MsiIrq_0_0\\TimeCard_TC_MsiIrq_0_0.xci",
        "inst_hier_path": "TC_MsiIrq_0",
        "parameters": {
          "LevelInterrupt_Gen": {
            "value": "0x000E05B8"
          },
          "NumberOfInterrupts_Gen": {
            "value": "20"
          }
        }
      },
      "TC_PpsGenerator_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_PpsGenerator:1.0",
        "xci_name": "TimeCard_TC_PpsGenerator_0_0",
        "xci_path": "ip\\TimeCard_TC_PpsGenerator_0_0\\TimeCard_TC_PpsGenerator_0_0.xci",
        "inst_hier_path": "TC_PpsGenerator_0",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          }
        }
      },
      "TC_PpsSlave_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_PpsSlave:1.0",
        "xci_name": "TimeCard_TC_PpsSlave_0_0",
        "xci_path": "ip\\TimeCard_TC_PpsSlave_0_0\\TimeCard_TC_PpsSlave_0_0.xci",
        "inst_hier_path": "TC_PpsSlave_0"
      },
      "TC_PpsSourceSelector_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_PpsSourceSelector:1.0",
        "xci_name": "TimeCard_TC_PpsSourceSelector_0_0",
        "xci_path": "ip\\TimeCard_TC_PpsSourceSelector_0_0\\TimeCard_TC_PpsSourceSelector_0_0.xci",
        "inst_hier_path": "TC_PpsSourceSelector_0"
      },
      "TC_PpsSourceSelector_1": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_PpsSourceSelector:1.0",
        "xci_name": "TimeCard_TC_PpsSourceSelector_1_0",
        "xci_path": "ip\\TimeCard_TC_PpsSourceSelector_1_0\\TimeCard_TC_PpsSourceSelector_1_0.xci",
        "inst_hier_path": "TC_PpsSourceSelector_1"
      },
      "TC_SignalGenerator_1": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0",
        "xci_name": "TimeCard_TC_SignalGenerator_1_0",
        "xci_path": "ip\\TimeCard_TC_SignalGenerator_1_0\\TimeCard_TC_SignalGenerator_1_0.xci",
        "inst_hier_path": "TC_SignalGenerator_1",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "OutputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_SignalGenerator_2": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0",
        "xci_name": "TimeCard_TC_SignalGenerator_2_0",
        "xci_path": "ip\\TimeCard_TC_SignalGenerator_2_0\\TimeCard_TC_SignalGenerator_2_0.xci",
        "inst_hier_path": "TC_SignalGenerator_2",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "OutputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_SignalGenerator_3": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0",
        "xci_name": "TimeCard_TC_SignalGenerator_3_0",
        "xci_path": "ip\\TimeCard_TC_SignalGenerator_3_0\\TimeCard_TC_SignalGenerator_3_0.xci",
        "inst_hier_path": "TC_SignalGenerator_3",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "OutputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_SignalGenerator_4": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalGenerator:1.0",
        "xci_name": "TimeCard_TC_SignalGenerator_4_0",
        "xci_path": "ip\\TimeCard_TC_SignalGenerator_4_0\\TimeCard_TC_SignalGenerator_4_0.xci",
        "inst_hier_path": "TC_SignalGenerator_4",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "OutputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_SmaSelector_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SmaSelector:1.0",
        "xci_name": "TimeCard_TC_SmaSelector_0_0",
        "xci_path": "ip\\TimeCard_TC_SmaSelector_0_0\\TimeCard_TC_SmaSelector_0_0.xci",
        "inst_hier_path": "TC_SmaSelector_0"
      },
      "TC_Timestamper_1": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0",
        "xci_name": "TimeCard_TC_Timestamper_1_0",
        "xci_path": "ip\\TimeCard_TC_Timestamper_1_0\\TimeCard_TC_Timestamper_1_0.xci",
        "inst_hier_path": "TC_Timestamper_1",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "InputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_Timestamper_2": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0",
        "xci_name": "TimeCard_TC_Timestamper_2_0",
        "xci_path": "ip\\TimeCard_TC_Timestamper_2_0\\TimeCard_TC_Timestamper_2_0.xci",
        "inst_hier_path": "TC_Timestamper_2",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "InputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_Timestamper_3": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0",
        "xci_name": "TimeCard_TC_Timestamper_3_0",
        "xci_path": "ip\\TimeCard_TC_Timestamper_3_0\\TimeCard_TC_Timestamper_3_0.xci",
        "inst_hier_path": "TC_Timestamper_3",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "InputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_Timestamper_4": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0",
        "xci_name": "TimeCard_TC_Timestamper_4_0",
        "xci_path": "ip\\TimeCard_TC_Timestamper_4_0\\TimeCard_TC_Timestamper_4_0.xci",
        "inst_hier_path": "TC_Timestamper_4",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "InputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_Timestamper_FpgaPps": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0",
        "xci_name": "TimeCard_TC_Timestamper_FpgaPps_0",
        "xci_path": "ip\\TimeCard_TC_Timestamper_FpgaPps_0\\TimeCard_TC_Timestamper_FpgaPps_0.xci",
        "inst_hier_path": "TC_Timestamper_FpgaPps",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "InputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_Timestamper_Gnss1Pps": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_SignalTimestamper:1.0",
        "xci_name": "TimeCard_TC_Timestamper_Gnss1Pps_0",
        "xci_path": "ip\\TimeCard_TC_Timestamper_Gnss1Pps_0\\TimeCard_TC_Timestamper_Gnss1Pps_0.xci",
        "inst_hier_path": "TC_Timestamper_Gnss1Pps",
        "parameters": {
          "CableDelay_Gen": {
            "value": "true"
          },
          "HighResFreqMultiply_Gen": {
            "value": "4"
          },
          "InputDelay_Gen": {
            "value": "0"
          }
        }
      },
      "TC_TodSlave_0": {
        "vlnv": "nettimelogic.com:TimeCardLib:TC_TodSlave:1.0",
        "xci_name": "TimeCard_TC_TodSlave_0_0",
        "xci_path": "ip\\TimeCard_TC_TodSlave_0_0\\TimeCard_TC_TodSlave_0_0.xci",
        "inst_hier_path": "TC_TodSlave_0",
        "parameters": {
          "UartDefaultBaudRate_Gen": {
            "value": "4"
          }
        }
      },
      "axi_gpio_ext": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "TimeCard_axi_gpio_ext_0",
        "xci_path": "ip\\TimeCard_axi_gpio_ext_0\\TimeCard_axi_gpio_ext_0.xci",
        "inst_hier_path": "axi_gpio_ext",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_DOUT_DEFAULT_2": {
            "value": "0x00000060"
          },
          "C_GPIO2_WIDTH": {
            "value": "32"
          },
          "C_GPIO_WIDTH": {
            "value": "32"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_gnss_mac": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "TimeCard_axi_gpio_gnss_mac_0",
        "xci_path": "ip\\TimeCard_axi_gpio_gnss_mac_0\\TimeCard_axi_gpio_gnss_mac_0.xci",
        "inst_hier_path": "axi_gpio_gnss_mac",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "2"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_gpio_rgb": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "TimeCard_axi_gpio_rgb_0",
        "xci_path": "ip\\TimeCard_axi_gpio_rgb_0\\TimeCard_axi_gpio_rgb_0.xci",
        "inst_hier_path": "axi_gpio_rgb",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          }
        }
      },
      "axi_hwicap_0": {
        "vlnv": "xilinx.com:ip:axi_hwicap:3.0",
        "xci_name": "TimeCard_axi_hwicap_0_0",
        "xci_path": "ip\\TimeCard_axi_hwicap_0_0\\TimeCard_axi_hwicap_0_0.xci",
        "inst_hier_path": "axi_hwicap_0"
      },
      "axi_iic": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "TimeCard_axi_iic_0",
        "xci_path": "ip\\TimeCard_axi_iic_0\\TimeCard_axi_iic_0.xci",
        "inst_hier_path": "axi_iic"
      },
      "axi_iic_eeprom": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "TimeCard_axi_iic_eeprom_0",
        "xci_path": "ip\\TimeCard_axi_iic_eeprom_0\\TimeCard_axi_iic_eeprom_0.xci",
        "inst_hier_path": "axi_iic_eeprom"
      },
      "axi_iic_rgb": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "TimeCard_axi_iic_rgb_0",
        "xci_path": "ip\\TimeCard_axi_iic_rgb_0\\TimeCard_axi_iic_rgb_0.xci",
        "inst_hier_path": "axi_iic_rgb"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\TimeCard_axi_interconnect_0_0\\TimeCard_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "TimeCard_axi_interconnect_0_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "3"
          },
          "M01_HAS_REGSLICE": {
            "value": "3"
          },
          "M02_HAS_REGSLICE": {
            "value": "3"
          },
          "M03_HAS_REGSLICE": {
            "value": "3"
          },
          "M04_HAS_REGSLICE": {
            "value": "3"
          },
          "M05_HAS_REGSLICE": {
            "value": "3"
          },
          "M06_HAS_REGSLICE": {
            "value": "3"
          },
          "M07_HAS_REGSLICE": {
            "value": "3"
          },
          "M08_HAS_REGSLICE": {
            "value": "3"
          },
          "M09_HAS_REGSLICE": {
            "value": "3"
          },
          "M10_HAS_REGSLICE": {
            "value": "3"
          },
          "M11_HAS_REGSLICE": {
            "value": "3"
          },
          "M12_HAS_REGSLICE": {
            "value": "3"
          },
          "M13_HAS_REGSLICE": {
            "value": "3"
          },
          "M14_HAS_REGSLICE": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "15"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "3"
          },
          "S01_HAS_REGSLICE": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TimeCard_xbar_0",
            "xci_path": "ip\\TimeCard_xbar_0\\TimeCard_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "15"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI",
                  "M12_AXI",
                  "M13_AXI",
                  "M14_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "TimeCard_auto_ds_0",
                "xci_path": "ip\\TimeCard_auto_ds_0\\TimeCard_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "TimeCard_auto_pc_0",
                "xci_path": "ip\\TimeCard_auto_pc_0\\TimeCard_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_rs": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "TimeCard_auto_rs_0",
                "xci_path": "ip\\TimeCard_auto_rs_0\\TimeCard_auto_rs_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_rs",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_rs": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_rs/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_rs_to_auto_pc": {
                "interface_ports": [
                  "auto_pc/S_AXI",
                  "auto_rs/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk",
                  "auto_rs/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn",
                  "auto_rs/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_15",
                "xci_path": "ip\\TimeCard_auto_cc_15\\TimeCard_auto_cc_15.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_0",
                "xci_path": "ip\\TimeCard_auto_cc_0\\TimeCard_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_1",
                "xci_path": "ip\\TimeCard_auto_cc_1\\TimeCard_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_2",
                "xci_path": "ip\\TimeCard_auto_cc_2\\TimeCard_auto_cc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_3",
                "xci_path": "ip\\TimeCard_auto_cc_3\\TimeCard_auto_cc_3.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_4",
                "xci_path": "ip\\TimeCard_auto_cc_4\\TimeCard_auto_cc_4.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_5",
                "xci_path": "ip\\TimeCard_auto_cc_5\\TimeCard_auto_cc_5.xci",
                "inst_hier_path": "axi_interconnect_0/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_6",
                "xci_path": "ip\\TimeCard_auto_cc_6\\TimeCard_auto_cc_6.xci",
                "inst_hier_path": "axi_interconnect_0/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_7",
                "xci_path": "ip\\TimeCard_auto_cc_7\\TimeCard_auto_cc_7.xci",
                "inst_hier_path": "axi_interconnect_0/m07_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m07_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_8",
                "xci_path": "ip\\TimeCard_auto_cc_8\\TimeCard_auto_cc_8.xci",
                "inst_hier_path": "axi_interconnect_0/m08_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m08_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_9",
                "xci_path": "ip\\TimeCard_auto_cc_9\\TimeCard_auto_cc_9.xci",
                "inst_hier_path": "axi_interconnect_0/m09_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_10",
                "xci_path": "ip\\TimeCard_auto_cc_10\\TimeCard_auto_cc_10.xci",
                "inst_hier_path": "axi_interconnect_0/m10_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_11",
                "xci_path": "ip\\TimeCard_auto_cc_11\\TimeCard_auto_cc_11.xci",
                "inst_hier_path": "axi_interconnect_0/m11_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m11_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_12",
                "xci_path": "ip\\TimeCard_auto_cc_12\\TimeCard_auto_cc_12.xci",
                "inst_hier_path": "axi_interconnect_0/m12_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m12_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m12_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_13",
                "xci_path": "ip\\TimeCard_auto_cc_13\\TimeCard_auto_cc_13.xci",
                "inst_hier_path": "axi_interconnect_0/m13_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m13_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "TimeCard_auto_cc_14",
                "xci_path": "ip\\TimeCard_auto_cc_14\\TimeCard_auto_cc_14.xci",
                "inst_hier_path": "axi_interconnect_0/m14_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m14_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "M12_ACLK_1": {
            "ports": [
              "M12_ACLK",
              "m12_couplers/M_ACLK"
            ]
          },
          "M12_ARESETN_1": {
            "ports": [
              "M12_ARESETN",
              "m12_couplers/M_ARESETN"
            ]
          },
          "M13_ACLK_1": {
            "ports": [
              "M13_ACLK",
              "m13_couplers/M_ACLK"
            ]
          },
          "M13_ARESETN_1": {
            "ports": [
              "M13_ARESETN",
              "m13_couplers/M_ARESETN"
            ]
          },
          "M14_ACLK_1": {
            "ports": [
              "M14_ACLK",
              "m14_couplers/M_ACLK"
            ]
          },
          "M14_ARESETN_1": {
            "ports": [
              "M14_ARESETN",
              "m14_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_GPIO": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\TimeCard_axi_interconnect_GPIO_0\\TimeCard_axi_interconnect_GPIO_0.xci",
        "inst_hier_path": "axi_interconnect_GPIO",
        "xci_name": "TimeCard_axi_interconnect_GPIO_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TimeCard_xbar_1",
            "xci_path": "ip\\TimeCard_xbar_1\\TimeCard_xbar_1.xci",
            "inst_hier_path": "axi_interconnect_GPIO/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_GPIO_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_GPIO": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_GPIO": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_GPIO": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_GPIO_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_GPIO_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_IIC": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\TimeCard_axi_interconnect_IIC_0\\TimeCard_axi_interconnect_IIC_0.xci",
        "inst_hier_path": "axi_interconnect_IIC",
        "xci_name": "TimeCard_axi_interconnect_IIC_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TimeCard_xbar_2",
            "xci_path": "ip\\TimeCard_xbar_2\\TimeCard_xbar_2.xci",
            "inst_hier_path": "axi_interconnect_IIC/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_IIC_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_IIC": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_IIC": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_IIC": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_IIC_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_IIC_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_interconnect_timecard": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\TimeCard_axi_interconnect_timecard_0\\TimeCard_axi_interconnect_timecard_0.xci",
        "inst_hier_path": "axi_interconnect_timecard",
        "xci_name": "TimeCard_axi_interconnect_timecard_0",
        "parameters": {
          "NUM_MI": {
            "value": "24"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M22_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M23_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M20_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M20_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M20_ARESETN"
              }
            }
          },
          "M20_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M21_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M21_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M21_ARESETN"
              }
            }
          },
          "M21_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M22_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M22_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M22_ARESETN"
              }
            }
          },
          "M22_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M23_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M23_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M23_ARESETN"
              }
            }
          },
          "M23_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TimeCard_xbar_3",
            "xci_path": "ip\\TimeCard_xbar_3\\TimeCard_xbar_3.xci",
            "inst_hier_path": "axi_interconnect_timecard/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TimeCard_tier2_xbar_0_0",
            "xci_path": "ip\\TimeCard_tier2_xbar_0_0\\TimeCard_tier2_xbar_0_0.xci",
            "inst_hier_path": "axi_interconnect_timecard/tier2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TimeCard_tier2_xbar_1_0",
            "xci_path": "ip\\TimeCard_tier2_xbar_1_0\\TimeCard_tier2_xbar_1_0.xci",
            "inst_hier_path": "axi_interconnect_timecard/tier2_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "TimeCard_tier2_xbar_2_0",
            "xci_path": "ip\\TimeCard_tier2_xbar_2_0\\TimeCard_tier2_xbar_2_0.xci",
            "inst_hier_path": "axi_interconnect_timecard/tier2_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m16_couplers_to_m16_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m17_couplers_to_m17_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m18_couplers_to_m18_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m19_couplers_to_m19_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m20_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m20_couplers_to_m20_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m21_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m21_couplers_to_m21_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m22_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m22_couplers_to_m22_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m23_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m23_couplers_to_m23_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_timecard_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "m12_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "m14_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "m16_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "m17_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "m18_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "m19_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "m20_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M20_AXI",
              "m20_couplers/M_AXI"
            ]
          },
          "m21_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M21_AXI",
              "m21_couplers/M_AXI"
            ]
          },
          "m22_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M22_AXI",
              "m22_couplers/M_AXI"
            ]
          },
          "m23_couplers_to_axi_interconnect_timecard": {
            "interface_ports": [
              "M23_AXI",
              "m23_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m20_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M04_AXI",
              "m20_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m21_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M05_AXI",
              "m21_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m22_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M06_AXI",
              "m22_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m23_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M07_AXI",
              "m23_couplers/S_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_timecard_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m16_couplers/M_ACLK",
              "m17_couplers/M_ACLK",
              "m18_couplers/M_ACLK",
              "m19_couplers/M_ACLK",
              "m20_couplers/M_ACLK",
              "m21_couplers/M_ACLK",
              "m22_couplers/M_ACLK",
              "m23_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK",
              "m20_couplers/S_ACLK",
              "m21_couplers/S_ACLK",
              "m22_couplers/S_ACLK",
              "m23_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_timecard_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m16_couplers/M_ARESETN",
              "m17_couplers/M_ARESETN",
              "m18_couplers/M_ARESETN",
              "m19_couplers/M_ARESETN",
              "m20_couplers/M_ARESETN",
              "m21_couplers/M_ARESETN",
              "m22_couplers/M_ARESETN",
              "m23_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN",
              "m20_couplers/S_ARESETN",
              "m21_couplers/S_ARESETN",
              "m22_couplers/S_ARESETN",
              "m23_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_pcie_0": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "xci_name": "TimeCard_axi_pcie_0_0",
        "xci_path": "ip\\TimeCard_axi_pcie_0_0\\TimeCard_axi_pcie_0_0.xci",
        "inst_hier_path": "axi_pcie_0",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0x00000000"
          },
          "BAR0_SCALE": {
            "value": "Megabytes"
          },
          "BAR0_SIZE": {
            "value": "32"
          },
          "DEVICE_ID": {
            "value": "0x1008"
          },
          "INCLUDE_BAROFFSET_REG": {
            "value": "false"
          },
          "NUM_MSI_REQ": {
            "value": "5"
          },
          "SLOT_CLOCK_CONFIG": {
            "value": "false"
          },
          "S_AXI_SUPPORTS_NARROW_BURST": {
            "value": "false"
          },
          "VENDOR_ID": {
            "value": "0x18D4"
          },
          "shared_logic_in_core": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                }
              }
            },
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_quad_spi_flash": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "TimeCard_axi_quad_spi_flash_0",
        "xci_path": "ip\\TimeCard_axi_quad_spi_flash_0\\TimeCard_axi_quad_spi_flash_0.xci",
        "inst_hier_path": "axi_quad_spi_flash",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          }
        }
      },
      "axi_uart16550_ext": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "TimeCard_axi_uart16550_ext_0",
        "xci_path": "ip\\TimeCard_axi_uart16550_ext_0\\TimeCard_axi_uart16550_ext_0.xci",
        "inst_hier_path": "axi_uart16550_ext",
        "parameters": {
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "axi_uart16550_gnss1": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "TimeCard_axi_uart16550_gnss1_0",
        "xci_path": "ip\\TimeCard_axi_uart16550_gnss1_0\\TimeCard_axi_uart16550_gnss1_0.xci",
        "inst_hier_path": "axi_uart16550_gnss1",
        "parameters": {
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "axi_uart16550_gnss2": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "TimeCard_axi_uart16550_gnss2_0",
        "xci_path": "ip\\TimeCard_axi_uart16550_gnss2_0\\TimeCard_axi_uart16550_gnss2_0.xci",
        "inst_hier_path": "axi_uart16550_gnss2",
        "parameters": {
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "axi_uart16550_mac": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "TimeCard_axi_uart16550_mac_0",
        "xci_path": "ip\\TimeCard_axi_uart16550_mac_0\\TimeCard_axi_uart16550_mac_0.xci",
        "inst_hier_path": "axi_uart16550_mac",
        "parameters": {
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "axi_uart16550_reserved": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "TimeCard_axi_uart16550_reserved_0",
        "xci_path": "ip\\TimeCard_axi_uart16550_reserved_0\\TimeCard_axi_uart16550_reserved_0.xci",
        "inst_hier_path": "axi_uart16550_reserved",
        "parameters": {
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "TimeCard_clk_wiz_0_0",
        "xci_path": "ip\\TimeCard_clk_wiz_0_0\\TimeCard_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "129.198"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_JITTER": {
            "value": "98.146"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "148.629"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "25.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "129.198"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "40"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "20"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "TimeCard_clk_wiz_1_0",
        "xci_path": "ip\\TimeCard_clk_wiz_1_0\\TimeCard_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "10"
          },
          "CLKIN1_UI_JITTER": {
            "value": "10"
          },
          "CLKIN2_JITTER_PS": {
            "value": "100.000"
          },
          "CLKIN2_UI_JITTER": {
            "value": "100.000"
          },
          "CLKOUT1_JITTER": {
            "value": "552.367"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "883.386"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "JITTER_OPTIONS": {
            "value": "PS"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "100.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.125"
          },
          "MMCM_REF_JITTER1": {
            "value": "0.000"
          },
          "MMCM_REF_JITTER2": {
            "value": "0.010"
          },
          "PRIM_IN_FREQ": {
            "value": "10.000"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "clk_wiz_2": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "TimeCard_clk_wiz_2_0",
        "xci_path": "ip\\TimeCard_clk_wiz_2_0\\TimeCard_clk_wiz_2_0.xci",
        "inst_hier_path": "clk_wiz_2",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKIN2_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "129.198"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLKOUT2_JITTER": {
            "value": "98.146"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "89.971"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "SECONDARY_IN_FREQ": {
            "value": "200.00"
          },
          "SECONDARY_SOURCE": {
            "value": "No_buffer"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "TimeCard_proc_sys_reset_0_0",
        "xci_path": "ip\\TimeCard_proc_sys_reset_0_0\\TimeCard_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          }
        }
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "TimeCard_proc_sys_reset_1_0",
        "xci_path": "ip\\TimeCard_proc_sys_reset_1_0\\TimeCard_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_AUX_RST_WIDTH": {
            "value": "16"
          },
          "C_EXT_RST_WIDTH": {
            "value": "16"
          }
        }
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "TimeCard_proc_sys_reset_2_0",
        "xci_path": "ip\\TimeCard_proc_sys_reset_2_0\\TimeCard_proc_sys_reset_2_0.xci",
        "inst_hier_path": "proc_sys_reset_2",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "0"
          },
          "C_EXT_RST_WIDTH": {
            "value": "4"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "TimeCard_util_ds_buf_0_0",
        "xci_path": "ip\\TimeCard_util_ds_buf_0_0\\TimeCard_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFGCE"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "TimeCard_util_ds_buf_1_0",
        "xci_path": "ip\\TimeCard_util_ds_buf_1_0\\TimeCard_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TimeCard_xlconstant_0_0",
        "xci_path": "ip\\TimeCard_xlconstant_0_0\\TimeCard_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TimeCard_xlconstant_1_0",
        "xci_path": "ip\\TimeCard_xlconstant_1_0\\TimeCard_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TimeCard_xlconstant_2_0",
        "xci_path": "ip\\TimeCard_xlconstant_2_0\\TimeCard_xlconstant_2_0.xci",
        "inst_hier_path": "xlconstant_2"
      },
      "xlconstant_4": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TimeCard_xlconstant_4_0",
        "xci_path": "ip\\TimeCard_xlconstant_4_0\\TimeCard_xlconstant_4_0.xci",
        "inst_hier_path": "xlconstant_4"
      },
      "xlconstant_6": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "TimeCard_xlconstant_6_0",
        "xci_path": "ip\\TimeCard_xlconstant_6_0\\TimeCard_xlconstant_6_0.xci",
        "inst_hier_path": "xlconstant_6",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "Mhz200Clk_ClkIn_1": {
        "interface_ports": [
          "Mhz200Clk_ClkIn",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "axi_interconnect_IIC/S00_AXI"
        ]
      },
      "TC_AdjustableClock_0_servo_drift": {
        "interface_ports": [
          "TC_AdjustableClock_0/servo_drift",
          "TC_PpsSlave_0/servo_drift_factor_in"
        ]
      },
      "TC_AdjustableClock_0_servo_offset": {
        "interface_ports": [
          "TC_AdjustableClock_0/servo_offset",
          "TC_PpsSlave_0/servo_offset_factor_in"
        ]
      },
      "TC_AdjustableClock_0_time_out": {
        "interface_ports": [
          "TC_AdjustableClock_0/time_out",
          "TC_PpsSlave_0/time_in",
          "TC_FrequencyCounter_1/time_in",
          "TC_FrequencyCounter_2/time_in",
          "TC_FrequencyCounter_3/time_in",
          "TC_FrequencyCounter_4/time_in",
          "TC_PpsGenerator_0/time_in",
          "TC_Timestamper_FpgaPps/time_in",
          "TC_Timestamper_Gnss1Pps/time_in",
          "TC_Timestamper_1/time_in",
          "TC_Timestamper_2/time_in",
          "TC_Timestamper_3/time_in",
          "TC_Timestamper_4/time_in",
          "TC_SignalGenerator_1/time_in",
          "TC_SignalGenerator_2/time_in",
          "TC_SignalGenerator_3/time_in",
          "TC_SignalGenerator_4/time_in",
          "TC_TodSlave_0/time_in"
        ]
      },
      "TC_ConfMaster_0_axi4l_master": {
        "interface_ports": [
          "TC_ConfMaster_0/axi4l_master",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "TC_PpsSlave_0_drift_adjustment_out": {
        "interface_ports": [
          "TC_AdjustableClock_0/drift_adjustment_1",
          "TC_PpsSlave_0/drift_adjustment_out"
        ]
      },
      "TC_PpsSlave_0_offset_adjustment_out": {
        "interface_ports": [
          "TC_AdjustableClock_0/offset_adjustment_1",
          "TC_PpsSlave_0/offset_adjustment_out"
        ]
      },
      "TC_TodSlave_0_time_adjustment": {
        "interface_ports": [
          "TC_AdjustableClock_0/time_adjustment_1",
          "TC_TodSlave_0/time_adjustment"
        ]
      },
      "axi_gpio_ext_GPIO": {
        "interface_ports": [
          "Ext_DatIn",
          "axi_gpio_ext/GPIO"
        ]
      },
      "axi_gpio_ext_GPIO2": {
        "interface_ports": [
          "Ext_DatOut",
          "axi_gpio_ext/GPIO2"
        ]
      },
      "axi_gpio_gnss_mac_GPIO": {
        "interface_ports": [
          "GpioMac_DatIn",
          "axi_gpio_gnss_mac/GPIO"
        ]
      },
      "axi_gpio_gnss_mac_GPIO2": {
        "interface_ports": [
          "GpioGnss_DatOut",
          "axi_gpio_gnss_mac/GPIO2"
        ]
      },
      "axi_gpio_rgb_GPIO": {
        "interface_ports": [
          "GpioRgb_DatOut",
          "axi_gpio_rgb/GPIO"
        ]
      },
      "axi_iic_IIC": {
        "interface_ports": [
          "I2c",
          "axi_iic/IIC"
        ]
      },
      "axi_iic_eeprom_IIC": {
        "interface_ports": [
          "I2c_eeprom",
          "axi_iic_eeprom/IIC"
        ]
      },
      "axi_iic_rgb_IIC": {
        "interface_ports": [
          "I2c_rgb",
          "axi_iic_rgb/IIC"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_interconnect_timecard/S00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_interconnect_GPIO/S00_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "TC_FpgaVersion_0/axi4l_slave",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_uart16550_mac/S_AXI"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "axi_uart16550_gnss1/S_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M06_AXI",
          "axi_uart16550_gnss2/S_AXI"
        ]
      },
      "axi_interconnect_0_M07_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M07_AXI",
          "axi_uart16550_reserved/S_AXI"
        ]
      },
      "axi_interconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M08_AXI",
          "axi_quad_spi_flash/AXI_LITE"
        ]
      },
      "axi_interconnect_0_M09_AXI": {
        "interface_ports": [
          "axi_hwicap_0/S_AXI_LITE",
          "axi_interconnect_0/M09_AXI"
        ]
      },
      "axi_interconnect_0_M10_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M10_AXI",
          "axi_pcie_0/S_AXI_CTL"
        ]
      },
      "axi_interconnect_0_M11_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M11_AXI",
          "axi_uart16550_ext/S_AXI"
        ]
      },
      "axi_interconnect_0_M12_AXI": {
        "interface_ports": [
          "TC_SmaSelector_0/axi4l_slave1",
          "axi_interconnect_0/M12_AXI"
        ]
      },
      "axi_interconnect_0_M13_AXI": {
        "interface_ports": [
          "TC_SmaSelector_0/axi4l_slave2",
          "axi_interconnect_0/M13_AXI"
        ]
      },
      "axi_interconnect_0_M14_AXI": {
        "interface_ports": [
          "TC_ClockDetector_0/axi4l_slave",
          "axi_interconnect_0/M14_AXI"
        ]
      },
      "axi_interconnect_GPIO_M00_AXI": {
        "interface_ports": [
          "axi_gpio_ext/S_AXI",
          "axi_interconnect_GPIO/M00_AXI"
        ]
      },
      "axi_interconnect_GPIO_M01_AXI": {
        "interface_ports": [
          "axi_gpio_gnss_mac/S_AXI",
          "axi_interconnect_GPIO/M01_AXI"
        ]
      },
      "axi_interconnect_GPIO_M02_AXI": {
        "interface_ports": [
          "axi_gpio_rgb/S_AXI",
          "axi_interconnect_GPIO/M02_AXI"
        ]
      },
      "axi_interconnect_IIC_M00_AXI": {
        "interface_ports": [
          "axi_iic/S_AXI",
          "axi_interconnect_IIC/M00_AXI"
        ]
      },
      "axi_interconnect_IIC_M01_AXI": {
        "interface_ports": [
          "axi_iic_eeprom/S_AXI",
          "axi_interconnect_IIC/M01_AXI"
        ]
      },
      "axi_interconnect_IIC_M02_AXI": {
        "interface_ports": [
          "axi_iic_rgb/S_AXI",
          "axi_interconnect_IIC/M02_AXI"
        ]
      },
      "axi_interconnect_timecard_M00_AXI": {
        "interface_ports": [
          "TC_AdjustableClock_0/axi4l_slave",
          "axi_interconnect_timecard/M00_AXI"
        ]
      },
      "axi_interconnect_timecard_M01_AXI": {
        "interface_ports": [
          "TC_PpsGenerator_0/axi4l_slave",
          "axi_interconnect_timecard/M01_AXI"
        ]
      },
      "axi_interconnect_timecard_M02_AXI": {
        "interface_ports": [
          "TC_Timestamper_FpgaPps/axi4l_slave",
          "axi_interconnect_timecard/M02_AXI"
        ]
      },
      "axi_interconnect_timecard_M03_AXI": {
        "interface_ports": [
          "TC_Timestamper_Gnss1Pps/axi4l_slave",
          "axi_interconnect_timecard/M03_AXI"
        ]
      },
      "axi_interconnect_timecard_M04_AXI": {
        "interface_ports": [
          "TC_Timestamper_1/axi4l_slave",
          "axi_interconnect_timecard/M04_AXI"
        ]
      },
      "axi_interconnect_timecard_M05_AXI": {
        "interface_ports": [
          "TC_Timestamper_2/axi4l_slave",
          "axi_interconnect_timecard/M05_AXI"
        ]
      },
      "axi_interconnect_timecard_M06_AXI": {
        "interface_ports": [
          "TC_Timestamper_3/axi4l_slave",
          "axi_interconnect_timecard/M06_AXI"
        ]
      },
      "axi_interconnect_timecard_M07_AXI": {
        "interface_ports": [
          "TC_Timestamper_4/axi4l_slave",
          "axi_interconnect_timecard/M07_AXI"
        ]
      },
      "axi_interconnect_timecard_M08_AXI": {
        "interface_ports": [
          "TC_SignalGenerator_1/axi4l_slave",
          "axi_interconnect_timecard/M08_AXI"
        ]
      },
      "axi_interconnect_timecard_M09_AXI": {
        "interface_ports": [
          "TC_SignalGenerator_2/axi4l_slave",
          "axi_interconnect_timecard/M09_AXI"
        ]
      },
      "axi_interconnect_timecard_M10_AXI": {
        "interface_ports": [
          "TC_SignalGenerator_3/axi4l_slave",
          "axi_interconnect_timecard/M10_AXI"
        ]
      },
      "axi_interconnect_timecard_M11_AXI": {
        "interface_ports": [
          "TC_SignalGenerator_4/axi4l_slave",
          "axi_interconnect_timecard/M11_AXI"
        ]
      },
      "axi_interconnect_timecard_M12_AXI": {
        "interface_ports": [
          "TC_FrequencyCounter_1/axi4l_slave",
          "axi_interconnect_timecard/M12_AXI"
        ]
      },
      "axi_interconnect_timecard_M13_AXI": {
        "interface_ports": [
          "TC_FrequencyCounter_2/axi4l_slave",
          "axi_interconnect_timecard/M13_AXI"
        ]
      },
      "axi_interconnect_timecard_M14_AXI": {
        "interface_ports": [
          "TC_FrequencyCounter_3/axi4l_slave",
          "axi_interconnect_timecard/M14_AXI"
        ]
      },
      "axi_interconnect_timecard_M15_AXI": {
        "interface_ports": [
          "TC_FrequencyCounter_4/axi4l_slave",
          "axi_interconnect_timecard/M15_AXI"
        ]
      },
      "axi_interconnect_timecard_M16_AXI": {
        "interface_ports": [
          "TC_CoreList_0/axi4l_slave",
          "axi_interconnect_timecard/M16_AXI"
        ]
      },
      "axi_interconnect_timecard_M17_AXI": {
        "interface_ports": [
          "TC_PpsSlave_0/axi4l_slave",
          "axi_interconnect_timecard/M17_AXI"
        ]
      },
      "axi_interconnect_timecard_M18_AXI": {
        "interface_ports": [
          "TC_TodSlave_0/axi4l_slave",
          "axi_interconnect_timecard/M18_AXI"
        ]
      },
      "axi_interconnect_timecard_M19_AXI": {
        "interface_ports": [
          "TC_DummyAxiSlave_0/axi4l_slave",
          "axi_interconnect_timecard/M19_AXI"
        ]
      },
      "axi_interconnect_timecard_M20_AXI": {
        "interface_ports": [
          "TC_DummyAxiSlave_1/axi4l_slave",
          "axi_interconnect_timecard/M20_AXI"
        ]
      },
      "axi_interconnect_timecard_M21_AXI": {
        "interface_ports": [
          "TC_DummyAxiSlave_2/axi4l_slave",
          "axi_interconnect_timecard/M21_AXI"
        ]
      },
      "axi_interconnect_timecard_M22_AXI": {
        "interface_ports": [
          "TC_DummyAxiSlave_3/axi4l_slave",
          "axi_interconnect_timecard/M22_AXI"
        ]
      },
      "axi_interconnect_timecard_M23_AXI": {
        "interface_ports": [
          "TC_DummyAxiSlave_4/axi4l_slave",
          "axi_interconnect_timecard/M23_AXI"
        ]
      },
      "axi_pcie_0_M_AXI": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "axi_pcie_0/M_AXI"
        ]
      },
      "axi_pcie_0_pcie_7x_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_0",
          "axi_pcie_0/pcie_7x_mgt"
        ]
      },
      "axi_quad_spi_flash_SPI_0": {
        "interface_ports": [
          "SpiFlash",
          "axi_quad_spi_flash/SPI_0"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_1/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_pcie_0/axi_aresetn"
        ]
      },
      "BufgMux_IPI_0_ClkOut_ClkOut": {
        "ports": [
          "BufgMux_IPI_0/ClkOut_ClkOut",
          "BufgMux_IPI_2/ClkIn0_ClkIn"
        ]
      },
      "BufgMux_IPI_1_ClkOut_ClkOut": {
        "ports": [
          "BufgMux_IPI_1/ClkOut_ClkOut",
          "BufgMux_IPI_2/ClkIn1_ClkIn"
        ]
      },
      "BufgMux_IPI_2_ClkOut_ClkOut": {
        "ports": [
          "BufgMux_IPI_2/ClkOut_ClkOut",
          "clk_wiz_1/clk_in1"
        ]
      },
      "GoldenImageN_EnaIn_1": {
        "ports": [
          "GoldenImageN_EnaIn",
          "TC_FpgaVersion_0/GoldenImageN_EnaIn"
        ]
      },
      "M00_ARESETN_1": {
        "ports": [
          "proc_sys_reset_2/interconnect_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_interconnect_timecard/ARESETN",
          "axi_interconnect_timecard/M00_ARESETN",
          "axi_interconnect_timecard/M01_ARESETN",
          "axi_interconnect_timecard/M02_ARESETN",
          "axi_interconnect_timecard/M03_ARESETN",
          "axi_interconnect_timecard/M04_ARESETN",
          "axi_interconnect_timecard/M05_ARESETN",
          "axi_interconnect_timecard/M06_ARESETN",
          "axi_interconnect_timecard/M07_ARESETN",
          "axi_interconnect_timecard/M08_ARESETN",
          "axi_interconnect_timecard/M09_ARESETN",
          "axi_interconnect_timecard/M10_ARESETN",
          "axi_interconnect_timecard/M11_ARESETN",
          "axi_interconnect_timecard/M12_ARESETN",
          "axi_interconnect_timecard/M13_ARESETN",
          "axi_interconnect_timecard/M14_ARESETN",
          "axi_interconnect_timecard/M15_ARESETN",
          "axi_interconnect_timecard/M16_ARESETN",
          "axi_interconnect_timecard/M17_ARESETN",
          "axi_interconnect_timecard/M18_ARESETN",
          "axi_interconnect_timecard/M19_ARESETN",
          "axi_interconnect_timecard/M20_ARESETN",
          "axi_interconnect_timecard/M21_ARESETN",
          "axi_interconnect_timecard/M22_ARESETN",
          "axi_interconnect_timecard/M23_ARESETN",
          "axi_interconnect_timecard/S00_ARESETN"
        ]
      },
      "M02_ACLK_1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "Mhz50Clk_ClkOut_0",
          "TC_ClockDetector_0/SysClk_ClkIn",
          "TC_FpgaVersion_0/SysClk_ClkIn",
          "TC_PpsSourceSelector_0/SysClk_ClkIn",
          "TC_PpsSourceSelector_1/SysClk_ClkIn",
          "TC_SmaSelector_0/SysClk_ClkIn",
          "axi_gpio_ext/s_axi_aclk",
          "axi_gpio_gnss_mac/s_axi_aclk",
          "axi_gpio_rgb/s_axi_aclk",
          "axi_hwicap_0/icap_clk",
          "axi_hwicap_0/s_axi_aclk",
          "axi_iic/s_axi_aclk",
          "axi_iic_eeprom/s_axi_aclk",
          "axi_iic_rgb/s_axi_aclk",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/M07_ACLK",
          "axi_interconnect_0/M08_ACLK",
          "axi_interconnect_0/M09_ACLK",
          "axi_interconnect_0/M11_ACLK",
          "axi_interconnect_0/M12_ACLK",
          "axi_interconnect_0/M13_ACLK",
          "axi_interconnect_0/M14_ACLK",
          "axi_interconnect_GPIO/ACLK",
          "axi_interconnect_GPIO/M00_ACLK",
          "axi_interconnect_GPIO/M01_ACLK",
          "axi_interconnect_GPIO/M02_ACLK",
          "axi_interconnect_GPIO/S00_ACLK",
          "axi_interconnect_IIC/ACLK",
          "axi_interconnect_IIC/M00_ACLK",
          "axi_interconnect_IIC/M01_ACLK",
          "axi_interconnect_IIC/M02_ACLK",
          "axi_interconnect_IIC/S00_ACLK",
          "axi_quad_spi_flash/s_axi_aclk",
          "axi_uart16550_ext/s_axi_aclk",
          "axi_uart16550_gnss1/s_axi_aclk",
          "axi_uart16550_gnss2/s_axi_aclk",
          "axi_uart16550_mac/s_axi_aclk",
          "axi_uart16550_reserved/s_axi_aclk",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "M10_ARESETN_1": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "Reset62_5MhzN_RstOut",
          "TC_MsiIrq_0/SysRstN_RstIn",
          "axi_interconnect_0/M10_ARESETN"
        ]
      },
      "MacPps_EvtIn_1": {
        "ports": [
          "MacPps_EvtIn",
          "TC_PpsSourceSelector_0/MacPps_EvtIn",
          "TC_SmaSelector_0/SmaMacPpsSource_EvtIn"
        ]
      },
      "Mhz10ClkDcxo1_ClkIn_1": {
        "ports": [
          "Mhz10ClkDcxo1_ClkIn",
          "BufgMux_IPI_1/ClkIn0_ClkIn",
          "TC_ClockDetector_0/Mhz10ClkDcxo1_ClkIn"
        ]
      },
      "Mhz10ClkDcxo2_ClkIn_1": {
        "ports": [
          "Mhz10ClkDcxo2_ClkIn",
          "BufgMux_IPI_1/ClkIn1_ClkIn",
          "TC_ClockDetector_0/Mhz10ClkDcxo2_ClkIn"
        ]
      },
      "Mhz10ClkMac_ClkIn_1": {
        "ports": [
          "Mhz10ClkMac_ClkIn",
          "BufgMux_IPI_0/ClkIn1_ClkIn",
          "TC_ClockDetector_0/Mhz10ClkMac_ClkIn",
          "TC_SmaSelector_0/Sma10MHzSource_ClkIn"
        ]
      },
      "Mhz10ClkSma_ClkIn_1": {
        "ports": [
          "Mhz10ClkSma_ClkIn",
          "util_ds_buf_0/BUFGCE_I"
        ]
      },
      "PciePerstN_RstIn_1": {
        "ports": [
          "PciePerstN_RstIn",
          "proc_sys_reset_1/aux_reset_in"
        ]
      },
      "PcieRefClockN_1": {
        "ports": [
          "PcieRefClockN",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "PcieRefClockP_1": {
        "ports": [
          "PcieRefClockP",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "PpsGnss1_EvtIn_1": {
        "ports": [
          "PpsGnss1_EvtIn",
          "TC_PpsSourceSelector_0/GnssPps_EvtIn",
          "TC_SmaSelector_0/SmaGnss1PpsSource_EvtIn",
          "TC_Timestamper_Gnss1Pps/SignalTimestamper_EvtIn"
        ]
      },
      "PpsGnss2_EvtIn_1": {
        "ports": [
          "PpsGnss2_EvtIn",
          "TC_PpsSourceSelector_1/GnssPps_EvtIn",
          "TC_SmaSelector_0/SmaGnss2PpsSource_EvtIn"
        ]
      },
      "ResetN_RstIn_1": {
        "ports": [
          "ResetN_RstIn",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in",
          "proc_sys_reset_2/ext_reset_in"
        ]
      },
      "SmaIn1_DatIn_1": {
        "ports": [
          "SmaIn1_DatIn",
          "TC_SmaSelector_0/SmaIn1_DatIn"
        ]
      },
      "SmaIn2_DatIn_1": {
        "ports": [
          "SmaIn2_DatIn",
          "TC_SmaSelector_0/SmaIn2_DatIn"
        ]
      },
      "SmaIn3_DatIn_1": {
        "ports": [
          "SmaIn3_DatIn",
          "TC_SmaSelector_0/SmaIn3_DatIn"
        ]
      },
      "SmaIn4_DatIn_1": {
        "ports": [
          "SmaIn4_DatIn",
          "TC_SmaSelector_0/SmaIn4_DatIn"
        ]
      },
      "TC_AdjustableClock_0_InHoldover_DatOut": {
        "ports": [
          "TC_AdjustableClock_0/InHoldover_DatOut",
          "InHoldover_DatOut"
        ]
      },
      "TC_AdjustableClock_0_InSync_DatOut": {
        "ports": [
          "TC_AdjustableClock_0/InSync_DatOut",
          "InSync_DatOut"
        ]
      },
      "TC_AdjustableClock_0_ServoFactorsValid_ValOut": {
        "ports": [
          "TC_AdjustableClock_0/ServoFactorsValid_ValOut",
          "TC_PpsSlave_0/Servo_ValIn"
        ]
      },
      "TC_ClockDetector_0_ClkMux1Select_EnOut": {
        "ports": [
          "TC_ClockDetector_0/ClkMux1Select_EnOut",
          "BufgMux_IPI_0/SelecteClk1_EnIn"
        ]
      },
      "TC_ClockDetector_0_ClkMux2Select_EnOut": {
        "ports": [
          "TC_ClockDetector_0/ClkMux2Select_EnOut",
          "BufgMux_IPI_1/SelecteClk1_EnIn"
        ]
      },
      "TC_ClockDetector_0_ClkMux3Select_EnOut": {
        "ports": [
          "TC_ClockDetector_0/ClkMux3Select_EnOut",
          "BufgMux_IPI_2/SelecteClk1_EnIn"
        ]
      },
      "TC_ClockDetector_0_ClkWiz2Select_EnOut": {
        "ports": [
          "TC_ClockDetector_0/ClkWiz2Select_EnOut",
          "clk_wiz_2/clk_in_sel"
        ]
      },
      "TC_ClockDetector_0_ClockRstN_RstOut": {
        "ports": [
          "TC_ClockDetector_0/ClockRstN_RstOut",
          "clk_wiz_1/resetn",
          "clk_wiz_2/resetn",
          "proc_sys_reset_2/aux_reset_in"
        ]
      },
      "TC_ClockDetector_0_PpsSourceSelect_DatOut": {
        "ports": [
          "TC_ClockDetector_0/PpsSourceSelect_DatOut",
          "TC_PpsSourceSelector_0/PpsSourceSelect_DatIn"
        ]
      },
      "TC_MsiIrq_0_MsiReq_ValOut": {
        "ports": [
          "TC_MsiIrq_0/MsiReq_ValOut",
          "axi_pcie_0/INTX_MSI_Request"
        ]
      },
      "TC_MsiIrq_0_MsiVectorNum_DatOut": {
        "ports": [
          "TC_MsiIrq_0/MsiVectorNum_DatOut",
          "axi_pcie_0/MSI_Vector_Num"
        ]
      },
      "TC_PpsGenerator_0_Pps_EvtOut": {
        "ports": [
          "TC_PpsGenerator_0/Pps_EvtOut",
          "Pps_EvtOut",
          "TC_SmaSelector_0/SmaFpgaPpsSource_EvtIn",
          "TC_Timestamper_FpgaPps/SignalTimestamper_EvtIn"
        ]
      },
      "TC_PpsSourceSelector_0_MacPps_EvtOut": {
        "ports": [
          "TC_PpsSourceSelector_0/MacPps_EvtOut",
          "MacPps0_EvtOut"
        ]
      },
      "TC_PpsSourceSelector_0_PpsSourceAvailable_DatOut": {
        "ports": [
          "TC_PpsSourceSelector_0/PpsSourceAvailable_DatOut",
          "TC_ClockDetector_0/PpsSourceAvailable_DatIn"
        ]
      },
      "TC_PpsSourceSelector_0_SlavePps_EvtOut": {
        "ports": [
          "TC_PpsSourceSelector_0/SlavePps_EvtOut",
          "TC_PpsSlave_0/Pps_EvtIn"
        ]
      },
      "TC_PpsSourceSelector_1_MacPps_EvtOut": {
        "ports": [
          "TC_PpsSourceSelector_1/MacPps_EvtOut",
          "MacPps1_EvtOut"
        ]
      },
      "TC_SignalGenerator_0_SignalGenerator_EvtOut": {
        "ports": [
          "TC_SignalGenerator_1/SignalGenerator_EvtOut",
          "TC_SmaSelector_0/SmaSignalGen1Source_DatIn"
        ]
      },
      "TC_SignalGenerator_Sma1_Irq_EvtOut": {
        "ports": [
          "TC_SignalGenerator_1/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn11_DatIn"
        ]
      },
      "TC_SignalGenerator_Sma2_Irq_EvtOut": {
        "ports": [
          "TC_SignalGenerator_2/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn12_DatIn"
        ]
      },
      "TC_SignalGenerator_Sma2_SignalGenerator_EvtOut": {
        "ports": [
          "TC_SignalGenerator_2/SignalGenerator_EvtOut",
          "TC_SmaSelector_0/SmaSignalGen2Source_DatIn"
        ]
      },
      "TC_SignalGenerator_Sma3_Irq_EvtOut": {
        "ports": [
          "TC_SignalGenerator_3/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn13_DatIn"
        ]
      },
      "TC_SignalGenerator_Sma3_SignalGenerator_EvtOut": {
        "ports": [
          "TC_SignalGenerator_3/SignalGenerator_EvtOut",
          "TC_SmaSelector_0/SmaSignalGen3Source_DatIn"
        ]
      },
      "TC_SignalGenerator_Sma4_Irq_EvtOut": {
        "ports": [
          "TC_SignalGenerator_4/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn14_DatIn"
        ]
      },
      "TC_SignalGenerator_Sma4_SignalGenerator_EvtOut": {
        "ports": [
          "TC_SignalGenerator_4/SignalGenerator_EvtOut",
          "TC_SmaSelector_0/SmaSignalGen4Source_DatIn"
        ]
      },
      "TC_SmaSelector_0_Sma10MHzSourceEnable_EnOut": {
        "ports": [
          "TC_SmaSelector_0/Sma10MHzSourceEnable_EnOut",
          "util_ds_buf_0/BUFGCE_CE"
        ]
      },
      "TC_SmaSelector_0_SmaExtPpsSource1_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaExtPpsSource1_EvtOut",
          "TC_PpsSourceSelector_0/SmaPps_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaExtPpsSource2_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaExtPpsSource2_EvtOut",
          "TC_PpsSourceSelector_1/SmaPps_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaFreqCnt1Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaFreqCnt1Source_EvtOut",
          "TC_FrequencyCounter_1/Frequency_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaFreqCnt2Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaFreqCnt2Source_EvtOut",
          "TC_FrequencyCounter_2/Frequency_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaFreqCnt3Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaFreqCnt3Source_EvtOut",
          "TC_FrequencyCounter_3/Frequency_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaFreqCnt4Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaFreqCnt4Source_EvtOut",
          "TC_FrequencyCounter_4/Frequency_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaIn1_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaIn1_EnOut",
          "SmaIn1_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaIn2_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaIn2_EnOut",
          "SmaIn2_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaIn3_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaIn3_EnOut",
          "SmaIn3_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaIn4_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaIn4_EnOut",
          "SmaIn4_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut1_DatOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut1_DatOut",
          "SmaOut1_DatOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut1_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut1_EnOut",
          "SmaOut1_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut2_DatOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut2_DatOut",
          "SmaOut2_DatOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut2_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut2_EnOut",
          "SmaOut2_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut3_DatOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut3_DatOut",
          "SmaOut3_DatOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut3_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut3_EnOut",
          "SmaOut3_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut4_DatOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut4_DatOut",
          "SmaOut4_DatOut"
        ]
      },
      "TC_SmaSelector_0_SmaOut4_EnOut": {
        "ports": [
          "TC_SmaSelector_0/SmaOut4_EnOut",
          "SmaOut4_EnOut"
        ]
      },
      "TC_SmaSelector_0_SmaTs1Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaTs1Source_EvtOut",
          "TC_Timestamper_1/SignalTimestamper_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaTs2Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaTs2Source_EvtOut",
          "TC_Timestamper_2/SignalTimestamper_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaTs3Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaTs3Source_EvtOut",
          "TC_Timestamper_3/SignalTimestamper_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaTs4Source_EvtOut": {
        "ports": [
          "TC_SmaSelector_0/SmaTs4Source_EvtOut",
          "TC_Timestamper_4/SignalTimestamper_EvtIn"
        ]
      },
      "TC_SmaSelector_0_SmaUartExtSource_DatOut": {
        "ports": [
          "TC_SmaSelector_0/SmaUartExtSource_DatOut",
          "axi_uart16550_ext/sin"
        ]
      },
      "TC_Timestamper_GnssPps_Irq_EvtOut": {
        "ports": [
          "TC_Timestamper_Gnss1Pps/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn1_DatIn"
        ]
      },
      "TC_Timestamper_PPS_Irq_EvtOut": {
        "ports": [
          "TC_Timestamper_FpgaPps/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn0_DatIn"
        ]
      },
      "TC_Timestamper_Sma1_Irq_EvtOut": {
        "ports": [
          "TC_Timestamper_1/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn2_DatIn"
        ]
      },
      "TC_Timestamper_Sma2_Irq_EvtOut": {
        "ports": [
          "TC_Timestamper_2/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn6_DatIn"
        ]
      },
      "TC_Timestamper_Sma3_Irq_EvtOut": {
        "ports": [
          "TC_Timestamper_3/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn15_DatIn"
        ]
      },
      "TC_Timestamper_Sma4_Irq_EvtOut": {
        "ports": [
          "TC_Timestamper_4/Irq_EvtOut",
          "TC_MsiIrq_0/IrqIn16_DatIn"
        ]
      },
      "UartGnss1Rx_DatIn_1": {
        "ports": [
          "UartGnss1Rx_DatIn",
          "TC_SmaSelector_0/SmaUartGnss1Source_DatIn",
          "TC_TodSlave_0/RxUart_DatIn",
          "axi_uart16550_gnss1/sin"
        ]
      },
      "UartGnss2Rx_DatIn_1": {
        "ports": [
          "UartGnss2Rx_DatIn",
          "TC_SmaSelector_0/SmaUartGnss2Source_DatIn",
          "axi_uart16550_gnss2/sin"
        ]
      },
      "UartMacRx_DatIn_1": {
        "ports": [
          "UartMacRx_DatIn",
          "axi_uart16550_mac/sin"
        ]
      },
      "axi_hwicap_0_ip2intc_irpt": {
        "ports": [
          "axi_hwicap_0/ip2intc_irpt",
          "TC_MsiIrq_0/IrqIn8_DatIn"
        ]
      },
      "axi_iic_eeprom_iic2intc_irpt": {
        "ports": [
          "axi_iic_eeprom/iic2intc_irpt",
          "TC_MsiIrq_0/IrqIn17_DatIn"
        ]
      },
      "axi_iic_iic2intc_irpt": {
        "ports": [
          "axi_iic/iic2intc_irpt",
          "TC_MsiIrq_0/IrqIn7_DatIn"
        ]
      },
      "axi_iic_rgb_iic2intc_irpt": {
        "ports": [
          "axi_iic_rgb/iic2intc_irpt",
          "TC_MsiIrq_0/IrqIn18_DatIn"
        ]
      },
      "axi_pcie_0_INTX_MSI_Grant": {
        "ports": [
          "axi_pcie_0/INTX_MSI_Grant",
          "TC_MsiIrq_0/MsiGrant_ValIn"
        ]
      },
      "axi_pcie_0_MSI_Vector_Width": {
        "ports": [
          "axi_pcie_0/MSI_Vector_Width",
          "TC_MsiIrq_0/MsiVectorWidth_DatIn"
        ]
      },
      "axi_pcie_0_MSI_enable": {
        "ports": [
          "axi_pcie_0/MSI_enable",
          "TC_MsiIrq_0/MsiIrqEnable_EnIn"
        ]
      },
      "axi_pcie_0_axi_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_aclk_out",
          "Mhz62_5Clk_ClkOut",
          "TC_MsiIrq_0/SysClk_ClkIn",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "axi_pcie_0_axi_ctl_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_ctl_aclk_out",
          "axi_interconnect_0/M10_ACLK"
        ]
      },
      "axi_pcie_0_mmcm_lock": {
        "ports": [
          "axi_pcie_0/mmcm_lock",
          "proc_sys_reset_1/dcm_locked"
        ]
      },
      "axi_quad_spi_flash_cfgclk": {
        "ports": [
          "axi_quad_spi_flash/cfgclk",
          "StartUpIo_cfgclk"
        ]
      },
      "axi_quad_spi_flash_cfgmclk": {
        "ports": [
          "axi_quad_spi_flash/cfgmclk",
          "StartUpIo_cfgmclk"
        ]
      },
      "axi_quad_spi_flash_eos": {
        "ports": [
          "axi_quad_spi_flash/eos",
          "axi_hwicap_0/eos_in"
        ]
      },
      "axi_quad_spi_flash_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_flash/ip2intc_irpt",
          "TC_MsiIrq_0/IrqIn9_DatIn"
        ]
      },
      "axi_quad_spi_flash_preq": {
        "ports": [
          "axi_quad_spi_flash/preq",
          "StartUpIo_preq"
        ]
      },
      "axi_uart16550_ext_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_ext/ip2intc_irpt",
          "TC_MsiIrq_0/IrqIn19_DatIn"
        ]
      },
      "axi_uart16550_ext_sout": {
        "ports": [
          "axi_uart16550_ext/sout",
          "TC_SmaSelector_0/SmaUartExtSource_DatIn"
        ]
      },
      "axi_uart16550_gnss1_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_gnss1/ip2intc_irpt",
          "TC_MsiIrq_0/IrqIn3_DatIn"
        ]
      },
      "axi_uart16550_gnss1_sout": {
        "ports": [
          "axi_uart16550_gnss1/sout",
          "UartGnss1Tx_DatOut"
        ]
      },
      "axi_uart16550_gnss2_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_gnss2/ip2intc_irpt",
          "TC_MsiIrq_0/IrqIn4_DatIn"
        ]
      },
      "axi_uart16550_gnss2_sout": {
        "ports": [
          "axi_uart16550_gnss2/sout",
          "UartGnss2Tx_DatOut"
        ]
      },
      "axi_uart16550_mac_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_mac/ip2intc_irpt",
          "TC_MsiIrq_0/IrqIn5_DatIn"
        ]
      },
      "axi_uart16550_mac_sout": {
        "ports": [
          "axi_uart16550_mac/sout",
          "UartMacTx_DatOut"
        ]
      },
      "axi_uart16550_nmea_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_reserved/ip2intc_irpt",
          "TC_MsiIrq_0/IrqIn10_DatIn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "clk_wiz_2/clk_in2"
        ]
      },
      "clk_wiz_0_clk_out4": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "axi_quad_spi_flash/ext_spi_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_2/clk_out1",
          "Mhz50Clk_ClkOut",
          "TC_AdjustableClock_0/SysClk_ClkIn",
          "TC_ConfMaster_0/SysClk_ClkIn",
          "TC_CoreList_0/SysClk_ClkIn",
          "TC_DummyAxiSlave_0/SysClk_ClkIn",
          "TC_DummyAxiSlave_1/SysClk_ClkIn",
          "TC_DummyAxiSlave_2/SysClk_ClkIn",
          "TC_DummyAxiSlave_3/SysClk_ClkIn",
          "TC_DummyAxiSlave_4/SysClk_ClkIn",
          "TC_FrequencyCounter_1/SysClk_ClkIn",
          "TC_FrequencyCounter_2/SysClk_ClkIn",
          "TC_FrequencyCounter_3/SysClk_ClkIn",
          "TC_FrequencyCounter_4/SysClk_ClkIn",
          "TC_PpsGenerator_0/SysClk_ClkIn",
          "TC_PpsSlave_0/SysClk_ClkIn",
          "TC_SignalGenerator_1/SysClk_ClkIn",
          "TC_SignalGenerator_2/SysClk_ClkIn",
          "TC_SignalGenerator_3/SysClk_ClkIn",
          "TC_SignalGenerator_4/SysClk_ClkIn",
          "TC_Timestamper_1/SysClk_ClkIn",
          "TC_Timestamper_2/SysClk_ClkIn",
          "TC_Timestamper_3/SysClk_ClkIn",
          "TC_Timestamper_4/SysClk_ClkIn",
          "TC_Timestamper_FpgaPps/SysClk_ClkIn",
          "TC_Timestamper_Gnss1Pps/SysClk_ClkIn",
          "TC_TodSlave_0/SysClk_ClkIn",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_interconnect_timecard/ACLK",
          "axi_interconnect_timecard/M00_ACLK",
          "axi_interconnect_timecard/M01_ACLK",
          "axi_interconnect_timecard/M02_ACLK",
          "axi_interconnect_timecard/M03_ACLK",
          "axi_interconnect_timecard/M04_ACLK",
          "axi_interconnect_timecard/M05_ACLK",
          "axi_interconnect_timecard/M06_ACLK",
          "axi_interconnect_timecard/M07_ACLK",
          "axi_interconnect_timecard/M08_ACLK",
          "axi_interconnect_timecard/M09_ACLK",
          "axi_interconnect_timecard/M10_ACLK",
          "axi_interconnect_timecard/M11_ACLK",
          "axi_interconnect_timecard/M12_ACLK",
          "axi_interconnect_timecard/M13_ACLK",
          "axi_interconnect_timecard/M14_ACLK",
          "axi_interconnect_timecard/M15_ACLK",
          "axi_interconnect_timecard/M16_ACLK",
          "axi_interconnect_timecard/M17_ACLK",
          "axi_interconnect_timecard/M18_ACLK",
          "axi_interconnect_timecard/M19_ACLK",
          "axi_interconnect_timecard/M20_ACLK",
          "axi_interconnect_timecard/M21_ACLK",
          "axi_interconnect_timecard/M22_ACLK",
          "axi_interconnect_timecard/M23_ACLK",
          "axi_interconnect_timecard/S00_ACLK",
          "proc_sys_reset_2/slowest_sync_clk"
        ]
      },
      "clk_wiz_2_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "clk_wiz_2/clk_in1"
        ]
      },
      "clk_wiz_2_clk_out3": {
        "ports": [
          "clk_wiz_2/clk_out2",
          "TC_PpsGenerator_0/SysClkNx_ClkIn",
          "TC_PpsSlave_0/SysClkNx_ClkIn",
          "TC_SignalGenerator_1/SysClkNx_ClkIn",
          "TC_SignalGenerator_2/SysClkNx_ClkIn",
          "TC_SignalGenerator_3/SysClkNx_ClkIn",
          "TC_SignalGenerator_4/SysClkNx_ClkIn",
          "TC_Timestamper_1/SysClkNx_ClkIn",
          "TC_Timestamper_2/SysClkNx_ClkIn",
          "TC_Timestamper_3/SysClkNx_ClkIn",
          "TC_Timestamper_4/SysClkNx_ClkIn",
          "TC_Timestamper_FpgaPps/SysClkNx_ClkIn",
          "TC_Timestamper_Gnss1Pps/SysClkNx_ClkIn"
        ]
      },
      "clk_wiz_2_locked": {
        "ports": [
          "clk_wiz_2/locked",
          "proc_sys_reset_2/dcm_locked"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "Reset50MhzN_RstOut_0",
          "TC_ClockDetector_0/SysRstN_RstIn",
          "TC_FpgaVersion_0/SysRstN_RstIn",
          "TC_PpsSourceSelector_0/SysRstN_RstIn",
          "TC_PpsSourceSelector_1/SysRstN_RstIn",
          "TC_SmaSelector_0/SysRstN_RstIn",
          "axi_gpio_ext/s_axi_aresetn",
          "axi_gpio_gnss_mac/s_axi_aresetn",
          "axi_gpio_rgb/s_axi_aresetn",
          "axi_hwicap_0/s_axi_aresetn",
          "axi_iic/s_axi_aresetn",
          "axi_iic_eeprom/s_axi_aresetn",
          "axi_iic_rgb/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/M07_ARESETN",
          "axi_interconnect_0/M08_ARESETN",
          "axi_interconnect_0/M09_ARESETN",
          "axi_interconnect_0/M11_ARESETN",
          "axi_interconnect_0/M12_ARESETN",
          "axi_interconnect_0/M13_ARESETN",
          "axi_interconnect_0/M14_ARESETN",
          "axi_interconnect_GPIO/ARESETN",
          "axi_interconnect_GPIO/M00_ARESETN",
          "axi_interconnect_GPIO/M01_ARESETN",
          "axi_interconnect_GPIO/M02_ARESETN",
          "axi_interconnect_GPIO/S00_ARESETN",
          "axi_interconnect_IIC/ARESETN",
          "axi_interconnect_IIC/M00_ARESETN",
          "axi_interconnect_IIC/M01_ARESETN",
          "axi_interconnect_IIC/M02_ARESETN",
          "axi_interconnect_IIC/S00_ARESETN",
          "axi_quad_spi_flash/s_axi_aresetn",
          "axi_uart16550_ext/s_axi_aresetn",
          "axi_uart16550_gnss1/s_axi_aresetn",
          "axi_uart16550_gnss2/s_axi_aresetn",
          "axi_uart16550_mac/s_axi_aresetn",
          "axi_uart16550_reserved/s_axi_aresetn"
        ]
      },
      "proc_sys_reset_2_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_2/peripheral_aresetn",
          "Reset50MhzN_RstOut",
          "TC_AdjustableClock_0/SysRstN_RstIn",
          "TC_ConfMaster_0/SysRstN_RstIn",
          "TC_CoreList_0/SysRstN_RstIn",
          "TC_DummyAxiSlave_0/SysRstN_RstIn",
          "TC_DummyAxiSlave_1/SysRstN_RstIn",
          "TC_DummyAxiSlave_2/SysRstN_RstIn",
          "TC_DummyAxiSlave_3/SysRstN_RstIn",
          "TC_DummyAxiSlave_4/SysRstN_RstIn",
          "TC_FrequencyCounter_1/SysRstN_RstIn",
          "TC_FrequencyCounter_2/SysRstN_RstIn",
          "TC_FrequencyCounter_3/SysRstN_RstIn",
          "TC_FrequencyCounter_4/SysRstN_RstIn",
          "TC_PpsGenerator_0/SysRstN_RstIn",
          "TC_PpsSlave_0/SysRstN_RstIn",
          "TC_SignalGenerator_1/SysRstN_RstIn",
          "TC_SignalGenerator_2/SysRstN_RstIn",
          "TC_SignalGenerator_3/SysRstN_RstIn",
          "TC_SignalGenerator_4/SysRstN_RstIn",
          "TC_Timestamper_1/SysRstN_RstIn",
          "TC_Timestamper_2/SysRstN_RstIn",
          "TC_Timestamper_3/SysRstN_RstIn",
          "TC_Timestamper_4/SysRstN_RstIn",
          "TC_Timestamper_FpgaPps/SysRstN_RstIn",
          "TC_Timestamper_Gnss1Pps/SysRstN_RstIn",
          "TC_TodSlave_0/SysRstN_RstIn"
        ]
      },
      "util_ds_buf_0_BUFGCE_O": {
        "ports": [
          "util_ds_buf_0/BUFGCE_O",
          "BufgMux_IPI_0/ClkIn0_ClkIn",
          "TC_ClockDetector_0/Mhz10ClkSma_ClkIn"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "axi_pcie_0/REFCLK"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "TC_PpsSourceSelector_1/PpsSourceSelect_DatIn"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "TC_PpsSourceSelector_1/MacPps_EvtIn"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "TC_SmaSelector_0/SmaDcfMasterSource_DatIn",
          "TC_SmaSelector_0/SmaIrigMasterSource_DatIn"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "xlconstant_4/dout",
          "axi_uart16550_reserved/sin"
        ]
      },
      "xlconstant_6_dout": {
        "ports": [
          "xlconstant_6/dout",
          "proc_sys_reset_1/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/TC_ConfMaster_0": {
        "address_spaces": {
          "axi4l_master": {
            "segments": {
              "SEG_TC_AdjustableClock_0_reg0": {
                "address_block": "/TC_AdjustableClock_0/axi4l_slave/reg0",
                "offset": "0x01000000",
                "range": "64K"
              },
              "SEG_TC_ClockDetector_0_reg0": {
                "address_block": "/TC_ClockDetector_0/axi4l_slave/reg0",
                "offset": "0x00130000",
                "range": "4K"
              },
              "SEG_TC_CoreList_0_reg0": {
                "address_block": "/TC_CoreList_0/axi4l_slave/reg0",
                "offset": "0x01300000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_0_reg0": {
                "address_block": "/TC_DummyAxiSlave_0/axi4l_slave/reg0",
                "offset": "0x01070000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_1_reg0": {
                "address_block": "/TC_DummyAxiSlave_1/axi4l_slave/reg0",
                "offset": "0x01080000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_2_reg0": {
                "address_block": "/TC_DummyAxiSlave_2/axi4l_slave/reg0",
                "offset": "0x01090000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_3_reg0": {
                "address_block": "/TC_DummyAxiSlave_3/axi4l_slave/reg0",
                "offset": "0x010A0000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_4_reg0": {
                "address_block": "/TC_DummyAxiSlave_4/axi4l_slave/reg0",
                "offset": "0x010B0000",
                "range": "64K"
              },
              "SEG_TC_FpgaVersion_0_Reg": {
                "address_block": "/TC_FpgaVersion_0/axi4l_slave/Reg",
                "offset": "0x00020000",
                "range": "4K"
              },
              "SEG_TC_FrequencyCounter_Sma1_reg0": {
                "address_block": "/TC_FrequencyCounter_1/axi4l_slave/reg0",
                "offset": "0x01200000",
                "range": "64K"
              },
              "SEG_TC_FrequencyCounter_Sma2_reg0": {
                "address_block": "/TC_FrequencyCounter_2/axi4l_slave/reg0",
                "offset": "0x01210000",
                "range": "64K"
              },
              "SEG_TC_FrequencyCounter_Sma3_reg0": {
                "address_block": "/TC_FrequencyCounter_3/axi4l_slave/reg0",
                "offset": "0x01220000",
                "range": "64K"
              },
              "SEG_TC_FrequencyCounter_Sma4_reg0": {
                "address_block": "/TC_FrequencyCounter_4/axi4l_slave/reg0",
                "offset": "0x01230000",
                "range": "64K"
              },
              "SEG_TC_PpsGenerator_0_reg0": {
                "address_block": "/TC_PpsGenerator_0/axi4l_slave/reg0",
                "offset": "0x01030000",
                "range": "64K"
              },
              "SEG_TC_PpsSlave_0_Reg": {
                "address_block": "/TC_PpsSlave_0/axi4l_slave/Reg",
                "offset": "0x01040000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma1_reg0": {
                "address_block": "/TC_SignalGenerator_1/axi4l_slave/reg0",
                "offset": "0x010D0000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma2_reg0": {
                "address_block": "/TC_SignalGenerator_2/axi4l_slave/reg0",
                "offset": "0x010E0000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma3_reg0": {
                "address_block": "/TC_SignalGenerator_3/axi4l_slave/reg0",
                "offset": "0x010F0000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma4_reg0": {
                "address_block": "/TC_SignalGenerator_4/axi4l_slave/reg0",
                "offset": "0x01100000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_FpgaPps_reg0": {
                "address_block": "/TC_Timestamper_FpgaPps/axi4l_slave/reg0",
                "offset": "0x010C0000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_GnssPps_reg0": {
                "address_block": "/TC_Timestamper_Gnss1Pps/axi4l_slave/reg0",
                "offset": "0x01010000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma1_reg0": {
                "address_block": "/TC_Timestamper_1/axi4l_slave/reg0",
                "offset": "0x01020000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma2_reg0": {
                "address_block": "/TC_Timestamper_2/axi4l_slave/reg0",
                "offset": "0x01060000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma3_reg0": {
                "address_block": "/TC_Timestamper_3/axi4l_slave/reg0",
                "offset": "0x01110000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma4_reg0": {
                "address_block": "/TC_Timestamper_4/axi4l_slave/reg0",
                "offset": "0x01120000",
                "range": "64K"
              },
              "SEG_TC_SmaSelector_0_reg0": {
                "address_block": "/TC_SmaSelector_0/axi4l_slave1/reg0",
                "offset": "0x00140000",
                "range": "16K"
              },
              "SEG_TC_SmaSelector_0_reg01": {
                "address_block": "/TC_SmaSelector_0/axi4l_slave2/reg0",
                "offset": "0x00220000",
                "range": "16K"
              },
              "SEG_TC_TodSlave_0_Reg": {
                "address_block": "/TC_TodSlave_0/axi4l_slave/Reg",
                "offset": "0x01050000",
                "range": "64K"
              },
              "SEG_axi_gpio_ext_Reg": {
                "address_block": "/axi_gpio_ext/S_AXI/Reg",
                "offset": "0x00100000",
                "range": "4K"
              },
              "SEG_axi_gpio_gnss_mac_Reg": {
                "address_block": "/axi_gpio_gnss_mac/S_AXI/Reg",
                "offset": "0x00110000",
                "range": "4K"
              },
              "SEG_axi_gpio_rgb_Reg": {
                "address_block": "/axi_gpio_rgb/S_AXI/Reg",
                "offset": "0x00230000",
                "range": "4K"
              },
              "SEG_axi_hwicap_0_Reg": {
                "address_block": "/axi_hwicap_0/S_AXI_LITE/Reg",
                "offset": "0x00300000",
                "range": "64K"
              },
              "SEG_axi_iic_Reg": {
                "address_block": "/axi_iic/S_AXI/Reg",
                "offset": "0x00150000",
                "range": "64K"
              },
              "SEG_axi_iic_eeprom_Reg": {
                "address_block": "/axi_iic_eeprom/S_AXI/Reg",
                "offset": "0x00200000",
                "range": "4K"
              },
              "SEG_axi_iic_rgb_Reg": {
                "address_block": "/axi_iic_rgb/S_AXI/Reg",
                "offset": "0x00210000",
                "range": "4K"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x00010000",
                "range": "4K",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_quad_spi_flash_Reg": {
                "address_block": "/axi_quad_spi_flash/AXI_LITE/Reg",
                "offset": "0x00310000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_uart16550_ext_Reg": {
                "address_block": "/axi_uart16550_ext/S_AXI/Reg",
                "offset": "0x001A0000",
                "range": "64K"
              },
              "SEG_axi_uart16550_gnss1_Reg": {
                "address_block": "/axi_uart16550_gnss1/S_AXI/Reg",
                "offset": "0x00160000",
                "range": "64K"
              },
              "SEG_axi_uart16550_gnss2_Reg": {
                "address_block": "/axi_uart16550_gnss2/S_AXI/Reg",
                "offset": "0x00170000",
                "range": "64K"
              },
              "SEG_axi_uart16550_mac_Reg": {
                "address_block": "/axi_uart16550_mac/S_AXI/Reg",
                "offset": "0x00180000",
                "range": "64K"
              },
              "SEG_axi_uart16550_reserved_Reg": {
                "address_block": "/axi_uart16550_reserved/S_AXI/Reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_pcie_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_TC_AdjustableClock_0_reg0": {
                "address_block": "/TC_AdjustableClock_0/axi4l_slave/reg0",
                "offset": "0x01000000",
                "range": "64K"
              },
              "SEG_TC_ClockDetector_0_reg0": {
                "address_block": "/TC_ClockDetector_0/axi4l_slave/reg0",
                "offset": "0x00130000",
                "range": "4K"
              },
              "SEG_TC_CoreList_0_reg0": {
                "address_block": "/TC_CoreList_0/axi4l_slave/reg0",
                "offset": "0x01300000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_0_reg0": {
                "address_block": "/TC_DummyAxiSlave_0/axi4l_slave/reg0",
                "offset": "0x01070000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_1_reg0": {
                "address_block": "/TC_DummyAxiSlave_1/axi4l_slave/reg0",
                "offset": "0x01080000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_2_reg0": {
                "address_block": "/TC_DummyAxiSlave_2/axi4l_slave/reg0",
                "offset": "0x01090000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_3_reg0": {
                "address_block": "/TC_DummyAxiSlave_3/axi4l_slave/reg0",
                "offset": "0x010A0000",
                "range": "64K"
              },
              "SEG_TC_DummyAxiSlave_4_reg0": {
                "address_block": "/TC_DummyAxiSlave_4/axi4l_slave/reg0",
                "offset": "0x010B0000",
                "range": "64K"
              },
              "SEG_TC_FpgaVersion_0_Reg": {
                "address_block": "/TC_FpgaVersion_0/axi4l_slave/Reg",
                "offset": "0x00020000",
                "range": "4K"
              },
              "SEG_TC_FrequencyCounter_Sma1_reg0": {
                "address_block": "/TC_FrequencyCounter_1/axi4l_slave/reg0",
                "offset": "0x01200000",
                "range": "64K"
              },
              "SEG_TC_FrequencyCounter_Sma2_reg0": {
                "address_block": "/TC_FrequencyCounter_2/axi4l_slave/reg0",
                "offset": "0x01210000",
                "range": "64K"
              },
              "SEG_TC_FrequencyCounter_Sma3_reg0": {
                "address_block": "/TC_FrequencyCounter_3/axi4l_slave/reg0",
                "offset": "0x01220000",
                "range": "64K"
              },
              "SEG_TC_FrequencyCounter_Sma4_reg0": {
                "address_block": "/TC_FrequencyCounter_4/axi4l_slave/reg0",
                "offset": "0x01230000",
                "range": "64K"
              },
              "SEG_TC_PpsGenerator_0_reg0": {
                "address_block": "/TC_PpsGenerator_0/axi4l_slave/reg0",
                "offset": "0x01030000",
                "range": "64K"
              },
              "SEG_TC_PpsSlave_0_Reg": {
                "address_block": "/TC_PpsSlave_0/axi4l_slave/Reg",
                "offset": "0x01040000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma1_reg0": {
                "address_block": "/TC_SignalGenerator_1/axi4l_slave/reg0",
                "offset": "0x010D0000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma2_reg0": {
                "address_block": "/TC_SignalGenerator_2/axi4l_slave/reg0",
                "offset": "0x010E0000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma3_reg0": {
                "address_block": "/TC_SignalGenerator_3/axi4l_slave/reg0",
                "offset": "0x010F0000",
                "range": "64K"
              },
              "SEG_TC_SignalGenerator_Sma4_reg0": {
                "address_block": "/TC_SignalGenerator_4/axi4l_slave/reg0",
                "offset": "0x01100000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_FpgaPps_reg0": {
                "address_block": "/TC_Timestamper_FpgaPps/axi4l_slave/reg0",
                "offset": "0x010C0000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_GnssPps_reg0": {
                "address_block": "/TC_Timestamper_Gnss1Pps/axi4l_slave/reg0",
                "offset": "0x01010000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma1_reg0": {
                "address_block": "/TC_Timestamper_1/axi4l_slave/reg0",
                "offset": "0x01020000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma2_reg0": {
                "address_block": "/TC_Timestamper_2/axi4l_slave/reg0",
                "offset": "0x01060000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma3_reg0": {
                "address_block": "/TC_Timestamper_3/axi4l_slave/reg0",
                "offset": "0x01110000",
                "range": "64K"
              },
              "SEG_TC_SignalTimestamper_Sma4_reg0": {
                "address_block": "/TC_Timestamper_4/axi4l_slave/reg0",
                "offset": "0x01120000",
                "range": "64K"
              },
              "SEG_TC_SmaSelector_0_reg0": {
                "address_block": "/TC_SmaSelector_0/axi4l_slave1/reg0",
                "offset": "0x00140000",
                "range": "16K"
              },
              "SEG_TC_SmaSelector_0_reg03": {
                "address_block": "/TC_SmaSelector_0/axi4l_slave2/reg0",
                "offset": "0x00220000",
                "range": "16K"
              },
              "SEG_TC_TodSlave_0_Reg": {
                "address_block": "/TC_TodSlave_0/axi4l_slave/Reg",
                "offset": "0x01050000",
                "range": "64K"
              },
              "SEG_axi_gpio_ext_Reg": {
                "address_block": "/axi_gpio_ext/S_AXI/Reg",
                "offset": "0x00100000",
                "range": "4K"
              },
              "SEG_axi_gpio_gnss_mac_Reg": {
                "address_block": "/axi_gpio_gnss_mac/S_AXI/Reg",
                "offset": "0x00110000",
                "range": "4K"
              },
              "SEG_axi_gpio_rgb_Reg": {
                "address_block": "/axi_gpio_rgb/S_AXI/Reg",
                "offset": "0x00230000",
                "range": "4K"
              },
              "SEG_axi_hwicap_0_Reg": {
                "address_block": "/axi_hwicap_0/S_AXI_LITE/Reg",
                "offset": "0x00300000",
                "range": "64K"
              },
              "SEG_axi_iic_Reg": {
                "address_block": "/axi_iic/S_AXI/Reg",
                "offset": "0x00150000",
                "range": "64K"
              },
              "SEG_axi_iic_eeprom_Reg": {
                "address_block": "/axi_iic_eeprom/S_AXI/Reg",
                "offset": "0x00200000",
                "range": "4K"
              },
              "SEG_axi_iic_rgb_Reg": {
                "address_block": "/axi_iic_rgb/S_AXI/Reg",
                "offset": "0x00210000",
                "range": "4K"
              },
              "SEG_axi_pcie_0_CTL0": {
                "address_block": "/axi_pcie_0/S_AXI_CTL/CTL0",
                "offset": "0x00010000",
                "range": "4K",
                "offset_base_param": "BASEADDR",
                "offset_high_param": "HIGHADDR"
              },
              "SEG_axi_quad_spi_flash_Reg": {
                "address_block": "/axi_quad_spi_flash/AXI_LITE/Reg",
                "offset": "0x00310000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_axi_uart16550_ext_Reg": {
                "address_block": "/axi_uart16550_ext/S_AXI/Reg",
                "offset": "0x001A0000",
                "range": "64K"
              },
              "SEG_axi_uart16550_gnss1_Reg": {
                "address_block": "/axi_uart16550_gnss1/S_AXI/Reg",
                "offset": "0x00160000",
                "range": "64K"
              },
              "SEG_axi_uart16550_gnss2_Reg": {
                "address_block": "/axi_uart16550_gnss2/S_AXI/Reg",
                "offset": "0x00170000",
                "range": "64K"
              },
              "SEG_axi_uart16550_mac_Reg": {
                "address_block": "/axi_uart16550_mac/S_AXI/Reg",
                "offset": "0x00180000",
                "range": "64K"
              },
              "SEG_axi_uart16550_reserved_Reg": {
                "address_block": "/axi_uart16550_reserved/S_AXI/Reg",
                "offset": "0x00190000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}