module m #(parameter int W = 8) (input logic clk, input logic [W-1:0] a, output logic [W-1:0] y);
  assign y = a;
endmodule
