# UART_project
A simple and complete UART protocol design in Verilog with transmitter, receiver, and testbench. Simulated using Vivado. Ideal for learning serial communication design and HDL simulation.
Sure! Here's a detailed and polished `README.md` description for your UART project on GitHub:

---

# ğŸŸ¢ UART Protocol in Verilog

This repository contains a complete Verilog implementation of the **UART (Universal Asynchronous Receiver/Transmitter)** protocol. It includes both the **transmitter (TX)** and **receiver (RX)** modules along with a **testbench** to verify functionality. Designed and simulated using **Xilinx Vivado**.

---

## ğŸ“Œ Features

* âœ… Fully synthesizable UART TX and RX modules
* âœ… Baud rate generator with configurable parameters
* âœ… Simple FSM-based design for both TX and RX
* âœ… 1 start bit, 8 data bits, 1 stop bit format
* âœ… Testbench to verify TX â†’ RX functionality
* âœ… Written in clean, modular Verilog HDL
* âœ… Simulated and verified in Vivado

---

## ğŸ§  Parameters

| Parameter   | Description           | Default   |
| ----------- | --------------------- | --------- |
| `clk_freq`  | Clock frequency in Hz | `1000000` |
| `baud_rate` | UART baud rate        | `9600`    |

---

## ğŸ“‚ Files Included

* `UART_tx.v` â€“ UART Transmitter module
* `UART_rx.v` â€“ UART Receiver module
* `UART_top.v` â€“ Top-level module connecting TX and RX
* `UART_tb.v` â€“ Testbench to simulate the UART protocol

---

## â–¶ï¸ Simulation

The testbench does the following:

1. Sends random 8-bit data using the TX module.
2. Captures serial output and verifies it at RX.
3. Logs sent and received data to monitor correctness.

## ğŸ§ª Waveform Example



## ğŸ“¦ Getting Started

1. Clone the repo

   ```bash
   git clone https://github.com/your-username/UART-Verilog.git
   cd UART-Verilog
   ```
2. Open the files in **Vivado** or any Verilog simulator (e.g., ModelSim, GTKWave).
3. Run the testbench to verify functionality.
