
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/libquantum_964B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500058 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500058 (Simulation time: 0 hr 0 min 24 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 18177600 heartbeat IPC: 0.637855 cumulative IPC: 0.637855 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 42936811 heartbeat IPC: 0.40389 cumulative IPC: 0.4946 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 65351385 heartbeat IPC: 0.446138 cumulative IPC: 0.477317 (Simulation time: 0 hr 5 min 49 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 70369387 heartbeat IPC: 1.99283 cumulative IPC: 0.589368 (Simulation time: 0 hr 6 min 37 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 80225139 heartbeat IPC: 1.01464 cumulative IPC: 0.643293 (Simulation time: 0 hr 7 min 27 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 96752592 heartbeat IPC: 0.605054 cumulative IPC: 0.636588 (Simulation time: 0 hr 8 min 28 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 122794900 heartbeat IPC: 0.38399 cumulative IPC: 0.581904 (Simulation time: 0 hr 10 min 51 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 140964879 heartbeat IPC: 0.550358 cumulative IPC: 0.577764 (Simulation time: 0 hr 12 min 47 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 145982558 heartbeat IPC: 1.99295 cumulative IPC: 0.627254 (Simulation time: 0 hr 13 min 35 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 169640154 heartbeat IPC: 0.422697 cumulative IPC: 0.598301 (Simulation time: 0 hr 16 min 2 sec) 
Finished CPU 0 instructions: 100000002 cycles: 167140096 cumulative IPC: 0.5983 (Simulation time: 0 hr 16 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5983 instructions: 100000002 cycles: 167140096
cpu0_DTLB TOTAL     ACCESS:    9101771  HIT:    9048773  MISS:      52998
cpu0_DTLB LOAD      ACCESS:    6220323  HIT:    6189133  MISS:      31190
cpu0_DTLB RFO       ACCESS:    2881448  HIT:    2859640  MISS:      21808
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.7446 cycles
cpu0_ITLB TOTAL     ACCESS:    1926742  HIT:    1926741  MISS:          1
cpu0_ITLB LOAD      ACCESS:    1926742  HIT:    1926741  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 371 cycles
cpu0_L1I TOTAL     ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I LOAD      ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 261.5 cycles
cpu0_STLB TOTAL     ACCESS:      52999  HIT:          0  MISS:      52999
cpu0_STLB LOAD      ACCESS:      31191  HIT:          0  MISS:      31191
cpu0_STLB RFO       ACCESS:      21808  HIT:          0  MISS:      21808
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.7509 cycles
cpu0_L1D TOTAL     ACCESS:    9383291  HIT:    5992860  MISS:    3390431
cpu0_L1D LOAD      ACCESS:    3614562  HIT:     224192  MISS:    3390370
cpu0_L1D RFO       ACCESS:    5715731  HIT:    5715707  MISS:         24
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52998  HIT:      52961  MISS:         37
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 419.078 cycles
cpu0_L2C TOTAL     ACCESS:    4919960  HIT:    1529525  MISS:    3390435
cpu0_L2C LOAD      ACCESS:    3390374  HIT:          0  MISS:    3390374
cpu0_L2C RFO       ACCESS:         24  HIT:          0  MISS:         24
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1529525  HIT:    1529525  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         37  HIT:          0  MISS:         37
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 408.076 cycles
LLC TOTAL     ACCESS:    4913649  HIT:     279788  MISS:    4633861
LLC LOAD      ACCESS:    3390374  HIT:     174838  MISS:    3215536
LLC RFO       ACCESS:         24  HIT:          9  MISS:         15
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1523214  HIT:     104931  MISS:    1418283
LLC TRANSLATION ACCESS:         37  HIT:         10  MISS:         27
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 283.034 cycles
Insertion Distribution: 
	LOAD 34288 0 0 0 0 0 0 0 0 0 0 0 0 0 46966 3411283 
	RFO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 4 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1431539 
	 2 0 0 0 0 0 0 0 0 0 0 0 0 0 23 15 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1759919  ROW_BUFFER_MISS:    1455588
 DBUS AVG_CONGESTED_CYCLE:     3.8979
 WQ ROW_BUFFER_HIT:     252321  ROW_BUFFER_MISS:    1205467  FULL:     204529


CPU 0 Branch Prediction Accuracy: 98.7463% MPKI: 2.70066 Average ROB Occupancy at Mispredict: 44.7789
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.70053
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

