### Partitioning
- [KaHyPar](https://github.com/kahypar/kahypar) (Karlsruhe Institute of Technology)
  - A multilevel hypergraph partitioning framework providing direct k-way and recursive bisection based partitioning algorithms.
- [METIS](http://glaros.dtc.umn.edu/gkhome/views/metis) (Univ. of Minnesota)
  - A set of programs for partitioning graphs, partitioning finite element meshes, and producing fill reducing orderings for sparse matrices.

### Placer
 - [Xplace](https://github.com/cuhk-eda/Xplace) (CUHK), under [BSD 3-Clause License](https://github.com/cuhk-eda/Xplace/blob/main/LICENSE)
   - Xplace is a fast and extensible GPU accelerated global placement framework developed by the research team supervised by Prof. Evangeline F. Y. Young at The Chinese University of Hong Kong (CUHK).
 - [DREAMPlace](https://github.com/limbo018/DREAMPlace) (UT Austin), under [BSD 3-Clause License](https://github.com/limbo018/DREAMPlace/blob/master/LICENSE)
   - A GPU-accelerated analytical placement tool.
 - OpenROAD [RePlAce](https://github.com/The-OpenROAD-Project/RePlAce) (UCSD)
   - A global placement tool with advancing solution quality and routability validation.
 - OpenROAD [OpenDP](https://github.com/The-OpenROAD-Project/OpenROAD/tree/master/src/opendp), integrated in the [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD) code repository
   - Open source detailed placement engine.
 - [Etesian placer](https://github.com/xobs/coriolis/tree/master/etesian/src) in the [Coriolis](http://openbelt.org.cn/wiki/flow/asic/#asic-flow) code repository
   - Coriolis is a free database, placement tool and routing tool for VLSI designs.
 - [Capo](http://vlsicad.eecs.umich.edu/BK/PDtools/Capo/) in the [UMpack](http://openbelt.org.cn/wiki/flow/asic/#asic-flow) code repository (UMich)
   - A fast and high-quality routability-driven placer for standard-cell ASICs.
 - qflow [Graywolf](https://github.com/rubund/graywolf)
   - A placement tool in VLSI design and used together with qflow.
 - [RippleFPGA](https://github.com/cuhk-eda/ripple-fpga) (CUHK)
   - A simultaneous pack-and-place algorithm for FPGA.
 - [arachne-pnr](https://github.com/YosysHQ/arachne-pnr)
   - A place and route tool for FPGAs.
 - [nextpnr](https://github.com/YosysHQ/nextpnr)
   - A vendor neutral, timing driven, FOSS FPGA place and route tool.

### Macro Placer
+ OpenROAD [TritonMacroPlacer](https://github.com/The-OpenROAD-Project/TritonMacroPlace) (UCSD)
  - ParquetFP based macro cell placer for OpenROAD.
+ [SMT Macro Placer](https://github.com/gledr/SMT_MacroPlacer/) (Johannes Kepler University Linz), under [MIT License](https://github.com/gledr/SMT_MacroPlacer/blob/master/LICENSE)
  - Macro Placement for System on Chip design based on solving engines for the Satisfiability Modulo Theories like z3.

### Placer (Freeware)
 - [ePlace](http://vlsi-cuda.ucsd.edu/~ljw/ePlace/index.html) (UCSD)
   - An electrostatics based placer using Nesterov's method.
 - [NTUplace](http://eda.ee.ntu.edu.tw/w04/download/ntuplace.php) (NTU)
   - A ratio partitioning based placer for large-scale mixed-size designs.
 - [FastPlace](http://vlsicad.eecs.umich.edu/BK/Slots/cache/www.public.iastate.edu/~nataraj/FastPlace.html) (Iowa State)
   - An Analytical Placer for Large-scale VLSI Circuits.
 - [mPL6](http://cadlab.cs.ucla.edu/cpmo/) (UCLA)
   - Constrained placement by multilevel optimization.
 - [Dragon](http://vlsicad.eecs.umich.edu/BK/Slots/cache/er.cs.ucla.edu/Dragon/) (UCLA)
   - A fast, effective standard-cell placement tool for both variable-die and fixed-die ASIC design.
