/wiki/Barrel_shifter
/wiki/Peptide_computing
/wiki/64-bit_computing
/wiki/Floating-point_unit
/wiki/Uncore
/wiki/Reversible_computing
/wiki/Firmware
/wiki/Computer
/wiki/60-bit
/wiki/36-bit
/wiki/FPGA
/wiki/Single_instruction,_multiple_threads
/wiki/Microcontroller
/wiki/Sum_addressed_decoder
/wiki/Unicore
/wiki/TRIPS_architecture
/wiki/Cognitive_computing
/wiki/Transport_triggered_architecture
/wiki/SISD
/wiki/Mobile_processor
/wiki/Notebook_processor
/wiki/Arithmetic_logic_unit
/wiki/Pentode
/wiki/Instruction_pipelining
/wiki/Power_management_integrated_circuit
/wiki/Saturn_Launch_Vehicle_Digital_Computer
/wiki/Computer_performance
/wiki/Minimal_instruction_set_computer
/wiki/Apollo_Guidance_Computer
/wiki/Hardware_security_module
/wiki/Pointer_machine
/wiki/24-bit
/wiki/System-on-Chip
/wiki/Dynamic_frequency_scaling
/wiki/Heterogenous_System_Architecture
/wiki/VAX
/wiki/List_of_instruction_sets
/wiki/System_on_a_chip
/wiki/CPU_cache
/wiki/Register_renaming
/wiki/Metropolitan-Vickers
/wiki/Concurrent_computing
/wiki/Turing_machine
/wiki/Zeroth_(software)
/wiki/Register_machine
/wiki/Optical_computing
/wiki/Mixed-signal_integrated_circuit
/wiki/DEC_Prism
/wiki/MISD
/wiki/Hengzhi_chip
/wiki/Translation_lookaside_buffer
/wiki/Network_processor
/wiki/Von_Neumann_architecture
/wiki/Wetware_computer
/wiki/Z3_(computer)
/wiki/Dataflow_architecture
/wiki/Adder_(electronics)
/wiki/Instructions_per_clock
/wiki/Reduced_instruction_set_computer
/wiki/Reconfigurable_computing
/wiki/General-purpose_computing_on_graphics_processing_units
/wiki/Williams_tube
/wiki/Execution_unit
/wiki/Input%E2%80%93output_memory_management_unit
/wiki/Temporal_multithreading
/wiki/Cellular_architecture
/wiki/EF50
/wiki/32-bit
/wiki/PSoC
/wiki/Semiconductor_device
/wiki/Bit-serial_architecture
/wiki/Machine_learning
/wiki/Vision_chip
/wiki/Ternary_computer
/wiki/1-bit_architecture
/wiki/Advanced_Configuration_and_Power_Interface
/wiki/Floating-point
/wiki/Accumulator_(computing)
/wiki/ARM_Architecture
/wiki/Bit-level_parallelism
/wiki/Binary_decoder
/wiki/Computer_program
/wiki/Random_access_machine
/wiki/Surface_computing
/wiki/512-bit
/wiki/Memory_dependence_prediction
/wiki/Chemical_computing
/wiki/Core_memory
/wiki/CPLD
/wiki/Cache_hierarchy
/wiki/Hyper-threading
/wiki/Multithreading_(computer_architecture)
/wiki/CPU_multiplier
/wiki/Bubble_(computing)
/wiki/Hardware_restriction
/wiki/Northbridge_(computing)
/wiki/Random_access_stored_program_machine
/wiki/Network_on_a_chip
/wiki/Neuromorphic_engineering
/wiki/Power_Architecture
/wiki/Clock_gating
/wiki/Address_decoder
/wiki/4-bit
/wiki/Non-uniform_memory_access
/wiki/Orders_of_magnitude_(computing)
/wiki/Southbridge_(computing)
/wiki/Control_unit
/wiki/FIFO_(computing_and_electronics)
/wiki/Deep_learning
/wiki/NX_bit
/wiki/SPMD
/wiki/Computer_architecture
/wiki/Addressing_mode
/wiki/Dynamic_voltage_scaling
/wiki/Write_buffer
/wiki/X86
/wiki/Cooperative_multithreading
/wiki/Vector_processor
/wiki/ASIC
/wiki/Sequential_logic
/wiki/Ferranti_Mercury
/wiki/Unconventional_computing
/wiki/Trusted_Platform_Module
/wiki/Emitter-coupled_logic
/wiki/Software_Guard_Extensions
/wiki/Boolean_circuit
/wiki/Post%E2%80%93Turing_machine
/wiki/Metrovick_950
/wiki/Transactions_per_second
/wiki/Cycles_per_instruction
/wiki/Ferranti
/wiki/SIMD
/wiki/Register_memory_architecture
/wiki/31-bit
/wiki/List_of_vacuum_tube_computers
/wiki/Asymmetric_multiprocessing
/wiki/Word_(computer_architecture)
/wiki/Multi-core_processor
/wiki/Convolutional_neural_network
/wiki/Instruction_unit
/wiki/Ferranti_Mark_1
/wiki/Heterogeneous_computing
/wiki/Processor_register
/wiki/Mobile_computing
/wiki/Met_Office
/wiki/Electronic_circuit
/wiki/Advanced_Power_Management
/wiki/Intel_MPX
/wiki/Central_processing_unit
/wiki/Zero_instruction_set_computer
/wiki/Explicitly_parallel_instruction_computing
/wiki/Digital_circuit
/wiki/Itanium
/wiki/Fast_Universal_Digital_Computer_M-2
/wiki/Queue_automaton
/wiki/Register_file
/wiki/Endianness
/wiki/Heterogenous_Unified_Memory_Access
/wiki/History_of_general-purpose_CPUs
/wiki/Quantum_computing
/wiki/Z/Architecture
/wiki/Floating_point_unit
/wiki/Quantum_circuit
/wiki/FPOA
/wiki/CERN
/wiki/Instruction_cycle
/wiki/Memory-level_parallelism
/wiki/Cache_performance_measurement_and_metric
/wiki/High-level_programming_language
/wiki/Reservation_station
/wiki/2-bit_architecture
/wiki/Instructions_per_second
/wiki/Stack_machine
/wiki/18-bit
/wiki/Secure_cryptoprocessor
/wiki/Counter_(digital)
/wiki/Finite-state_machine
/wiki/Instruction-level_parallelism
/wiki/Physics_processing_unit
/wiki/Load/store_architecture
/wiki/MIMD
/wiki/Modified_Harvard_architecture
/wiki/Operand_forwarding
/wiki/Scalar_processor
/wiki/Application-specific_instruction_set_processor
/wiki/University_of_Buenos_Aires
/wiki/Drum_memory
/wiki/Instruction_set_architecture
/wiki/Performance_per_watt
/wiki/Channel_I/O
/wiki/Memory_buffer_register
/wiki/Combinational_logic
/wiki/Complex_instruction_set_computer
/wiki/Wearable_computer
/wiki/Binary_multiplier
/wiki/Explicit_data_graph_execution
/wiki/Address_generation_unit
/wiki/ROM_image
/wiki/Memory_hierarchy
/wiki/Glue_logic
/wiki/Universal_Turing_machine
/wiki/Task_parallelism
/wiki/Single-core
/wiki/Quantum_Turing_machine
/wiki/Vacuum_tube
/wiki/Back-side_bus
/wiki/Out-of-order_execution
/wiki/Amorphous_computing
/wiki/PowerPC
/wiki/IAS_machine
/wiki/Symmetric_multiprocessing
/wiki/Thread_(computing)
/wiki/Stack_engine
/wiki/Speculative_execution
/wiki/8-bit
/wiki/Power_Management_Unit
/wiki/Re-order_buffer
/wiki/Ultra-low-voltage_processor
/wiki/Diode
/wiki/DEC_Alpha
/wiki/SUPS
/wiki/Memory_Controller
/wiki/Stream_processing
/wiki/MIPS_architecture
/wiki/Clock_rate
/wiki/Load-store_unit_(computing)
/wiki/Microprocessor
/wiki/SuperH
/wiki/MicroBlaze
/wiki/Counter_machine
/wiki/Bus_(computing)
/wiki/Distributed_computing
/wiki/Random_access_memory
/wiki/PA-RISC
/wiki/Transistor
/wiki/Three-dimensional_integrated_circuit
/wiki/Branch_predictor
/wiki/Autocode
/wiki/Clipper_architecture
/wiki/Zero-copy
/wiki/Simultaneous_multithreading
/wiki/SWAR
/wiki/Atanasoff%E2%80%93Berry_computer
/wiki/Microcode
/wiki/Hardware_scout
/wiki/Artificial_neural_network
/wiki/Data_buffer
/wiki/Gate_array
/wiki/Tile_processor
/wiki/Preemption_(computing)
/wiki/Memristor
/wiki/DNA_computing
/wiki/Parallel_computing
/wiki/Coprocessor
/wiki/Memory_management_unit
/wiki/12-bit
/wiki/SPARC
/wiki/No_instruction_set_computing
/wiki/UNIVAC_III
/wiki/Hazard_(computer_architecture)
/wiki/FLOPS
/wiki/Integrated_circuit
/wiki/Hardware_register
/wiki/Manycore_processor
/wiki/Analog_circuit
/wiki/Main_Page
/wiki/Atomic_Energy_Research_Establishment
/wiki/Barrel_processor
/wiki/Multiplexer
/wiki/Multiprocessor_system-on-chip
/wiki/Cloud_computing
/wiki/ZEBRA_(computer)
/wiki/Program_counter
/wiki/Data_parallelism
/wiki/Digital_signal_processor
/wiki/Solid_state_(electronics)
/wiki/One_instruction_set_computer
/wiki/Harvard_architecture
/wiki/Mill_architecture
/wiki/Superscalar_processor
/wiki/Quantum_gate
/wiki/Vision_processing_unit
/wiki/Datapath
/wiki/Transistor%E2%80%93transistor_logic
/wiki/Organic_computing
/wiki/Hypercomputation
/wiki/Computer_security
/wiki/Process_(computing)
/wiki/48-bit
/wiki/Flynn%27s_taxonomy
/wiki/Trusted_Execution_Technology
/wiki/Ubiquitous_computing
/wiki/Very_long_instruction_word
/wiki/128-bit
/wiki/256-bit
/wiki/D-17B
/wiki/Front-side_bus
/wiki/16-bit
/wiki/AI_accelerator_(computer_hardware)
/wiki/Multi-chip_module
/wiki/Fabric_computing
/wiki/Logic_gate
/wiki/Speculative_multithreading
/wiki/Manchester_Mark_1
/wiki/Manchester_computers
/wiki/Index_register
/wiki/Intel_Secure_Key
/wiki/Belt_machine
/wiki/IA-64
/wiki/Baseband_processor
/wiki/Demultiplexer
/wiki/Power_management
/wiki/Comparison_of_instruction_set_architectures
